-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Wed Dec 23 21:59:56 2020
-- Host        : TOP-R9GCMPE-TYX running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               C:/Users/tianyinxi/Desktop/bram/bram.srcs/sources_1/ip/SDPR/SDPR_sim_netlist.vhdl
-- Design      : SDPR
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tfgg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_mux__parameterized0\ is
  port (
    \^doutb\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_6_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_2_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clkb : in STD_LOGIC;
    DOUTB : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_378_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_382_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_386_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_390_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_362_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_366_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_370_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_374_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_346_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_350_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_354_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_358_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_330_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_334_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_338_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_342_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_314_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_318_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_322_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_326_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_298_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_302_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_306_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_310_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_282_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_286_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_290_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_294_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_266_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_270_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_274_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_278_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_250_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_254_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_258_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_262_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_234_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_238_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_242_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_246_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_218_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_222_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_226_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_230_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_202_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_206_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_210_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_214_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_186_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_190_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_194_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_198_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_170_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_174_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_178_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_182_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_154_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_158_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_162_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_166_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_138_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_142_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_146_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_150_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_122_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_126_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_130_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_134_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_106_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_110_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_114_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_118_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_90_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_94_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_98_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_102_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_74_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_78_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_82_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_86_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_58_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_62_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_66_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_70_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_42_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_46_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_50_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_54_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_26_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_30_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_34_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_38_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_10_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_14_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_18_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_22_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_mux__parameterized0\ : entity is "blk_mem_gen_mux";
end \SDPR_blk_mem_gen_mux__parameterized0\;

architecture STRUCTURE of \SDPR_blk_mem_gen_mux__parameterized0\ is
  signal \doutb[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_36_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_37_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_38_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_40_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_42_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_45_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\ : label is "no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]";
  attribute ORIG_CELL_NAME of \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep\ : label is "no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]";
  attribute ORIG_CELL_NAME of \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\ : label is "no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]";
  attribute ORIG_CELL_NAME of \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep\ : label is "no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]";
begin
\doutb[0]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_1_n_0\,
      I1 => \doutb[0]_INST_0_i_2_n_0\,
      O => \^doutb\(0),
      S => sel_pipe(6)
    );
\doutb[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTB(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\(0),
      I2 => sel_pipe(5),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\(0),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_1\(0),
      O => \doutb[0]_INST_0_i_1_n_0\
    );
\doutb[0]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \doutb[0]_INST_0_i_3_n_0\,
      I1 => sel_pipe(5),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_2\(0),
      I3 => sel_pipe(4),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_3\(0),
      O => \doutb[0]_INST_0_i_2_n_0\
    );
\doutb[0]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sel_pipe(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(0),
      I2 => sel_pipe(2),
      I3 => sel_pipe(4),
      O => \doutb[0]_INST_0_i_3_n_0\
    );
\doutb[10]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_1_n_0\,
      I1 => \doutb[10]_INST_0_i_2_n_0\,
      O => \^doutb\(10),
      S => sel_pipe(6)
    );
\doutb[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_3_n_0\,
      I1 => \doutb[10]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \doutb[10]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \doutb[10]_INST_0_i_6_n_0\,
      O => \doutb[10]_INST_0_i_1_n_0\
    );
\doutb[10]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_22_n_0\,
      I1 => \doutb[10]_INST_0_i_23_n_0\,
      O => \doutb[10]_INST_0_i_10_n_0\,
      S => sel_pipe(2)
    );
\doutb[10]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_24_n_0\,
      I1 => \doutb[10]_INST_0_i_25_n_0\,
      O => \doutb[10]_INST_0_i_11_n_0\,
      S => sel_pipe(2)
    );
\doutb[10]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_26_n_0\,
      I1 => \doutb[10]_INST_0_i_27_n_0\,
      O => \doutb[10]_INST_0_i_12_n_0\,
      S => sel_pipe(2)
    );
\doutb[10]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_28_n_0\,
      I1 => \doutb[10]_INST_0_i_29_n_0\,
      O => \doutb[10]_INST_0_i_13_n_0\,
      S => sel_pipe(2)
    );
\doutb[10]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_30_n_0\,
      I1 => \doutb[10]_INST_0_i_31_n_0\,
      O => \doutb[10]_INST_0_i_14_n_0\,
      S => sel_pipe(2)
    );
\doutb[10]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_32_n_0\,
      I1 => \doutb[10]_INST_0_i_33_n_0\,
      O => \doutb[10]_INST_0_i_15_n_0\,
      S => sel_pipe(2)
    );
\doutb[10]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_34_n_0\,
      I1 => \doutb[10]_INST_0_i_35_n_0\,
      O => \doutb[10]_INST_0_i_16_n_0\,
      S => sel_pipe(2)
    );
\doutb[10]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_36_n_0\,
      I1 => \doutb[10]_INST_0_i_37_n_0\,
      O => \doutb[10]_INST_0_i_17_n_0\,
      S => sel_pipe(2)
    );
\doutb[10]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_38_n_0\,
      I1 => \doutb[10]_INST_0_i_39_n_0\,
      O => \doutb[10]_INST_0_i_18_n_0\,
      S => sel_pipe(2)
    );
\doutb[10]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_40_n_0\,
      I1 => \doutb[10]_INST_0_i_41_n_0\,
      O => \doutb[10]_INST_0_i_19_n_0\,
      S => sel_pipe(2)
    );
\doutb[10]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_7_n_0\,
      I1 => sel_pipe(5),
      I2 => \doutb[10]_INST_0_i_8_n_0\,
      I3 => sel_pipe(4),
      I4 => \doutb[10]_INST_0_i_9_n_0\,
      O => \doutb[10]_INST_0_i_2_n_0\
    );
\doutb[10]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_42_n_0\,
      I1 => \doutb[10]_INST_0_i_43_n_0\,
      O => \doutb[10]_INST_0_i_20_n_0\,
      S => sel_pipe(2)
    );
\doutb[10]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_44_n_0\,
      I1 => \doutb[10]_INST_0_i_45_n_0\,
      O => \doutb[10]_INST_0_i_21_n_0\,
      S => sel_pipe(2)
    );
\doutb[10]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_186_out(7),
      I1 => p_190_out(7),
      I2 => sel_pipe(1),
      I3 => p_194_out(7),
      I4 => sel_pipe(0),
      I5 => p_198_out(7),
      O => \doutb[10]_INST_0_i_22_n_0\
    );
\doutb[10]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_170_out(7),
      I1 => p_174_out(7),
      I2 => sel_pipe(1),
      I3 => p_178_out(7),
      I4 => sel_pipe(0),
      I5 => p_182_out(7),
      O => \doutb[10]_INST_0_i_23_n_0\
    );
\doutb[10]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_154_out(7),
      I1 => p_158_out(7),
      I2 => sel_pipe(1),
      I3 => p_162_out(7),
      I4 => sel_pipe(0),
      I5 => p_166_out(7),
      O => \doutb[10]_INST_0_i_24_n_0\
    );
\doutb[10]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_138_out(7),
      I1 => p_142_out(7),
      I2 => sel_pipe(1),
      I3 => p_146_out(7),
      I4 => sel_pipe(0),
      I5 => p_150_out(7),
      O => \doutb[10]_INST_0_i_25_n_0\
    );
\doutb[10]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_250_out(7),
      I1 => p_254_out(7),
      I2 => sel_pipe(1),
      I3 => p_258_out(7),
      I4 => sel_pipe(0),
      I5 => p_262_out(7),
      O => \doutb[10]_INST_0_i_26_n_0\
    );
\doutb[10]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_234_out(7),
      I1 => p_238_out(7),
      I2 => sel_pipe(1),
      I3 => p_242_out(7),
      I4 => sel_pipe(0),
      I5 => p_246_out(7),
      O => \doutb[10]_INST_0_i_27_n_0\
    );
\doutb[10]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_218_out(7),
      I1 => p_222_out(7),
      I2 => sel_pipe(1),
      I3 => p_226_out(7),
      I4 => sel_pipe(0),
      I5 => p_230_out(7),
      O => \doutb[10]_INST_0_i_28_n_0\
    );
\doutb[10]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_202_out(7),
      I1 => p_206_out(7),
      I2 => sel_pipe(1),
      I3 => p_210_out(7),
      I4 => sel_pipe(0),
      I5 => p_214_out(7),
      O => \doutb[10]_INST_0_i_29_n_0\
    );
\doutb[10]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[10]_INST_0_i_10_n_0\,
      I1 => \doutb[10]_INST_0_i_11_n_0\,
      O => \doutb[10]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\doutb[10]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_314_out(7),
      I1 => p_318_out(7),
      I2 => sel_pipe(1),
      I3 => p_322_out(7),
      I4 => sel_pipe(0),
      I5 => p_326_out(7),
      O => \doutb[10]_INST_0_i_30_n_0\
    );
\doutb[10]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_298_out(7),
      I1 => p_302_out(7),
      I2 => sel_pipe(1),
      I3 => p_306_out(7),
      I4 => sel_pipe(0),
      I5 => p_310_out(7),
      O => \doutb[10]_INST_0_i_31_n_0\
    );
\doutb[10]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_282_out(7),
      I1 => p_286_out(7),
      I2 => sel_pipe(1),
      I3 => p_290_out(7),
      I4 => sel_pipe(0),
      I5 => p_294_out(7),
      O => \doutb[10]_INST_0_i_32_n_0\
    );
\doutb[10]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_266_out(7),
      I1 => p_270_out(7),
      I2 => sel_pipe(1),
      I3 => p_274_out(7),
      I4 => sel_pipe(0),
      I5 => p_278_out(7),
      O => \doutb[10]_INST_0_i_33_n_0\
    );
\doutb[10]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_378_out(7),
      I1 => p_382_out(7),
      I2 => sel_pipe(1),
      I3 => p_386_out(7),
      I4 => sel_pipe(0),
      I5 => p_390_out(7),
      O => \doutb[10]_INST_0_i_34_n_0\
    );
\doutb[10]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_362_out(7),
      I1 => p_366_out(7),
      I2 => sel_pipe(1),
      I3 => p_370_out(7),
      I4 => sel_pipe(0),
      I5 => p_374_out(7),
      O => \doutb[10]_INST_0_i_35_n_0\
    );
\doutb[10]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_346_out(7),
      I1 => p_350_out(7),
      I2 => sel_pipe(1),
      I3 => p_354_out(7),
      I4 => sel_pipe(0),
      I5 => p_358_out(7),
      O => \doutb[10]_INST_0_i_36_n_0\
    );
\doutb[10]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_330_out(7),
      I1 => p_334_out(7),
      I2 => sel_pipe(1),
      I3 => p_338_out(7),
      I4 => sel_pipe(0),
      I5 => p_342_out(7),
      O => \doutb[10]_INST_0_i_37_n_0\
    );
\doutb[10]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_58_out(7),
      I1 => p_62_out(7),
      I2 => sel_pipe(1),
      I3 => p_66_out(7),
      I4 => sel_pipe(0),
      I5 => p_70_out(7),
      O => \doutb[10]_INST_0_i_38_n_0\
    );
\doutb[10]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_42_out(7),
      I1 => p_46_out(7),
      I2 => sel_pipe(1),
      I3 => p_50_out(7),
      I4 => sel_pipe(0),
      I5 => p_54_out(7),
      O => \doutb[10]_INST_0_i_39_n_0\
    );
\doutb[10]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[10]_INST_0_i_12_n_0\,
      I1 => \doutb[10]_INST_0_i_13_n_0\,
      O => \doutb[10]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\doutb[10]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_26_out(7),
      I1 => p_30_out(7),
      I2 => sel_pipe(1),
      I3 => p_34_out(7),
      I4 => sel_pipe(0),
      I5 => p_38_out(7),
      O => \doutb[10]_INST_0_i_40_n_0\
    );
\doutb[10]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_10_out(7),
      I1 => p_14_out(7),
      I2 => sel_pipe(1),
      I3 => p_18_out(7),
      I4 => sel_pipe(0),
      I5 => p_22_out(7),
      O => \doutb[10]_INST_0_i_41_n_0\
    );
\doutb[10]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_122_out(7),
      I1 => p_126_out(7),
      I2 => sel_pipe(1),
      I3 => p_130_out(7),
      I4 => sel_pipe(0),
      I5 => p_134_out(7),
      O => \doutb[10]_INST_0_i_42_n_0\
    );
\doutb[10]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_106_out(7),
      I1 => p_110_out(7),
      I2 => sel_pipe(1),
      I3 => p_114_out(7),
      I4 => sel_pipe(0),
      I5 => p_118_out(7),
      O => \doutb[10]_INST_0_i_43_n_0\
    );
\doutb[10]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_90_out(7),
      I1 => p_94_out(7),
      I2 => sel_pipe(1),
      I3 => p_98_out(7),
      I4 => sel_pipe(0),
      I5 => p_102_out(7),
      O => \doutb[10]_INST_0_i_44_n_0\
    );
\doutb[10]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_74_out(7),
      I1 => p_78_out(7),
      I2 => sel_pipe(1),
      I3 => p_82_out(7),
      I4 => sel_pipe(0),
      I5 => p_86_out(7),
      O => \doutb[10]_INST_0_i_45_n_0\
    );
\doutb[10]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[10]_INST_0_i_14_n_0\,
      I1 => \doutb[10]_INST_0_i_15_n_0\,
      O => \doutb[10]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\doutb[10]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[10]_INST_0_i_16_n_0\,
      I1 => \doutb[10]_INST_0_i_17_n_0\,
      O => \doutb[10]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\doutb[10]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => p_6_out(7),
      I2 => sel_pipe(0),
      I3 => p_2_out(7),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[10]_INST_0_i_7_n_0\
    );
\doutb[10]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[10]_INST_0_i_18_n_0\,
      I1 => \doutb[10]_INST_0_i_19_n_0\,
      O => \doutb[10]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\doutb[10]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[10]_INST_0_i_20_n_0\,
      I1 => \doutb[10]_INST_0_i_21_n_0\,
      O => \doutb[10]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\doutb[11]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_1_n_0\,
      I1 => \doutb[11]_INST_0_i_2_n_0\,
      O => \^doutb\(11),
      S => sel_pipe(6)
    );
\doutb[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[11]_INST_0_i_3_n_0\,
      I1 => \doutb[11]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \doutb[11]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \doutb[11]_INST_0_i_6_n_0\,
      O => \doutb[11]_INST_0_i_1_n_0\
    );
\doutb[11]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_22_n_0\,
      I1 => \doutb[11]_INST_0_i_23_n_0\,
      O => \doutb[11]_INST_0_i_10_n_0\,
      S => sel_pipe(2)
    );
\doutb[11]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_24_n_0\,
      I1 => \doutb[11]_INST_0_i_25_n_0\,
      O => \doutb[11]_INST_0_i_11_n_0\,
      S => sel_pipe(2)
    );
\doutb[11]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_26_n_0\,
      I1 => \doutb[11]_INST_0_i_27_n_0\,
      O => \doutb[11]_INST_0_i_12_n_0\,
      S => sel_pipe(2)
    );
\doutb[11]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_28_n_0\,
      I1 => \doutb[11]_INST_0_i_29_n_0\,
      O => \doutb[11]_INST_0_i_13_n_0\,
      S => sel_pipe(2)
    );
\doutb[11]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_30_n_0\,
      I1 => \doutb[11]_INST_0_i_31_n_0\,
      O => \doutb[11]_INST_0_i_14_n_0\,
      S => sel_pipe(2)
    );
\doutb[11]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_32_n_0\,
      I1 => \doutb[11]_INST_0_i_33_n_0\,
      O => \doutb[11]_INST_0_i_15_n_0\,
      S => sel_pipe(2)
    );
\doutb[11]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_34_n_0\,
      I1 => \doutb[11]_INST_0_i_35_n_0\,
      O => \doutb[11]_INST_0_i_16_n_0\,
      S => sel_pipe(2)
    );
\doutb[11]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_36_n_0\,
      I1 => \doutb[11]_INST_0_i_37_n_0\,
      O => \doutb[11]_INST_0_i_17_n_0\,
      S => sel_pipe(2)
    );
\doutb[11]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_38_n_0\,
      I1 => \doutb[11]_INST_0_i_39_n_0\,
      O => \doutb[11]_INST_0_i_18_n_0\,
      S => sel_pipe(2)
    );
\doutb[11]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_40_n_0\,
      I1 => \doutb[11]_INST_0_i_41_n_0\,
      O => \doutb[11]_INST_0_i_19_n_0\,
      S => sel_pipe(2)
    );
\doutb[11]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \doutb[11]_INST_0_i_7_n_0\,
      I1 => sel_pipe(5),
      I2 => \doutb[11]_INST_0_i_8_n_0\,
      I3 => sel_pipe(4),
      I4 => \doutb[11]_INST_0_i_9_n_0\,
      O => \doutb[11]_INST_0_i_2_n_0\
    );
\doutb[11]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_42_n_0\,
      I1 => \doutb[11]_INST_0_i_43_n_0\,
      O => \doutb[11]_INST_0_i_20_n_0\,
      S => sel_pipe(2)
    );
\doutb[11]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_44_n_0\,
      I1 => \doutb[11]_INST_0_i_45_n_0\,
      O => \doutb[11]_INST_0_i_21_n_0\,
      S => sel_pipe(2)
    );
\doutb[11]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_186_out(8),
      I1 => p_190_out(8),
      I2 => sel_pipe(1),
      I3 => p_194_out(8),
      I4 => sel_pipe(0),
      I5 => p_198_out(8),
      O => \doutb[11]_INST_0_i_22_n_0\
    );
\doutb[11]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_170_out(8),
      I1 => p_174_out(8),
      I2 => sel_pipe(1),
      I3 => p_178_out(8),
      I4 => sel_pipe(0),
      I5 => p_182_out(8),
      O => \doutb[11]_INST_0_i_23_n_0\
    );
\doutb[11]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_154_out(8),
      I1 => p_158_out(8),
      I2 => sel_pipe(1),
      I3 => p_162_out(8),
      I4 => sel_pipe(0),
      I5 => p_166_out(8),
      O => \doutb[11]_INST_0_i_24_n_0\
    );
\doutb[11]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_138_out(8),
      I1 => p_142_out(8),
      I2 => sel_pipe(1),
      I3 => p_146_out(8),
      I4 => sel_pipe(0),
      I5 => p_150_out(8),
      O => \doutb[11]_INST_0_i_25_n_0\
    );
\doutb[11]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_250_out(8),
      I1 => p_254_out(8),
      I2 => sel_pipe(1),
      I3 => p_258_out(8),
      I4 => sel_pipe(0),
      I5 => p_262_out(8),
      O => \doutb[11]_INST_0_i_26_n_0\
    );
\doutb[11]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_234_out(8),
      I1 => p_238_out(8),
      I2 => sel_pipe(1),
      I3 => p_242_out(8),
      I4 => sel_pipe(0),
      I5 => p_246_out(8),
      O => \doutb[11]_INST_0_i_27_n_0\
    );
\doutb[11]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_218_out(8),
      I1 => p_222_out(8),
      I2 => sel_pipe(1),
      I3 => p_226_out(8),
      I4 => sel_pipe(0),
      I5 => p_230_out(8),
      O => \doutb[11]_INST_0_i_28_n_0\
    );
\doutb[11]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_202_out(8),
      I1 => p_206_out(8),
      I2 => sel_pipe(1),
      I3 => p_210_out(8),
      I4 => sel_pipe(0),
      I5 => p_214_out(8),
      O => \doutb[11]_INST_0_i_29_n_0\
    );
\doutb[11]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[11]_INST_0_i_10_n_0\,
      I1 => \doutb[11]_INST_0_i_11_n_0\,
      O => \doutb[11]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\doutb[11]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_314_out(8),
      I1 => p_318_out(8),
      I2 => sel_pipe(1),
      I3 => p_322_out(8),
      I4 => sel_pipe(0),
      I5 => p_326_out(8),
      O => \doutb[11]_INST_0_i_30_n_0\
    );
\doutb[11]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_298_out(8),
      I1 => p_302_out(8),
      I2 => sel_pipe(1),
      I3 => p_306_out(8),
      I4 => sel_pipe(0),
      I5 => p_310_out(8),
      O => \doutb[11]_INST_0_i_31_n_0\
    );
\doutb[11]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_282_out(8),
      I1 => p_286_out(8),
      I2 => sel_pipe(1),
      I3 => p_290_out(8),
      I4 => sel_pipe(0),
      I5 => p_294_out(8),
      O => \doutb[11]_INST_0_i_32_n_0\
    );
\doutb[11]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_266_out(8),
      I1 => p_270_out(8),
      I2 => sel_pipe(1),
      I3 => p_274_out(8),
      I4 => sel_pipe(0),
      I5 => p_278_out(8),
      O => \doutb[11]_INST_0_i_33_n_0\
    );
\doutb[11]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_378_out(8),
      I1 => p_382_out(8),
      I2 => sel_pipe(1),
      I3 => p_386_out(8),
      I4 => sel_pipe(0),
      I5 => p_390_out(8),
      O => \doutb[11]_INST_0_i_34_n_0\
    );
\doutb[11]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_362_out(8),
      I1 => p_366_out(8),
      I2 => sel_pipe(1),
      I3 => p_370_out(8),
      I4 => sel_pipe(0),
      I5 => p_374_out(8),
      O => \doutb[11]_INST_0_i_35_n_0\
    );
\doutb[11]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_346_out(8),
      I1 => p_350_out(8),
      I2 => sel_pipe(1),
      I3 => p_354_out(8),
      I4 => sel_pipe(0),
      I5 => p_358_out(8),
      O => \doutb[11]_INST_0_i_36_n_0\
    );
\doutb[11]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_330_out(8),
      I1 => p_334_out(8),
      I2 => sel_pipe(1),
      I3 => p_338_out(8),
      I4 => sel_pipe(0),
      I5 => p_342_out(8),
      O => \doutb[11]_INST_0_i_37_n_0\
    );
\doutb[11]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_58_out(8),
      I1 => p_62_out(8),
      I2 => sel_pipe(1),
      I3 => p_66_out(8),
      I4 => sel_pipe(0),
      I5 => p_70_out(8),
      O => \doutb[11]_INST_0_i_38_n_0\
    );
\doutb[11]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_42_out(8),
      I1 => p_46_out(8),
      I2 => sel_pipe(1),
      I3 => p_50_out(8),
      I4 => sel_pipe(0),
      I5 => p_54_out(8),
      O => \doutb[11]_INST_0_i_39_n_0\
    );
\doutb[11]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[11]_INST_0_i_12_n_0\,
      I1 => \doutb[11]_INST_0_i_13_n_0\,
      O => \doutb[11]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\doutb[11]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_26_out(8),
      I1 => p_30_out(8),
      I2 => sel_pipe(1),
      I3 => p_34_out(8),
      I4 => sel_pipe(0),
      I5 => p_38_out(8),
      O => \doutb[11]_INST_0_i_40_n_0\
    );
\doutb[11]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_10_out(8),
      I1 => p_14_out(8),
      I2 => sel_pipe(1),
      I3 => p_18_out(8),
      I4 => sel_pipe(0),
      I5 => p_22_out(8),
      O => \doutb[11]_INST_0_i_41_n_0\
    );
\doutb[11]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_122_out(8),
      I1 => p_126_out(8),
      I2 => sel_pipe(1),
      I3 => p_130_out(8),
      I4 => sel_pipe(0),
      I5 => p_134_out(8),
      O => \doutb[11]_INST_0_i_42_n_0\
    );
\doutb[11]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_106_out(8),
      I1 => p_110_out(8),
      I2 => sel_pipe(1),
      I3 => p_114_out(8),
      I4 => sel_pipe(0),
      I5 => p_118_out(8),
      O => \doutb[11]_INST_0_i_43_n_0\
    );
\doutb[11]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_90_out(8),
      I1 => p_94_out(8),
      I2 => sel_pipe(1),
      I3 => p_98_out(8),
      I4 => sel_pipe(0),
      I5 => p_102_out(8),
      O => \doutb[11]_INST_0_i_44_n_0\
    );
\doutb[11]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_74_out(8),
      I1 => p_78_out(8),
      I2 => sel_pipe(1),
      I3 => p_82_out(8),
      I4 => sel_pipe(0),
      I5 => p_86_out(8),
      O => \doutb[11]_INST_0_i_45_n_0\
    );
\doutb[11]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[11]_INST_0_i_14_n_0\,
      I1 => \doutb[11]_INST_0_i_15_n_0\,
      O => \doutb[11]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\doutb[11]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[11]_INST_0_i_16_n_0\,
      I1 => \doutb[11]_INST_0_i_17_n_0\,
      O => \doutb[11]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\doutb[11]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => p_6_out(8),
      I2 => sel_pipe(0),
      I3 => p_2_out(8),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[11]_INST_0_i_7_n_0\
    );
\doutb[11]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[11]_INST_0_i_18_n_0\,
      I1 => \doutb[11]_INST_0_i_19_n_0\,
      O => \doutb[11]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\doutb[11]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[11]_INST_0_i_20_n_0\,
      I1 => \doutb[11]_INST_0_i_21_n_0\,
      O => \doutb[11]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\doutb[1]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_1_n_0\,
      I1 => \doutb[1]_INST_0_i_2_n_0\,
      O => \^doutb\(1),
      S => sel_pipe(6)
    );
\doutb[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_4\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_5\(0),
      I2 => sel_pipe(5),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_6\(0),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_7\(0),
      O => \doutb[1]_INST_0_i_1_n_0\
    );
\doutb[1]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \doutb[1]_INST_0_i_3_n_0\,
      I1 => sel_pipe(5),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_8\(0),
      I3 => sel_pipe(4),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_9\(0),
      O => \doutb[1]_INST_0_i_2_n_0\
    );
\doutb[1]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe(3),
      I1 => sel_pipe(1),
      I2 => DOBDO(0),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      O => \doutb[1]_INST_0_i_3_n_0\
    );
\doutb[2]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_1_n_0\,
      I1 => \doutb[2]_INST_0_i_2_n_0\,
      O => \^doutb\(2),
      S => sel_pipe(6)
    );
\doutb[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_10\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_11\(0),
      I2 => sel_pipe(5),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_12\(0),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_13\(0),
      O => \doutb[2]_INST_0_i_1_n_0\
    );
\doutb[2]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \doutb[2]_INST_0_i_3_n_0\,
      I1 => sel_pipe(5),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_14\(0),
      I3 => sel_pipe(4),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_15\(0),
      O => \doutb[2]_INST_0_i_2_n_0\
    );
\doutb[2]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe(3),
      I1 => sel_pipe(1),
      I2 => DOBDO(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      O => \doutb[2]_INST_0_i_3_n_0\
    );
\doutb[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_1_n_0\,
      I1 => \doutb[3]_INST_0_i_2_n_0\,
      O => \^doutb\(3),
      S => sel_pipe(6)
    );
\doutb[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[3]_INST_0_i_3_n_0\,
      I1 => \doutb[3]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \doutb[3]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \doutb[3]_INST_0_i_6_n_0\,
      O => \doutb[3]_INST_0_i_1_n_0\
    );
\doutb[3]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_22_n_0\,
      I1 => \doutb[3]_INST_0_i_23_n_0\,
      O => \doutb[3]_INST_0_i_10_n_0\,
      S => sel_pipe(2)
    );
\doutb[3]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_24_n_0\,
      I1 => \doutb[3]_INST_0_i_25_n_0\,
      O => \doutb[3]_INST_0_i_11_n_0\,
      S => sel_pipe(2)
    );
\doutb[3]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_26_n_0\,
      I1 => \doutb[3]_INST_0_i_27_n_0\,
      O => \doutb[3]_INST_0_i_12_n_0\,
      S => sel_pipe(2)
    );
\doutb[3]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_28_n_0\,
      I1 => \doutb[3]_INST_0_i_29_n_0\,
      O => \doutb[3]_INST_0_i_13_n_0\,
      S => sel_pipe(2)
    );
\doutb[3]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_30_n_0\,
      I1 => \doutb[3]_INST_0_i_31_n_0\,
      O => \doutb[3]_INST_0_i_14_n_0\,
      S => sel_pipe(2)
    );
\doutb[3]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_32_n_0\,
      I1 => \doutb[3]_INST_0_i_33_n_0\,
      O => \doutb[3]_INST_0_i_15_n_0\,
      S => sel_pipe(2)
    );
\doutb[3]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_34_n_0\,
      I1 => \doutb[3]_INST_0_i_35_n_0\,
      O => \doutb[3]_INST_0_i_16_n_0\,
      S => sel_pipe(2)
    );
\doutb[3]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_36_n_0\,
      I1 => \doutb[3]_INST_0_i_37_n_0\,
      O => \doutb[3]_INST_0_i_17_n_0\,
      S => sel_pipe(2)
    );
\doutb[3]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_38_n_0\,
      I1 => \doutb[3]_INST_0_i_39_n_0\,
      O => \doutb[3]_INST_0_i_18_n_0\,
      S => sel_pipe(2)
    );
\doutb[3]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_40_n_0\,
      I1 => \doutb[3]_INST_0_i_41_n_0\,
      O => \doutb[3]_INST_0_i_19_n_0\,
      S => sel_pipe(2)
    );
\doutb[3]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \doutb[3]_INST_0_i_7_n_0\,
      I1 => sel_pipe(5),
      I2 => \doutb[3]_INST_0_i_8_n_0\,
      I3 => sel_pipe(4),
      I4 => \doutb[3]_INST_0_i_9_n_0\,
      O => \doutb[3]_INST_0_i_2_n_0\
    );
\doutb[3]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_42_n_0\,
      I1 => \doutb[3]_INST_0_i_43_n_0\,
      O => \doutb[3]_INST_0_i_20_n_0\,
      S => sel_pipe(2)
    );
\doutb[3]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_44_n_0\,
      I1 => \doutb[3]_INST_0_i_45_n_0\,
      O => \doutb[3]_INST_0_i_21_n_0\,
      S => sel_pipe(2)
    );
\doutb[3]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_186_out(0),
      I1 => p_190_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_194_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_198_out(0),
      O => \doutb[3]_INST_0_i_22_n_0\
    );
\doutb[3]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_170_out(0),
      I1 => p_174_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_178_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_182_out(0),
      O => \doutb[3]_INST_0_i_23_n_0\
    );
\doutb[3]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_154_out(0),
      I1 => p_158_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_162_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_166_out(0),
      O => \doutb[3]_INST_0_i_24_n_0\
    );
\doutb[3]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_138_out(0),
      I1 => p_142_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_146_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_150_out(0),
      O => \doutb[3]_INST_0_i_25_n_0\
    );
\doutb[3]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_250_out(0),
      I1 => p_254_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_258_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_262_out(0),
      O => \doutb[3]_INST_0_i_26_n_0\
    );
\doutb[3]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_234_out(0),
      I1 => p_238_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_242_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_246_out(0),
      O => \doutb[3]_INST_0_i_27_n_0\
    );
\doutb[3]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_218_out(0),
      I1 => p_222_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_226_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_230_out(0),
      O => \doutb[3]_INST_0_i_28_n_0\
    );
\doutb[3]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_202_out(0),
      I1 => p_206_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_210_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_214_out(0),
      O => \doutb[3]_INST_0_i_29_n_0\
    );
\doutb[3]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_10_n_0\,
      I1 => \doutb[3]_INST_0_i_11_n_0\,
      O => \doutb[3]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\doutb[3]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_314_out(0),
      I1 => p_318_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_322_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_326_out(0),
      O => \doutb[3]_INST_0_i_30_n_0\
    );
\doutb[3]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_298_out(0),
      I1 => p_302_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_306_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_310_out(0),
      O => \doutb[3]_INST_0_i_31_n_0\
    );
\doutb[3]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_282_out(0),
      I1 => p_286_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_290_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_294_out(0),
      O => \doutb[3]_INST_0_i_32_n_0\
    );
\doutb[3]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_266_out(0),
      I1 => p_270_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_274_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_278_out(0),
      O => \doutb[3]_INST_0_i_33_n_0\
    );
\doutb[3]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_378_out(0),
      I1 => p_382_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_386_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_390_out(0),
      O => \doutb[3]_INST_0_i_34_n_0\
    );
\doutb[3]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_362_out(0),
      I1 => p_366_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_370_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_374_out(0),
      O => \doutb[3]_INST_0_i_35_n_0\
    );
\doutb[3]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_346_out(0),
      I1 => p_350_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_354_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_358_out(0),
      O => \doutb[3]_INST_0_i_36_n_0\
    );
\doutb[3]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_330_out(0),
      I1 => p_334_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_338_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_342_out(0),
      O => \doutb[3]_INST_0_i_37_n_0\
    );
\doutb[3]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_58_out(0),
      I1 => p_62_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_66_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_70_out(0),
      O => \doutb[3]_INST_0_i_38_n_0\
    );
\doutb[3]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_42_out(0),
      I1 => p_46_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_50_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_54_out(0),
      O => \doutb[3]_INST_0_i_39_n_0\
    );
\doutb[3]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_12_n_0\,
      I1 => \doutb[3]_INST_0_i_13_n_0\,
      O => \doutb[3]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\doutb[3]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_26_out(0),
      I1 => p_30_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_34_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_38_out(0),
      O => \doutb[3]_INST_0_i_40_n_0\
    );
\doutb[3]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_10_out(0),
      I1 => p_14_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_18_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_22_out(0),
      O => \doutb[3]_INST_0_i_41_n_0\
    );
\doutb[3]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_122_out(0),
      I1 => p_126_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_130_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_134_out(0),
      O => \doutb[3]_INST_0_i_42_n_0\
    );
\doutb[3]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_106_out(0),
      I1 => p_110_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_114_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_118_out(0),
      O => \doutb[3]_INST_0_i_43_n_0\
    );
\doutb[3]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_90_out(0),
      I1 => p_94_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_98_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_102_out(0),
      O => \doutb[3]_INST_0_i_44_n_0\
    );
\doutb[3]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_74_out(0),
      I1 => p_78_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_82_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_86_out(0),
      O => \doutb[3]_INST_0_i_45_n_0\
    );
\doutb[3]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_14_n_0\,
      I1 => \doutb[3]_INST_0_i_15_n_0\,
      O => \doutb[3]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\doutb[3]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_16_n_0\,
      I1 => \doutb[3]_INST_0_i_17_n_0\,
      O => \doutb[3]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\doutb[3]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => p_6_out(0),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I3 => p_2_out(0),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I5 => sel_pipe(3),
      O => \doutb[3]_INST_0_i_7_n_0\
    );
\doutb[3]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_18_n_0\,
      I1 => \doutb[3]_INST_0_i_19_n_0\,
      O => \doutb[3]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\doutb[3]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_20_n_0\,
      I1 => \doutb[3]_INST_0_i_21_n_0\,
      O => \doutb[3]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\doutb[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_1_n_0\,
      I1 => \doutb[4]_INST_0_i_2_n_0\,
      O => \^doutb\(4),
      S => sel_pipe(6)
    );
\doutb[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[4]_INST_0_i_3_n_0\,
      I1 => \doutb[4]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \doutb[4]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \doutb[4]_INST_0_i_6_n_0\,
      O => \doutb[4]_INST_0_i_1_n_0\
    );
\doutb[4]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_22_n_0\,
      I1 => \doutb[4]_INST_0_i_23_n_0\,
      O => \doutb[4]_INST_0_i_10_n_0\,
      S => sel_pipe(2)
    );
\doutb[4]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_24_n_0\,
      I1 => \doutb[4]_INST_0_i_25_n_0\,
      O => \doutb[4]_INST_0_i_11_n_0\,
      S => sel_pipe(2)
    );
\doutb[4]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_26_n_0\,
      I1 => \doutb[4]_INST_0_i_27_n_0\,
      O => \doutb[4]_INST_0_i_12_n_0\,
      S => sel_pipe(2)
    );
\doutb[4]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_28_n_0\,
      I1 => \doutb[4]_INST_0_i_29_n_0\,
      O => \doutb[4]_INST_0_i_13_n_0\,
      S => sel_pipe(2)
    );
\doutb[4]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_30_n_0\,
      I1 => \doutb[4]_INST_0_i_31_n_0\,
      O => \doutb[4]_INST_0_i_14_n_0\,
      S => sel_pipe(2)
    );
\doutb[4]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_32_n_0\,
      I1 => \doutb[4]_INST_0_i_33_n_0\,
      O => \doutb[4]_INST_0_i_15_n_0\,
      S => sel_pipe(2)
    );
\doutb[4]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_34_n_0\,
      I1 => \doutb[4]_INST_0_i_35_n_0\,
      O => \doutb[4]_INST_0_i_16_n_0\,
      S => sel_pipe(2)
    );
\doutb[4]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_36_n_0\,
      I1 => \doutb[4]_INST_0_i_37_n_0\,
      O => \doutb[4]_INST_0_i_17_n_0\,
      S => sel_pipe(2)
    );
\doutb[4]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_38_n_0\,
      I1 => \doutb[4]_INST_0_i_39_n_0\,
      O => \doutb[4]_INST_0_i_18_n_0\,
      S => sel_pipe(2)
    );
\doutb[4]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_40_n_0\,
      I1 => \doutb[4]_INST_0_i_41_n_0\,
      O => \doutb[4]_INST_0_i_19_n_0\,
      S => sel_pipe(2)
    );
\doutb[4]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \doutb[4]_INST_0_i_7_n_0\,
      I1 => sel_pipe(5),
      I2 => \doutb[4]_INST_0_i_8_n_0\,
      I3 => sel_pipe(4),
      I4 => \doutb[4]_INST_0_i_9_n_0\,
      O => \doutb[4]_INST_0_i_2_n_0\
    );
\doutb[4]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_42_n_0\,
      I1 => \doutb[4]_INST_0_i_43_n_0\,
      O => \doutb[4]_INST_0_i_20_n_0\,
      S => sel_pipe(2)
    );
\doutb[4]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_44_n_0\,
      I1 => \doutb[4]_INST_0_i_45_n_0\,
      O => \doutb[4]_INST_0_i_21_n_0\,
      S => sel_pipe(2)
    );
\doutb[4]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_186_out(1),
      I1 => p_190_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_194_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_198_out(1),
      O => \doutb[4]_INST_0_i_22_n_0\
    );
\doutb[4]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_170_out(1),
      I1 => p_174_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_178_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_182_out(1),
      O => \doutb[4]_INST_0_i_23_n_0\
    );
\doutb[4]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_154_out(1),
      I1 => p_158_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_162_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_166_out(1),
      O => \doutb[4]_INST_0_i_24_n_0\
    );
\doutb[4]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_138_out(1),
      I1 => p_142_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_146_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_150_out(1),
      O => \doutb[4]_INST_0_i_25_n_0\
    );
\doutb[4]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_250_out(1),
      I1 => p_254_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_258_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_262_out(1),
      O => \doutb[4]_INST_0_i_26_n_0\
    );
\doutb[4]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_234_out(1),
      I1 => p_238_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_242_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_246_out(1),
      O => \doutb[4]_INST_0_i_27_n_0\
    );
\doutb[4]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_218_out(1),
      I1 => p_222_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_226_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_230_out(1),
      O => \doutb[4]_INST_0_i_28_n_0\
    );
\doutb[4]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_202_out(1),
      I1 => p_206_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_210_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_214_out(1),
      O => \doutb[4]_INST_0_i_29_n_0\
    );
\doutb[4]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_10_n_0\,
      I1 => \doutb[4]_INST_0_i_11_n_0\,
      O => \doutb[4]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\doutb[4]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_314_out(1),
      I1 => p_318_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_322_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_326_out(1),
      O => \doutb[4]_INST_0_i_30_n_0\
    );
\doutb[4]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_298_out(1),
      I1 => p_302_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_306_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_310_out(1),
      O => \doutb[4]_INST_0_i_31_n_0\
    );
\doutb[4]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_282_out(1),
      I1 => p_286_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_290_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_294_out(1),
      O => \doutb[4]_INST_0_i_32_n_0\
    );
\doutb[4]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_266_out(1),
      I1 => p_270_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_274_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_278_out(1),
      O => \doutb[4]_INST_0_i_33_n_0\
    );
\doutb[4]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_378_out(1),
      I1 => p_382_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_386_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_390_out(1),
      O => \doutb[4]_INST_0_i_34_n_0\
    );
\doutb[4]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_362_out(1),
      I1 => p_366_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_370_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_374_out(1),
      O => \doutb[4]_INST_0_i_35_n_0\
    );
\doutb[4]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_346_out(1),
      I1 => p_350_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_354_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_358_out(1),
      O => \doutb[4]_INST_0_i_36_n_0\
    );
\doutb[4]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_330_out(1),
      I1 => p_334_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_338_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_342_out(1),
      O => \doutb[4]_INST_0_i_37_n_0\
    );
\doutb[4]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_58_out(1),
      I1 => p_62_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_66_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_70_out(1),
      O => \doutb[4]_INST_0_i_38_n_0\
    );
\doutb[4]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_42_out(1),
      I1 => p_46_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_50_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_54_out(1),
      O => \doutb[4]_INST_0_i_39_n_0\
    );
\doutb[4]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_12_n_0\,
      I1 => \doutb[4]_INST_0_i_13_n_0\,
      O => \doutb[4]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\doutb[4]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_26_out(1),
      I1 => p_30_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_34_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_38_out(1),
      O => \doutb[4]_INST_0_i_40_n_0\
    );
\doutb[4]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_10_out(1),
      I1 => p_14_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_18_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_22_out(1),
      O => \doutb[4]_INST_0_i_41_n_0\
    );
\doutb[4]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_122_out(1),
      I1 => p_126_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_130_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_134_out(1),
      O => \doutb[4]_INST_0_i_42_n_0\
    );
\doutb[4]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_106_out(1),
      I1 => p_110_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_114_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_118_out(1),
      O => \doutb[4]_INST_0_i_43_n_0\
    );
\doutb[4]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_90_out(1),
      I1 => p_94_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_98_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_102_out(1),
      O => \doutb[4]_INST_0_i_44_n_0\
    );
\doutb[4]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_74_out(1),
      I1 => p_78_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_82_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_86_out(1),
      O => \doutb[4]_INST_0_i_45_n_0\
    );
\doutb[4]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_14_n_0\,
      I1 => \doutb[4]_INST_0_i_15_n_0\,
      O => \doutb[4]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\doutb[4]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_16_n_0\,
      I1 => \doutb[4]_INST_0_i_17_n_0\,
      O => \doutb[4]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\doutb[4]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => p_6_out(1),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I3 => p_2_out(1),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I5 => sel_pipe(3),
      O => \doutb[4]_INST_0_i_7_n_0\
    );
\doutb[4]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_18_n_0\,
      I1 => \doutb[4]_INST_0_i_19_n_0\,
      O => \doutb[4]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\doutb[4]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_20_n_0\,
      I1 => \doutb[4]_INST_0_i_21_n_0\,
      O => \doutb[4]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\doutb[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_1_n_0\,
      I1 => \doutb[5]_INST_0_i_2_n_0\,
      O => \^doutb\(5),
      S => sel_pipe(6)
    );
\doutb[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[5]_INST_0_i_3_n_0\,
      I1 => \doutb[5]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \doutb[5]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \doutb[5]_INST_0_i_6_n_0\,
      O => \doutb[5]_INST_0_i_1_n_0\
    );
\doutb[5]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_22_n_0\,
      I1 => \doutb[5]_INST_0_i_23_n_0\,
      O => \doutb[5]_INST_0_i_10_n_0\,
      S => sel_pipe(2)
    );
\doutb[5]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_24_n_0\,
      I1 => \doutb[5]_INST_0_i_25_n_0\,
      O => \doutb[5]_INST_0_i_11_n_0\,
      S => sel_pipe(2)
    );
\doutb[5]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_26_n_0\,
      I1 => \doutb[5]_INST_0_i_27_n_0\,
      O => \doutb[5]_INST_0_i_12_n_0\,
      S => sel_pipe(2)
    );
\doutb[5]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_28_n_0\,
      I1 => \doutb[5]_INST_0_i_29_n_0\,
      O => \doutb[5]_INST_0_i_13_n_0\,
      S => sel_pipe(2)
    );
\doutb[5]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_30_n_0\,
      I1 => \doutb[5]_INST_0_i_31_n_0\,
      O => \doutb[5]_INST_0_i_14_n_0\,
      S => sel_pipe(2)
    );
\doutb[5]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_32_n_0\,
      I1 => \doutb[5]_INST_0_i_33_n_0\,
      O => \doutb[5]_INST_0_i_15_n_0\,
      S => sel_pipe(2)
    );
\doutb[5]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_34_n_0\,
      I1 => \doutb[5]_INST_0_i_35_n_0\,
      O => \doutb[5]_INST_0_i_16_n_0\,
      S => sel_pipe(2)
    );
\doutb[5]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_36_n_0\,
      I1 => \doutb[5]_INST_0_i_37_n_0\,
      O => \doutb[5]_INST_0_i_17_n_0\,
      S => sel_pipe(2)
    );
\doutb[5]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_38_n_0\,
      I1 => \doutb[5]_INST_0_i_39_n_0\,
      O => \doutb[5]_INST_0_i_18_n_0\,
      S => sel_pipe(2)
    );
\doutb[5]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_40_n_0\,
      I1 => \doutb[5]_INST_0_i_41_n_0\,
      O => \doutb[5]_INST_0_i_19_n_0\,
      S => sel_pipe(2)
    );
\doutb[5]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \doutb[5]_INST_0_i_7_n_0\,
      I1 => sel_pipe(5),
      I2 => \doutb[5]_INST_0_i_8_n_0\,
      I3 => sel_pipe(4),
      I4 => \doutb[5]_INST_0_i_9_n_0\,
      O => \doutb[5]_INST_0_i_2_n_0\
    );
\doutb[5]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_42_n_0\,
      I1 => \doutb[5]_INST_0_i_43_n_0\,
      O => \doutb[5]_INST_0_i_20_n_0\,
      S => sel_pipe(2)
    );
\doutb[5]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_44_n_0\,
      I1 => \doutb[5]_INST_0_i_45_n_0\,
      O => \doutb[5]_INST_0_i_21_n_0\,
      S => sel_pipe(2)
    );
\doutb[5]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_186_out(2),
      I1 => p_190_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_194_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_198_out(2),
      O => \doutb[5]_INST_0_i_22_n_0\
    );
\doutb[5]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_170_out(2),
      I1 => p_174_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_178_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_182_out(2),
      O => \doutb[5]_INST_0_i_23_n_0\
    );
\doutb[5]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_154_out(2),
      I1 => p_158_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_162_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_166_out(2),
      O => \doutb[5]_INST_0_i_24_n_0\
    );
\doutb[5]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_138_out(2),
      I1 => p_142_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_146_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_150_out(2),
      O => \doutb[5]_INST_0_i_25_n_0\
    );
\doutb[5]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_250_out(2),
      I1 => p_254_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_258_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_262_out(2),
      O => \doutb[5]_INST_0_i_26_n_0\
    );
\doutb[5]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_234_out(2),
      I1 => p_238_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_242_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_246_out(2),
      O => \doutb[5]_INST_0_i_27_n_0\
    );
\doutb[5]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_218_out(2),
      I1 => p_222_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_226_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_230_out(2),
      O => \doutb[5]_INST_0_i_28_n_0\
    );
\doutb[5]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_202_out(2),
      I1 => p_206_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_210_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_214_out(2),
      O => \doutb[5]_INST_0_i_29_n_0\
    );
\doutb[5]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_10_n_0\,
      I1 => \doutb[5]_INST_0_i_11_n_0\,
      O => \doutb[5]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\doutb[5]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_314_out(2),
      I1 => p_318_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_322_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_326_out(2),
      O => \doutb[5]_INST_0_i_30_n_0\
    );
\doutb[5]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_298_out(2),
      I1 => p_302_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_306_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_310_out(2),
      O => \doutb[5]_INST_0_i_31_n_0\
    );
\doutb[5]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_282_out(2),
      I1 => p_286_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_290_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_294_out(2),
      O => \doutb[5]_INST_0_i_32_n_0\
    );
\doutb[5]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_266_out(2),
      I1 => p_270_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_274_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_278_out(2),
      O => \doutb[5]_INST_0_i_33_n_0\
    );
\doutb[5]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_378_out(2),
      I1 => p_382_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_386_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_390_out(2),
      O => \doutb[5]_INST_0_i_34_n_0\
    );
\doutb[5]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_362_out(2),
      I1 => p_366_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_370_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_374_out(2),
      O => \doutb[5]_INST_0_i_35_n_0\
    );
\doutb[5]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_346_out(2),
      I1 => p_350_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_354_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_358_out(2),
      O => \doutb[5]_INST_0_i_36_n_0\
    );
\doutb[5]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_330_out(2),
      I1 => p_334_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_338_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_342_out(2),
      O => \doutb[5]_INST_0_i_37_n_0\
    );
\doutb[5]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_58_out(2),
      I1 => p_62_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_66_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_70_out(2),
      O => \doutb[5]_INST_0_i_38_n_0\
    );
\doutb[5]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_42_out(2),
      I1 => p_46_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_50_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_54_out(2),
      O => \doutb[5]_INST_0_i_39_n_0\
    );
\doutb[5]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_12_n_0\,
      I1 => \doutb[5]_INST_0_i_13_n_0\,
      O => \doutb[5]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\doutb[5]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_26_out(2),
      I1 => p_30_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_34_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_38_out(2),
      O => \doutb[5]_INST_0_i_40_n_0\
    );
\doutb[5]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_10_out(2),
      I1 => p_14_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_18_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_22_out(2),
      O => \doutb[5]_INST_0_i_41_n_0\
    );
\doutb[5]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_122_out(2),
      I1 => p_126_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_130_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_134_out(2),
      O => \doutb[5]_INST_0_i_42_n_0\
    );
\doutb[5]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_106_out(2),
      I1 => p_110_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_114_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_118_out(2),
      O => \doutb[5]_INST_0_i_43_n_0\
    );
\doutb[5]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_90_out(2),
      I1 => p_94_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_98_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_102_out(2),
      O => \doutb[5]_INST_0_i_44_n_0\
    );
\doutb[5]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_74_out(2),
      I1 => p_78_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I3 => p_82_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I5 => p_86_out(2),
      O => \doutb[5]_INST_0_i_45_n_0\
    );
\doutb[5]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_14_n_0\,
      I1 => \doutb[5]_INST_0_i_15_n_0\,
      O => \doutb[5]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\doutb[5]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_16_n_0\,
      I1 => \doutb[5]_INST_0_i_17_n_0\,
      O => \doutb[5]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\doutb[5]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => p_6_out(2),
      I2 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      I3 => p_2_out(2),
      I4 => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      I5 => sel_pipe(3),
      O => \doutb[5]_INST_0_i_7_n_0\
    );
\doutb[5]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_18_n_0\,
      I1 => \doutb[5]_INST_0_i_19_n_0\,
      O => \doutb[5]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\doutb[5]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_20_n_0\,
      I1 => \doutb[5]_INST_0_i_21_n_0\,
      O => \doutb[5]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\doutb[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_1_n_0\,
      I1 => \doutb[6]_INST_0_i_2_n_0\,
      O => \^doutb\(6),
      S => sel_pipe(6)
    );
\doutb[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[6]_INST_0_i_3_n_0\,
      I1 => \doutb[6]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \doutb[6]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \doutb[6]_INST_0_i_6_n_0\,
      O => \doutb[6]_INST_0_i_1_n_0\
    );
\doutb[6]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_22_n_0\,
      I1 => \doutb[6]_INST_0_i_23_n_0\,
      O => \doutb[6]_INST_0_i_10_n_0\,
      S => sel_pipe(2)
    );
\doutb[6]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_24_n_0\,
      I1 => \doutb[6]_INST_0_i_25_n_0\,
      O => \doutb[6]_INST_0_i_11_n_0\,
      S => sel_pipe(2)
    );
\doutb[6]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_26_n_0\,
      I1 => \doutb[6]_INST_0_i_27_n_0\,
      O => \doutb[6]_INST_0_i_12_n_0\,
      S => sel_pipe(2)
    );
\doutb[6]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_28_n_0\,
      I1 => \doutb[6]_INST_0_i_29_n_0\,
      O => \doutb[6]_INST_0_i_13_n_0\,
      S => sel_pipe(2)
    );
\doutb[6]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_30_n_0\,
      I1 => \doutb[6]_INST_0_i_31_n_0\,
      O => \doutb[6]_INST_0_i_14_n_0\,
      S => sel_pipe(2)
    );
\doutb[6]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_32_n_0\,
      I1 => \doutb[6]_INST_0_i_33_n_0\,
      O => \doutb[6]_INST_0_i_15_n_0\,
      S => sel_pipe(2)
    );
\doutb[6]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_34_n_0\,
      I1 => \doutb[6]_INST_0_i_35_n_0\,
      O => \doutb[6]_INST_0_i_16_n_0\,
      S => sel_pipe(2)
    );
\doutb[6]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_36_n_0\,
      I1 => \doutb[6]_INST_0_i_37_n_0\,
      O => \doutb[6]_INST_0_i_17_n_0\,
      S => sel_pipe(2)
    );
\doutb[6]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_38_n_0\,
      I1 => \doutb[6]_INST_0_i_39_n_0\,
      O => \doutb[6]_INST_0_i_18_n_0\,
      S => sel_pipe(2)
    );
\doutb[6]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_40_n_0\,
      I1 => \doutb[6]_INST_0_i_41_n_0\,
      O => \doutb[6]_INST_0_i_19_n_0\,
      S => sel_pipe(2)
    );
\doutb[6]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \doutb[6]_INST_0_i_7_n_0\,
      I1 => sel_pipe(5),
      I2 => \doutb[6]_INST_0_i_8_n_0\,
      I3 => sel_pipe(4),
      I4 => \doutb[6]_INST_0_i_9_n_0\,
      O => \doutb[6]_INST_0_i_2_n_0\
    );
\doutb[6]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_42_n_0\,
      I1 => \doutb[6]_INST_0_i_43_n_0\,
      O => \doutb[6]_INST_0_i_20_n_0\,
      S => sel_pipe(2)
    );
\doutb[6]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_44_n_0\,
      I1 => \doutb[6]_INST_0_i_45_n_0\,
      O => \doutb[6]_INST_0_i_21_n_0\,
      S => sel_pipe(2)
    );
\doutb[6]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_186_out(3),
      I1 => p_190_out(3),
      I2 => sel_pipe(1),
      I3 => p_194_out(3),
      I4 => sel_pipe(0),
      I5 => p_198_out(3),
      O => \doutb[6]_INST_0_i_22_n_0\
    );
\doutb[6]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_170_out(3),
      I1 => p_174_out(3),
      I2 => sel_pipe(1),
      I3 => p_178_out(3),
      I4 => sel_pipe(0),
      I5 => p_182_out(3),
      O => \doutb[6]_INST_0_i_23_n_0\
    );
\doutb[6]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_154_out(3),
      I1 => p_158_out(3),
      I2 => sel_pipe(1),
      I3 => p_162_out(3),
      I4 => sel_pipe(0),
      I5 => p_166_out(3),
      O => \doutb[6]_INST_0_i_24_n_0\
    );
\doutb[6]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_138_out(3),
      I1 => p_142_out(3),
      I2 => sel_pipe(1),
      I3 => p_146_out(3),
      I4 => sel_pipe(0),
      I5 => p_150_out(3),
      O => \doutb[6]_INST_0_i_25_n_0\
    );
\doutb[6]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_250_out(3),
      I1 => p_254_out(3),
      I2 => sel_pipe(1),
      I3 => p_258_out(3),
      I4 => sel_pipe(0),
      I5 => p_262_out(3),
      O => \doutb[6]_INST_0_i_26_n_0\
    );
\doutb[6]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_234_out(3),
      I1 => p_238_out(3),
      I2 => sel_pipe(1),
      I3 => p_242_out(3),
      I4 => sel_pipe(0),
      I5 => p_246_out(3),
      O => \doutb[6]_INST_0_i_27_n_0\
    );
\doutb[6]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_218_out(3),
      I1 => p_222_out(3),
      I2 => sel_pipe(1),
      I3 => p_226_out(3),
      I4 => sel_pipe(0),
      I5 => p_230_out(3),
      O => \doutb[6]_INST_0_i_28_n_0\
    );
\doutb[6]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_202_out(3),
      I1 => p_206_out(3),
      I2 => sel_pipe(1),
      I3 => p_210_out(3),
      I4 => sel_pipe(0),
      I5 => p_214_out(3),
      O => \doutb[6]_INST_0_i_29_n_0\
    );
\doutb[6]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_10_n_0\,
      I1 => \doutb[6]_INST_0_i_11_n_0\,
      O => \doutb[6]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\doutb[6]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_314_out(3),
      I1 => p_318_out(3),
      I2 => sel_pipe(1),
      I3 => p_322_out(3),
      I4 => sel_pipe(0),
      I5 => p_326_out(3),
      O => \doutb[6]_INST_0_i_30_n_0\
    );
\doutb[6]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_298_out(3),
      I1 => p_302_out(3),
      I2 => sel_pipe(1),
      I3 => p_306_out(3),
      I4 => sel_pipe(0),
      I5 => p_310_out(3),
      O => \doutb[6]_INST_0_i_31_n_0\
    );
\doutb[6]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_282_out(3),
      I1 => p_286_out(3),
      I2 => sel_pipe(1),
      I3 => p_290_out(3),
      I4 => sel_pipe(0),
      I5 => p_294_out(3),
      O => \doutb[6]_INST_0_i_32_n_0\
    );
\doutb[6]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_266_out(3),
      I1 => p_270_out(3),
      I2 => sel_pipe(1),
      I3 => p_274_out(3),
      I4 => sel_pipe(0),
      I5 => p_278_out(3),
      O => \doutb[6]_INST_0_i_33_n_0\
    );
\doutb[6]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_378_out(3),
      I1 => p_382_out(3),
      I2 => sel_pipe(1),
      I3 => p_386_out(3),
      I4 => sel_pipe(0),
      I5 => p_390_out(3),
      O => \doutb[6]_INST_0_i_34_n_0\
    );
\doutb[6]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_362_out(3),
      I1 => p_366_out(3),
      I2 => sel_pipe(1),
      I3 => p_370_out(3),
      I4 => sel_pipe(0),
      I5 => p_374_out(3),
      O => \doutb[6]_INST_0_i_35_n_0\
    );
\doutb[6]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_346_out(3),
      I1 => p_350_out(3),
      I2 => sel_pipe(1),
      I3 => p_354_out(3),
      I4 => sel_pipe(0),
      I5 => p_358_out(3),
      O => \doutb[6]_INST_0_i_36_n_0\
    );
\doutb[6]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_330_out(3),
      I1 => p_334_out(3),
      I2 => sel_pipe(1),
      I3 => p_338_out(3),
      I4 => sel_pipe(0),
      I5 => p_342_out(3),
      O => \doutb[6]_INST_0_i_37_n_0\
    );
\doutb[6]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_58_out(3),
      I1 => p_62_out(3),
      I2 => sel_pipe(1),
      I3 => p_66_out(3),
      I4 => sel_pipe(0),
      I5 => p_70_out(3),
      O => \doutb[6]_INST_0_i_38_n_0\
    );
\doutb[6]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_42_out(3),
      I1 => p_46_out(3),
      I2 => sel_pipe(1),
      I3 => p_50_out(3),
      I4 => sel_pipe(0),
      I5 => p_54_out(3),
      O => \doutb[6]_INST_0_i_39_n_0\
    );
\doutb[6]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_12_n_0\,
      I1 => \doutb[6]_INST_0_i_13_n_0\,
      O => \doutb[6]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\doutb[6]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_26_out(3),
      I1 => p_30_out(3),
      I2 => sel_pipe(1),
      I3 => p_34_out(3),
      I4 => sel_pipe(0),
      I5 => p_38_out(3),
      O => \doutb[6]_INST_0_i_40_n_0\
    );
\doutb[6]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_10_out(3),
      I1 => p_14_out(3),
      I2 => sel_pipe(1),
      I3 => p_18_out(3),
      I4 => sel_pipe(0),
      I5 => p_22_out(3),
      O => \doutb[6]_INST_0_i_41_n_0\
    );
\doutb[6]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_122_out(3),
      I1 => p_126_out(3),
      I2 => sel_pipe(1),
      I3 => p_130_out(3),
      I4 => sel_pipe(0),
      I5 => p_134_out(3),
      O => \doutb[6]_INST_0_i_42_n_0\
    );
\doutb[6]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_106_out(3),
      I1 => p_110_out(3),
      I2 => sel_pipe(1),
      I3 => p_114_out(3),
      I4 => sel_pipe(0),
      I5 => p_118_out(3),
      O => \doutb[6]_INST_0_i_43_n_0\
    );
\doutb[6]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_90_out(3),
      I1 => p_94_out(3),
      I2 => sel_pipe(1),
      I3 => p_98_out(3),
      I4 => sel_pipe(0),
      I5 => p_102_out(3),
      O => \doutb[6]_INST_0_i_44_n_0\
    );
\doutb[6]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_74_out(3),
      I1 => p_78_out(3),
      I2 => sel_pipe(1),
      I3 => p_82_out(3),
      I4 => sel_pipe(0),
      I5 => p_86_out(3),
      O => \doutb[6]_INST_0_i_45_n_0\
    );
\doutb[6]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_14_n_0\,
      I1 => \doutb[6]_INST_0_i_15_n_0\,
      O => \doutb[6]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\doutb[6]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_16_n_0\,
      I1 => \doutb[6]_INST_0_i_17_n_0\,
      O => \doutb[6]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\doutb[6]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => p_6_out(3),
      I2 => sel_pipe(0),
      I3 => p_2_out(3),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[6]_INST_0_i_7_n_0\
    );
\doutb[6]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_18_n_0\,
      I1 => \doutb[6]_INST_0_i_19_n_0\,
      O => \doutb[6]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\doutb[6]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_20_n_0\,
      I1 => \doutb[6]_INST_0_i_21_n_0\,
      O => \doutb[6]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\doutb[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_1_n_0\,
      I1 => \doutb[7]_INST_0_i_2_n_0\,
      O => \^doutb\(7),
      S => sel_pipe(6)
    );
\doutb[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_3_n_0\,
      I1 => \doutb[7]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \doutb[7]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \doutb[7]_INST_0_i_6_n_0\,
      O => \doutb[7]_INST_0_i_1_n_0\
    );
\doutb[7]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_22_n_0\,
      I1 => \doutb[7]_INST_0_i_23_n_0\,
      O => \doutb[7]_INST_0_i_10_n_0\,
      S => sel_pipe(2)
    );
\doutb[7]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_24_n_0\,
      I1 => \doutb[7]_INST_0_i_25_n_0\,
      O => \doutb[7]_INST_0_i_11_n_0\,
      S => sel_pipe(2)
    );
\doutb[7]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_26_n_0\,
      I1 => \doutb[7]_INST_0_i_27_n_0\,
      O => \doutb[7]_INST_0_i_12_n_0\,
      S => sel_pipe(2)
    );
\doutb[7]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_28_n_0\,
      I1 => \doutb[7]_INST_0_i_29_n_0\,
      O => \doutb[7]_INST_0_i_13_n_0\,
      S => sel_pipe(2)
    );
\doutb[7]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_30_n_0\,
      I1 => \doutb[7]_INST_0_i_31_n_0\,
      O => \doutb[7]_INST_0_i_14_n_0\,
      S => sel_pipe(2)
    );
\doutb[7]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_32_n_0\,
      I1 => \doutb[7]_INST_0_i_33_n_0\,
      O => \doutb[7]_INST_0_i_15_n_0\,
      S => sel_pipe(2)
    );
\doutb[7]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_34_n_0\,
      I1 => \doutb[7]_INST_0_i_35_n_0\,
      O => \doutb[7]_INST_0_i_16_n_0\,
      S => sel_pipe(2)
    );
\doutb[7]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_36_n_0\,
      I1 => \doutb[7]_INST_0_i_37_n_0\,
      O => \doutb[7]_INST_0_i_17_n_0\,
      S => sel_pipe(2)
    );
\doutb[7]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_38_n_0\,
      I1 => \doutb[7]_INST_0_i_39_n_0\,
      O => \doutb[7]_INST_0_i_18_n_0\,
      S => sel_pipe(2)
    );
\doutb[7]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_40_n_0\,
      I1 => \doutb[7]_INST_0_i_41_n_0\,
      O => \doutb[7]_INST_0_i_19_n_0\,
      S => sel_pipe(2)
    );
\doutb[7]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_7_n_0\,
      I1 => sel_pipe(5),
      I2 => \doutb[7]_INST_0_i_8_n_0\,
      I3 => sel_pipe(4),
      I4 => \doutb[7]_INST_0_i_9_n_0\,
      O => \doutb[7]_INST_0_i_2_n_0\
    );
\doutb[7]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_42_n_0\,
      I1 => \doutb[7]_INST_0_i_43_n_0\,
      O => \doutb[7]_INST_0_i_20_n_0\,
      S => sel_pipe(2)
    );
\doutb[7]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_44_n_0\,
      I1 => \doutb[7]_INST_0_i_45_n_0\,
      O => \doutb[7]_INST_0_i_21_n_0\,
      S => sel_pipe(2)
    );
\doutb[7]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_186_out(4),
      I1 => p_190_out(4),
      I2 => sel_pipe(1),
      I3 => p_194_out(4),
      I4 => sel_pipe(0),
      I5 => p_198_out(4),
      O => \doutb[7]_INST_0_i_22_n_0\
    );
\doutb[7]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_170_out(4),
      I1 => p_174_out(4),
      I2 => sel_pipe(1),
      I3 => p_178_out(4),
      I4 => sel_pipe(0),
      I5 => p_182_out(4),
      O => \doutb[7]_INST_0_i_23_n_0\
    );
\doutb[7]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_154_out(4),
      I1 => p_158_out(4),
      I2 => sel_pipe(1),
      I3 => p_162_out(4),
      I4 => sel_pipe(0),
      I5 => p_166_out(4),
      O => \doutb[7]_INST_0_i_24_n_0\
    );
\doutb[7]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_138_out(4),
      I1 => p_142_out(4),
      I2 => sel_pipe(1),
      I3 => p_146_out(4),
      I4 => sel_pipe(0),
      I5 => p_150_out(4),
      O => \doutb[7]_INST_0_i_25_n_0\
    );
\doutb[7]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_250_out(4),
      I1 => p_254_out(4),
      I2 => sel_pipe(1),
      I3 => p_258_out(4),
      I4 => sel_pipe(0),
      I5 => p_262_out(4),
      O => \doutb[7]_INST_0_i_26_n_0\
    );
\doutb[7]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_234_out(4),
      I1 => p_238_out(4),
      I2 => sel_pipe(1),
      I3 => p_242_out(4),
      I4 => sel_pipe(0),
      I5 => p_246_out(4),
      O => \doutb[7]_INST_0_i_27_n_0\
    );
\doutb[7]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_218_out(4),
      I1 => p_222_out(4),
      I2 => sel_pipe(1),
      I3 => p_226_out(4),
      I4 => sel_pipe(0),
      I5 => p_230_out(4),
      O => \doutb[7]_INST_0_i_28_n_0\
    );
\doutb[7]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_202_out(4),
      I1 => p_206_out(4),
      I2 => sel_pipe(1),
      I3 => p_210_out(4),
      I4 => sel_pipe(0),
      I5 => p_214_out(4),
      O => \doutb[7]_INST_0_i_29_n_0\
    );
\doutb[7]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_10_n_0\,
      I1 => \doutb[7]_INST_0_i_11_n_0\,
      O => \doutb[7]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\doutb[7]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_314_out(4),
      I1 => p_318_out(4),
      I2 => sel_pipe(1),
      I3 => p_322_out(4),
      I4 => sel_pipe(0),
      I5 => p_326_out(4),
      O => \doutb[7]_INST_0_i_30_n_0\
    );
\doutb[7]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_298_out(4),
      I1 => p_302_out(4),
      I2 => sel_pipe(1),
      I3 => p_306_out(4),
      I4 => sel_pipe(0),
      I5 => p_310_out(4),
      O => \doutb[7]_INST_0_i_31_n_0\
    );
\doutb[7]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_282_out(4),
      I1 => p_286_out(4),
      I2 => sel_pipe(1),
      I3 => p_290_out(4),
      I4 => sel_pipe(0),
      I5 => p_294_out(4),
      O => \doutb[7]_INST_0_i_32_n_0\
    );
\doutb[7]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_266_out(4),
      I1 => p_270_out(4),
      I2 => sel_pipe(1),
      I3 => p_274_out(4),
      I4 => sel_pipe(0),
      I5 => p_278_out(4),
      O => \doutb[7]_INST_0_i_33_n_0\
    );
\doutb[7]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_378_out(4),
      I1 => p_382_out(4),
      I2 => sel_pipe(1),
      I3 => p_386_out(4),
      I4 => sel_pipe(0),
      I5 => p_390_out(4),
      O => \doutb[7]_INST_0_i_34_n_0\
    );
\doutb[7]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_362_out(4),
      I1 => p_366_out(4),
      I2 => sel_pipe(1),
      I3 => p_370_out(4),
      I4 => sel_pipe(0),
      I5 => p_374_out(4),
      O => \doutb[7]_INST_0_i_35_n_0\
    );
\doutb[7]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_346_out(4),
      I1 => p_350_out(4),
      I2 => sel_pipe(1),
      I3 => p_354_out(4),
      I4 => sel_pipe(0),
      I5 => p_358_out(4),
      O => \doutb[7]_INST_0_i_36_n_0\
    );
\doutb[7]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_330_out(4),
      I1 => p_334_out(4),
      I2 => sel_pipe(1),
      I3 => p_338_out(4),
      I4 => sel_pipe(0),
      I5 => p_342_out(4),
      O => \doutb[7]_INST_0_i_37_n_0\
    );
\doutb[7]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_58_out(4),
      I1 => p_62_out(4),
      I2 => sel_pipe(1),
      I3 => p_66_out(4),
      I4 => sel_pipe(0),
      I5 => p_70_out(4),
      O => \doutb[7]_INST_0_i_38_n_0\
    );
\doutb[7]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_42_out(4),
      I1 => p_46_out(4),
      I2 => sel_pipe(1),
      I3 => p_50_out(4),
      I4 => sel_pipe(0),
      I5 => p_54_out(4),
      O => \doutb[7]_INST_0_i_39_n_0\
    );
\doutb[7]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_12_n_0\,
      I1 => \doutb[7]_INST_0_i_13_n_0\,
      O => \doutb[7]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\doutb[7]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_26_out(4),
      I1 => p_30_out(4),
      I2 => sel_pipe(1),
      I3 => p_34_out(4),
      I4 => sel_pipe(0),
      I5 => p_38_out(4),
      O => \doutb[7]_INST_0_i_40_n_0\
    );
\doutb[7]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_10_out(4),
      I1 => p_14_out(4),
      I2 => sel_pipe(1),
      I3 => p_18_out(4),
      I4 => sel_pipe(0),
      I5 => p_22_out(4),
      O => \doutb[7]_INST_0_i_41_n_0\
    );
\doutb[7]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_122_out(4),
      I1 => p_126_out(4),
      I2 => sel_pipe(1),
      I3 => p_130_out(4),
      I4 => sel_pipe(0),
      I5 => p_134_out(4),
      O => \doutb[7]_INST_0_i_42_n_0\
    );
\doutb[7]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_106_out(4),
      I1 => p_110_out(4),
      I2 => sel_pipe(1),
      I3 => p_114_out(4),
      I4 => sel_pipe(0),
      I5 => p_118_out(4),
      O => \doutb[7]_INST_0_i_43_n_0\
    );
\doutb[7]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_90_out(4),
      I1 => p_94_out(4),
      I2 => sel_pipe(1),
      I3 => p_98_out(4),
      I4 => sel_pipe(0),
      I5 => p_102_out(4),
      O => \doutb[7]_INST_0_i_44_n_0\
    );
\doutb[7]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_74_out(4),
      I1 => p_78_out(4),
      I2 => sel_pipe(1),
      I3 => p_82_out(4),
      I4 => sel_pipe(0),
      I5 => p_86_out(4),
      O => \doutb[7]_INST_0_i_45_n_0\
    );
\doutb[7]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_14_n_0\,
      I1 => \doutb[7]_INST_0_i_15_n_0\,
      O => \doutb[7]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\doutb[7]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_16_n_0\,
      I1 => \doutb[7]_INST_0_i_17_n_0\,
      O => \doutb[7]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\doutb[7]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => p_6_out(4),
      I2 => sel_pipe(0),
      I3 => p_2_out(4),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[7]_INST_0_i_7_n_0\
    );
\doutb[7]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_18_n_0\,
      I1 => \doutb[7]_INST_0_i_19_n_0\,
      O => \doutb[7]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\doutb[7]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_20_n_0\,
      I1 => \doutb[7]_INST_0_i_21_n_0\,
      O => \doutb[7]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\doutb[8]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => \doutb[8]_INST_0_i_2_n_0\,
      O => \^doutb\(8),
      S => sel_pipe(6)
    );
\doutb[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_3_n_0\,
      I1 => \doutb[8]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \doutb[8]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \doutb[8]_INST_0_i_6_n_0\,
      O => \doutb[8]_INST_0_i_1_n_0\
    );
\doutb[8]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_22_n_0\,
      I1 => \doutb[8]_INST_0_i_23_n_0\,
      O => \doutb[8]_INST_0_i_10_n_0\,
      S => sel_pipe(2)
    );
\doutb[8]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_24_n_0\,
      I1 => \doutb[8]_INST_0_i_25_n_0\,
      O => \doutb[8]_INST_0_i_11_n_0\,
      S => sel_pipe(2)
    );
\doutb[8]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_26_n_0\,
      I1 => \doutb[8]_INST_0_i_27_n_0\,
      O => \doutb[8]_INST_0_i_12_n_0\,
      S => sel_pipe(2)
    );
\doutb[8]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_28_n_0\,
      I1 => \doutb[8]_INST_0_i_29_n_0\,
      O => \doutb[8]_INST_0_i_13_n_0\,
      S => sel_pipe(2)
    );
\doutb[8]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_30_n_0\,
      I1 => \doutb[8]_INST_0_i_31_n_0\,
      O => \doutb[8]_INST_0_i_14_n_0\,
      S => sel_pipe(2)
    );
\doutb[8]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_32_n_0\,
      I1 => \doutb[8]_INST_0_i_33_n_0\,
      O => \doutb[8]_INST_0_i_15_n_0\,
      S => sel_pipe(2)
    );
\doutb[8]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_34_n_0\,
      I1 => \doutb[8]_INST_0_i_35_n_0\,
      O => \doutb[8]_INST_0_i_16_n_0\,
      S => sel_pipe(2)
    );
\doutb[8]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_36_n_0\,
      I1 => \doutb[8]_INST_0_i_37_n_0\,
      O => \doutb[8]_INST_0_i_17_n_0\,
      S => sel_pipe(2)
    );
\doutb[8]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_38_n_0\,
      I1 => \doutb[8]_INST_0_i_39_n_0\,
      O => \doutb[8]_INST_0_i_18_n_0\,
      S => sel_pipe(2)
    );
\doutb[8]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_40_n_0\,
      I1 => \doutb[8]_INST_0_i_41_n_0\,
      O => \doutb[8]_INST_0_i_19_n_0\,
      S => sel_pipe(2)
    );
\doutb[8]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_7_n_0\,
      I1 => sel_pipe(5),
      I2 => \doutb[8]_INST_0_i_8_n_0\,
      I3 => sel_pipe(4),
      I4 => \doutb[8]_INST_0_i_9_n_0\,
      O => \doutb[8]_INST_0_i_2_n_0\
    );
\doutb[8]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_42_n_0\,
      I1 => \doutb[8]_INST_0_i_43_n_0\,
      O => \doutb[8]_INST_0_i_20_n_0\,
      S => sel_pipe(2)
    );
\doutb[8]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_44_n_0\,
      I1 => \doutb[8]_INST_0_i_45_n_0\,
      O => \doutb[8]_INST_0_i_21_n_0\,
      S => sel_pipe(2)
    );
\doutb[8]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_186_out(5),
      I1 => p_190_out(5),
      I2 => sel_pipe(1),
      I3 => p_194_out(5),
      I4 => sel_pipe(0),
      I5 => p_198_out(5),
      O => \doutb[8]_INST_0_i_22_n_0\
    );
\doutb[8]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_170_out(5),
      I1 => p_174_out(5),
      I2 => sel_pipe(1),
      I3 => p_178_out(5),
      I4 => sel_pipe(0),
      I5 => p_182_out(5),
      O => \doutb[8]_INST_0_i_23_n_0\
    );
\doutb[8]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_154_out(5),
      I1 => p_158_out(5),
      I2 => sel_pipe(1),
      I3 => p_162_out(5),
      I4 => sel_pipe(0),
      I5 => p_166_out(5),
      O => \doutb[8]_INST_0_i_24_n_0\
    );
\doutb[8]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_138_out(5),
      I1 => p_142_out(5),
      I2 => sel_pipe(1),
      I3 => p_146_out(5),
      I4 => sel_pipe(0),
      I5 => p_150_out(5),
      O => \doutb[8]_INST_0_i_25_n_0\
    );
\doutb[8]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_250_out(5),
      I1 => p_254_out(5),
      I2 => sel_pipe(1),
      I3 => p_258_out(5),
      I4 => sel_pipe(0),
      I5 => p_262_out(5),
      O => \doutb[8]_INST_0_i_26_n_0\
    );
\doutb[8]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_234_out(5),
      I1 => p_238_out(5),
      I2 => sel_pipe(1),
      I3 => p_242_out(5),
      I4 => sel_pipe(0),
      I5 => p_246_out(5),
      O => \doutb[8]_INST_0_i_27_n_0\
    );
\doutb[8]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_218_out(5),
      I1 => p_222_out(5),
      I2 => sel_pipe(1),
      I3 => p_226_out(5),
      I4 => sel_pipe(0),
      I5 => p_230_out(5),
      O => \doutb[8]_INST_0_i_28_n_0\
    );
\doutb[8]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_202_out(5),
      I1 => p_206_out(5),
      I2 => sel_pipe(1),
      I3 => p_210_out(5),
      I4 => sel_pipe(0),
      I5 => p_214_out(5),
      O => \doutb[8]_INST_0_i_29_n_0\
    );
\doutb[8]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[8]_INST_0_i_10_n_0\,
      I1 => \doutb[8]_INST_0_i_11_n_0\,
      O => \doutb[8]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\doutb[8]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_314_out(5),
      I1 => p_318_out(5),
      I2 => sel_pipe(1),
      I3 => p_322_out(5),
      I4 => sel_pipe(0),
      I5 => p_326_out(5),
      O => \doutb[8]_INST_0_i_30_n_0\
    );
\doutb[8]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_298_out(5),
      I1 => p_302_out(5),
      I2 => sel_pipe(1),
      I3 => p_306_out(5),
      I4 => sel_pipe(0),
      I5 => p_310_out(5),
      O => \doutb[8]_INST_0_i_31_n_0\
    );
\doutb[8]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_282_out(5),
      I1 => p_286_out(5),
      I2 => sel_pipe(1),
      I3 => p_290_out(5),
      I4 => sel_pipe(0),
      I5 => p_294_out(5),
      O => \doutb[8]_INST_0_i_32_n_0\
    );
\doutb[8]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_266_out(5),
      I1 => p_270_out(5),
      I2 => sel_pipe(1),
      I3 => p_274_out(5),
      I4 => sel_pipe(0),
      I5 => p_278_out(5),
      O => \doutb[8]_INST_0_i_33_n_0\
    );
\doutb[8]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_378_out(5),
      I1 => p_382_out(5),
      I2 => sel_pipe(1),
      I3 => p_386_out(5),
      I4 => sel_pipe(0),
      I5 => p_390_out(5),
      O => \doutb[8]_INST_0_i_34_n_0\
    );
\doutb[8]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_362_out(5),
      I1 => p_366_out(5),
      I2 => sel_pipe(1),
      I3 => p_370_out(5),
      I4 => sel_pipe(0),
      I5 => p_374_out(5),
      O => \doutb[8]_INST_0_i_35_n_0\
    );
\doutb[8]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_346_out(5),
      I1 => p_350_out(5),
      I2 => sel_pipe(1),
      I3 => p_354_out(5),
      I4 => sel_pipe(0),
      I5 => p_358_out(5),
      O => \doutb[8]_INST_0_i_36_n_0\
    );
\doutb[8]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_330_out(5),
      I1 => p_334_out(5),
      I2 => sel_pipe(1),
      I3 => p_338_out(5),
      I4 => sel_pipe(0),
      I5 => p_342_out(5),
      O => \doutb[8]_INST_0_i_37_n_0\
    );
\doutb[8]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_58_out(5),
      I1 => p_62_out(5),
      I2 => sel_pipe(1),
      I3 => p_66_out(5),
      I4 => sel_pipe(0),
      I5 => p_70_out(5),
      O => \doutb[8]_INST_0_i_38_n_0\
    );
\doutb[8]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_42_out(5),
      I1 => p_46_out(5),
      I2 => sel_pipe(1),
      I3 => p_50_out(5),
      I4 => sel_pipe(0),
      I5 => p_54_out(5),
      O => \doutb[8]_INST_0_i_39_n_0\
    );
\doutb[8]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[8]_INST_0_i_12_n_0\,
      I1 => \doutb[8]_INST_0_i_13_n_0\,
      O => \doutb[8]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\doutb[8]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_26_out(5),
      I1 => p_30_out(5),
      I2 => sel_pipe(1),
      I3 => p_34_out(5),
      I4 => sel_pipe(0),
      I5 => p_38_out(5),
      O => \doutb[8]_INST_0_i_40_n_0\
    );
\doutb[8]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_10_out(5),
      I1 => p_14_out(5),
      I2 => sel_pipe(1),
      I3 => p_18_out(5),
      I4 => sel_pipe(0),
      I5 => p_22_out(5),
      O => \doutb[8]_INST_0_i_41_n_0\
    );
\doutb[8]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_122_out(5),
      I1 => p_126_out(5),
      I2 => sel_pipe(1),
      I3 => p_130_out(5),
      I4 => sel_pipe(0),
      I5 => p_134_out(5),
      O => \doutb[8]_INST_0_i_42_n_0\
    );
\doutb[8]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_106_out(5),
      I1 => p_110_out(5),
      I2 => sel_pipe(1),
      I3 => p_114_out(5),
      I4 => sel_pipe(0),
      I5 => p_118_out(5),
      O => \doutb[8]_INST_0_i_43_n_0\
    );
\doutb[8]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_90_out(5),
      I1 => p_94_out(5),
      I2 => sel_pipe(1),
      I3 => p_98_out(5),
      I4 => sel_pipe(0),
      I5 => p_102_out(5),
      O => \doutb[8]_INST_0_i_44_n_0\
    );
\doutb[8]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_74_out(5),
      I1 => p_78_out(5),
      I2 => sel_pipe(1),
      I3 => p_82_out(5),
      I4 => sel_pipe(0),
      I5 => p_86_out(5),
      O => \doutb[8]_INST_0_i_45_n_0\
    );
\doutb[8]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[8]_INST_0_i_14_n_0\,
      I1 => \doutb[8]_INST_0_i_15_n_0\,
      O => \doutb[8]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\doutb[8]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[8]_INST_0_i_16_n_0\,
      I1 => \doutb[8]_INST_0_i_17_n_0\,
      O => \doutb[8]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\doutb[8]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => p_6_out(5),
      I2 => sel_pipe(0),
      I3 => p_2_out(5),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[8]_INST_0_i_7_n_0\
    );
\doutb[8]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[8]_INST_0_i_18_n_0\,
      I1 => \doutb[8]_INST_0_i_19_n_0\,
      O => \doutb[8]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\doutb[8]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[8]_INST_0_i_20_n_0\,
      I1 => \doutb[8]_INST_0_i_21_n_0\,
      O => \doutb[8]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\doutb[9]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_1_n_0\,
      I1 => \doutb[9]_INST_0_i_2_n_0\,
      O => \^doutb\(9),
      S => sel_pipe(6)
    );
\doutb[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[9]_INST_0_i_3_n_0\,
      I1 => \doutb[9]_INST_0_i_4_n_0\,
      I2 => sel_pipe(5),
      I3 => \doutb[9]_INST_0_i_5_n_0\,
      I4 => sel_pipe(4),
      I5 => \doutb[9]_INST_0_i_6_n_0\,
      O => \doutb[9]_INST_0_i_1_n_0\
    );
\doutb[9]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_22_n_0\,
      I1 => \doutb[9]_INST_0_i_23_n_0\,
      O => \doutb[9]_INST_0_i_10_n_0\,
      S => sel_pipe(2)
    );
\doutb[9]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_24_n_0\,
      I1 => \doutb[9]_INST_0_i_25_n_0\,
      O => \doutb[9]_INST_0_i_11_n_0\,
      S => sel_pipe(2)
    );
\doutb[9]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_26_n_0\,
      I1 => \doutb[9]_INST_0_i_27_n_0\,
      O => \doutb[9]_INST_0_i_12_n_0\,
      S => sel_pipe(2)
    );
\doutb[9]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_28_n_0\,
      I1 => \doutb[9]_INST_0_i_29_n_0\,
      O => \doutb[9]_INST_0_i_13_n_0\,
      S => sel_pipe(2)
    );
\doutb[9]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_30_n_0\,
      I1 => \doutb[9]_INST_0_i_31_n_0\,
      O => \doutb[9]_INST_0_i_14_n_0\,
      S => sel_pipe(2)
    );
\doutb[9]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_32_n_0\,
      I1 => \doutb[9]_INST_0_i_33_n_0\,
      O => \doutb[9]_INST_0_i_15_n_0\,
      S => sel_pipe(2)
    );
\doutb[9]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_34_n_0\,
      I1 => \doutb[9]_INST_0_i_35_n_0\,
      O => \doutb[9]_INST_0_i_16_n_0\,
      S => sel_pipe(2)
    );
\doutb[9]_INST_0_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_36_n_0\,
      I1 => \doutb[9]_INST_0_i_37_n_0\,
      O => \doutb[9]_INST_0_i_17_n_0\,
      S => sel_pipe(2)
    );
\doutb[9]_INST_0_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_38_n_0\,
      I1 => \doutb[9]_INST_0_i_39_n_0\,
      O => \doutb[9]_INST_0_i_18_n_0\,
      S => sel_pipe(2)
    );
\doutb[9]_INST_0_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_40_n_0\,
      I1 => \doutb[9]_INST_0_i_41_n_0\,
      O => \doutb[9]_INST_0_i_19_n_0\,
      S => sel_pipe(2)
    );
\doutb[9]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \doutb[9]_INST_0_i_7_n_0\,
      I1 => sel_pipe(5),
      I2 => \doutb[9]_INST_0_i_8_n_0\,
      I3 => sel_pipe(4),
      I4 => \doutb[9]_INST_0_i_9_n_0\,
      O => \doutb[9]_INST_0_i_2_n_0\
    );
\doutb[9]_INST_0_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_42_n_0\,
      I1 => \doutb[9]_INST_0_i_43_n_0\,
      O => \doutb[9]_INST_0_i_20_n_0\,
      S => sel_pipe(2)
    );
\doutb[9]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_44_n_0\,
      I1 => \doutb[9]_INST_0_i_45_n_0\,
      O => \doutb[9]_INST_0_i_21_n_0\,
      S => sel_pipe(2)
    );
\doutb[9]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_186_out(6),
      I1 => p_190_out(6),
      I2 => sel_pipe(1),
      I3 => p_194_out(6),
      I4 => sel_pipe(0),
      I5 => p_198_out(6),
      O => \doutb[9]_INST_0_i_22_n_0\
    );
\doutb[9]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_170_out(6),
      I1 => p_174_out(6),
      I2 => sel_pipe(1),
      I3 => p_178_out(6),
      I4 => sel_pipe(0),
      I5 => p_182_out(6),
      O => \doutb[9]_INST_0_i_23_n_0\
    );
\doutb[9]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_154_out(6),
      I1 => p_158_out(6),
      I2 => sel_pipe(1),
      I3 => p_162_out(6),
      I4 => sel_pipe(0),
      I5 => p_166_out(6),
      O => \doutb[9]_INST_0_i_24_n_0\
    );
\doutb[9]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_138_out(6),
      I1 => p_142_out(6),
      I2 => sel_pipe(1),
      I3 => p_146_out(6),
      I4 => sel_pipe(0),
      I5 => p_150_out(6),
      O => \doutb[9]_INST_0_i_25_n_0\
    );
\doutb[9]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_250_out(6),
      I1 => p_254_out(6),
      I2 => sel_pipe(1),
      I3 => p_258_out(6),
      I4 => sel_pipe(0),
      I5 => p_262_out(6),
      O => \doutb[9]_INST_0_i_26_n_0\
    );
\doutb[9]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_234_out(6),
      I1 => p_238_out(6),
      I2 => sel_pipe(1),
      I3 => p_242_out(6),
      I4 => sel_pipe(0),
      I5 => p_246_out(6),
      O => \doutb[9]_INST_0_i_27_n_0\
    );
\doutb[9]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_218_out(6),
      I1 => p_222_out(6),
      I2 => sel_pipe(1),
      I3 => p_226_out(6),
      I4 => sel_pipe(0),
      I5 => p_230_out(6),
      O => \doutb[9]_INST_0_i_28_n_0\
    );
\doutb[9]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_202_out(6),
      I1 => p_206_out(6),
      I2 => sel_pipe(1),
      I3 => p_210_out(6),
      I4 => sel_pipe(0),
      I5 => p_214_out(6),
      O => \doutb[9]_INST_0_i_29_n_0\
    );
\doutb[9]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[9]_INST_0_i_10_n_0\,
      I1 => \doutb[9]_INST_0_i_11_n_0\,
      O => \doutb[9]_INST_0_i_3_n_0\,
      S => sel_pipe(3)
    );
\doutb[9]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_314_out(6),
      I1 => p_318_out(6),
      I2 => sel_pipe(1),
      I3 => p_322_out(6),
      I4 => sel_pipe(0),
      I5 => p_326_out(6),
      O => \doutb[9]_INST_0_i_30_n_0\
    );
\doutb[9]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_298_out(6),
      I1 => p_302_out(6),
      I2 => sel_pipe(1),
      I3 => p_306_out(6),
      I4 => sel_pipe(0),
      I5 => p_310_out(6),
      O => \doutb[9]_INST_0_i_31_n_0\
    );
\doutb[9]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_282_out(6),
      I1 => p_286_out(6),
      I2 => sel_pipe(1),
      I3 => p_290_out(6),
      I4 => sel_pipe(0),
      I5 => p_294_out(6),
      O => \doutb[9]_INST_0_i_32_n_0\
    );
\doutb[9]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_266_out(6),
      I1 => p_270_out(6),
      I2 => sel_pipe(1),
      I3 => p_274_out(6),
      I4 => sel_pipe(0),
      I5 => p_278_out(6),
      O => \doutb[9]_INST_0_i_33_n_0\
    );
\doutb[9]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_378_out(6),
      I1 => p_382_out(6),
      I2 => sel_pipe(1),
      I3 => p_386_out(6),
      I4 => sel_pipe(0),
      I5 => p_390_out(6),
      O => \doutb[9]_INST_0_i_34_n_0\
    );
\doutb[9]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_362_out(6),
      I1 => p_366_out(6),
      I2 => sel_pipe(1),
      I3 => p_370_out(6),
      I4 => sel_pipe(0),
      I5 => p_374_out(6),
      O => \doutb[9]_INST_0_i_35_n_0\
    );
\doutb[9]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_346_out(6),
      I1 => p_350_out(6),
      I2 => sel_pipe(1),
      I3 => p_354_out(6),
      I4 => sel_pipe(0),
      I5 => p_358_out(6),
      O => \doutb[9]_INST_0_i_36_n_0\
    );
\doutb[9]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_330_out(6),
      I1 => p_334_out(6),
      I2 => sel_pipe(1),
      I3 => p_338_out(6),
      I4 => sel_pipe(0),
      I5 => p_342_out(6),
      O => \doutb[9]_INST_0_i_37_n_0\
    );
\doutb[9]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_58_out(6),
      I1 => p_62_out(6),
      I2 => sel_pipe(1),
      I3 => p_66_out(6),
      I4 => sel_pipe(0),
      I5 => p_70_out(6),
      O => \doutb[9]_INST_0_i_38_n_0\
    );
\doutb[9]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_42_out(6),
      I1 => p_46_out(6),
      I2 => sel_pipe(1),
      I3 => p_50_out(6),
      I4 => sel_pipe(0),
      I5 => p_54_out(6),
      O => \doutb[9]_INST_0_i_39_n_0\
    );
\doutb[9]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[9]_INST_0_i_12_n_0\,
      I1 => \doutb[9]_INST_0_i_13_n_0\,
      O => \doutb[9]_INST_0_i_4_n_0\,
      S => sel_pipe(3)
    );
\doutb[9]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_26_out(6),
      I1 => p_30_out(6),
      I2 => sel_pipe(1),
      I3 => p_34_out(6),
      I4 => sel_pipe(0),
      I5 => p_38_out(6),
      O => \doutb[9]_INST_0_i_40_n_0\
    );
\doutb[9]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_10_out(6),
      I1 => p_14_out(6),
      I2 => sel_pipe(1),
      I3 => p_18_out(6),
      I4 => sel_pipe(0),
      I5 => p_22_out(6),
      O => \doutb[9]_INST_0_i_41_n_0\
    );
\doutb[9]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_122_out(6),
      I1 => p_126_out(6),
      I2 => sel_pipe(1),
      I3 => p_130_out(6),
      I4 => sel_pipe(0),
      I5 => p_134_out(6),
      O => \doutb[9]_INST_0_i_42_n_0\
    );
\doutb[9]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_106_out(6),
      I1 => p_110_out(6),
      I2 => sel_pipe(1),
      I3 => p_114_out(6),
      I4 => sel_pipe(0),
      I5 => p_118_out(6),
      O => \doutb[9]_INST_0_i_43_n_0\
    );
\doutb[9]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_90_out(6),
      I1 => p_94_out(6),
      I2 => sel_pipe(1),
      I3 => p_98_out(6),
      I4 => sel_pipe(0),
      I5 => p_102_out(6),
      O => \doutb[9]_INST_0_i_44_n_0\
    );
\doutb[9]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_74_out(6),
      I1 => p_78_out(6),
      I2 => sel_pipe(1),
      I3 => p_82_out(6),
      I4 => sel_pipe(0),
      I5 => p_86_out(6),
      O => \doutb[9]_INST_0_i_45_n_0\
    );
\doutb[9]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[9]_INST_0_i_14_n_0\,
      I1 => \doutb[9]_INST_0_i_15_n_0\,
      O => \doutb[9]_INST_0_i_5_n_0\,
      S => sel_pipe(3)
    );
\doutb[9]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[9]_INST_0_i_16_n_0\,
      I1 => \doutb[9]_INST_0_i_17_n_0\,
      O => \doutb[9]_INST_0_i_6_n_0\,
      S => sel_pipe(3)
    );
\doutb[9]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => p_6_out(6),
      I2 => sel_pipe(0),
      I3 => p_2_out(6),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \doutb[9]_INST_0_i_7_n_0\
    );
\doutb[9]_INST_0_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[9]_INST_0_i_18_n_0\,
      I1 => \doutb[9]_INST_0_i_19_n_0\,
      O => \doutb[9]_INST_0_i_8_n_0\,
      S => sel_pipe(3)
    );
\doutb[9]_INST_0_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[9]_INST_0_i_20_n_0\,
      I1 => \doutb[9]_INST_0_i_21_n_0\,
      O => \doutb[9]_INST_0_i_9_n_0\,
      S => sel_pipe(3)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(0),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_rep_n_0\,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(1),
      Q => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_rep_n_0\,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(3),
      Q => sel_pipe(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(4),
      Q => sel_pipe(4),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(5),
      Q => sel_pipe(5),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(6),
      Q => sel_pipe(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity SDPR_blk_mem_gen_prim_wrapper_init is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of SDPR_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end SDPR_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of SDPR_blk_mem_gen_prim_wrapper_init is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FF00000000FFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"0000FF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFF00FFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"0000000000FFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFF00FFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000FFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000FF0000000000",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"00000000000000000000FF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB99EBFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFA1FEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF982EFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFB4831FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF104922FFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_5D => X"FFFFFFFFFFFFFFFFE98F2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000",
      INIT_60 => X"000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF05541CFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000",
      INIT_62 => X"FFFFFFFFFFFFFFFF0AB8CDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"00000000000000000000000000000000000000000000000000000000FFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000",
      INIT_65 => X"0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF2D5FA99435C3FF9147",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000",
      INIT_67 => X"FFFFFFFFFFFFFF2D9901404F941FCF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"000000000000000000000000000000000000000000000000000000FFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000",
      INIT_6A => X"0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFAD13464048C418FE7D",
      INIT_6B => X"FFFF00FF00000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"00000000FFFFFFAD57F3A46D0002E7C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000FFFFFFAAAF2C6A181802C7F2",
      INIT_70 => X"FFFF00FF00000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"00000000FFFFFF8AF5CFA2B03C00FC5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"00000000000000000000000000000000000000000000008ABA25C0007400FB38",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"000000000000008A372330941209EE2C00000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"E3713C3CE0000000000000FF000000FFFFFF00FFFFFFFFFFFFFFFF0000FFFFFF",
      INIT_79 => X"00000000000000000000000000000000000000000000007AB803F9E576035346",
      INIT_7A => X"FFFF00FFFF0000FFFFFFFF000000000000000000000000000000000000000000",
      INIT_7B => X"000000000000001962E8938940034C02736154D6C0000000000000FF0000FFFF",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"2151035803000000000000FF0000FFFFFFFF00FFFF00000000FFFF0000000000",
      INIT_7E => X"000000000000000000000000000000000000000000000009A23C620010022803",
      INIT_7F => X"FFFFFFFFFFFFFF0000FF00000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000000B0075C67858069A072E25A02103000000000000FF000000FF",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"88138F9D03000000000000FF000000FFFF000000FFFFFF000000000000000000",
      INIT_03 => X"00000000000000000000000000000000000000000000000321070EF400009883",
      INIT_04 => X"0000FF0000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000023FA104FC7AC07B8034008E98300000000000000000000FF00",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"011814CD00000000000000000000FF000000FF00000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000031A2006D2C0065C03",
      INIT_09 => X"0000FF0000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"00000000000000866608C6882C75580346212A28800000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"063814A94A000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000474F02040045EF8A03",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"00000000000000505C2F9EFE5003480100CE40C2E90000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"387E20CDE1000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"000000000000000000000000000000000000000000000001800B92A9AF624902",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000002EB314E922E0151024268043DC40000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"54560D14C4000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"000000000000000000000000000000000000000000000000183F6C9530038C03",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"000000000000000006657C859E6D1FC22022EE1C000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"4022666020000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"000000000000000000000000000000000000000000000000123C19E000437E7F",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000035E1DCDE1C02620B7D3668F210000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"41D1E70F00000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"000000000000000000000000000000000000000000000000013ECCBE24C00167",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"000000000000000001AFE03FA9C2C4026CA03166000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"1B83001900000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"000000000000000000000000000000000000000000000000090D36803BC74830",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"000000000000000004E191C403FB2E90051E7004000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"40100C4400000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000001DE1D012D849FCDE",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"000000000000000013E00C1AA8051AF33C4104B8000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"9F00002200000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000001AF070104600FBFF",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"00000000000000000BF22D026780001F2A1D4200000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"3FF3A70000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"00000000000000000000000000000000000000000000000024F43FFFDBFC0000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000D33727FFF0FFA2F000B7F6FB000000000000000000000000",
      INIT_38 => X"FF00000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"4001176000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"000000000000000000000000000000000000000000000000ECA21800E87FFFDD",
      INIT_3B => X"00000000000000000000000000000000FFFFFF00000000000000000000000000",
      INIT_3C => X"000000000000000024C0A080D8F3FFDDFAC01B80000000000000000000000000",
      INIT_3D => X"FFFFFFFF00000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"FFE68F0000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"00000000000000000000000000000000000000000000000029E7BF01FB3F0FEF",
      INIT_40 => X"00000000000000000000000000000000FFFFFFFFFFFF00000000000000000000",
      INIT_41 => X"00000000000000003BD4DF80049F38CFF7B73800000000000000000000000000",
      INIT_42 => X"FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000",
      INIT_43 => X"3843E08000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000005C1824001020B8F7",
      INIT_45 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFF00000000000000",
      INIT_46 => X"0000000000000000FD23AC088EE8F0F5B8839200000000000000000000000000",
      INIT_47 => X"FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000",
      INIT_48 => X"7C821D0000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"00000000000000000000000000000000000000000000000043E2B05FB2E51EC1",
      INIT_4A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFF00FF0000000000",
      INIT_4B => X"000000000000000046980163944FFC19B62E0F00000000000000000000000000",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000",
      INIT_4D => X"31F08C0000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000007DE0B3393B700FF2",
      INIT_4F => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00",
      INIT_50 => X"0000000000000000FCB0543E4D8300E8EA034C00000000000000000000000000",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000",
      INIT_52 => X"C2FF52B000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"FFFFFF000000000000000000000000000000000000000000E262DD42ECF33F0C",
      INIT_54 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"00000000000000003E8FB42098A16077FD7F4EB0000000000000000000000000",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000",
      INIT_57 => X"004668D000000000000000000000000000000000000000000000000000FFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFF0000000000000000000000000000000085330DC038283087",
      INIT_59 => X"00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"000000000000000082ACB821B808DFF0E939B0D8000000000000000000000000",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INIT_5C => X"1DDA696F200000000000000000000000000000000000000000000000FFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000446E9200560CBAC8",
      INIT_5E => X"00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"00000000000000003821A4865C2FA03C1B11F130800000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_61 => X"E57BB56A420000000000000000000000000000FFFF0000000000FFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000006A738579125C162F",
      INIT_63 => X"FF0000FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFF0000C2E741984952F854E6DDC3A3BC000000000000000000FFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"60FA8BEB19FFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E480090D4F1A58",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFF4F8019200F8E52D94FDF704E82FFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"CC950C4820FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3A7867984A7EEBE1",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFF4FC0B99802AB6FD4E049D403C5FFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"1837A43034FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6F0C737526C8",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFB9CE34031CE8CA7251354FFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"04626C8C4CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C2281AF3C",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFBC7E259BF500B848206580FFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"C944D24208FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC91F0CD720D",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFF8FC412673BC7079B044CFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"C7A3E38018FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCB67B64A32",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFCFC2964AA61F519C42F0FFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"BF641389FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC838A5B88",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFF870B84AE83FF22A43FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"3FFD204FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD70D4F8D0",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000FFFFFFFFFFFF",
      INIT_0C => X"FFFFBFFFFFFFFFFFFFFFFFFECB8AA7EF6FFC913FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"9FFF31FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0BFFFFFFFFFFFFFFFFFFD534DB7E",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFF",
      INIT_11 => X"FFFE81FFFFFFFFFFFFFFFFFFFC35D756EEFFEB7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FA1FFFFFFFFFFFFFFFFFE5E35D776",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_16 => X"FFFC9DFFFFFFFFFFFFFFFFE7D4959D0FFDF6AFFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"0000000000FF00FFFFFFFFFFFFFFFFFFFFFE4EFFFFFFFFFFFFFFFFFFF710DD7F",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_1B => X"FFBB6FFFFFFFFFFFFFFFFFFF60EB3B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"0000000000000000000000000000000000000000000000FFFF00FFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"00000000000000000000FFFFFFFFFFFFFF66457FFFFFFFFFFFFFFFFFF016DA7F",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000",
      INIT_20 => X"FF64033BFFFFFFFFFFFFFFFF7325917FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000FFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000",
      INIT_23 => X"00000000000000000000000000000000FFB56539FFFFFFFFFFFFFFFFF02D927F",
      INIT_24 => X"FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000",
      INIT_25 => X"FF110F31FFFF0000FFFFFFF7A96DB47BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"FFFF0000000000FFFFFFFFFFFF000000FF00FF00000000000000000000000000",
      INIT_28 => X"00000000000000000000000000000000006D45000000000000FF0063F06B35F1",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"003108000000000000000023586D39F100000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"00000000000000000000000000000000000459000000000000000009C769B400",
      INIT_2E => X"00000000000000000000000000000000FFFF0000000000000000000000000000",
      INIT_2F => X"000459000000000000000001AB2BB40000000000000000000000000000000000",
      INIT_30 => X"FFFF000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"000000000000000000000000000000000000B9000000000000000001ABCBB600",
      INIT_33 => X"00000000000000000000000000000000FFFFFFFF000000000000000000000000",
      INIT_34 => X"0002990000000000000000011129B60000000000000000000000000000000000",
      INIT_35 => X"FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"00000000000000000000000000000000000291000000000000000001138BFC00",
      INIT_38 => X"00000000000000000000000000000000FFFFFFFFFFFFFF000000000000000000",
      INIT_39 => X"0002E0000000000000000001116B6C0000000000000000000000000000000000",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"000000000000000000000000000000000002E000000000000000000112B96C00",
      INIT_3D => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF0000000000",
      INIT_3E => X"000260000000000000000001922B6C0000000000000000000000000000000000",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"000000000000000000000000000000000000780000000000000000018A2B2E00",
      INIT_42 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00",
      INIT_43 => X"000078000000000000000001190B2E0000000000000000000000000000000000",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"FF000000000000000000000000000000000028000000000000000001539B2E00",
      INIT_47 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"0000280000000000000000005E69620000000000000000000000000000000000",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"FFFFFFFFFF00000000000000000000000005680000000000000000000D026200",
      INIT_4C => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"0005F8000000000000000000A8B2660000000000000000000000000000000000",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000005F900000000000000000088936600",
      INIT_51 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"0085F90000000000000000009C46660000000000000000000000000000000000",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFF0000000000003191000000000000000000B8336600",
      INIT_56 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"0031D1000000000000000001B816660000000000000000000000000000000000",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF39C9FF0000FF000000000538D67200",
      INIT_5B => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FF3989FFFFFFFFFFFF0000753897720000000000000000000000000000000000",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"00FFFFFFFFFF00000000000000000000000000000000000000FFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF929FFFFFFFFFFFFFFFFF438827600",
      INIT_60 => X"000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFF93BFFFFFFFFFFFFFFFFFC38A25EFFFFFFFFFFFFFFFFFFFF00000000000000",
      INIT_62 => X"000F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF919FFFFFFFFFFFFFFFFFC39A65EFF",
      INIT_65 => X"FF0000FFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFF99DFFFFFFFFFFFFFFFFFC39A65EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99BFFFFFFFFFFFFFFFFF93B36DFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFF9BBFFFFFFFFFFFFFFFFF93B26DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9ABFFFFFFFFFFFFFFFFF93FA6DFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFF1ABFFFFFFFFFFFFFFFFFD3FA6D3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF12FFFFFFFFFFFFFFFFFFC3F26D3FF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFF",
      INIT_75 => X"FFF02FFFFFFFFFFFFFFFFFFE3F26DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02EFFFFFFFFFFFFFFFFFE3B268BFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000FF",
      INIT_7A => X"FFF22EFFFFFFFFFFFFFFFFFE3B2683FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2FFFFFFFFFFFFFFFFFFE3B66C3FF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_7F => X"FF732FFFFFFFFFFFFFFFFFFE3B6CC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"00000000000000FF00FFFFFFFFFFFFFFFFF22FFFFFFFFFFFFFFFFFFE3F6CDBFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_04 => X"FF3627FFFFFFFFFFFFFFFFFC3F6C9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"000000000000000000000000000000000000000000000000000000FFFF3FFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00",
      INIT_07 => X"00000000000000000000000000000000FFF167FFFFFFFFFFFFFFFFFC7F6CB3FF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000",
      INIT_09 => X"001CE4FFFFFFFFFFFFFFFFEC7F4DB2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF00000000000000",
      INIT_0C => X"00000000000000000000000000000000000DA0000000000000FFFFAC7F4DB2FF",
      INIT_0D => X"FFFFFFFF00000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"004FA0000000000000FFFFAC7F4DBAFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FF00000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"FFFFFF00FF00FF00FFFFFFFFFF000000FFFFFFFF000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000435200000000000000001E5448A600",
      INIT_12 => X"00000000000000000000000000000000FFFFFF00000000000000000000000000",
      INIT_13 => X"0026A000000000000000000C5E6DAE0000000000000000000000000000000000",
      INIT_14 => X"FFFFFF0000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000275B000000000000000006C17DAE00",
      INIT_17 => X"00000000000000000000000000000000FFFFFFFFFFFFFF000000000000000000",
      INIT_18 => X"006C12000000000000000009EB2CBE0000000000000000000000000000000000",
      INIT_19 => X"FFFFFFFFFFFFFF00FF0000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"00000000000000000000000000000000004E48000000000000000000B7C59A00",
      INIT_1C => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF00E000000000",
      INIT_1D => X"0048A200000000000000000753CDCA0000000000000000000000000000000000",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"000000000000000000000000000000000020F00000000000000000055EACC800",
      INIT_21 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00",
      INIT_22 => X"0030A40000000000000000007746180000000000000000000000000000000000",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"FFFFC39DFF85800000000000000000000033A00000000000000000C23799DC00",
      INIT_26 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"0033200000000000000000C02E99240000000000000000000000000000000000",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF377FFFF9000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"FFFFFF6987FB03FFFF00FF0000000000002120000000000000000063AE990000",
      INIT_2B => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"0021600000000000000000993E99B00000000000000000000000000000000000",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAC0057FFFFFFFFFFFFFF000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"FFFFFFE3F88FFFFFFFFFFFFFFFFFFF000061600000000000000000885C996000",
      INIT_30 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"00616400000000000000006A9E99600000000000000000000000000000000000",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA33FEDFFFFFFFFFFFFFFFFFF00",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"FFFFFF6D81704FFFFFFFFFFFFFFFFFFFFF61240000000000000003903E993200",
      INIT_35 => X"0000000000000000000000000000FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FF71AC000000000000000743FC99720000000000000000000000000000000000",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF0047FFFFFFFFFFFFFFFFFF",
      INIT_38 => X"000000000000000000000000000000001C1000000F1E1E7E0F3E3C00FFFE04FF",
      INIT_39 => X"FFFFD879FFFFCBFDFFFFFFFFFFFFFFFFFF662EFFFFFFFFFFFF00763FDD91F600",
      INIT_3A => X"F800F80180007FFFFF7F00FFF0DFFF7F000000FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FF66AEFFFFFFFFFFFFFFE7AFD9BA56FFFFFFFF00FFFF00000080F80007C0F000",
      INIT_3C => X"00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79FFFF58FAFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFF0000C030E000FFC70179FF7FFFE1FFFFE7FFFFCCFFFF",
      INIT_3E => X"FFFFF2F9FFFFE47DFFFFFFFFFFFFFFFFFF26AFFFFFFFFFFFFFFF7CB45B91C6FF",
      INIT_3F => X"0001E383FF78C3FFFFFFFFFFFC3E801F000000000000FFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFA6AEFFFFFFFFFFFFFF7D4E59B277FFFFFFFFFFFFFFFFFFFFFF00C03C700000",
      INIT_41 => X"000000000000FFFFFFFFFFFFFFFFFFFFFFFFA5FBFFFF38B7FFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFF3F1C7C000000000000E1E1FFFFFFFFE381FF3FF8E07F",
      INIT_43 => X"FFFFC76BFFFB0D1FFFFFFFFFFFFFFFFFFFA23FFFFFFFFFFFFFFF7EC8099327FF",
      INIT_44 => X"00000301F0C0FFFFFFFFFFFFFC33C00000000000000000FFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFA23EFFFFFFFFFFFFFF77FFA96486FFFFFFFFFFFFFFFFFFFFFF07F000001C00",
      INIT_46 => X"0000000000000000000000FFFFFFFFFFFFFFF7FEFF713B4EFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFAC000000FE0000000700003CFFC0000000000CE00000",
      INIT_48 => X"FFFF1515FF719F99FFFFFFFFFFFFFFFFFF923FFFFFFFFFFFFFFFF778286107FF",
      INIT_49 => X"0000000000FC007FFFFFC3008C00000000000000000000000000000000FFFFFF",
      INIT_4A => X"FF92BFFFFFFFFFFFFFFFFD4FDDFA1FFFFFFFFFFFFFFFFFFFFFFFE10700000000",
      INIT_4B => X"0000000000000000000000000000FFFFFFFF5E11FF71FFD0FFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFF3FFAC00C000000000000C000000000000000000000000000",
      INIT_4D => X"FFFFCEF9FFFEFFA6FFFFDF7FFFFFFFFF631CDBFFFFFFFFFFFFFFC477032A7D9F",
      INIT_4E => X"000090000001000000000000000000000000000000000000000000000000FFFF",
      INIT_4F => X"62146FFFFFFFFFFFFFFFFD400175351AFFFFFFFFFFFFFFFFFFE500000001C008",
      INIT_50 => X"000000000000000000000000000000FFFFFF7654FFFFFFE3FFFFDE3CFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFF9400000001E03C7F803C00000000800000000000000000",
      INIT_52 => X"00FF5E04FFFFFFF86EFFF667FFFFFFFF416667FFFFFFFFFFFFFFF60F4A193A36",
      INIT_53 => X"3FF7000006000000800000000000000000000000000000000000000000000000",
      INIT_54 => X"01771BFFFFFFFFFFFFFFE43F8C2D3E1FFFFFFFFFFFFFFFFFFF71000000000000",
      INIT_55 => X"000000000000000000000000000000000000DC32FBFFFFE926F7D43FFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFC4105000000000010FF001E020800000000000000000000",
      INIT_57 => X"0000F028FCFFFFED3784D27CFFFFFFFE0046C3FFFFFFFFFFFFFFFA1A63B2071B",
      INIT_58 => X"0000001F01030000000000000000000000000000000000000000000000000000",
      INIT_59 => X"004E35FFFFFFFFFFFFFF37CFFC0D9A7BFFFFFFFFFFFFFFFFF508300000000000",
      INIT_5A => X"00000000000000000000000000000000000040517FFFFFE4171C9DEC3EFF0000",
      INIT_5B => X"FFFFFFFFFFFFFFFFD46070000000000000000003C08000000000000000000000",
      INIT_5C => X"000050183FFFFFFF961C690A0000000001B9540F3FFFFFFFFFFFF82F9FF9153F",
      INIT_5D => X"00000000F0003000000000000000000000000000000000000000000000000000",
      INIT_5E => X"01E1F80300FFFFFFFFFFB00E901F74FDFFFFFFFFFFFFFFFF5943C000C0000000",
      INIT_5F => X"000000000000000000000000000000000000F0063F7FFFCC643C248400000000",
      INIT_60 => X"FFFFFFFFFFFFFF7D400F000000000000000000073C078E000000000000000000",
      INIT_61 => X"0000A8170FFFFFFF48493DF16E000000116EF30000FFFFFFFF00920FB09C3179",
      INIT_62 => X"000000010380C000000000E000000000FFFFF0E000008000000000000003E000",
      INIT_63 => X"0A67F000000000FF0000310F9E053C3100FFFFFFFF0FFE95F038000000000000",
      INIT_64 => X"FFFF00F8000C0000000003FF80FF781C000000353FFFFFFFD7F9293018000000",
      INIT_65 => X"000000FFFF000FF670F00400000000000000000001F8000F0000000000000000",
      INIT_66 => X"C3E0283BB2FFFFFFB88EB3FA39000000224E6000000000000000100E9F651C31",
      INIT_67 => X"00000000003F00070000000000000000FFFFFFFF010000009FF007F83F873FE3",
      INIT_68 => X"4278D000000000000000932F03FD3D700000000000000F98C3E10C0000C00000",
      INIT_69 => X"FFFFFF03F800FF80F003FFFFFF000F00FE3C247C41FCFFFF7D063B2FEC000000",
      INIT_6A => X"0000000000001F300F031C0000800000000000001C07C000FF03C00003800000",
      INIT_6B => X"0007F47EA1F87FFF0877BFD1420100000D5AE1000000000000001290CACD3910",
      INIT_6C => X"000000001F83F8000000000000080000FFFF7FC00F03F80FFFFFFFFFFFFC0000",
      INIT_6D => X"0C57B000000000000000519138CB39100000000000000AF83E003E0000000000",
      INIT_6E => X"FFCC00F8FF07FEFFFFF8E3CFFFFC000000008AEFD17C3FFF4449FDD7C4C00000",
      INIT_6F => X"000000000000B37078002800000000000000000000E03C000000000000C00000",
      INIT_70 => X"00000FFEB11C2FFF0E42AB4B824C00000ED5A00000000000000044401A89DD50",
      INIT_71 => X"00000000000003800000000000F80000F03F0780FFFFFFFFFF0FF0FFFFBC0000",
      INIT_72 => X"290E60000000000000009FB946199990000000000000D480E01001000CC00000",
      INIT_73 => X"3C3E00FFFFFFFFFFC1FFFFFFFFFC1000800007FB390807FFC601EEA48434C000",
      INIT_74 => X"0000000000005107C108C1020000000000800000000000FE008030000000E000",
      INIT_75 => X"000002A7EC381CFF43F024672607A6002905B80000000000000063DD7F7C0E21",
      INIT_76 => X"0000000000008000E000010000000000001E3FFFFFFFFFFE0FFFFFFFFFFE0000",
      INIT_77 => X"B470830000000000000018DC17AF00A00000000000027CFE0000C0001CC00000",
      INIT_78 => X"003F3FFFFFFFFFFFFFFFFFFFFF0000000000005FEE901FFF6398B976850036F8",
      INIT_79 => X"00000000000A8FFC080000001C300000000000000000C0000000E10000000000",
      INIT_7A => X"000000BBF1031FFFF3001E405800063C48002F00000000000000DD208E717060",
      INIT_7B => X"000000000000000000801000C000000000FFFFFFFFFFF8FFFFFFFFFFF8000001",
      INIT_7C => X"C40000000000000000004DA59C6F81B000000000000A07C00000000000000100",
      INIT_7D => X"00FFFFFFFFFF1FFFFFFF9FFC04FE0000000001A7F8011FFF7082CB02E9000077",
      INIT_7E => X"0000000000687C00000000000000000000000000000000000000000000000000",
      INIT_7F => X"00000197D8E13FFF740396441E00000021211000000000000000CC46A5BF0290",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000003000E07FFFFFFFFFFFFFFFFFFFFE0FFFC0000",
      INIT_01 => X"E1E06CF0000000000000A832F7998600000000008170F0000100000000000000",
      INIT_02 => X"3FFFFFFFFFFFFFFFFFFF7E01F8000000000000AFFCD3FFFFE880969CD8000100",
      INIT_03 => X"0000000085CFC01C200000000000000000000000000000000000000000000000",
      INIT_04 => X"00000077F6713FFF73604E0E980000003C5CF2C10000FF0000004C5049715F41",
      INIT_05 => X"00000020000000000000000000000000FFFFFFFFFFFFFFFFFFFFF007F0000000",
      INIT_06 => X"4158DFAC000000FE0000521440298900000000004D1F931E0000043100200000",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFF003FFFF18800000000067E0981FFFF31074A16C000000",
      INIT_08 => X"4100000730F800FE800000C3F000000000000001000003800000000000000000",
      INIT_09 => X"000000B94D1379FFFF50376773000000737C050B41000021E7616A140A258232",
      INIT_0A => X"000000000000000000000000003F0000FEFFFFFFFFFFFFFFFFF803FFFF9C0000",
      INIT_0B => X"674DC200D238000000FFBC083ECDFC86F10000001FE0000000000000003800C0",
      INIT_0C => X"3FFFFFFFFFFFFFFF80C003FC0C8100000000004947431FFFFF440737BE000000",
      INIT_0D => X"20C19E346E00000000000000001800E1008000000000000000000000DFFFFFFF",
      INIT_0E => X"0000000EB60383FFFFA966600F000000A34D94000C23780400005C603DDEFB13",
      INIT_0F => X"00038100000000000000000087000000FFFFFFFFFFFFFFFC07C1FFE00C800000",
      INIT_10 => X"A9600001C06B0FE001F8AC2547F2C281FFE70E497C0000000000C00000000103",
      INIT_11 => X"FFFFFFFFFFFFFFF81F07FF003EF00000000000077C106AFFFF404CFB87000000",
      INIT_12 => X"C0033941F0000000000F00000000000300040000000000000000000001000000",
      INIT_13 => X"00000007980408037F45465D8000000011611200FC033703F0048C1959290785",
      INIT_14 => X"003800000000000000000000010000FFFFFFFFFFFFFFFFF1FE077F87FCF00000",
      INIT_15 => X"0BE98C0030800C621F0024784552C790001B3EFF800000000004000000000000",
      INIT_16 => X"FFFFFFFFFFFFFFC7F81F3FFFF820000000000048C2802C03FFDE0C5711000000",
      INIT_17 => X"00B3FC7E000300000000000000000000000000000080B8000000000013FCFFFF",
      INIT_18 => X"00000000EC0009C007F39544010000000D1120000000001EEE388BCF9F6C6AD0",
      INIT_19 => X"00030000001C80000000000003FCFF01F8FFFFFFFFFFFFFF9FFF3FFFC0070000",
      INIT_1A => X"5D18B20100E13F00FCB32A842123E0D0043FFF70400000000000000000000000",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFE3FFFFFC0000000000000E20000F001FC3B1841000000",
      INIT_1C => X"D7FFC7C000000000000000000000000100000000003800000000200003007803",
      INIT_1D => X"005A0000310000D24F79D460E8000000E27D0F000000001CC0EB1E4C15904F4B",
      INIT_1E => X"00010000197000000000100000000000FC1EFF3FFFFF8FFF803F00001CFCF000",
      INIT_1F => X"C0620100000B000001077638595216FC9FFFFF00800000000000000000000000",
      INIT_20 => X"FFFFFF7FFFFFFF1FFFFFFFFFFF00010000B500000A00001526F5383F1A000010",
      INIT_21 => X"FFFFFC00801000000000000100808000009F0000E7F01C0060803C000000003C",
      INIT_22 => X"184001008B0000004218061837F000C181C68300008700000180707E6677047D",
      INIT_23 => X"000700000C7C0F802080180000000000FFFFFFFFFFFE1F00FF00FFFC000F1000",
      INIT_24 => X"01CC080003C30000007F26D3CDF583CDFFFFC104033000000000000100C0008C",
      INIT_25 => X"FFFFFFFFFFFF7F3FF800E00001FF3C000C00FF001B800000049513FF3E0000F0",
      INIT_26 => X"FFFF801C0300000000000000003403FC00001C001C1F03C0300000C006000000",
      INIT_27 => X"00070000C12000001B8BB7E0E324F80E1BA400000000000080000884302593D4",
      INIT_28 => X"C00000387007C079380E03F00000183CFCFFFFFFFFFFFFFF3FFFF07F7F000080",
      INIT_29 => X"62BC02000000000003C79142A696C2FFFFF800C10000000000000000001400FC",
      INIT_2A => X"FCFEFEFFFFFF11FFFF80001EF000E0FF00DF38FF81400000057D797FFAEC191E",
      INIT_2B => X"FEF10403C100000000000F0000033080C00000383080F879188C07C0C000101E",
      INIT_2C => X"F00000000000000000000000000000F41AF220000020000003872AF054CCC8E4",
      INIT_2D => X"00DCE00686D83F0000000180C0000000FEFFFEFFFF98000300000003FF3F0F08",
      INIT_2E => X"42E24000003C00800303C32001DFD987CF8010300300000000070FE1F0033CC0",
      INIT_2F => X"FFFFFEFF007AFCE03FFFFFE000000000091FF800070000000000000000000080",
      INIT_30 => X"9900008000000000000780CF1F001F3E003C1830C3F003800000016038000000",
      INIT_31 => X"0084980000000000000000000000010881A0152527B8007F000F86312189BBE5",
      INIT_32 => X"80000018781C38800000012000000000FFFFFFFFFFB00000000000000001225E",
      INIT_33 => X"300497FF0407DF00002CACB006FEB457D000000000000000000006CE0301C0F8",
      INIT_34 => X"F81FFFFFFFA00000000000000006A1E5242D7000000000000000800000000169",
      INIT_35 => X"D02001C100000001020106C0000F8000F000000C3C1C08000000000000000000",
      INIT_36 => X"B0C0100000380000001FC0FC1F048108AC0B70F61F073F380FFFCE0445BEEC6F",
      INIT_37 => X"F80001061E0E00000000000000000000FFFFFFFFFF8000000000000000040097",
      INIT_38 => X"9C1B380068F8007F8D074C8FE9E8263F49E003C080000003000760C0003F0307",
      INIT_39 => X"FFFFFFFFFFC00000000000000F30000002E0FFFFFC0300000002FF77FFF1D800",
      INIT_3A => X"CDC0C000FC0000010003C2C1387F1F07FC0000070607000000000000C0000000",
      INIT_3B => X"003C0FF000FF3C0000001F00FF1F75C6852FE80C002C1800C0FF4880F2663583",
      INIT_3C => X"1E004007000000000000000080000000FFFFFFFFFFD300FDFF00FFFFFF74DFFF",
      INIT_3D => X"68F6203378025070C33F4C9488FCF5BC8803E01CBC398808000383E3F8FCFE00",
      INIT_3E => X"FFFFFFFFFFC0FFCDFFC00F8000F76984B7542FF9FF1FFF801EE00371E033F7FF",
      INIT_3F => X"C80FC2FF18198000000783F3E0FCFFF01F000000010000600000000000000000",
      INIT_40 => X"FFFF610FFFFFE398FFF81FF0F83184EFF055F6200F1802A0F80F58C0810DCD42",
      INIT_41 => X"1F0000180000E0380001000800000000FFFFFFFFFF44E01F8001C0F01FFF7F7F",
      INIT_42 => X"DB0240076A9C0005B0FE08885D95BD3BC18FE3E398000000011FC07FE1FF7FF0",
      INIT_43 => X"FFFFFFFFFF1F70430FFEE338F8E3BE827FC97CFE00FFFF9FFFFFFFFC307FFB9E",
      INIT_44 => X"8C7BE38F3C000000001F00FF00E7713F000000000100000E8003030000000300",
      INIT_45 => X"FFFF7CC6FFF01FFFFFFFFFE2C13D876B74087C0005CC000008D9C8111559E514",
      INIT_46 => X"7E7E1C1000000000C0000000000001001FFCFFFC0707CB01E31EFF33F8FBF960",
      INIT_47 => X"E7C8C003C0080000000A743381DF4583BEFFE3DC000000000000208C3300F383",
      INIT_48 => X"0FFFFF800FF3F010011E3FFF8FFFFFFFFFFFFFE031F00010FFFFFFE6007FFFFF",
      INIT_49 => X"7FFFF3F800000000000001847FF8F1003C3F3C1C000000000800000000000000",
      INIT_4A => X"1FFF001C00FFFC3000FFFF4E403F0FFEE5C034006C80000000000D890F9F59E6",
      INIT_4B => X"003C000D0000000007000000001E000007FFFFE0FFF0D41EF7FF06FFDFFF0000",
      INIT_4C => X"966041006024E0000000000AB520AF4E1DFFF088001C80000000010E1EFE0000",
      INIT_4D => X"001FFFFFFFFF7C44BCFFFFE3DC00000000800001F80F60FBFD0018D0013CB95E",
      INIT_4E => X"99FE4100001E80000008000F387F80FF00000000000000000100000000030000",
      INIT_4F => X"FFC10307FF400EFABFFCFF78C384C17B1C2140BC618E818C000080001B1171CE",
      INIT_50 => X"FC80000007C000300000000000000080001FFFFFFF7FCFB8637FC06000F06F1F",
      INIT_51 => X"FE4762E40888010ADE00000180007890D93C0100000000000000E00FF804C0FF",
      INIT_52 => X"00007FCFFFFF70841A0007C06120FE007E80001800180078991FFFFEC17D71FF",
      INIT_53 => X"319409000000000000000031CC00C000DFC1000F87C000380000000000000C00",
      INIT_54 => X"FC3F8FF03EC16043F8003F4001FE61F33EC003801820218A0083000114801F7C",
      INIT_55 => X"0703E0C00080003C000000000000C000001F0000FF7F9942040EE00F6006F030",
      INIT_56 => X"8D01B840181208A69C181820A4B223EC5AC01E8000800000000000208000C03C",
      INIT_57 => X"FF1F0000003C7EB9100081F87FC4817EE00100701FFF3E0100F8004609C648C3",
      INIT_58 => X"4C084F041040020000000000100100070F1C3000003C000F00000000000F6001",
      INIT_59 => X"7FFF1CF003070C13FE8AC000CDF0E01800E0FEAF0E600001877EEB0035D20C51",
      INIT_5A => X"00803C03C0000001C0000100000000010000000000003FFF4407077FFFF81F0F",
      INIT_5B => X"F0060D0007A0023C217FB62E001EBE03A9308B660000C0000000000010000000",
      INIT_5C => X"000000000000000091C000000000000000000071D800E780404003B8C181005F",
      INIT_5D => X"C065AB410B00000000000E001400000000001E03FFE000100000000000000000",
      INIT_5E => X"0000000004C0FFFFCF04D800F0E3002000107B048080108621000130EE00CFCC",
      INIT_5F => X"00001E000000000000F00000000000000000000000000000078433DBFFFFE000",
      INIT_60 => X"9A6D780780C000800200031404200002B140043EE88700000000070014000000",
      INIT_61 => X"000000003FC000004003FFFF7FC3000000000000C00000065C907EF80359534E",
      INIT_62 => X"441170095800030000000000F080000000388000000003000000000000000000",
      INIT_63 => X"E000FF0EDD0700303800003C4D8870967EEB894C4140031000000F0439BA3021",
      INIT_64 => X"0003C000000000000000000000000C300000003CFFF000E0C100000000000001",
      INIT_65 => X"04005E300460008061000040000E1208B02691C00ADC030000000000E0811000",
      INIT_66 => X"000001FFFFFF000060E318E71F00803F00FFFF064002F3F347E51E600FF84040",
      INIT_67 => X"80116F9E002D0C0000000700C0E1780000018000C00000000000000000000000",
      INIT_68 => X"FFFFFFFF60F003FF7FC4C28640890020C0426A4100401004E0008784046C3282",
      INIT_69 => X"000200C1E003FFFF0000000000000000FFFFFFFFFFFFF80004783FFFFFFFFCFF",
      INIT_6A => X"0086740C901002009E00C612366470AA23005D0E4000537F3001000700E18300",
      INIT_6B => X"FFFFFFFFFC1F10F80300000000000000000000FFCD3FC0004004E06002603D80",
      INIT_6C => X"0D01600EF800025710007FF82F38E33C0FFCFF0000FFF8F00000010000000000",
      INIT_6D => X"00079F03F0310E800F70400C37FC7E200C3041181008001CA200120405604A85",
      INIT_6E => X"1FFFF008FFFFFFFEE0000000000000000FFFFF83FCC30080C000000000000000",
      INIT_6F => X"EC00441C400C020800003C86940079123DC30FC01000000259C00103523E387C",
      INIT_70 => X"FF3FFFFFFF7F0FFFFFF081000000001FFF9FFFFFF800180FC03110B8000F6017",
      INIT_71 => X"9C9AFFFF0000000004600303840400547FFFE07FFFFFFC3E7E00000000000000",
      INIT_72 => X"FFFFFFFFFE31FFFF001981ECCFFFA3334001C20080060308501049A04210F750",
      INIT_73 => X"F0FF0FFF80FF00F00000000000000003FC00FCFFFF7E3F1FFFFFE7FE00000FFF",
      INIT_74 => X"00404421B8000108400030221500147080186700CFF00000000A070040060101",
      INIT_75 => X"FFFFFFFC0F81000000F0003FFFFEFFFFFFFFFFFF9F307F1C8007F001309EFEF0",
      INIT_76 => X"4000C100C0FCF000000015D80F000001E0FC3FFC00F000C000000000000000FF",
      INIT_77 => X"FFFFFFFFFFF60100000307210068C110041A8021380020000011F001FC9909AA",
      INIT_78 => X"0000F8C000000000000000000003FFFFFFFFFF70030000000100000007FFFFFF",
      INIT_79 => X"9E831801000EACB7FFAC82C6A60808608604C001FF03FC00000F803591000000",
      INIT_7A => X"FF3E000007000000313800C00007FFFFF47FFFFFFEEBC000C10C074080000020",
      INIT_7B => X"72228003FFE0013CE00FFE8900F800000000F0000007001800000000000FFFFF",
      INIT_7C => X"F33FFFFFFFF5BFC0002400000EF80025C000900F030780081C80070E22111B40",
      INIT_7D => X"1C00000000070038000000001F831F000703FF80FF78000021FF3CFFFF03FFFF",
      INIT_7E => X"070080008201FA242D8FF2403200000433E2900F000FFFFF000FC3E0A29670E0",
      INIT_7F => X"0087FFFFFFFFE00033030000FF0107F8FFF89F3FFF6F70F80086C000061C0260",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[17]\,
      ENBWREN => \addrb[17]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"58D09F801F7CE0FC03F01CF27D817204FFF800000300000000C0000FF807FF3E",
      INIT_01 => X"FFFFFF3FFFFF3C03C0076000021C13B7040080C618021FC1017DE284700846A2",
      INIT_02 => X"C000000000000000000007FFE787FF1C000FFF07E03FF801000701C10000007F",
      INIT_03 => X"9000060000B01C01FFC7F0A00002D46E48C48401C7FFF3C01E3FF0263FC009C0",
      INIT_04 => X"E1FFFEFFFEFF000100FC00E3000000007F3FFF1FFFFFE79003F03A000307BFDE",
      INIT_05 => X"C4200003030001C0F300E70586B7003C00000000000008C000000FFF03EFE798",
      INIT_06 => X"1F7FFF3F3FFF071BD00180F86E0831B0F001800080300DDBF083BEC00A00F639",
      INIT_07 => X"00000000000000800001FFFF07FC0318FFF0F8F0FFFF7FE701FF00FF18000001",
      INIT_08 => X"2000000066020090018011800801DED8A3C03983E0001BFFE0FFE08892A6B03C",
      INIT_09 => X"80030000000FFFFF033FFFFF0000000F003FFFFFFFFF40078068011C787BC1F5",
      INIT_0A => X"0C2C1007FC0100FFFFFC03FCA90030E000000080000000000003FEC3FFF80000",
      INIT_0B => X"030000F0F800F800C7C02A33F32B534C13080008C010C5824FE8200888400CB5",
      INIT_0C => X"0000000000000000001FF8FFFFC000010007C003811FFFFFFFFEE7FF0003C37F",
      INIT_0D => X"30701008183C00824EC14000084072C3AF801C3C1CC3FF1EFFFC01FC075F87C0",
      INIT_0E => X"3FFFE7FFC3F0FCFFFFFEC0FC000FF000000000000000F33FF0398E7FFC833676",
      INIT_0F => X"02C6CBFCC0000007EF1F0004A60DC0000000000000000880007CC00FF8CC0070",
      INIT_10 => X"071F00F000001FFFF8C0031FA49B32C411422000B889040C5F4F720000424935",
      INIT_11 => X"00000000000770000FF8E000C00E01F01CFFFFFFFEF8FFFFFF3FFE3881FFFC0F",
      INIT_12 => X"800011B1A09800002007E200000207640304B4FFFFFF00000F3EFFFFF1A69980",
      INIT_13 => X"00011CE078FEFFE01FFFC400E7F8FEFF07FFFFFFF8FF0900000F24187F4B2E34",
      INIT_14 => X"015751401FFF3CFE8000180F06878480000000000003380307F88068C03F03FF",
      INIT_15 => X"0FFFFFFFF1FF3C7FFFFFF9286A458D9220331040202C00012017F00038844F51",
      INIT_16 => X"00000000001340010FF00020807FC01F3006FF00FF03FFE0FFFFFF3F00FFFFFF",
      INIT_17 => X"ED82000100C40100202F0C0018482C6821BE61C10780FFFEFFFF180C00001200",
      INIT_18 => X"30000F00FFC08C30700FFFFF04FF3FFFFFFFFCFCFFF03FFFFFFFE9A15A192A5F",
      INIT_19 => X"3A9450E5FFFFFF7F00C00070003E1B00000000000010000F3E4000C081FFF8F0",
      INIT_1A => X"FFFF8C38F807FFFFFFFFEBE05C4EC3933D0E080C00C400E8202FFC000039E802",
      INIT_1B => X"0000000001C0033F7C000000C7017FC0FC043FFFFF1FFF3E7F3FFFFFFFFFFFFF",
      INIT_1C => X"3836148C89F0000060780000001805009C052800001FFFFC0007002000F30E00",
      INIT_1D => X"FE80FCFFF01FFFDC7FFFFFFFFFFFFFFFFFFF8EF8003FFFFFFFFFF870662382AA",
      INIT_1E => X"9FA03C140000000000001807000704000007880000000781000000007FC0FF80",
      INIT_1F => X"FFFFF9E007FFFFFFFFFFF4604282D2D748AC44884810091C606800003000E5D5",
      INIT_20 => X"01F800000000FBC000000003FFFFFC40FFFEF8FFFF1E7BCFFFFFFFFFFF3FFFFF",
      INIT_21 => X"49B40098040001807069001050C005A7A68A1F4207F80000017F3E04840C2700",
      INIT_22 => X"FFFE00FFFFFCFFFFFFFFFFFFFF3FFFFFFEFF71C01FFFFFFFFFFF560001C7F66E",
      INIT_23 => X"D9538F6500000000000C03F0007E000000E00000003000000000001FFFFFF03D",
      INIT_24 => X"FFFF01C7FFFFFFFFFFFF7641101F0C73C91001008C00C19030681060E0141720",
      INIT_25 => X"00800000007800000008001F00FF007FFFFF03FF1FFFFF7FFFFFFFFFFFFFFFFF",
      INIT_26 => X"4200000122800210183A00610E2648908CF5C4280000001970F000F0016D0700",
      INIT_27 => X"61DEFFFF0F1FFF7FFFFFFFFFEFFFFFFFFFFE80FFFFFFFFFFFFFF68601062A2A2",
      INIT_28 => X"03C2E8C0000420003800B1603B000000000000001007FF80000000000FFC0000",
      INIT_29 => X"3FDF02FF7FFFFFFFFFFFFC297070EDC1F6600091840033B118128C4037483401",
      INIT_2A => X"000000037C0FE0000000C71E3FE001C0F87FE10471FFFFFFFFFFFFFCFFFFFFFF",
      INIT_2B => X"91008391C60F049C1F9AA0C238EB828980003325A400001800000030B1000000",
      INIT_2C => X"F00073847FFFFFFFFFFFFFFFFFFFFFFF3FF03FFFFFFFFFFFFFFFFC7240681F67",
      INIT_2D => X"8811169B086C110000000063C40000010000011F1C000000033FC71FF8000FFF",
      INIT_2E => X"FFF07FFFFFFFFFFFFFFFFDBA002C9C1BDD000014060002001C4E003610C30BC8",
      INIT_2F => X"000000000400000003FE010FF0003C1F01F03FC3FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"A8C1200446C0A6008605E102708FA93180B10E8E6043000000000013780707D7",
      INIT_31 => X"000101FBFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFF3E1A012EBCE5",
      INIT_32 => X"0230A75AD332E0000000B81890E003C0000018000E00000001FF001FE000180F",
      INIT_33 => X"FE3F7FFFFFFFFFFFFFFFF89448287CA20440280420044210140858A223FE4430",
      INIT_34 => X"003F380000000000000F80FFC1F804000001E3F1FFFFFFFFFFFF0FFFFFFFFFFF",
      INIT_35 => X"82262800200C0A800781CE621D5988009B90FE6F44D1C3870000307C38C00000",
      INIT_36 => X"3C07F3FFFFFFFFFFFFFF1FFFFFFCFFFE007FFFFFFFFFFFFFFFFFF885C528FEC0",
      INIT_37 => X"82842772151E0ED0000004BE388000000330000000000001780FE7E083F000C0",
      INIT_38 => X"03FF9FFFFFFFFFFFFFFFFDC16287AA400A26220001060C3007815C761BDE0120",
      INIT_39 => X"070000000000003FFC3FFC0007030000FFFFFFFFFFFFFFFFFE013FFFFFFFFFCC",
      INIT_3A => X"03B22400008000302030970C4AAC0169532AC890575EFFD1900F55830007C007",
      INIT_3B => X"FFFFFFFFFFFFFFFFFEC3FFFFFFFFFF80FFC70EFFFFFFFFFFFFFFFF6170038A24",
      INIT_3C => X"5840C0FBE5BC5A0FFFE7711E0481C0000000000000701F7338FF3EE087FFFC00",
      INIT_3D => X"FFF91FFFFEFFFFFFFFFFFFC281909CF30309C000000000010080320928394485",
      INIT_3E => X"000000000010FF0007FFE000FFF00000FFFFFFFFFFFFFFFFF03FFFFFFFFFFFE1",
      INIT_3F => X"105FD20000000001008001305F3900DE126980B4DA8400030000073C00000100",
      INIT_40 => X"03FFFFFFFFFFFFFFE03FFFFFFF7FFF007EFF7FFFFFFFFFFFFFFFFCC2A100D331",
      INIT_41 => X"AC230017BCCB0400000018F000001F80018000C00001E70007FEC0007E000000",
      INIT_42 => X"3E7FFFFFFFFFFFFFFFFFFF45CD42F902063F1A80000000000000802D9940E00C",
      INIT_43 => X"0100000000030FC107F8000F7C000000E7FFFFFFFF8FFFF8002FFFFFE01CE00C",
      INIT_44 => X"06560C0000000080000F1F0610601EACB6DD0006591A0000000000C00087FE00",
      INIT_45 => X"FFFFFFFFFFFF01E003FFF9FF813881FEFF3FFFFFFFFFFFFFFCFFFF2FEB385D07",
      INIT_46 => X"92640001E44F6600000103000097FC000080000000037F83FFE0380000000000",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFC19DF52E0F9906400480000000008020896866E6700C",
      INIT_48 => X"03E0000001337E1FFF60FC8000000000FFFFFFFFFFFE01C0FF7F79F0003083FF",
      INIT_49 => X"000401EFFFFE3F00001080B6EF02E3E7C4430080C93F410700003C0081080000",
      INIT_4A => X"FFFFFFF8FFFFF3FFFFFE7FF8FC7087F3FFFFFFFFFFFFFFFFFFFF811073420BB8",
      INIT_4B => X"D00500006F803E0000001801800038C00000000003FC7EFFF073FE8000000000",
      INIT_4C => X"7FFFFFFFFFFFFFFFFFFF1E89BDA50F840004000000000F30002270D2974201ED",
      INIT_4D => X"0000000780F83F78E07F3F8000000000F7FFFFE0DF3FFFFFFFFC7EFC7C30FF2F",
      INIT_4E => X"0010C20000000000038605FBE06EF9FD02B800002B442A0003000003F000FF00",
      INIT_4F => X"FFFFFFE3FF783FFFFFF8FCFF00117F1FE383FFFFFEFFFFFFFC611B2C7E641380",
      INIT_50 => X"2360000005A437010780010020C000070000801CFF1FF83CF000F80004000000",
      INIT_51 => X"CF9FFFFFFFFFFFF37F0F3FB85EFA00880003C700000000041F6AC61108D113E1",
      INIT_52 => X"00000010FFFFFF7FFDF8000000000000FFFFFFDFFCFF8703FFFFF81B003F7E1F",
      INIT_53 => X"20002100000000C0529E75C00276E03CC8E0000002B80200010601007CC0FC00",
      INIT_54 => X"FFFFFFFFFFFC03FFFFFEC0010000003FFFFFFFFFFFFFFFE0FFFF38D97FE2C800",
      INIT_55 => X"9300000001710F500006A1003FC7F800008003C0FFFFFFFFFFE0000000000000",
      INIT_56 => X"FFFFFFFFFFFFFE80FFFF70091FEA14702001000000000004CCD00D881064750E",
      INIT_57 => X"1F8003C7FFFFEFFFC000000000000000FFFFFFFFF8E003FE87F8F701CF8018FF",
      INIT_58 => X"03A20C000000008679B90D798000011C6580000000A41D0F0130780087FFF8C0",
      INIT_59 => X"FFFFFFFF000007FEFFFCFF01C703FFFFFFFF03FFFFFFFEFFFFF8700E37E63020",
      INIT_5A => X"9E00000000B3459011FEF807C3FFF8C2FC0000FFFFFFFFFC0000000000000000",
      INIT_5B => X"FFFFFFF3CFFFFFFFFFF065140FD92800E781000000000084B62376C0001D800E",
      INIT_5C => X"F8C0FF7FFF27E0000000000000000000FFFFFF1F00003FC3F800007BCFFFFFEF",
      INIT_5D => X"FC2F810400000003FA026BA00000000718040000071A312C8E9FF81FBE000FDF",
      INIT_5E => X"FFF8FEE0001E180000000338C6FFFF0FFFFFFFE38FFFFD3FFFF063160FBFC001",
      INIT_5F => X"200C000028D37E3E1CF6AE3C3C00071FFC03FFD0FF07FC000000000010000000",
      INIT_60 => X"FFFFFFFBFFFFF13FFFF060C801B7E8803C008000001038009C52D80080000004",
      INIT_61 => X"FF03FFC0FF011C001400000000000000FF003CE0003F000000001F018FE0007F",
      INIT_62 => X"E40300000010380C7C0936000000C0023032000108E8860B3401B4300083003E",
      INIT_63 => X"FF0018C00087C000C10F7F01FF01C3FFFFFFFC7FFF1FE070E7C0377E27D10300",
      INIT_64 => X"00000000000071C29100FF156148003F07C3F000FF0000D70000000000000000",
      INIT_65 => X"E0FFFFFFFF7FC001FC3E21A240D6808177C280084018D98CF6643C10E0008082",
      INIT_66 => X"0000FEE000000001070000000000000078383800000001000000F87007FFFFFF",
      INIT_67 => X"016280084000098D50232100000200220000000000001410CC304EE83E08003C",
      INIT_68 => X"0FFF0000000000000000080177FFFFFF0FFE1FFF0C1FC13FFE44CD6E03FD7380",
      INIT_69 => X"0000000000008218F86CBEE49B920738183C1FFFF00033000000C00000000000",
      INIT_6A => X"FFFE0FC3021F07FFE0008A40027D274E001E0000403F010972AE620001060046",
      INIT_6B => X"00FC000F7F38FF00000000000000000003E000000000000300000F33E0FF00FF",
      INIT_6C => X"CC8540004000090D637C80010180000B0003000080033986FE90918147F68E70",
      INIT_6D => X"00000000000100011C001FF0E00000FEFCF80FC1C70FFFFF00004A5100BFE606",
      INIT_6E => X"00C0001C81037E46924FDBD79080806080F000010FFC0100F800000000000000",
      INIT_6F => X"00F83FC1EFFF1F7B0000E4C900BDF8978F5D60004001088D7FEF890000360010",
      INIT_70 => X"800000001FF80003FA000000000000000000000000033981FE00FF60000000F8",
      INIT_71 => X"807B0600400348891E01B889000300A43CC0003801E10F33B8CF042931C08001",
      INIT_72 => X"00000000001C7F00FF00FF0701F0000003C0180000007F718010C8CB025E1B3F",
      INIT_73 => X"000000000000998861CD18320677000100001EFFFF00000001FFE00000000000",
      INIT_74 => X"00000000000000000000ACD2030F74D8502B0600400001DE1D412BC011100148",
      INIT_75 => X"00017FC7C307C00003FF00008000000000000000013C7F07FF3FFC0FE1FFC3F8",
      INIT_76 => X"2A0F80004000037AC3847E2A01B00111000000008000F6C4F9C2DC6DCC320030",
      INIT_77 => X"00000000030F3F0FFF3FFC7FFFFFE7FFF000000000000000000106A00E0BF78A",
      INIT_78 => X"A14000000103FD9AC1233F915692080080017F00010600003BF807F380800000",
      INIT_79 => X"E0000000C0000000002617F00CA167160C2A0200000000308147DB8721844124",
      INIT_7A => X"800FF00000008000602000010300000000000000000101FF8FFFFFFFFFC700FF",
      INIT_7B => X"C287C00000000000870071DC1104000102800000007FD2807925B409DC9E3C01",
      INIT_7C => X"00000000000301FF1CFFFFFFFF81C000000000000000000000720EF00C9F0CB8",
      INIT_7D => X"0000000000FC08001424251A79E4080000780000000080000000000007FC0000",
      INIT_7E => X"000000000000000000083B001884F8589FE3CC8080000008074413BB910011C0",
      INIT_7F => X"01F8000000380080000000000080300000000000EB7F3F003C7CFFFFFFC0F000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[17]\,
      ENBWREN => \addrb[17]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_1\ : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    enb : in STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized10\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized10\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ <= \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_1\ <= \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F100077E0FE0FE08008100000001C00E8300C00000811C1FF08000008FBC4001",
      INIT_01 => X"FC179F1B7F3CF8C407CE000001000000000000000000000000000001FFF801FE",
      INIT_02 => X"00F00001001F03F09C0000000087C0E020000C033E78C1003FF09FDE007F3FFE",
      INIT_03 => X"0000000000000000000000030000FFE0281E92FC81011E7FF8E003F03F000000",
      INIT_04 => X"FFFF78F03E7801FE003FFF1FFEFEFFFE78001FEC00C133FC00FC7FBBF977F880",
      INIT_05 => X"F00001E0F80000001FFFE07FFC0001FF00000700C0001EE0071CCFFFE08687C7",
      INIT_06 => X"FFFBF0F173FFFF1FC007E0004003FFFFC00000001800000000000000103F0000",
      INIT_07 => X"800000001F03F800F0000000001E000003EFFFFF603FF81F0001E7FFF9FFFF7E",
      INIT_08 => X"EC000000000000000000000018800070003FE03F00E00010038FF08EC0E00300",
      INIT_09 => X"00700FE3FF807F80E0380007F007807BCFFFFF071F3C8F3F813FF36E00F007F1",
      INIT_0A => X"1A1C7001FF87EFFF9F8007FC710F0080E07FF800000007FFF018FEFF83067800",
      INIT_0B => X"7FFC07FFF983FF8000000F47DFFFF803CE00000000000000000000001C1F000F",
      INIT_0C => X"FFE7F8FFE0C000033CFC7FE3FFC1C03C00380003FFFFF018C11800007FE7FFFA",
      INIT_0D => X"0200000000000000000000040311FEC7FF0001F0011F7FFC08FFF8F31CFFFFFF",
      INIT_0E => X"000C3EFFE1FF1FFFF3FFE1C003F9FF3BFFFF7F78F9C2011CF01C00480FCFE0D0",
      INIT_0F => X"00037FFFF8F8700FFE7F3FFCFFFEC0C0070F073CFFFFFF01008100000FFF8100",
      INIT_10 => X"FFFFFFF9E00004018E87F88100037FF800C00000000000000000000F0003FC0F",
      INIT_11 => X"07F8013FDE4FFFE00001000F927E700000061E38FF0103CE7FFE319DC47F9FFC",
      INIT_12 => X"DFE000000000000000000005FFF8C100103F733FFC0E004139800161FFFBC001",
      INIT_13 => X"0003FFFF3FFFFFC09FFFFE7CF340FEFEFBFE3FFFFFFF618007F87FFCCFE0788E",
      INIT_14 => X"FFFF3FFFFFF803FC0080000003000000F90607E71EF800F8E7FFCEF000002000",
      INIT_15 => X"01FFA087FFCFFFFFE030077D83FC03F83F7F4000000000000007E3F000180F00",
      INIT_16 => X"0002FCF0017FF007BFE0FFFFFBC00000000338ECFC41C700FFE00A36037FFFF8",
      INIT_17 => X"000EE0000000000001FCF7FFFC000019E00C3FFFFEFC3E3F8700000300009800",
      INIT_18 => X"0000FC63C01FFEFC630FC1F007EE0F1FFF013FFF380FF70FF00000008007DC00",
      INIT_19 => X"FFFFF97FC1FFFF01FCFC00000006F3FC05C0001C703FFFFFFFF803BFFD000000",
      INIT_1A => X"1E808000783FFF3FFFFFF3000BFEDFC838C07FC00000000003FFE7DFF73FF007",
      INIT_1B => X"FF88E30DFE0007FEC37FCC9FCC0000000001DF7F3E71E1800303F87FFFF8003F",
      INIT_1C => X"C01B01740000000000C3FFFE7F000300C3C000FFF3FD3FFF7F8FCFFFFFE0FFFF",
      INIT_1D => X"00001CFF7FF03CFFFFF0DFFFFFFFE0FC00000480003CC3FF80FFFFFFFFFF037F",
      INIT_1E => X"3FFF7FE31C03037E80FFFF1FFCFC0CC63F8FFFFFFFE00002E7E63E3FB8000000",
      INIT_1F => X"F3E007C07F3FE01F03FFF3FE710FFE0FFFE000000000003F80001F1F87FFF07E",
      INIT_20 => X"011FFFE198FFFFFFFFFEFD1FD00000000001081F0000E003FFFFC3C1FFFFFFC7",
      INIT_21 => X"1F7FF0C0800001C3FA3C07FFE038060063FEF8FFFFFF1C0FF7FF1FC0000CFFEE",
      INIT_22 => X"0006C3E000800608303EE9FD03FF3EFFC20F661800817EC7FEF0F7E60018CF78",
      INIT_23 => X"E7FF8FFCF0000E001FFFFFE0FFFF7E7FF8F1FFF81FFFFCF07FFF3FC040000000",
      INIT_24 => X"FFC77C007E8F43E01FFFFFFE06FFC3FC03077C01FC0001002F3D00EC03F0C198",
      INIT_25 => X"0FC7FEFFFFFFFFDCF3FC3BFC800000000006F07C0C380F003F1FF0FFFFFFEEFF",
      INIT_26 => X"F00007FC07E7F00FC0313C00F80FEFFF8EE3E07FFEFE03013FFFFFC6FF3FFFE7",
      INIT_27 => X"000DFFC0038000EF8010FF8C00F83F0200FF47FF8001C039C8FF8FC7F000F81F",
      INIT_28 => X"FFE1CF00FF83F7F8FFFFFFC01FF000FFE3FB870FFF8E013F8F1EC23690000004",
      INIT_29 => X"7D0FFF1FFFF9FC38FFF303FF7FFFFFF83C00003FE003FFFFFFDF6340000000FF",
      INIT_2A => X"FF0FFFFC7FF9FBFE3FFCEC4F26A0001E8007FFFF01EF33C0C1D187C08000000C",
      INIT_2B => X"1FF3FFFE3EF00030FF01C18FFF7FF803FFFFCF7CFFFFFFCFFE01FF86F3CFFCFE",
      INIT_2C => X"00123F7FF07FF0000980013FFFFFFC006080008000078006007FF00FF1FB9F3E",
      INIT_2D => X"3FFF3F980FE00CFEFFFFFF833FFFFFFFFF1C3EFFFFFFFFF3827E9E63C04E0000",
      INIT_2E => X"807FC20C08000000000300180078F80EE170600003C027FE1FF1381FFFF887DF",
      INIT_2F => X"FC7FF833E3FFE7F931EF66FA830EFFEC101003F17FE00001F81FF87FF007FEF7",
      INIT_30 => X"CC1FC00701FFFE1FE0F96406007FC0FFF0F3FC033E0FFFFC3F180FFFFEFFE1FF",
      INIT_31 => X"79F1F0FFFB4701277F0C38003E003FFFFD87F00000800046000001007F7F980F",
      INIT_32 => X"79017FF0817FFF7FFFFFFFFFFFFFE00CFC07600180383FFFE0FF0FE7F3F8FFFF",
      INIT_33 => X"1E0000000000003C000A0010037FFFE7C7EEFF9EF00D8F01FF66000600000000",
      INIT_34 => X"C0000014FFFEF007CE00F87C00003FFFFFDC0F80C370FC031FFF708003F03F98",
      INIT_35 => X"73C630FC07DFC3FC03F80003FBFC7E0000036400773FFFF1E0FC1FE7FEF1183B",
      INIT_36 => X"FFFF877E003EFCFFF8F3C600000E8010C00F080000000001FFFFFF80000001F2",
      INIT_37 => X"FFF083FFFFFFFFFFFEFFFF7FF186783E1EB08001FF7F3FFFFFFF06FF77FD7FFF",
      INIT_38 => X"000301001FBFFE01D2800F7FDEC01FFFFF8FFFFF983E3FFFC004000200000001",
      INIT_39 => X"BE81000307FFFFE1FFF17E7F3FE4FF3FFFCFFE3B301FE7EFF03798000001FD02",
      INIT_3A => X"E07000001FC07F0FFFFD800100C3F8E33FE4FFFFFFE03FFF0FFFCFFFFFC13FFC",
      INIT_3B => X"E7FFFFFCC1C1FF40FFEE7000000067E400001000C0F369FB9F187000701F003C",
      INIT_3C => X"C1FFFFFFFC0380033FFFFE60E1FF0FE43FC00002F1FEFFFFF98FFCF1F8C7C7C1",
      INIT_3D => X"FFC00F000000360FC3C200800000C1007FFFE1E0000000000F6980010CEFFFFF",
      INIT_3E => X"19000000F83FFEEFFFFC0139D8F00E807C1FFFFE3E3FFE6F7FFC400000003020",
      INIT_3F => X"E3F9E7E77FFFE1047F6900013EE301FC3FFFFF0FFFFFF007FCC0310FFF9FF8B0",
      INIT_40 => X"F7F6FFFC1FF87FE73E31800000001F31C0D01C07E0C0032DC102121FE0FF3BE0",
      INIT_41 => X"FFFFFFFFFFFC7FF80CFFFF7FF83CFFFE01800002F861FE000C1CFFFFFC957FFE",
      INIT_42 => X"001E00DC1F3DC0007836180007423F7FE7FFFFFF80C307FE00E10001F61FFCCE",
      INIT_43 => X"C09800017F6E0FC1FE078E1A04EFE061FFF038043C1F00FFFFF3000001000000",
      INIT_44 => X"03DCFE7FFFF19F1EF370000080101FFFFF3FFE63CFF87EFFC1FFFF9FFF83F8F8",
      INIT_45 => X"08003C06817FF81C00EC300FF0060076008FCF0023CC06C07DFCF030000E0000",
      INIT_46 => X"FEF703FFFFFFE73F1FFF3FFFFFFC070F041C0000708C878400C913FF205E0E60",
      INIT_47 => X"FFC3F1F2E0CC81FE03003FFFF8FEC08F00F00000FFFFFFE0E770000027800FFF",
      INIT_48 => X"D840000038C46300CF01787FFC0FF8FFFCC007FFFE06FFC1FF88C01E00000338",
      INIT_49 => X"80040000033FE0870086000013FF73FFC1FFF3C1FFFFFFFF70F80000FFFBFFFF",
      INIT_4A => X"000078C1FCFEC0400E980FFC80001007007EFF9F9F6C1901B90000030010F100",
      INIT_4B => X"FFE0760FFFDFFEEFFFFFFFF8FFEFFFE00C2C0037FF07C0383E7C8FFFFF7FFF3E",
      INIT_4C => X"C6BFFF3C7C4C3161F93E001C7FFFC00000E6FFFEF830013FC144000007FCF919",
      INIT_4D => X"001C011D703DC3FF0138DC0FFFD833C1F007F3C87FC88FC0823FB3F0000000CF",
      INIT_4E => X"E04160F7F80FF00046C0000000007080FF3F00FFFE7F60FFC1F83FCFE1FFF80E",
      INIT_4F => X"FC00009FFFCCE19BFCFFC3F030000058063C80FFF60CF803046FF978201CFEFF",
      INIT_50 => X"F83F3FE0030FF9077E7FFFE0F87FFFE11C0EE40FE70E7F7FE70003E37F7B7F1F",
      INIT_51 => X"303FFE83004783F01AC3E7E200000030011E7FF0E0DCFFFF920000001FFFC31F",
      INIT_52 => X"3C00007C0303FFFFFFFFFFFCF8FEFBFBCCFF78FEBFF3FFFFF4FFFF800000007C",
      INIT_53 => X"7F1C83F8FF1D008FFC100000073FF7FFFFE07FFE3FFCCF3FF837FFC7FFFFFFF0",
      INIT_54 => X"63BFFFF09F9FEC8001FF3C8000000021C7FF7FFF7FE14389F9C0100003C111FF",
      INIT_55 => X"1FF803C000003E001F87FFFF7F7FE7EC1FF8FFE0FFFBFFFFCE9E8787FCFFFF8F",
      INIT_56 => X"003877DF20017E8C01FE027FF01FFFFFFFF9009FFFDFFCBC000000001AF8100F",
      INIT_57 => X"E3EFFFFFFF06FF00330E9E7FF7FFFE0FFEFFC001FF78037EE0FE2CC100000004",
      INIT_58 => X"FFF1C07C801F0C3F6000000001FFFFF81C0EF3F0000307FF81FFFFC7FFDFFFFE",
      INIT_59 => X"E4EC0063006FEC60800E200000000020013FF0040137FFD47FEFF001FE3FFFFF",
      INIT_5A => X"7FE3FFFC0130FF7C1FC0FF60F8FE037E03FFFFFFFFFBE3FF3CF063C3F01C1FCF",
      INIT_5B => X"01FFFE7E608010FEDE1C27FC0C001BFFFFFFE100BF00FF80600000000193F17F",
      INIT_5C => X"FF0000EF8078F06FE078003FF3FFFE3FE1CFDE0060DC000E018001300800001C",
      INIT_5D => X"FFFE803FFFFFFF801E000000049FFFFFE17E7FFFFFFFFC3FE000387EFF0DFFFF",
      INIT_5E => X"7F383FF63F3E78C7EEE37BE0FCFFE00000007FF5000021471DB3EFFF3F9FE3FF",
      INIT_5F => X"3FEFFCFC07FFF8FE3FFF07E3000F9F3FFFE3F8009F1800000000F07EF09FD801",
      INIT_60 => X"000FDC80003D80F3DFFF3FBFE38FEFFFDBFFFEFFFFFFC87C0081F80001077F1F",
      INIT_61 => X"FEFEF001300000010000002018E08000078F069FFFF17F86FE01CE7EE7F3C2F9",
      INIT_62 => X"FFE03EFEF839FFFFFFFFFD781FF80CC1FFFFFC7FFF3FFFFF8FFC000001001E3F",
      INIT_63 => X"E030000000000F3B6FE0000F63C3F00000003FFF61809FF00102101706EF00C3",
      INIT_64 => X"7FFFFFFFFFFFFFFFFCF37FE0F73F02001FFFFFFFFF00000000000FFFFC3F0007",
      INIT_65 => X"F1008FF81F878000F8BF80E0230FFFFF877C7733780387E03CFFFF7FFCFFFFFF",
      INIT_66 => X"FFFFFEFBFC7F7FC803FFFFFFFF07FF0781F0C100010000480000000403001FF8",
      INIT_67 => X"F1E0003FFCCE80000FFFF9FCFF000C1FFFFCFFFFFFFFF9FF33FF80FFC10783FE",
      INIT_68 => X"000FCFFC83C100000FFFFFC01FFE001F3FFF003FF0070007FFFF7FFE78C003FF",
      INIT_69 => X"0FFFFFCE0FFFC3FFFFFFE8F87F38FFFFFF803FFD0FFF7F67FFFFFFF000831F0F",
      INIT_6A => X"01C0F3003FFC03FF3FF01F7DFFEE3F7FFF80300FFD7F7FFFFEFF1FFFFFE70FF7",
      INIT_6B => X"1FFCFFC03F01FCFF7E1FFC7E1FF800000000000000009F80001E8103FF7F3F01",
      INIT_6C => X"83C6FC0FFF1FFD3C01FFBE01FFFCFCFFF301E7FF7FFFFFFFE3C71FFFFFFFE7FF",
      INIT_6D => X"FF3C001E1F1C0003000080F9F07CF0FC008000000320FFFF001FFC00000D7FCE",
      INIT_6E => X"FFF88FC7E03F7FFF3FFEFFFF3FFFFFFC03FFFEDCFCFFFFFF7EFFFFFFFFFFE03E",
      INIT_6F => X"F019FE007007FF808F3F000007010000003FF93FCBFFFFFF789FFDFCFFFFFFFF",
      INIT_70 => X"FFFC003FCFFFFFFFFFFFFF800F01FFFE80F0FF83F09C000000FFFE047803FFFF",
      INIT_71 => X"04C1FFE0E7FE1C0000F7FFCEFFFFFFFF000C000FFFFF863BFFE7C0001FFEFF7F",
      INIT_72 => X"383E3C1B7FFC1F383FF0038FFF78147FE60888FFFFFFFFFFFCF9833B00800000",
      INIT_73 => X"7FFFFFC3FE3F3FFEFFFFFFFFFF7FFFFFFF637FFFFEC7FBFFFFFFFFFFE0077FC7",
      INIT_74 => X"1FEC07FF21FF46F9FCB07F3FE038F060203EBFF17BBF500020007BF1FFC00700",
      INIT_75 => X"7FFCBFFFFFFFFFFFFFFFF8FFFF03FFF8FC081EE1FFFC3FFFFFCE380FFC00019D",
      INIT_76 => X"FB813906C7C000000000C0601FFF00C0FFFF1FFFFC003FFFFFFFFC001F38FFFF",
      INIT_77 => X"FFFF800F033FFFE3FFC70F10010001C0FCFFF80173FF860001036060FFFFC103",
      INIT_78 => X"001FFCFF8EE7C1FFFE0FFFFC00E7E0FFFFF9FC7FFCFEFFFF1E7FFE7FC8FFFF1F",
      INIT_79 => X"1FFB61BD000BE6FF7FC3FFE000000000001F818000FFE0FECF000E03FFE31FFE",
      INIT_7A => X"FF8FFCFFFFFF7FFF9FF81FFEFFE4F3FC3FFFFFFEA00001FD0700FFFCC03FFFF0",
      INIT_7B => X"F800037EFFC7FFCC0680103F008003FBE0FEFC031FE3FFF07C1FFFE0F93FFFFF",
      INIT_7C => X"FF7F3FC3FFE3E7FFFFFFF1C2781FFFFFC7C31F01C7FB9EFFFE7FFF673C7FFFFF",
      INIT_7D => X"800003C7FFFC3FFFFFFFFFE3F3FFFFC3FC703F3F03FFEFFF7FFF0007FCFF01FD",
      INIT_7E => X"E063E0BF80071C1FFE00FFFFE30FFC7FFFE00733C04163383007FF0073BF6000",
      INIT_7F => X"7FFFFFFFFFFE1F73FF1FFFF000C07FE7F8FFC37F0FFC1CFFFEFFFC0FFCDEFE13",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\,
      ENBWREN => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0FFFE080316F3FF9F8F9C2FC0E017FE00FFF7FFF8001F81FFF1E87E7FF3C07FC",
      INIT_01 => X"1FE0FFFEE1CE3F1C3FC03F87071F9FFFFFFFFBDFB8A0FD0007FD7003C00003E0",
      INIT_02 => X"7F7FF807C03FFFFCF80007FF601FFFFBFFFFFF783E8F81FFE0010F00001F03CF",
      INIT_03 => X"1F9FF813C17F071F001FFFFE7C7BFFFFCFE3FFDF03C1FFC70318003FC0C007F3",
      INIT_04 => X"1FFFFC003C03FFFCFC06FBC7FFC3380303FFFFFEEF3F1FE00007C3F00FFFF801",
      INIT_05 => X"FFFF017FFE9F0178F81C31300F7E7F7FFEF000003EA1FEFF7FFFF0C03FFBC7FC",
      INIT_06 => X"188FE0C3FFFFC4FFFC3EFFFFFE7F7FC89FFF8FF93EFFE0FFFD43FF1FC3FB1EFF",
      INIT_07 => X"000007FE07FC0382E41FFFF7FFFFF0010FFFFFFFFC78CF9FE39F9F67FFE0F1C0",
      INIT_08 => X"0FC1E07FFC07C9C7F907F10600FF8FF91FFFFF1FFCC7FFFFFC67FFFFFFFFFF00",
      INIT_09 => X"FFFFE3FF9F1EFFFEFFBF00FF1FFC7C07C1F87F7FF81F81FF1FFFFFF8401E81F0",
      INIT_0A => X"FFFE008030E007003FF060C007FC1EE700033FFF11EC011FC187F01EE1FF87E3",
      INIT_0B => X"183F8707C3E0FFFFE08000380FC0000031FF7E0E0080003F063870037CE0FFC3",
      INIT_0C => X"01F09E03FFEFFFF1FFF8FFFFFC10FF1F3FC01F7F38007FFFFF9F0FFFFFFFFB80",
      INIT_0D => X"FFFFFFFF02F803F0C00000003EFEFFFF1F0CC63FF000200003FE07FFCFE00FFF",
      INIT_0E => X"F3E0FF7FC7C601F0337FFFFFC3FFE8FF007FE0E3FFFFF81C3C00F8FC0000020F",
      INIT_0F => X"3E7FFF110FFFF3180003C0033FFFE81E1FC0F81FFFC3FC3C637FFFFFFFFF601F",
      INIT_10 => X"3301FE00000000037F8900000003D8078EDFFFFFF81FF9C0003F9FF00000000D",
      INIT_11 => X"031FFFFFFFEF88C003F0078FFFFCFEFFFFFFC0637FFF9F06FFFFC0F3FC1FF000",
      INIT_12 => X"CF000007073FC01E77C7FFFFF801068800007FDEDF7B0031C0000000007E00C1",
      INIT_13 => X"FFFCFFF87FF8F07FFEC000001FF800300FE80FC01803E0003000C2840C675C1F",
      INIT_14 => X"EFFFC17803F010E006807C0000030080E13FDCFFFF81FFEFC03C0000701FEF80",
      INIT_15 => X"0183C0007E7F1F003FF00F700380001C67FFFCE38FFF8C603F80001CBF83E708",
      INIT_16 => X"7FC03FFF03FFFF7FFFC00720017003FFFFFF7FFFFFFF7FFFFE7F18FFFCFF1FE0",
      INIT_17 => X"8FFEFF80000F140300FC030008CFFFFFC0607F0FE09FF0009FF086000000FC00",
      INIT_18 => X"C1BFFFFFFEFE3F81FFFFFFC3FF87F3073C783807C010071C00F1F8FE4E1F001F",
      INIT_19 => X"C0F97FFFC07FFF878021C400016E9CFEFFFFFC3FC701FFFF3F83FE0FFFFFFFEF",
      INIT_1A => X"0003FEC000F9C0C7FEE0F807FCF07F7FDFFF03FFFBFF807C783C81C3F73FE007",
      INIT_1B => X"E3FFFFF1FFFCFFDFFFFFFFC7F800DE9FFFFF7FFFFFFFFF7FFF0787C03F000060",
      INIT_1C => X"3FE37FF7C1FF001E007E8000E0300C709C020FFF187FFC03F011FC003FF83FF0",
      INIT_1D => X"FFFFFFFFFEFFFE3FFE7FF7030CEC803F1C3C3C8081871F81E0FE061807E7010E",
      INIT_1E => X"0037000C3C090C3FFF00C181F0008000F07FFFF1FCFFF73F9FFC73C08F7E1FE3",
      INIT_1F => X"000007F88183FF03C02FFF803FC3DC0FF8F7FFE00F800F00008006FF00071F80",
      INIT_20 => X"3F38FFFFC7FFFFFF3FFFFFFEFFFFFF7FF83F30FC1FFFF3FF7FF0FFFF08000FC0",
      INIT_21 => X"003FFC01E0380000100FFF011F03008FCF90000047F1DFE0103801F8001F0000",
      INIT_22 => X"FFFFFFFFFE00FFFFFFF0183FFFC31C00019F00FF1F003EFC0003F8DF7C01FFE0",
      INIT_23 => X"12000FC0001CFCFF181FFC007F07E000CF7FFEFE8E177E9FCBFFFC0FC007FF1F",
      INIT_24 => X"8F800000004009820301033E001BF83800001FFFFFFFC0000070F000F0F01FC0",
      INIT_25 => X"80030000007F0EDFFFFFFFF73FFF008EFF87FFF87FF8E39EFC0FFEF801FF0007",
      INIT_26 => X"00FF03F8CFFC03E0187C3FF8E7C0CF20003BE0DC1887F106FB001C0727F3E000",
      INIT_27 => X"1FFFE1E03FFFE3FF7FE30F80FFFC0FFF80001FF80803E000E1D83FF80000701E",
      INIT_28 => X"E338E000B864002181E01FF363F8C307E77F7FFFFCFFF87FFFFFFFFEFCFC1FFF",
      INIT_29 => X"003300FF8FF0007C00001FC000013E80FC034001003FCE7FFC004FC00FE38007",
      INIT_2A => X"C107FC041FFFE3FBFFFCFFFFFF000ECFFCFFFC3F007FFF71007F2000033FC400",
      INIT_2B => X"003C670F867FCFCF3FC00000087FFE000BFC7FE1C02001DC38FFE6077EFEDF01",
      INIT_2C => X"FFFFFFF0FFFC1FF0E018FE2EE007FE1FE000000FEF7C00F000008183C0F83FC1",
      INIT_2D => X"01238C000000000EE3C002800FE1003F3FFFFFFF6383FFFCFBFFFFFFFFFFE01F",
      INIT_2E => X"7A80FCE0001FF803F8200080818F03FC1FF8C007CC7E7FFFC6003803FC000000",
      INIT_2F => X"FFFFFCFFFCFFE3FE83FFC0FFFFF8EFFFE0FFFFFFF8FFFCFFFFFE03F87FFE3F80",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\,
      ENBWREN => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addra(18),
      I1 => ena,
      I2 => addra(17),
      I3 => addra(16),
      O => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addrb(18),
      I1 => enb,
      I2 => addrb(17),
      I3 => addrb(16),
      O => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized100\ is
  port (
    p_66_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized100\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized100\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized100\ is
  signal ena_array : STD_LOGIC_VECTOR ( 81 to 81 );
  signal enb_array : STD_LOGIC_VECTOR ( 81 to 81 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_66_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_66_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(81),
      ENBWREN => enb_array(81),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(13),
      I4 => \addra[16]\,
      O => ena_array(81)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(13),
      I4 => \addrb[16]\,
      O => enb_array(81)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized101\ is
  port (
    p_62_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized101\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized101\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized101\ is
  signal ena_array : STD_LOGIC_VECTOR ( 82 to 82 );
  signal enb_array : STD_LOGIC_VECTOR ( 82 to 82 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_62_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_62_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(82),
      ENBWREN => enb_array(82),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(12),
      I4 => \addra[16]\,
      O => ena_array(82)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(12),
      I4 => \addrb[16]\,
      O => enb_array(82)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized102\ is
  port (
    p_58_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized102\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized102\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized102\ is
  signal ena_array : STD_LOGIC_VECTOR ( 83 to 83 );
  signal enb_array : STD_LOGIC_VECTOR ( 83 to 83 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_58_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_58_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(83),
      ENBWREN => enb_array(83),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(13),
      I4 => \addra[16]\,
      O => ena_array(83)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(13),
      I4 => \addrb[16]\,
      O => enb_array(83)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized103\ is
  port (
    p_54_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized103\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized103\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized103\ is
  signal ena_array : STD_LOGIC_VECTOR ( 84 to 84 );
  signal enb_array : STD_LOGIC_VECTOR ( 84 to 84 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_54_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_54_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(84),
      ENBWREN => enb_array(84),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[16]\,
      O => ena_array(84)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[16]\,
      O => enb_array(84)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized104\ is
  port (
    p_50_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized104\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized104\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized104\ is
  signal ena_array : STD_LOGIC_VECTOR ( 85 to 85 );
  signal enb_array : STD_LOGIC_VECTOR ( 85 to 85 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_50_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_50_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(85),
      ENBWREN => enb_array(85),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[16]\,
      O => ena_array(85)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[16]\,
      O => enb_array(85)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized105\ is
  port (
    p_46_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized105\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized105\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized105\ is
  signal ena_array : STD_LOGIC_VECTOR ( 86 to 86 );
  signal enb_array : STD_LOGIC_VECTOR ( 86 to 86 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_46_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_46_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(86),
      ENBWREN => enb_array(86),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[16]\,
      O => ena_array(86)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[16]\,
      O => enb_array(86)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized106\ is
  port (
    p_42_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized106\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized106\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized106\ is
  signal ena_array : STD_LOGIC_VECTOR ( 87 to 87 );
  signal enb_array : STD_LOGIC_VECTOR ( 87 to 87 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_42_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_42_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(87),
      ENBWREN => enb_array(87),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[16]\,
      O => ena_array(87)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[16]\,
      O => enb_array(87)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized107\ is
  port (
    p_38_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized107\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized107\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized107\ is
  signal ena_array : STD_LOGIC_VECTOR ( 88 to 88 );
  signal enb_array : STD_LOGIC_VECTOR ( 88 to 88 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_38_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_38_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(88),
      ENBWREN => enb_array(88),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra[16]\,
      O => ena_array(88)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb[16]\,
      O => enb_array(88)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized108\ is
  port (
    p_34_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized108\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized108\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized108\ is
  signal ena_array : STD_LOGIC_VECTOR ( 89 to 89 );
  signal enb_array : STD_LOGIC_VECTOR ( 89 to 89 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_34_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_34_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(89),
      ENBWREN => enb_array(89),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra[16]\,
      O => ena_array(89)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb[16]\,
      O => enb_array(89)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized109\ is
  port (
    p_30_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized109\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized109\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized109\ is
  signal ena_array : STD_LOGIC_VECTOR ( 90 to 90 );
  signal enb_array : STD_LOGIC_VECTOR ( 90 to 90 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_30_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_30_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(90),
      ENBWREN => enb_array(90),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra[16]\,
      O => ena_array(90)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb[16]\,
      O => enb_array(90)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_1\ : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    enb : in STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized11\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized11\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ <= \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_1\ <= \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\,
      ENBWREN => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\,
      ENBWREN => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra(18),
      I1 => ena,
      I2 => addra(17),
      I3 => addra(16),
      O => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addrb(18),
      I1 => enb,
      I2 => addrb(17),
      I3 => addrb(16),
      O => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized110\ is
  port (
    p_26_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized110\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized110\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized110\ is
  signal ena_array : STD_LOGIC_VECTOR ( 91 to 91 );
  signal enb_array : STD_LOGIC_VECTOR ( 91 to 91 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_26_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_26_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(91),
      ENBWREN => enb_array(91),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra[16]\,
      O => ena_array(91)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb[16]\,
      O => enb_array(91)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized111\ is
  port (
    p_22_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized111\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized111\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized111\ is
  signal ena_array : STD_LOGIC_VECTOR ( 92 to 92 );
  signal enb_array : STD_LOGIC_VECTOR ( 92 to 92 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_22_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_22_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(92),
      ENBWREN => enb_array(92),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[16]\,
      O => ena_array(92)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[16]\,
      O => enb_array(92)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized112\ is
  port (
    p_18_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized112\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized112\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized112\ is
  signal ena_array : STD_LOGIC_VECTOR ( 93 to 93 );
  signal enb_array : STD_LOGIC_VECTOR ( 93 to 93 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_18_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_18_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(93),
      ENBWREN => enb_array(93),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[16]\,
      O => ena_array(93)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[16]\,
      O => enb_array(93)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized113\ is
  port (
    p_14_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized113\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized113\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized113\ is
  signal ena_array : STD_LOGIC_VECTOR ( 94 to 94 );
  signal enb_array : STD_LOGIC_VECTOR ( 94 to 94 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_14_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_14_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(94),
      ENBWREN => enb_array(94),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[16]\,
      O => ena_array(94)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[16]\,
      O => enb_array(94)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized114\ is
  port (
    p_10_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized114\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized114\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized114\ is
  signal ena_array : STD_LOGIC_VECTOR ( 95 to 95 );
  signal enb_array : STD_LOGIC_VECTOR ( 95 to 95 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_10_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_10_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(95),
      ENBWREN => enb_array(95),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[16]\,
      O => ena_array(95)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[16]\,
      O => enb_array(95)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized115\ is
  port (
    p_6_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized115\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized115\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized115\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4_n_0\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 96 to 96 );
  signal enb_array : STD_LOGIC_VECTOR ( 96 to 96 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_6_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_6_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(96),
      ENBWREN => enb_array(96),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(17),
      I1 => ena,
      I2 => addra(18),
      I3 => addra(16),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3_n_0\,
      O => ena_array(96)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(17),
      I1 => enb,
      I2 => addrb(18),
      I3 => addrb(16),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4_n_0\,
      O => enb_array(96)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(15),
      I3 => addrb(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized116\ is
  port (
    p_2_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized116\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized116\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized116\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0_n_0\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 97 to 97 );
  signal enb_array : STD_LOGIC_VECTOR ( 97 to 97 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_2_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_2_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(97),
      ENBWREN => enb_array(97),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(17),
      I1 => ena,
      I2 => addra(18),
      I3 => addra(16),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0_n_0\,
      O => ena_array(97)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(17),
      I1 => enb,
      I2 => addrb(18),
      I3 => addrb(16),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0_n_0\,
      O => enb_array(97)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(15),
      I3 => addrb(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized12\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized12\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(13 downto 1) => addra(12 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 1) => addrb(12 downto 0),
      ADDRBWRADDR(0) => '0',
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DIADI(15 downto 2) => B"00000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 2),
      DOBDO(1 downto 0) => DOBDO(1 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__0_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => addra(13),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0\,
      I2 => addra(17),
      I3 => ena,
      I4 => addra(18),
      I5 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => addrb(13),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4_n_0\,
      I2 => addrb(17),
      I3 => enb,
      I4 => addrb(18),
      I5 => addrb(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__0_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized13\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized13\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"00000000000000000000000000000000FFFF0000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"FFFF000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"00000000000000000000000000000000FFFF0000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"FFFF000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"00000000000000000000000000000000FFFF0000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"FFFF000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"00000000000000000000000000000000FFFF00FFFFFFFF000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"FFFF00FFFFFFFF00000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"00000000000000000000000000000000FFFFFFFFFF000000FF00000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFF000000FF0000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"00000000000000000000000000000000FFFFFFFFFF000000FF00000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"FFFF000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFF",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFF0000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000466140000000000",
      INIT_52 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_53 => X"00000000000000005E0140000000000000000000000000000000000000000000",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"00000000000000000000000000000000000000000000000067D1000000000000",
      INIT_57 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_58 => X"0000000000000000C87CE0000000000000000000000000000000000000000000",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"FFFFFFFF0000000000000000000000000000000000000000A007FD0000000000",
      INIT_5C => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"0000000000000000108C04000000000000000000000000000000000000000000",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000FFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000011F8010000000000",
      INIT_61 => X"00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"000000000000000001F811000000000000000000000000000000000000000000",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000",
      INIT_64 => X"00000000000000000000000000000000000000000000000000000000FFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFF000000000000000000000000D2C1F001CA3C006EB8",
      INIT_66 => X"000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"00000000000000D241D000B07FE030FE00000000000000000000000000000000",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000",
      INIT_69 => X"00000000000000000000000000000000000000000000000000000000FFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000005283800007CFFF0182",
      INIT_6B => X"0000FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFF000000528600090BCFFF183F00000000000000000000000000000000",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"000000000000000000000000000000000000FF00FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000054800000800FFF380D",
      INIT_70 => X"0000FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFF00000074800002001FFF03A500000000000000000000000000000000",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF74820000143FFF0437",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFF74820000422FFE1C33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"1C8EC3C31FFFFFFFFFFFFF00FFFFFF000000FF0000000000000000FFFF000000",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84852000000FFEBFE0",
      INIT_7A => X"0000FF0000FFFF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFE6852000020FFEFFFF9F9EBAE93FFFFFFFFFFFFF00FFFF0000",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"006EE07FFCFFFFFFFFFFFF00FFFF00000000FF0000FFFFFFFF0000FFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6458000000FFEDFFF",
      INIT_7F => X"00000000000000FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFF405A000000FFE5FFF009E401EFCFFFFFFFFFFFF00FFFFFF00",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"3800C01EFCFFFFFFFFFFFF00FFFFFF0000FFFFFF000000FFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC073000060FFE1FFF",
      INIT_04 => X"FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFDC07B000060FFE5FFF0008000AFFFFFFFFFFFFFFFFFFFF00FF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"4010200EFFFFFFFFFFFFFFFFFFFF00FFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC08D000040FFE8FFE",
      INIT_09 => X"FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFF7900C5000207FE8FFE051004027FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"00001400B5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB98003F800003E1FFE",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFAF002C000121805FFC2004000096FFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"002800019EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003D801C80805FFE",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFD003840C120001FFE007118063BFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"2061100E3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE79600800185FFE",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFC5FB203F0467FFE3040000CFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"0060003DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC0380001F21C0FE",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFC818000000008C20820005CDEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"4C20038CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01800000000430",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFF90080000000000101E00001FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"308C0006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400D80000008000",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFF6002FF0000011001024301BFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"00004FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0002FFF28000020",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFE80013E718000000C00002E7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"00E00601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80020002E000000",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFE8002803DE80000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFF7F40000",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFF670007FFF6FFD33800000C1CFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"40000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF500F6F80EFFFFF5E",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFDC0FF781F17FFFEFFC000C7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFF40CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FF480E94FFFF7",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFC01FA0008180FFF7FFDF3FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFCFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA8078080108007F7",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFA90C057136300003C7DFFDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"817FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7A0035FF6750003",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFA2E0043FF67FFC030000F1FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"21005DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2000007DC7FFFF2",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFA9000501907FFFFA0B0019FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"BBFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFACC00501080FFFF9",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFE6000300201E9FF5EEFFA5FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"8CFFAD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000010020100F77",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFE00E02001001E007DCFFA53FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"F87FBCBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA30001006004301B",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFD40100004014381BE06E380FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"000420007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0010106A018F810",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFD038181C03BFC1000200801FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"086000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FE00002C3C30",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFEC180207C200000000007FFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0000180003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF00010FC00",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFC00F0780000000C0009FFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"0100000033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE02F83C00",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFC1801E000000007FE7FFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000003F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0040007E00",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFE6100630300180000FF0FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"180004FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000F060F0",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFF084E0787F000002F83FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"0F0000E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized14\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized14\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02C07D0F",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFE04E07D063FF00301FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"7FF86607FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC0F07C04",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFE48007D007FFC103FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"1FFE10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FF00",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFA0F0F80E3FFF83FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4C0FC0F",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFF1FFFFFFFFFFFFFFFFFFFD7C1F80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFF81C1F9CF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFE1FFFFFFFFFFFFFFFFFFFABE1F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0DFFFFFFFFFFFFFFFFFF8800F9FF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFF84FFFFFFFFFFFFFFFFFFF900FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF9FE0E1FF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFF801FFFFFFFFFFFFFFFFFFCCC1F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE8FFFFFFFFFFFFFFFFFF87C1F9FF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFE4FFFFFFFFFFFFFFFFFFFAE81FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFF8F83FBFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFE2FFFFFFFFFFFFFFFFFFFA781F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2FFFFFFFFFFFFFFFFFFFB381FBFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFE2FFFFFFFFFFFFFFFFFFF87C3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2FFFFFFFFFFFFFFFFFFF9383FBFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFE2FFFFFFFFFFFFFFFFFFF83C1FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE27FFFFFFFFFFFFFFFFFF8BE3F3FF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFE17FFFFFFFFFFFFFFFFFF8C43F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17FFFFFFFFFFFFFFFFFF8801F3FF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFE17FFFFFFFFFFFFFFFFFF8C03F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF8443F3FF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFC1FFFFFFFFFFFFFFFFFFF06A3F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF0703F3FF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFC1FFFFFFFFFFFFFFFFFFF03C1F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5FFFFFFFFFFFFFFFFFFF03C3F7FF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFC5FFFFFFFFFFFFFFFFFFF07C3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5FFFFFFFFFFFFFFFFFFF0703F7FF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFC5FFFFFFFFFFFFFFFFFFF0387F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFF0783F7FF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFF87FFFFFFFFFFFFFFFFFFF0787F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86FFFFFFFFFFFFFFFFFFF0707E7FF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFF86FFFFFFFFFFFFFFFFFFF0707E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86FFFFFFFFFFFFFFFFFFE0703E7FF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFF87FFFFFFFFFFFFFFFFFFE0703E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"000F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFE0607E7FF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFF8FFFFFFFFFFFFFFFFFFFE0607E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFE0407E7FF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFF8FFFFFFFFFFFFFFFFFFFE0407E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFFFFFFFFFFFFFFFFFFE0007E7FF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFF0EFFFFFFFFFFFFFFFFFFE0007EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EFFFFFFFFFFFFFFFFFFE0007EBFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFF",
      INIT_75 => X"FFF0EFFFFFFFFFFFFFFFFFFE0007EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EEFFFFFFFFFFFFFFFFFE0407EBFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000FF",
      INIT_7A => X"FFF0EEFFFFFFFFFFFFFFFFFE0407EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EFFFFFFFFFFFFFFFFFFE0407EBFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_7F => X"FF71EFFFFFFFFFFFFFFFFFFE040FEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"00000000000000FF00FFFFFFFFFFFFFFFFF0EFFFFFFFFFFFFFFFFFFE000FEBFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_04 => X"FF24E7FFFFFFFFFFFFFFFFFC000FEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"000000000000000000000000000000000000000000000000000000FFFF3FFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00",
      INIT_07 => X"00000000000000000000000000000000FFE8E7FFFFFFFFFFFFFFFFFC000FC3FF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000",
      INIT_09 => X"0000E4FFFFFFFFFFFFFFFFEC000FC2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF00000000000000",
      INIT_0C => X"000000000000000000000000000000000001E0000000000000FFFFAC000FC2FF",
      INIT_0D => X"FFFFFFFF00000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0009E0000000000000FFFFAC000FC2FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"FFFFFF00FF00FF00FFFFFFFFFF000000FFFFFFFF000000000000000000000000",
      INIT_11 => X"000000000000000000000000000000000013C200000000000000001C2B0FD600",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"00001000000000000000000C000FD60000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"00000000000000000000000000000000000003000000000000000004F71FD600",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"000AC20000000000000000081E0FD60000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"00000000000000000000000000000000002A800000000000000000003F07D200",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"000880000000000000000007010F920000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"000000000000000000000000000000000012A0000000000000000004FF0F9000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0001800000000000000000010807D00000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"000000000000000000000000000000000003800000000000000000C0081FF400",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"000380000000000000000000101FD40000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"00000001FF0000000000000000000000000380000000000000000001101FD000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"00038000000000000000000DC01FD00000000000000000000000000000000000",
      INIT_2D => X"000000000000000000000000000000000000000400C000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"00000008001800000000000000000000000380000000000000000088E01F8000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"000380000000000000000058601F800000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000010000200000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"00000020000000000000000000000000000380000000000000000000401FC000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0013800000000000000000AC001F800000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000040000040000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000008000001000000000000000000000078000000000000000017E201F8000",
      INIT_3A => X"F800000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0007800000000000000000FC003FA0000000000000000000000000000000FFFF",
      INIT_3C => X"0000000000000000000000000000000000000180000000000000000000000000",
      INIT_3D => X"000000000000000000000000003FFFFFFFFF0000000000000000000000000000",
      INIT_3E => X"000002000000020000000000000000000007800000000000000002BC801FA000",
      INIT_3F => X"FFFFFF8000000000000000000000001F00000000000000000000000000000000",
      INIT_40 => X"0007800000000000000002FC003FA0000000000000000000000000003FFFFFFF",
      INIT_41 => X"0000000000000000000000000000000000000400000001000000000000000000",
      INIT_42 => X"00000000000000000000001FFFFFFFFFFFFFFFFFE0000000000000000000FFFF",
      INIT_43 => X"000008000000008000000000000000000007000000000000000005FC801FA000",
      INIT_44 => X"FFFFFCFFFFC0000000000000003FFFFF00000000000000000000000000000000",
      INIT_45 => X"0007000000000000000005FC027F20000000000000000000000007FFFFFFFFFF",
      INIT_46 => X"0000000000000000000000000000000000001000000000000000000000000000",
      INIT_47 => X"000000000000000000003FFFFFFFFFFFFFFFF8FFFFFFFFC0000000000FFFFFFF",
      INIT_48 => X"000000200000001000000000000000000017000000000000000005C0C003A000",
      INIT_49 => X"FFFFFFFFFF03FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_4A => X"001700000000000000000403FE07C00000000000000000000000FFFFFFFFFFFF",
      INIT_4B => X"0000000000000000000000000000000000000020000000000000000000000000",
      INIT_4C => X"00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"00002020000000040000000000000000001F0000000000000000053FFC8F0000",
      INIT_4E => X"FFFFEFFFFFFEFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_4F => X"0007000000000000000003FFFE002C0000000000000000000007FFFFFFFFFFFF",
      INIT_50 => X"0000000000000000000000000000000000002030000000060000000000000000",
      INIT_51 => X"0000000000000000001FFFFFFFFFFFFFFFFFC3FFFFFFFF7FFFFFFFFFFFFFFFFF",
      INIT_52 => X"00002000000000020000000000000000007D80000000000000000060B7FFFF00",
      INIT_53 => X"FFFFFFFFF9FFFFFF7FFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_54 => X"0078400000000000000000201003FF800000000000000000007FFFFFFFFFFFFF",
      INIT_55 => X"0000000000000000000000000000000000002018000000010000000000000000",
      INIT_56 => X"000000000000000000FFFFFFFFFFFFFFFFFFFFE1FDF7FFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"0000201800000000000000000000000001786000000000000000070181F9F840",
      INIT_58 => X"FFFFFFE0FEFCFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_59 => X"017C800000000000000000000001F040000000000000000007FFFFFFFFFFFFFF",
      INIT_5A => X"00000000000000000000000000000000000020040000000000000EC000000000",
      INIT_5B => X"00000000000000001FFFFFFFFFFFFFFFFFFFFFFC3F7FFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"0000000C0000000080000F050000000000FC800000000000000000000001FA40",
      INIT_5D => X"FFFFFFFF0FFFCFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_5E => X"00FE800000000000000000010001FB4000000000000000007FFFFFFFFFFFFFFF",
      INIT_5F => X"0000000000000000000000000000000000000004000000000000018100000000",
      INIT_60 => X"0000000000000001FFFFFFFFFFFFFFFFFFFFFFF8C3F871FFFFFFFFFFFFFFFFFF",
      INIT_61 => X"0000000200000000400000F00000000000FE000000000000000000000001FE40",
      INIT_62 => X"FFFFFFFEFC7F3FFFFFFFFF1FFFFFFFFF00000000000000000000000000000000",
      INIT_63 => X"00F8000000000000000000000001F3000000000000000007FFFFFFFFFFFFFFFF",
      INIT_64 => X"00000000000000000000000000FFF80000003003000000003786207000000000",
      INIT_65 => X"000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFE07FFF0FFFFFFFFFFFFFFFF",
      INIT_66 => X"C0000001000000000700D05E3000000000F8800000000000000000010001F300",
      INIT_67 => X"FFFFFFFFFFC0FFF8FFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFF",
      INIT_68 => X"00FC800000000000000000000001F200000000000000003FFFFFFFFFFFFFFFFF",
      INIT_69 => X"0000000000000000FFFFFFFFFFFFFFFFFFFC0000800000001D08680E00000000",
      INIT_6A => X"00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFE3F83FFF00FC3FFFFC7FFFFF",
      INIT_6B => X"FFFFF800400000000DB8344E8400000002FD8000000000000000000F0001F600",
      INIT_6C => X"FFFFFFFFE07C07FFFFFFFFFFFFF7FFFF000000000003FFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"00F8C00000000000000000600003F60000000000000003FFFFFFFFFFFFFFFFFF",
      INIT_6E => X"00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF7800200000001ED21C5FC0000000",
      INIT_6F => X"00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF1FC3FFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFF8000000000086CE1A0747C0000003DFC0000000000000000F400E01F200",
      INIT_71 => X"FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"05FF80000000000000001000000036400000000000001FFFFFFFFEFFFFFFFFFF",
      INIT_73 => X"003FFFFFFFFFFFFFFFFFFFFFFFFFEFFF7FFFFC00000000000E611A4383FC0000",
      INIT_74 => X"0000000000007FFFFEFFFEFFFFFFFFFFFFFFFFFFFFFFFF01FF7FCFFFFFFFFFFF",
      INIT_75 => X"FFFFFC000000000003E04E03C7FFE0001E00E000000000000000010000000740",
      INIT_76 => X"FFFFFFFFFFFF7FFF1FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"2C0030000000000000001000C0008040000000000000FFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000007204D01C6FFFE00",
      INIT_79 => X"000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFEFFFFFFFFFF",
      INIT_7A => X"FFFFFF000200000001B382A2E7FFFFFC000030000000000000000C0000068080",
      INIT_7B => X"FFFFFFFFFFFFFFFFFF7FFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_7C => X"E000300000000000000008000000614000000000000FFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00010000000391C2ADDEFFFFFF",
      INIT_7E => X"00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFF800000000000D845A8ABFFFFFFE001E00000000000000000020400FF00",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized15\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized15\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFCFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"60016000000000000000044FF880640000000000007FFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00020000001590CE101FFFEFF",
      INIT_03 => X"0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFC000000000000003E048FFFFFFE000BE000000000000000691FB3EA000",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"E000FFE00000000000000480003F62000000000007FFEFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000008002303DFFFFFF",
      INIT_08 => X"000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFF0000C00000080903701FFFFFFE000FFFF0000000000000400000F1000",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"B000FFFFF000000000000000BD00C200000000003FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF8000000000080000081FFFFFF",
      INIT_0D => X"00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20000000",
      INIT_0E => X"FFFFFFFC000000000041200082FFFFFF7000FFFFFF00000000000803F0FC3C00",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFF78FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"DC00FFFFFFF8000000000C4F0A0193000000007FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000041001C82FFFFFF",
      INIT_12 => X"00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF",
      INIT_13 => X"FFFFFFFF000030000040402181FFFFFF8D00FDFFFFFFF0000000080E581F0FC0",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"C240F7FFFFFFFFE00000043DA0200FE00003FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000802801FFFFFF",
      INIT_17 => X"003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFEC030000",
      INIT_18 => X"FFFFFFFFC00006000000002101FFFFFFC4C0ABFFFFFFFFFFE0000F73800007E0",
      INIT_19 => X"FFFFFFFFFFE37FFFFFFFFFFFFC0300FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"C1DBABFFFFFFFFFFFF80144C000103E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF600000000000000141FFFFFF",
      INIT_1C => X"1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFDFFFFCFF87FC",
      INIT_1D => X"FFA5FFFFF0000038000000001FFFFFFF501DB2FFFFFFFFFFFFF826CC180301F0",
      INIT_1E => X"FFFFFFFFFE8FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"500083FFFFFFFFFFFFFFC18000B50410FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFC000002D80001FFFFFFFFEF",
      INIT_21 => X"FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FE3FF9F7FC3FFFFFFFFC3",
      INIT_22 => X"E7BFFEFFFE0000000000000080CFFF3F100001FFFFFFFFFFFFFFFB60097E07EF",
      INIT_23 => X"FFFFFFFFF383F07FDF7FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"901001FFFFFFFFFFFFFFFEC000E3854FFFFFFEFFFCCFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE700000003008000BE3FFFFF",
      INIT_26 => X"FFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3E0FC3FCFFFFF3FF9FFFFFF",
      INIT_27 => X"FFFFFFFFFFC000000B01400083FFFFFF903001FFFFFFFFFFFFFFF580017BC33F",
      INIT_28 => X"FFFFFFFF8FF83F86C7F1FC0FFFFFE7C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F",
      INIT_29 => X"903003FFFFFFFFFFFFFFF100007CC3BFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0000008000000000007FF",
      INIT_2B => X"FFFEFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF7F0786E773F83F3FFFEFE1",
      INIT_2C => X"FE000000000000000000000000000003900003FFFFFFFFFFFFFFE200104FE7AF",
      INIT_2D => X"FFFFFFF97927C0FFFFFFFE7F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F7",
      INIT_2E => X"000003FFFFFFFFFFFFFFF4000087D7FFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFC0000000000000000000002000000000000000000000000000000",
      INIT_30 => X"FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF3C0FFC7FFFFFFE9FC7FFFFFF",
      INIT_31 => X"005FD80000000000000000000000008000C202FFFFFFFFFFFFFFE00060012FDF",
      INIT_32 => X"FFFFFFE787E3C77FFFFFFEDFFFFFFFFFFFFFFFFFFFF000000000000000000880",
      INIT_33 => X"000747FFFFFFFFFFFFFFC00030B263EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFF00000000000000007D7D980DFD8000000000000000000000000C0",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C3E3F7FFFFFFFFFFFFFFFFFF",
      INIT_36 => X"C000000000000000000000000000000F8000FF8FFFFFFFFFFFFFC000283987EF",
      INIT_37 => X"FFFFFEF9E1F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007CDCF",
      INIT_38 => X"040000001FFFFFFFFFFF8000044C21E6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFF00000000000000000000000000000000000000000000000000000",
      INIT_3A => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F9F8FFFFFFFFFFFF3FFFFFFF",
      INIT_3B => X"0000000000000000000000000000000000000000001FFFFFFFFF8000428202F4",
      INIT_3C => X"FFFFFFF8FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFE000000000000000000000",
      INIT_3D => X"0008000000003FFFFFFF80000380F9F67FFFFFFFFFFE7FF7FFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFE00000000000000000000000000000000000000000000000000000",
      INIT_3F => X"7FFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF9FFFFFFFFFFFFFFFFF",
      INIT_40 => X"000000000000000000000000000000000008000F8000007FFFFF80006197FDCF",
      INIT_41 => X"FFFFFFFFFFFF1FC7FFFEFFF7FFFFFFFFFFFFFFFFFFF800000000000000000000",
      INIT_42 => X"00000000100000007FFF8001C391C3CF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000",
      INIT_44 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF17FFCFCFFFFFFFCFF",
      INIT_45 => X"00000000000000000000000000000000000000000000000003FFC80000B8C18D",
      INIT_46 => X"FFFFFFFFFFFFFFFF3FFFFFFFFFFFFEFFFFFFFFFFFFFFF1800000000000000000",
      INIT_47 => X"00000000000000000001C80081ACE1C37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFF000000000000000000000000000000000000000000000000000",
      INIT_49 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF",
      INIT_4A => X"0000000000000000000000000000400000000000000000000000000A0028BF9F",
      INIT_4B => X"FFFFFFFFFFFFFFFFF8FFFFFFFFE1FFFFFFFFFFFFFFFFFE000000000000000000",
      INIT_4C => X"0000000000000000000000061821474A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000",
      INIT_4E => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFCFFFF",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000003246002",
      INIT_50 => X"FFFFFFFFF83FFFCFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF00000000000000000",
      INIT_51 => X"00000000000000000000000000107CCC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000",
      INIT_53 => X"DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0783FFFC7FFFFFFFFFFFFF3FF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000100001080",
      INIT_55 => X"FFFFFFFFFF7FFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INIT_56 => X"000000000000000000000001060003E17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000",
      INIT_58 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFF0FFFFFFFFFFFFFFFF",
      INIT_59 => X"0000000000000000000000000000000000000040000000000000000002110FFF",
      INIT_5A => X"FFFFFFFFFFFFFFFE3FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000",
      INIT_5B => X"00000000000000000000000200010FFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000",
      INIT_5D => X"67FBFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"000000000000000000000000000000000000000000000000000000000000003F",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000",
      INIT_60 => X"0000000000000000000000000000000101C001FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000",
      INIT_62 => X"380E4003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFC0000000000000000001F0900100000000000000000000000040001",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF",
      INIT_65 => X"00000000000000000000000400000000441D200007FFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000",
      INIT_67 => X"400D70000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFC0000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000",
      INIT_6C => X"000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFC000000000000000000000000000000000000001000040200000000",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"0000000000000000000000020000000100000000000000003FFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000",
      INIT_71 => X"000000000000000001FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFE00000000000000000000000000000000000000000000000000000",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"0000000000000000000000100000030000000000000000000001FFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000008000000000000",
      INIT_76 => X"8000000000000000000003FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00",
      INIT_77 => X"FFFFFFFFFFFE0000000800000000000000000000000000000000000000000055",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"0000000000000000000000000000000008000000000000000000000F66FFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF700000000000000000000",
      INIT_7B => X"5FA00000000000000000000097FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000",
      INIT_7C => X"FFFFFFFFFFFEC000000C00000000000000000000000000000000000000000000",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFE07CE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"0000000400000000000000000000000040F800000000000000000000550FFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[17]\,
      ENBWREN => \addrb[17]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3C39000000000000000000018000FFFFFFFFFFFFFFFFFFFFFFFFFFF007F800C1",
      INIT_01 => X"FFFFFFFFFFFFF000000000000000000000000000000000000000000000005417",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFF800187800E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"0000000000000000000002000006FF8184180000000000000000000181C003FF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000",
      INIT_05 => X"00080000000000000000000100A000FFFFFFFFFFFFFFFFFFFFFFF000FC101867",
      INIT_06 => X"FFFFFFFFFFFFFFFF0000000000000000000000004000000000000000000009DF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFE0000F803FCE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"00000000000000000000000000000781078000000000000000000001014000FF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000E0001",
      INIT_0A => X"030200000000000000000000000001FFFFFFFFFFFFFFFFFFFFFC013C0007FFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFF3FFFC000000300000000000000000000000000000000086B",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFE00700003FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"00000000000000000000000000001009828000000000000000000000000003FF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000010000",
      INIT_0F => X"808000000000000000000000000000FFFFFFFFFFFFFFF77FFF833FF00733FF8F",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFC000000800000000000000000000000000000006000",
      INIT_11 => X"FFFFFFFFFFF88FFFF0071FFF3FF1FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"0000000000000000000000000000000100BC00000000000000000000000000FF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000008000",
      INIT_14 => X"0081C0000000000000000000000003FFFFFFFFFFFFFCC7FCF8077F973FC0FC00",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFC000000400000000000000000000000000000000000",
      INIT_16 => X"FFFFFFFFFFECBFFEF00FFFDF7F803FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"00000000000000000000000000004C0000004000000000000000000000000FFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000004000",
      INIT_19 => X"004078000000000000000000001DFCFFFFFFFFFFFFEFFFF0C1BFFF3F7E00070F",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000C000",
      INIT_1B => X"FFFFFFFFFE3FFCC083FFFFFF38FE803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"00000000000000000000000000014000018038000000000000000000007CF1FF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000",
      INIT_1E => X"00800B0000000000000000000007FFFFFFF877FFFFFFF87EFFFFFFFF803F007F",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000014000",
      INIT_20 => X"FE07FFFFFFFF043FFFFFFFFC000003BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"00000000000000000000000000042000000003800000000000000000000FFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000",
      INIT_23 => X"040001600000000000000000003CFFFFFF1FFFFFFFCFFFFFFFFFFFE000000FC2",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000CC000",
      INIT_25 => X"FF7FFFFFFF87FFFFFFF7FFE0FF00FF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"0000000000000000000000000014000030000070000000000000000001F3F8FF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000040000",
      INIT_28 => X"00000028000000000000000067FFFFFFFFFFFFFFEFF8007FFFFFFFFFF003FFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000240000",
      INIT_2A => X"FFFFFFFC83F01FFFFFFF38E1C01FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"000000000000000000000000002000000000000F40000000000000007EFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000",
      INIT_2D => X"000000050070000000000001FBFFFFFEFFFFFEE0E3FFFFFFFCC038E007FFF000",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000001000000E00000",
      INIT_2F => X"FFFFFFFFFBFFFFFFFC01FEF00FFFC3E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"00000000000000000000000001C0000000001001F04300000000000E87F8F828",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000",
      INIT_32 => X"00002400F83060000000003F6F1FFC3FFFFFE7FFF1FFFFFFFE00FFE01FFFE7F0",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000001200007000000",
      INIT_34 => X"FFC0C7FFFFFFFFFFFFF07F003E07FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"0000000000000000000010000E000000000003003A100200000000E3C73FFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8080000000",
      INIT_37 => X"00007F8004DE0060000003C1C77FFFFFFCCFFFFFFFFFFFFE87F0181F7C0FFF3F",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000003C000000",
      INIT_39 => X"F8FFFFFFFFFFFFC003C003FFF8FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"00000000000000000000000074000000000077C0053FFFDC00000E7CFFF83FF8",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC378000000",
      INIT_3C => X"0000FF6003A3A5FFFFFFFEE1FB7E3FFFFFFFFFFFFF8FE08CC700C11F780003FF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFF60BD400000000000000000000000000100F0000000",
      INIT_3E => X"FFFFFFFFFFEF00FFF8001FFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"0000000000000000000000C2800000000803FF7800ABFFFCFFFFF8C3FFFFFEFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86BC000000",
      INIT_41 => X"0802FFFC0034FBFFFFFFE70FFFFFE07FFE7FFF3FFFFE18FFF8013FFF81FFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFF83CE00000000000000000000000000000700000000",
      INIT_43 => X"FEFFFFFFFFFCF03EF807FFF083FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"00000000000000000000001E000000000006FFFF0015FFFFFFFFFF3FFF7801FF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8DEF800000",
      INIT_46 => X"0007FFFF8004FFFFFFFEFCFFFF6803FFFF7FFFFFFFFC807C001FC7FFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFF81F7C0000000000000000000000000003C00000000",
      INIT_48 => X"FC1FFFFFFECC81E0009F037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"00000000000000000000002000000000000FFFFFE0021FFFFFFFC3FF7EF7FFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9473E00000",
      INIT_4B => X"004FFFFFF00193FFFFFFE7FE7FFFC73FFFFFFFFFFC0381000F8C017FFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFF86BDF000000000000000000000000001E000000000",
      INIT_4D => X"FFFFFFF87F07C0871F80C07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"00000000000000000000038000000000001FFFFFDC00D5FFFCFFFFFC0FFF00FF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA4BEF00000",
      INIT_50 => X"003FFFFFFE001AFFF87FFEFFDF3FFFF8FFFF7FE300E007C30FFF07FFFBFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFF001EF8000000000000000000000000078000000000",
      INIT_52 => X"FFFFFFEF000000800207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"000000000000000020201E0400000000007FFFFFFF8008FFFEF9FEFF833F03FF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF481FFC2000",
      INIT_55 => X"01FFFFFFFFC002EFFFF97EFFC03807FFFF7FFC3F00000000001FFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFF802FFCE00000000000000000030030380000000000",
      INIT_57 => X"E07FFC38000010003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"00000000000000030011F0000000000003FFFFFFFF700150FFCF87FF7800073F",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1007EE0000",
      INIT_5A => X"0FFFFFFFFF7C0047EE0107F83C00073D03FFFF0000000003FFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFB2017DF000000000000000000030000C00000000000",
      INIT_5C => X"073F008000D81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"000000000000000000038000000000003FFFFFFFFFFE0007F1F007E041FFF020",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000BBF8000",
      INIT_5F => X"FFFFFFFFFFEF800FE20F41C3C3FFF8E003FC002F00F803FFFFFFFFFFEFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFE4001BF40000000000000000000000F000000000000",
      INIT_61 => X"00FC003F00FEE3FFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"0000000000000000000C000000000001FFFDFFFFFFF7C007CD07C3CFFF7CFFC1",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0005DFF000",
      INIT_64 => X"FFFFFFFFFFFFE0014801F0EA9EB7FFC0F83C0FFF00FFFF28FFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFC0000D6D00000000000000000000038000000000001",
      INIT_66 => X"FFFF011FFFFFFFFEF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"000000000000000000D8000000000007FFFFFFFFFFFFF8007400F117C1F7FFC3",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0002FD5000",
      INIT_69 => X"FFFFFFFFFFFF7C002C201DC7646DF8C7E7C3E0000FFFCCFFFFFF3FFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFF800017DA2000000000000000000008000000000000F",
      INIT_6B => X"FF03FFF080C700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"F000000000000000078000000000001DFFFFFFFFFFFCC600023804EAB809718F",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00003E6403",
      INIT_6E => X"FFFFFFFFFEFC818001C8781C2F7F7F9F7F0FFFFEF003FEFF07FFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFF700000BDC60F00800000000000000E0004000000003F",
      INIT_70 => X"7FFFFFFFE007FFFC05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"00000000000000000C0007000000007FFFFFFFFFFE1EF0C000407E006C3F7FFE",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9400005E6418",
      INIT_73 => X"FFFFFFFFFFFF667000145C5FF0C8FFFEFFFFE10000FFFFFFFE001FFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFF9000004FEC60000000000000000008001000000000FF",
      INIT_75 => X"FFFE80383CF83FFFFC00FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"00000000000000000800004C000000FFFFFFFFFFFFFF09380004001F01ADFFCF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1800002BF880",
      INIT_78 => X"FFFFFFFFFEFC02640004000FFF95F7FF7FFE80FFFEF9FFFFC407F80C7FFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFB5000000778400000000000000000000001EF000000FF",
      INIT_7A => X"7FF00FFFFFFF7FFF9FDFFFFEFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"8000000000000000000001CC000001FFFDFFFFFFFF802D7F80000000FFF1C3FE",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000002001",
      INIT_7D => X"FFFFFFFFFF03F7FFC006002003FBF7FFFF87FFFFFFFF7FFFFFFFFFFFF803FFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFF680000007A00364000000000000000000001F000000FF",
      INIT_7F => X"FE07FFFFFFC7FF7FFFFFFFFFFF7FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[17]\,
      ENBWREN => \addrb[17]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized16\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized16\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"E1D8000000000000000000000000007FFFFFFFFF8FEFFB9E000200000009FFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000015404",
      INIT_02 => X"FFFFFFFFE7FFFE7CC40C0000000FFFFFCF87FFFFF883FFFFFFFFFFFFFFFF0FFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFD80000000552008784000000000000000000000000003F",
      INIT_04 => X"FFFFFFFF8907FFFFF9FFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"82C60000000000000000000000000007F7FFFF1FEFFF397EE00600100019DFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9000000035A01",
      INIT_07 => X"0FFFFFFFFFFFE3E7E01800000039C7FFFFFFFFFF9FFFFBFFF0FFFFFFFFFCFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFF000000003980101610000000000000000000000000000",
      INIT_09 => X"FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"00430000000000000000040000000000143FFFFFFFFFCBFF782C030EC073FFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000402",
      INIT_0C => X"781BFFFFFFFECFF9C0400677FFE7E3FFFFE7FFFFFE07FFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFDFFEFFF000000000000000600000000000000000000000000000",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"A0000000000000000000000000000080E00FFFFFCFFFA3F0C040001BE5FFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF2FFF60000000000006",
      INIT_11 => X"8007FFFFDFFF87F9C200000FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFE67FF60000000000005F0900000000000000000000000000001",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"7088000000000000000000000000000300037FFFFFFF7FF807C00001FFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFEFFFF40000000000000",
      INIT_16 => X"0000C7FFFFFE33F880000001033FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFBFFFB3C001C00000000000080000000000000000000000000006",
      INIT_18 => X"80000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"020000000000000000000000000000001C1CFDFFFFF61E4980000000CCC003FF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001CF98000000000000",
      INIT_1B => X"3F611FFFFFD62C73800010A098E1FFFFE3E000007FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFE00006FD1400400000000006020000000000000000000000000000",
      INIT_1D => X"FFFC3F0007FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"07812000000000000000000000000000648787FFE3DE1E8008C000FA621FFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC20000F004201980000000",
      INIT_20 => X"4913C7FFFFFF42800190039F0C421FFCFFFFFF0007F007FFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFF460070000600088000000000400000000000000000000000000000",
      INIT_22 => X"FFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"00A380000000000000000000000000000021C3F3FFFFE3000000020FC4ACA77C",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC600000006012000000000",
      INIT_25 => X"006193FEFFFCC300000418817F95E07FFFFFFFFFF807FFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFC40000000401200000000000111800000000000000000000000000",
      INIT_27 => X"FFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"00000000000000000000000000000000000000FEFF3CE30000000001B8004F1F",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4400000000002000000000",
      INIT_2A => X"0004001FFFFFD5000020000008C0139BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFE20000000000200000000000414000000000000000000000000000",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"0020E00000000000000000000000000000C0FC0FFFF34E000040000007E049DB",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000000000000000000000",
      INIT_2F => X"0019FC03FFE338000080000505B8207BFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFF",
      INIT_30 => X"FFFFFFFFFF90007FF8008060000000000003F940000000000000000000000000",
      INIT_31 => X"FFE7FF0000003FFF03FFFC000080FF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"000FF90000000000000000000000000000005900FFFF18000C0017C08C018E68",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFF900062D800020000000000",
      INIT_34 => X"000017C31CDE8000100006C20F0673290000FFC0FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"C3F0000F8FF0007FF800001000000000000FFC20000000000000000000000000",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"0007FC30000000000000000000000000002003F00321A000400001800F2C012F",
      INIT_38 => X"FF30FEF7FFFFFFFFFFFFFFFFFFFFFFFFFE000000F7E207FF7F00001001F80000",
      INIT_39 => X"000000FC079CE00000000001C24B0E34FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FF0000003E610AE7FF0000F001FFFFC00001FF00000000000000000000000040",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFEFDEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FC00FF800000000000000000000000700000001F82673F80000000010E106A3C",
      INIT_3D => X"FF3E7F3FEFFFFFFFFFFFFFFFFFFFFFFFF080000006A606FECFFEFFF00187FFFF",
      INIT_3E => X"00000007E15BFE8000000180E0C02E2CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"6000000003E407800007A7E001FFFFFFBFFCFF240000000000000000000000F8",
      INIT_40 => X"FFFFFFFF00FFFFFF00FFFFFFFFFF00FFFFFFFF73E0FFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"3F20F887C0000000000000000000019E00000000F11F7F80000000200C400C6D",
      INIT_42 => X"1C01FFE078FFFFFFFFFFFFFFFFFFFFFFC240000001C4880000007CB801FF7FE6",
      INIT_43 => X"801800003A19FF000100000010E4044FFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFF",
      INIT_44 => X"C000000000C10C0000001FA0019FFFFFF0FD7C9C7FF80000000000000000019F",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FC01FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"3FF319C860FE000000000000000001FC61800000068C01FC01E000000040044F",
      INIT_47 => X"000007000FFFFFFFFFFFFFFFFFFFFFFF81000000000022400000064001F80000",
      INIT_48 => X"FFC00C0002A10C7F337800000000007BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"8020000000120300000003C00180000003F18F9237FE000000000000000001FF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001C0FFFFFC7DFEFFFFFFFFFF",
      INIT_4B => X"003E9908B6BE000000000000000001FF3FF0FFC0007863CD9EEE00000100305F",
      INIT_4C => X"00000000007FFE99803DFF3FFFFFFFFF0000000000200100000000CE81800000",
      INIT_4D => X"C19FE3F8001D27E9F3B70003C0001CDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"02000000006008000000000B048200000006044837FE000000000000007E03FF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FF1F0036FFFFFFFEFF7B",
      INIT_50 => X"00036A3016FEF80080000000006FFEFFFFC09C1E0000057CFEF9FFE14061C4DF",
      INIT_51 => X"00000000000003FE001EFFBCFFF0FB7700000000000005000000001C0B680000",
      INIT_52 => X"7F39FFFFC000D1DC0C6E1FFC0007EDB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"0000000000000600000000741E1400000020C4A09EFBB001800000FE007F7FFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001F03FEFFFE9F76",
      INIT_55 => X"000864429EFF78001000006600423FFFFFDFFFF070002403C33FF407800EE9B7",
      INIT_56 => X"00000000000000000009FFFEFFFFDF76020000000020002000000000330A0000",
      INIT_57 => X"FFFFFFFF3E000C8F70F6FEE0E1CE68BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"0100000000000B0000000000668480000001332536FF080078000F82004EFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000007FFFFFFE76",
      INIT_5A => X"00003A0966FFAE044BFC88FE00DFE7FFFFF8433FE3800112FFEDC0BF1F6649DF",
      INIT_5B => X"0000000000000000000000003FE07F7400000000003005000000000048400000",
      INIT_5C => X"07FEFFFFFFF080442E1AFF07FFE644FFFFF3FD86FEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"000000000000013000000000902A000000001C026BFF7E087F2FFA7200EFC3FF",
      INIT_5E => X"FFFFFE015FFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000C01BC4",
      INIT_5F => X"0000022CFFFFDE0CD3FFFE3600F97FECC7BDFFFFFF3E00080DF7FFFFFCB3EBFF",
      INIT_60 => X"000000000000000000000000000007FC0000000000000F200000000080068000",
      INIT_61 => X"E70FFFFFFFCF800281AFF8FF0058E7FFFFF77401B3FFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"0700000000100770000000030032B80000001419FBFFDF04120003FA00C3FFFF",
      INIT_63 => X"FFFF9800C9FFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_64 => X"00000D7737FFFF847C00003C009E00007827FFFFFFE17060001FE0FFFF3C18FF",
      INIT_65 => X"0000000000000000000000000000000004000000001001D30000000642810000",
      INIT_66 => X"0FCBFFFFFFF0DC020F0E4EF800F036FFFFDC600065FFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"00000000001003D000000006011084000000063EEFFFFF867F00000600780000",
      INIT_68 => X"FFB380003BFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_69 => X"0000033CFDFFFF8641800001007F000000E7FFFFFFE0EF800FC4CC0000060DFF",
      INIT_6A => X"0000000000300100000000000000000000000000000003700000000400CAC000",
      INIT_6B => X"0073FFFFFF7FFE4002C20C000000FBFFFFF7800019FFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"030000000000059000000007026AC0000000010B79FFFFC2006000000040C000",
      INIT_6D => X"FFBC00000FFFFFFFFFFFFFFFFFFFFFFF00000000000700000000000000000000",
      INIT_6E => X"00000199FFFFFE400020000000006000001FFFFFFFFF073805E178E0001803FF",
      INIT_6F => X"000000000000400000000000000000000300000000000710000000040608C700",
      INIT_70 => X"000FFDFFFFFFFFFF03F11E500000061FF9740000061E3EFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"0300000000001B100000000C0139600000000007D2BEFF400010000000001000",
      INIT_72 => X"FF38000001DB7EFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_73 => X"000000803159FF60001000000000080000027DFFFFFFFFCFE1D080C5000003BE",
      INIT_74 => X"000000000000000000000000000000000200000000002D10000000000CB50000",
      INIT_75 => X"00010EFFFFFFFFC778FC0012000000E3FF60000000E33EFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"000000000000771000000009107560000000008001FFFFA00000000000000800",
      INIT_77 => X"EDC400000039FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000008",
      INIT_78 => X"00000000006DFFB060080000000000000001C7FFFFFFFF7B08FC000700000061",
      INIT_79 => X"000000000000000000000000000000004000000000007F100000000230356000",
      INIT_7A => X"0040C3FFFFFFFF7CC478000730000032F9800000000EFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"C000000000007E100000000060196000000000000039FF307000000000000400",
      INIT_7C => X"FF9000000003EEFFFFFFFFFFFFFFFFFF00000000000000010000000000000000",
      INIT_7D => X"000000C0001AFF501E000000000002000000C3FFFFFFFFFBFE3000010000002C",
      INIT_7E => X"00000000000000800000000000000000C00000000000FA100000001040596000",
      INIT_7F => X"000363FFFFFFFFF3FE000000CC000004FF0000000000E7FFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[17]\,
      ENBWREN => \addrb[17]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"C00000000000F9100000001441D9200000000040000CFFF00780000000000200",
      INIT_01 => X"E6000000000033FFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_02 => X"000000400008FFA001C0000000000000000061FFFFFFFF3FF207000060000006",
      INIT_03 => X"00000000000000000000000000000000C00000000006FB10000000108F394000",
      INIT_04 => X"000066FFFFFFFFFF7D8840002000000772000000000018BFFFFFFFFFFF3FFFFF",
      INIT_05 => X"E00000000007FF100000000089C82000000000C00019E1200390000000000100",
      INIT_06 => X"460000000000074FFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_07 => X"0000000000069E600000000000000100000026FFFFFFFFFF7F2C100070000005",
      INIT_08 => X"00000000000000040000000000000000200000000007FC10000000000FF82000",
      INIT_09 => X"000037FFFFFFFFFF3A3B86000000000244000000000001C3FFFFFFFFFFFFFFFF",
      INIT_0A => X"200000000005FC10000000008F68000000000000000387C00000000000000000",
      INIT_0B => X"C4400000000000C3FFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_0C => X"00000040000303C00000000000000000000017FFFFFFFFFF72078C8038000001",
      INIT_0D => X"00000000000000000000000000000004580000000004F810000000009FF00000",
      INIT_0E => X"000012FFFFFFFFFFE615E62000000000D80000080000007D3EFFFFFFFFFFFFFF",
      INIT_0F => X"480000000024FA10000000003F90200000000060000000410000000000000000",
      INIT_10 => X"580000000000000F1FFFFFFFFFFFFFFF00000000000000000000000000000004",
      INIT_11 => X"00000040000000030000000000000000000012FFFFFFFFFF6613F39018000000",
      INIT_12 => X"00000000000000002000000000000000180000000004B200000000013F8C2000",
      INIT_13 => X"00001AFFFFFFFFFFE409F8400C000000D000040000008003FFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000447020000000213F98200000000040000000000000000000000000",
      INIT_15 => X"3258006000000000FFFFFFFFFFFFFFFF06000000000000000000000000000006",
      INIT_16 => X"0000000000000002000000000000000000001DFFFFFFFFFFE009FB1808000000",
      INIT_17 => X"000000000000000000000000000000060000000000476620000000213FB02000",
      INIT_18 => X"00001DFF182047FF6804D873080000004500000040000000707FA0F31A9DCE10",
      INIT_19 => X"0080000000450620000000111FB0200000000000000000000000000000000080",
      INIT_1A => X"21800800000000001EC3FF00E9086EFF00000000000000000000000000000002",
      INIT_1B => X"0000002000000000000000000000000000000660FFFC7F00E800078608000000",
      INIT_1C => X"E0000000100000000000000000000000200000000045C420000000310CD82000",
      INIT_1D => X"000003FFF6FFFE007807E414E8000000111C600E0000000007C7FF63EDE021E7",
      INIT_1E => X"100000000003C868000000114F58200000000000000000000000000000000000",
      INIT_1F => X"3A77C0000000000000F830FF138031FF0FFF0000000000000001300000000002",
      INIT_20 => X"0000002000000030000000000000000000000007FFF800FF781FE0F062000000",
      INIT_21 => X"0007FE00003000000000000000000003000000000017B040000000115F482000",
      INIT_22 => X"0000000007FF007C18391EC02200000044800000000000000030009B8200317F",
      INIT_23 => X"400000000014E04000000021DF986000000000000000003E0000000000000000",
      INIT_24 => X"64000001C6000000000E03266E001BFF000007FF840000000800000000000000",
      INIT_25 => X"000000000000003E3000000000040000000000000007FFFF7007E6000E000000",
      INIT_26 => X"000000037FC000000000000000000001A00000000005604000000021FF106000",
      INIT_27 => X"0000000000000100F81BE0401E000000E0310601874000000003FFFC7C000BFF",
      INIT_28 => X"3C000000000740C0000000317F906000000000000000003FDFC0000080040000",
      INIT_29 => X"83000F01000180000000000000000000000000000C1FE0000000000000000000",
      INIT_2A => X"000000000000003FFFC00000800000000000000000000000041420003E000000",
      INIT_2B => X"0000000000033FFFC0000000000000001000000000243100000000313F304000",
      INIT_2C => X"00000000000000000C0400000C0000004C000000003140004000000000000000",
      INIT_2D => X"00000000003E01800000003135004000000000000000003FFFF80000D0000000",
      INIT_2E => X"FC200000000200000000000000000000000000000000003FFFFC000000000000",
      INIT_2F => X"000000000000003FFFF80000F800000000000000000000000C00000006000000",
      INIT_30 => X"00000000000000007FFC03D8600000000000000000084180000000312E324000",
      INIT_31 => X"00000000000000000C000000160000000000000237C000000080000000000000",
      INIT_32 => X"0000000000102100000000304C304000000000000000001FFFF00000FC000000",
      INIT_33 => X"0080000030E0800000000000000000000000000000000000000FFFDF00810000",
      INIT_34 => X"000000000000001FFFF000007C00000000000000000000000C00000036000000",
      INIT_35 => X"00000000000000000000FC0573F0000000000000001D03000000003008204000",
      INIT_36 => X"00000000000000000C000000160000000000018091C000000000000000000000",
      INIT_37 => X"0000000000080200000000200860C000000000000000001FFFF000007E0C0000",
      INIT_38 => X"0000390017C000000000000000000000000000000000000000000000FC780000",
      INIT_39 => X"000000000000000FFFE000007EF8100000000000000000000800080012000000",
      INIT_3A => X"000000000000000000000000FF000000000000000005060000000020BA808000",
      INIT_3B => X"00000000000000000BC000003600000000001400100001000000020000000000",
      INIT_3C => X"000000000000D4000000002030000000000000000000000BFFE000007F7FFC00",
      INIT_3D => X"0000000100000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"000000000000000BFFE000007FFFFC0000000000000000000BE0060032000000",
      INIT_3F => X"0000000000000000000000000000000000000000000050000000002939C10000",
      INIT_40 => X"000000000000000003F003002000000000001006000000000000000000000000",
      INIT_41 => X"00000000000000000000000D1C8180000000000000000003E1C000003FFF7800",
      INIT_42 => X"0000000000040000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000005400000003FFFF800000000000000000001F8038028000000",
      INIT_44 => X"0000000000000000000000000000200000000000000000000000000D4C200000",
      INIT_45 => X"000000000000000001FC01E03C0000000000A018000C60000000000000000000",
      INIT_46 => X"00000000000000000000000D0C4300000000000000000000400000003FFFF800",
      INIT_47 => X"8000000000080000000000000000000000000001000000000000000000001800",
      INIT_48 => X"0000000000000002C00000001FFFF000000000000000000005F204F06C000000",
      INIT_49 => X"0000E00000000000000000000000000000000000008000000000000580010000",
      INIT_4A => X"000000000000000001B104F80000000000000000000040000000000000000000",
      INIT_4B => X"000100000002000000000006B00400000000000000000000000000001FFFF000",
      INIT_4C => X"0000000000000000000000000000000000006600000018800000000000000000",
      INIT_4D => X"00000000000000000000000007FFE0000000000000000000000904F600000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000208160000",
      INIT_4F => X"0000000000000000000080591800000000000000000000000000000000000000",
      INIT_50 => X"000000000000000000000002C4060000000000000000000000000000098BC000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000300442050000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000800040000",
      INIT_54 => X"0000000000000000000020203000000000000000000000000000000400000000",
      INIT_55 => X"000000000000000100000007200C000000000000000000000000000001400000",
      INIT_56 => X"0000000000001000000000000000000000000000000000000000000000000000",
      INIT_57 => X"00000000000000000000000000000000000000000000000000801C9020000000",
      INIT_58 => X"0000000000020000000000000000000000000000000000000000000600000000",
      INIT_59 => X"000000000000000000800DE32000000000000000000020000000000000000000",
      INIT_5A => X"0000000000000000C0000001A000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"00000000000000000000000000000000000000000000000000C00BFC00000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000006300000310100000",
      INIT_5E => X"0000000000000000002007FF8000000000000000000800000000000000000000",
      INIT_5F => X"00000000000000000003FC0189E0000000000000000000000000000000000000",
      INIT_60 => X"000000000000000000000000000000000000000000000000000000801C000000",
      INIT_61 => X"00000800000000000000000000000000000000000000000000700FFF00000000",
      INIT_62 => X"00000000000000000000000000000000000008000000000000000000C4C00000",
      INIT_63 => X"000000000000000000180F7F8000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"000000000020000000000000000000000000000000000800000E171F00000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"00000000000000000007C1460000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000001000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"000000000000000000000000000000000000000000000000000BF68C00000000",
      INIT_6C => X"0000000000800000000000000000100000000000000000000000010000000000",
      INIT_6D => X"00000000013800000002F4480000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000808000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000001892000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000800000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000010000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000080000000",
      INIT_78 => X"000000000000000000000000000000000000F00000000000000000000000E000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"00001C0000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000300000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000018000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[17]\,
      ENBWREN => \addrb[17]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized17\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized17\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000480000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000002000000001",
      INIT_03 => X"0000000000000000000000000000000010010000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000101000000000000000000000000000000080000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000001C00000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"01E0000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"8000000000000000000000002000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000030000000000000000000000000000000000000000000001",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000008000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000020000000000000000000000000000000000000000000000000000003",
      INIT_12 => X"2000000000000000000000000000000000008000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000001",
      INIT_14 => X"0000000000000000000000000000000000000000010000070000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0001000000000000400000000000000000000003003E38FF000007C000000000",
      INIT_17 => X"00000000000000000000080000000000000000000100C0000000000000000000",
      INIT_18 => X"00010000000001038000000FF80000000000000007F000000000000000000000",
      INIT_19 => X"0000000000000000000000000001000000000000000000000000000002000000",
      INIT_1A => X"00000000000000C0000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000C18000000000000000000000",
      INIT_1C => X"000000080000000000000000000000003C0000000C0000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000007F00000000000000",
      INIT_1E => X"0000800000000000000000000000000000000000000000010001C1C000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000001E07000000000000002000000000000000000000000000000000000000",
      INIT_21 => X"00000000000000000400000000000000800100000000E0000000000000000000",
      INIT_22 => X"0000000000000000000010000000000000000000000000000000000000000080",
      INIT_23 => X"1800700000000000000000000000000000000007E00000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000001000000000",
      INIT_25 => X"0000000000000000000000030000000000000000000000000000000000000000",
      INIT_26 => X"00000000000000000000000000000000701C1F80000000000000003800000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"000030FF000000000000000000000000000000000070000000013C0800000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000020000000000000",
      INIT_2A => X"0000000000060001C003FF801800000000180000000000000000000000000000",
      INIT_2B => X"0000000000000000000000700000000000003003000000000000000100300301",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"C000C000001FF0000000007CC000000000E00000000000007D81E18000300000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"038007C000001800001019047C0100000FE00000000000000000000000000000",
      INIT_30 => X"300000000000000000060000000000000F0C03FCC0000003C0E7F00000001E00",
      INIT_31 => X"860E000004000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"87FE800F7E8000000000000000001FF300008000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"000000080000000000000000000000000003F000000000000000000000000000",
      INIT_35 => X"00000000000000000000000004000000FFFC9FFF80C000001F000000010EE004",
      INIT_36 => X"0000008000010000000000000000000000000000000000000000000000000000",
      INIT_37 => X"000F7C000000000001000000000187C0000000060080C0000000000008028000",
      INIT_38 => X"0000000000400000000000000000000000000000000000000000000000000000",
      INIT_39 => X"00000000F800001E00000180C018000000300004000000000000000000000000",
      INIT_3A => X"00000000000000000000000000000000001B0000000000000000300000000000",
      INIT_3B => X"000000033E000000000000000000000000000000000F90006000000000000000",
      INIT_3C => X"3E00000000000000C00000000000F018000000010E010000007003FE00000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000307C001100003FE060700000000000001C00000000000000000000000",
      INIT_3F => X"00000000800000000000000000000000C00000F0000000000000000000600000",
      INIT_40 => X"0001000000000000000000000000000000000000000000020000000000000000",
      INIT_41 => X"0000000000000000000000800003000000000000001E01FFF3E3000003788000",
      INIT_42 => X"0000000000000000000000000000000018000000000000000000000000000000",
      INIT_43 => X"000000068081F03E01F871E1F810001E0000000003E000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000C00180300001000000000000000707",
      INIT_45 => X"00000000000000000000000000000008000000001C0000000200000000000000",
      INIT_46 => X"0000FC00000000C0E000C000000000F0F80000078F7F787FFF3EFC001F800180",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000018000000",
      INIT_48 => X"27800007C7C61FFFF0FE878003F00000000000000000000000000000000000C0",
      INIT_49 => X"000000000000000000000000000080003E000C3E000000000000000000040000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"001F81F000000000000000070010001FF3F0000800FFFFFFC003700000800000",
      INIT_4C => X"014000000000000000000000000000000000000007C000000000000000000000",
      INIT_4D => X"FFFFFEFE8FC3FC00FEC023F00027CC0000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000C0FF0001808000000000001E0007F1",
      INIT_4F => X"0000000000030004000000000000000000000000000000000000008000000000",
      INIT_50 => X"07C0001FFCF006000000001F0780001EFFF01FFFF8F0000018FFFC00800000E0",
      INIT_51 => X"0000000000000000040000000000000000000000000000006C00000020000000",
      INIT_52 => X"C3FFFF83FFFC0000000000030000000403008701400C00000800000000000000",
      INIT_53 => X"00037C07000000000000000010000000001F8001C00000C007C000000000000F",
      INIT_54 => X"8040000F60600000000000000000004038000000000000000000000000000000",
      INIT_55 => X"E007FFFFFFFFC1FFE078000000001803E0070000000400003161787803000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"1C100000000100000CF16000000001F000003FFE0007FC800000000000000000",
      INIT_58 => X"00003F80000000000000000008000000FFF00FFFFFFFF8007E00003800200000",
      INIT_59 => X"1F03FF9CFF801000000000000000000000000000000800000010000000000000",
      INIT_5A => X"001C0003FECF00800000000000000000000000000000000000001C0000000030",
      INIT_5B => X"00000000000000002003C0000000000000000000000000000000000004000000",
      INIT_5C => X"0000000000000000000000000C000000003021FF800000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000018000000000000000000000F00000",
      INIT_5E => X"00000000000000001100001F000000000000000E00000000024C0000C0000000",
      INIT_5F => X"0000030000000000000000000000600000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0101000000000000000000000000000000000000000000010000000000000000",
      INIT_62 => X"000001000006000000000280000000000000000000C000000000000000000000",
      INIT_63 => X"0000000000000000800000000000000000000000800000000000000000000000",
      INIT_64 => X"8000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"000000000000000000000000000000000000000C0000001FC000000000000000",
      INIT_66 => X"0000010403800000000000000000000000000000000000300000000000000000",
      INIT_67 => X"0E0000000331000000000000000000000000000000000000C000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"00000001F0003C00000000000000000000000003F00080980000000000000000",
      INIT_6A => X"0000000000000000000000020000008000000FF0020080000000000000000000",
      INIT_6B => X"0000000000FE0300000000000000000000000000000000000000000000800000",
      INIT_6C => X"003803F000E002C3FE0040000000030000000000000000001C00E00000000000",
      INIT_6D => X"00C0000000000000000000000000000000000000000000000000000000000030",
      INIT_6E => X"000000380000800000000000C000000000000100030000000000000000000000",
      INIT_6F => X"00000000000000000000000000000000000000000400000007E0020000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000040018000000010000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000800000000000000000000000000000",
      INIT_74 => X"00000000C00080000000000000000000000000000000200000000000003FF8FF",
      INIT_75 => X"8003400000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"00000001000000000000001FE000FF3F00000000000000000000000000000000",
      INIT_77 => X"00000000000000000000000000000000000000000C0078000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000380030000000000018000000000",
      INIT_79 => X"00001E4000040100000000000000000000000000000000000000000000000001",
      INIT_7A => X"0070030000008000000000010000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000400000000000000000000000000000000",
      INIT_7C => X"00000000000000000000000000000000000000FE000400000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000FC0010008000000003000000",
      INIT_7E => X"00001F4000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"000000000000008000000000003F8000000000000000000000000000000101EC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[16]\,
      ENBWREN => \addrb[16]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000C00000",
      INIT_01 => X"0000000000300000000000000000000000000020000000000000000000000000",
      INIT_02 => X"000000000000000000000000800000040000008000000000000000000000FC00",
      INIT_03 => X"0000000C3E80000000000000000000000000000000000000000000000000000C",
      INIT_04 => X"E00000000000000003F90438000007FC00000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000003803",
      INIT_06 => X"E000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000038030601C6060180000003F",
      INIT_08 => X"00000000000000000600000000000000000000000000000000000000000000FF",
      INIT_09 => X"0000000000E0000100400000000000003E000000000000000000000000000000",
      INIT_0A => X"000000000000000000001F3FF803E10000000000000000000000000000000000",
      INIT_0B => X"07C0000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000060F00000000000",
      INIT_0D => X"00000000000000000000000000000000E0000000000000000000000030000000",
      INIT_0E => X"000000000000000000000000000000000000000000000003C000000000000000",
      INIT_0F => X"0000000000000000000000000000000100000000003C00001C80000000000000",
      INIT_10 => X"0C0000000000000000000000000027F800000000000000000000000000000000",
      INIT_11 => X"0000000000107F00000FF8000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000020000400000000000000000000",
      INIT_13 => X"000000000000000000000000000000000010000000000000000001000398A3E0",
      INIT_14 => X"00000007FC000000000000000000000000000300000000000000000000000000",
      INIT_15 => X"007C000000000000000000000000000018000000000000000000000000000000",
      INIT_16 => X"00000000FC000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"70000000000008000000000000000000001F80001FE000000000000000000000",
      INIT_18 => X"000000000000000000000000000000000007C000000000000000000030000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000010",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000008000000000000000000000000000",
      INIT_1C => X"000000083E000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000006000000000000000",
      INIT_1F => X"000000000000000000000000000000000000001FF00000000000000000000000",
      INIT_20 => X"0000000000000000C00000010000008000000003E0000C008000000000000000",
      INIT_21 => X"000000001FC00000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0C0000000000000000000000000000000000000000000160000003F000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000120000000000000000000000000000000000000000000000000",
      INIT_26 => X"00000000000000000700C0000000000000000000000000000000000000000000",
      INIT_27 => X"0000001FC0000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"00000000000000000000000C8000000018808000000000000000000100000000",
      INIT_29 => X"000C000000000000000000000000000000000000000030000000000000000000",
      INIT_2A => X"3EF803F800001C00000000000000000003000000FF8000000000000000000000",
      INIT_2B => X"0000180078003000000000000000000000000000000000200000000000000000",
      INIT_2C => X"0000000000000000000000010000000000000000000000000000000000000000",
      INIT_2D => X"00C00000000000000000000000000000C0000000800000030000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000038000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[16]\,
      ENBWREN => \addrb[16]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized18\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized18\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[16]\,
      ENBWREN => \addrb[16]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[16]\,
      ENBWREN => \addrb[16]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  port (
    p_390_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized19\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized19\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  signal ena_array : STD_LOGIC_VECTOR ( 0 to 0 );
  signal enb_array : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_01 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_02 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_03 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_04 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_05 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_06 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_07 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_08 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_09 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_10 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_11 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_12 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_13 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_14 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_15 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_16 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_17 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_18 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_19 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_20 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_21 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_22 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_23 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_24 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_25 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_26 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_27 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_28 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_29 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_30 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_31 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_32 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_33 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_34 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_35 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_36 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_37 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_38 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_39 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_40 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_41 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_42 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_43 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_44 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_45 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_46 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_47 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_48 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_49 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_50 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_51 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_52 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_53 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_54 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_55 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_56 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_57 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_58 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_59 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_60 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_61 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_62 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_63 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_64 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_65 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_66 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_67 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_68 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_69 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_70 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_71 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_72 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_73 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_74 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_75 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_76 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_77 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_78 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_79 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_390_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_390_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(13),
      I4 => ena,
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(13),
      I4 => enb,
      O => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7C022E00900000118CECB221000000002001000070100461C9440D2DA0D60000",
      INIT_01 => X"00000007DFFF9FF071FFFFFFFFE00000000000000000000000198E003C62C209",
      INIT_02 => X"00000000180009832AB8C623EC98000030780000077C0000000000000030F000",
      INIT_03 => X"00000000000000000021DE003F07202BCA4A060090000010074832722000046C",
      INIT_04 => X"0000000076F80000060000000003F000000000FFFBFFCFFF71FFFFFFFFF800F0",
      INIT_05 => X"F501BE001200019F008C2D49210005BAA8A000E01000E7814BC8F5BB3F7E2000",
      INIT_06 => X"00001F3FFEE7EFFF7FFFFF3FFFF807E00000000000000000001A9E003FA04052",
      INIT_07 => X"91B000000000523813A1002C2816380000000000600004000F00000000030000",
      INIT_08 => X"0000000000000000000096803F41840520961F001200008F031C4748000A2180",
      INIT_09 => X"000100000000000000000000000000000000FF003FFFFF3E7FFFFF3EC1F80000",
      INIT_0A => X"21680901120F8080003F9380001F7E0C17D000008000ACB4A354D8A466A50000",
      INIT_0B => X"87FF003EF8FFFFFFFFFEFFFE8000000000000000000000000092228037646819",
      INIT_0C => X"9E0C0000000105F93E29E84808181C000018000001F800000000000000000000",
      INIT_0D => X"00000000000920630902E8005042080454111B1011020C1C81F0EC000912F50C",
      INIT_0E => X"00000000000000000000000000000000000100FFFF07FFFFEFC00C00FF000000",
      INIT_0F => X"50E7D10233300601F9200000011FFD00C00800003000F910C66116241A000000",
      INIT_10 => X"000FFCFCFF1FFFFF010000000700000000000000001000D71AC610009B426C05",
      INIT_11 => X"150207002000031892A2070E1A00000000000000000000000000000000000000",
      INIT_12 => X"000000000000019A80A61E01D2C3C4220925114337FE000030000000491FFD83",
      INIT_13 => X"000000000000000000000000000000000700007FFFFFFFFF0180070000000000",
      INIT_14 => X"0142FDF331F6010000000000499EFE44E1EC8000000020D9D1C1000600000000",
      INIT_15 => X"000000FFFFFFFFFFE700010000000000000000000045F120008500417F83FC17",
      INIT_16 => X"EC4038000003C5D540A46001FCC0040000000000000000000000000000000000",
      INIT_17 => X"00000000001F58C84CC66641001D780E31B70BE235581044000000044986FEA1",
      INIT_18 => X"7FFFFFFF00000000000000000000000001001FFF3FFFFFFFFFF0000000000000",
      INIT_19 => X"30DD6EE38578F0C0000030014986FEFECE2BF20000081CC83B61F008B33FFC00",
      INIT_1A => X"FE0F03000007F000000000000000000000000000002581D0327004509C072616",
      INIT_1B => X"86D7EC00002A252D64441879871E00001C1FFFFF800000000000000000000000",
      INIT_1C => X"000000000058800C7B3C74810725D002C40F66A7C41FF00000009400498FFE6F",
      INIT_1D => X"0003C0FFF8000080000000000000000000030000000000000000000000000000",
      INIT_1E => X"2159D5C2CC0A110000001000499F424F9B4D08001C235133931912E31FE00000",
      INIT_1F => X"0000FF0000C000000000000000000000000000000064BF7F1B3DD45810E476C5",
      INIT_20 => X"C29CCA000000B422608B14243535E003000000FFF80FF8000000000000000000",
      INIT_21 => X"000000000085458CB68D98155FFBF371E30DD2C50C90800000009015188AE2B6",
      INIT_22 => X"0000000000FFE000000000000000000000000000000000000000000000000000",
      INIT_23 => X"900759810C82800000001080500A63A65A10840D000065DCE0C56799A30BD883",
      INIT_24 => X"010000000000000000000000000000000000000000087FFB121C7E898F1251F2",
      INIT_25 => X"720220010003DF0C28C925560FB353800000000007F800000000000000000000",
      INIT_26 => X"0000000000487FC3E41A5228C00058F9BC8A7C0D109C800000001000400E07BE",
      INIT_27 => X"0000000007000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"8EDFA13B000D808000001800438C003A6C19810100C3A2096E9808C22C1EB7E0",
      INIT_29 => X"00000000000000000000000000000000000000000086105FE49357A180000238",
      INIT_2A => X"EB0BD920000028042900C780453EDD6400000000000000000000000000000000",
      INIT_2B => X"00000000006480C4C29D17880080045D9C318990C001C000000018806088203B",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"96803C00C099C00000011C00648821BFCC232855000C466CA7AC00127BE8F4E4",
      INIT_2E => X"0000000000000000000000000000000000000000004330BC4981C62800001C00",
      INIT_2F => X"E426F724001CB8AF4D494B32E8787264000000000000000000000000001C0000",
      INIT_30 => X"0000FF0000F37B01624147860800000F22C1C202800B408000003900068801BD",
      INIT_31 => X"001800FFFFFFC000FC0003FFFF7F00FE00000000000000000000000000000000",
      INIT_32 => X"0AA5B3F080D3000000000100068000B4E49EF60500003B3001350381BFC3B637",
      INIT_33 => X"00000000000000000000000000000000003CFCF800FF6F0D2D00049941000007",
      INIT_34 => X"61BBC8F2B32D62D93951D3745413BC96FFFF003F000000000000000000000000",
      INIT_35 => X"3C8FFFB17152C1C01103A39C21000322382595A4184BC08000002A300E0041CC",
      INIT_36 => X"00000000000000000000000000000000008000001C0000000000000000000000",
      INIT_37 => X"1CF1FE858ECAC000010800000600011E4950D57A3CDE7A29F08107A80A5C3C90",
      INIT_38 => X"00CF01080100000000000000000000000397FFC06830A00086010F3192B66072",
      INIT_39 => X"150DBE3E236B1093C10121240D8A890B00000000000000000000000000000000",
      INIT_3A => X"0A3B300359A52D1802D303C993037F2E0004561155C000700010003C0C000059",
      INIT_3B => X"0000000000000000000000000000FF0000001021000000000000000000000000",
      INIT_3C => X"92E960BECAE9E0700000000C0000403184FFDFFC485A5380074800098C921603",
      INIT_3D => X"00C180CC1000000000000000000000002847FFF87F714CDD31FDF2059078001F",
      INIT_3E => X"E1279213526D22C667B80E810A70315300000000000000000000000000000000",
      INIT_3F => X"B7EB23FF2D06CE0CA0585815F290000043FB8E8F0017E370001800000001414C",
      INIT_40 => X"00000000FF000000FF0000000000FF00FF0100ADDF0000000000000000000000",
      INIT_41 => X"C0D739A014000020003C0005EC0180E59D8B5E65F5D08E1F3824358230697C52",
      INIT_42 => X"43C2E050B700000000000000000000006E95FF1F8EE9343FEFE5B3657C008019",
      INIT_43 => X"406832BCB8C702081805EC0C27D292700000000000000000FF00000000000000",
      INIT_44 => X"82670FFFC1DE4DE06004A055466060008F06F0A26FE62000003C000008018160",
      INIT_45 => X"000000000000000000000000000000001E0128A6140000000000000000000000",
      INIT_46 => X"C00C06E11F07C003F0000000000101039F8284FA808C4250B34120100A19BAD0",
      INIT_47 => X"0C3D68EF1500000000000000000000004023FFFFFA979A9F07F941A61206E18B",
      INIT_48 => X"1C605019C9C0FB815886BB396CD4160400000000000000000000000000000000",
      INIT_49 => X"9D8BFFFF9A200417FF0FF80C7B700120358E4C44C802A7E31C6E860030836900",
      INIT_4A => X"0000000000000000000000000000000003C00047463F00020043010000000000",
      INIT_4B => X"C591448FE9413E03C665C35000000000C03966B6DD44F3B26112002800B888A0",
      INIT_4C => X"FFFF6186000C0166DF6200C000000001967FFFFFF64D6A57FFFFCE4E5BD13E00",
      INIT_4D => X"3E681C32F79626070CCAC0010A68A42000000000000000000000000000000000",
      INIT_4E => X"000F0000FF5EFAFFFF1F639586FDE100B0EDF0E838017CD3AE845F4440ED8400",
      INIT_4F => X"00000000000000000000000000000000C07FFFF7E44D00E0FCA9000000010085",
      INIT_50 => X"091980267901F1B77CC5F17C20D0EF00003F63EDC85DCCA3F106F860140104A0",
      INIT_51 => X"31F0015B3E817CD67D120043000F048A120FFFFF432E86F1FFFFFDD99AD5ECF0",
      INIT_52 => X"80C60000A536A033B391E0301E7F7E4800000000000000000000000000000000",
      INIT_53 => X"0F47C3FFFC1A051FFFFF099AF4D1C6E1015E5489810442E80702E0F0BD408000",
      INIT_54 => X"00000000000000000000000000000000FBFFF8BDFFFE0050428AFC010001608A",
      INIT_55 => X"1C14F0D1010087EF690EF89AB13DC0000020000FBA18C8CFFCC00BF880A85348",
      INIT_56 => X"7FFFFFBEF7BFF80100450F410000208A0FE4E7077E0614DEEFFFE3258660F93E",
      INIT_57 => X"00000000CD1DF5057A09011EB7694F4000000000000000000000000000000000",
      INIT_58 => X"B1E7FFFF7FB4546EFF1FFE500FB7430011FA45C52900F89528181A7C33F10000",
      INIT_59 => X"00000000000000000000000000000000FF6FEFE701FFF0FFFC2C033C000201A8",
      INIT_5A => X"00EDD40C690050C2E08A3702A76018000007BCC01C60BC63EAD23F402405B220",
      INIT_5B => X"E9C1FEEDC0679F8CC901C601C331A0AA06EEE0037E98084A1CC03F010A9F2E22",
      INIT_5C => X"F8010000000B79155FE500F800A0BB00000C027C010000000000000000000000",
      INIT_5D => X"4AE7FFFFC0BAA2C27E7FF83A010DFD001900A21E54008158C2D0E58FF3103C00",
      INIT_5E => X"000001F3A00000000000000000000000C966407D2436E0DFFA1E03FEFA3C2424",
      INIT_5F => X"06083954400023C52CCB01C9E60680133842000000CD8232B308000003731600",
      INIT_60 => X"7FFE7EFFC0CE007F2B6F83F30E0F88E40FE80607FF38DF6CF8FF7029824C2E00",
      INIT_61 => X"18F000000030708641500700FFA8E90000088A224C0000000000000000000000",
      INIT_62 => X"5ECF0000FED0208D0120FFC0DF65458000E03A3F8400201E4DEBED14E5BC4401",
      INIT_63 => X"00006ED8B6000000000000000000000009FEDEC3FC70FFFF83FF00E0B61941C6",
      INIT_64 => X"00E0A66AC800012290C57D1E7E603C0DB7D80000001E8A9EE4101F0000D84700",
      INIT_65 => X"00031F82F07F33F10870FB1BF3F17F640F07FFFFFFD0234CBFFFFFEA171402E1",
      INIT_66 => X"36340000000F2A14CD11B1671F7E49000023B61C3A0000000000000000000000",
      INIT_67 => X"120B01FFFFA01631817FFFEC305EEAC10F039A54100000CC33E443C23282F7C7",
      INIT_68 => X"004CF13C540000000000000000000000BD47FFCCFC76587F7FEC4003DFF61F46",
      INIT_69 => X"FF1E20530200005A10E12C909A49B820DFD80000001F109A369F32740081FA00",
      INIT_6A => X"98FE7FFF008A0E0198FF9FBF806DF236A1CF01FF0181A08809FFE1C9AAD2FC80",
      INIT_6B => X"E06C0000008001A60DE1F327C8401C00000A9E43360000000000000000000000",
      INIT_6C => X"CB01001FFFB08E6FC4DFFFF0775188038FFF68948600000A5C5D8669FA862F9F",
      INIT_6D => X"00431390840000000000000000000000C01EC1F0DFB8DE798FD6FE80C22019F6",
      INIT_6E => X"00069F5F000001CF0404F3E8234089090C2000000000F8C4BC31AA4D8165FC00",
      INIT_6F => X"7BC1FED8381EADFCBC0F3EC386030C7ACC80001FFF9A436C03FFFF800AEB20E0",
      INIT_70 => X"251C0200000000009EE87D7042003DE0068C3E004161C1000000000000000000",
      INIT_71 => X"3F870000FFE38AECC5DFFF76C645C100003E31FA2D4100A8826EFFFF98A0EFE3",
      INIT_72 => X"00C00D8133A481000000000000000000E0509F0D3F4080F3FB438C018601B7FC",
      INIT_73 => X"FFC03FA0D0A600B70987FFFF87E00047625F8200000000308328D05E80F81841",
      INIT_74 => X"663071EB851F84F0E71E3FF0C0F030A47D27FFFF7FA246EC063C7FFF40E723F9",
      INIT_75 => X"4F62F10000000038814280063800769C00B8FB1FBC3CC1000000000000000000",
      INIT_76 => X"F63001000F220DA00001FF2E9A7287003FC3C2D71A8000724A0FFFFFE3701832",
      INIT_77 => X"12420011270E00000000000000000000170DF181398320C3F99FF8077FC90F14",
      INIT_78 => X"FFBF842914F20043C042FFFFC79801301765380000000084F40888014E001CBE",
      INIT_79 => X"0F7D438E5D063904023C6FF8F8FC6160B930000000E2EAAE09FFFFA902085338",
      INIT_7A => X"A3983C00000000833A3E03038BE3FC3D06421E03C8E700000000000000000000",
      INIT_7B => X"3F3000070362C9A1007FFFB09F1ED06FFFFFF187FE3600C19C0DFF3FCFBC0B39",
      INIT_7C => X"00203CF5FE64D10000000000000000001F1E41E460ADE1CEBFF3FFFF07FF840F",
      INIT_7D => X"E7E7F0A2B71500B5210A7FFC35FE07686A217C0000000004073D71129B1E076B",
      INIT_7E => X"82CDBFE5F0FF7C7F037F7FE67F7E716ECF3000030366866378FFFFEE482E150F",
      INIT_7F => X"98845C000000000C0113140151FFE7570041203EFF6178000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[17]\,
      ENBWREN => \addrb[17]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1317E00000226FDC728FFFE0886656F009E0D9B7FF0B00039A25FFFFD3FC040F",
      INIT_01 => X"1858FC18CB783C00000000000000000001514F8D0077FFC7C0FC7FCF07FF9BFF",
      INIT_02 => X"001EF8AFCE4F00718E36C1EFF0FF83B338927E00000000C00D488600D1C11CB1",
      INIT_03 => X"28406067340EC67F7F0DA7FCFBE7CFFB77000300F7C0FF786089FEEC8BEC1000",
      INIT_04 => X"99A6090000000000825582005A0371428FD712F487E826400000000000C00000",
      INIT_05 => X"402000000063E8BF1F0FFFD450613BFFFFF0346F0C8E1EC2C420FFFFE0A720F9",
      INIT_06 => X"B81E13007EC38CB00000000000000000C0CBFCD7FFFE7DFAF3EEE70D0D0737DF",
      INIT_07 => X"FFFFF8EA00AF6D814E9CEEFFE05F12FC203AB900000000008054B800197CF8C2",
      INIT_08 => X"180A7BF01FC0FF32CD6367E7180FC18EA4000000000F8ABB80F10FBE9959213F",
      INIT_09 => X"10EEC00000000000C785E71113808822BE3711867EA2B3BC0000000000000000",
      INIT_0A => X"2E0000000011FB36C0FF0FB816494A3EFFFFFF64E0132C23C603FCFFE01F0100",
      INIT_0B => X"BFB149800880813C00000000000000000300FBF83F0DC014B8D998F7E000063F",
      INIT_0C => X"FFFFFEBFFC5060A938440000603DFBB85400A800000000008E188F42213EFF40",
      INIT_0D => X"8408E4D0043F679F04C602BFFFF03E00702F0000005BE3B0830100B4254CCFFF",
      INIT_0E => X"71C72D00000000001A2AEE10237E7F60A41244173A0C004AC100000000000000",
      INIT_0F => X"8C40CFF8015F88C9C000003E816E24C130FFE683FFE8A02B821D1FFFF01DC175",
      INIT_10 => X"6212C7CC7601C44CE000000000000000F887420D3C0E7CA50F8C777F433ECEF8",
      INIT_11 => X"001FFCBCF0FD062D3CF1FBFFB81B01B743AD1D0000000000980C52E03280818B",
      INIT_12 => X"369C038CD7CCF0625190508424F0E7CF58400007F0584DF500F0003830CA2900",
      INIT_13 => X"F1F535000000000018561A14927FFEA36AF80BFFEE6372040000000000000000",
      INIT_14 => X"70800000003BF2A000FC40C04F0D60003F20043FFFFF7C1F23D9FFFFC00790BC",
      INIT_15 => X"ECA49C9F998E310300000000000000003951871E5702CDE07708736386C7F3BB",
      INIT_16 => X"01001F767D5F74667FF6C2FF000D26BEB1A84200000000001CC61828549F1C3F",
      INIT_17 => X"DD4167CE21F00D773143387C30308679DCD4000000248D178000000809B46700",
      INIT_18 => X"D23E4A00E7DFB800948921A405BFF80E12E7FE3F97C11206EF805F0CE562B1EF",
      INIT_19 => X"690A000000263FC4FF00006F1000BDFE6E23FE70DA1FCEE93D86FFFF601B8835",
      INIT_1A => X"CD5497E991904130192C00FF16F01100E7E55FC316810B7EC0C4105D02D9BFD6",
      INIT_1B => X"FFFFFFC69E167FC2E41CC024609304EC085FBB9F000380FF145A29064C38FFF0",
      INIT_1C => X"9F5413E01FE6F06810FBBEFFF8101F620100CFE79F180E0000800028CCED3EFF",
      INIT_1D => X"97FA1500090001FFCA0722274D1FFFFC28E39BF1D3800580CE38009C12785E18",
      INIT_1E => X"0100000030563C350000003C0F4B42FFFFFFFFFE1CF9C0FB8028D4FD3017D280",
      INIT_1F => X"5DAA20361B83989C0067CF00EDC1BE00F08C00009D8072F399C2CDFEFF0DC734",
      INIT_20 => X"007E7C4080C0030FA0F00001BE9F04A27FFE02E80007FF00808B8161B08770FF",
      INIT_21 => X"E7FBF9A004C88D2F85C114F8609EEF809831F0000178EEC10000004E966EE000",
      INIT_22 => X"FFFC8003D810FF83E000233C1AFFF800F263FD3044E3031C102FFF647D021E80",
      INIT_23 => X"801D0289EF2D712007C000BE50C4B23C0000086304F73F81E0C400019FD28F3D",
      INIT_24 => X"D6DC7F80A3FFC2D6280DFCD9D43804003FE91B38EA6901B81427F5F39F3CEF1A",
      INIT_25 => X"081F7FE387D8C319CD1A800087D8850009FFB1913168C0008812C4AA10CFDFFF",
      INIT_26 => X"01C0C03DB4263EF806CC77F83F073EE8C3800000118796CF00000046203D201C",
      INIT_27 => X"01CFFBDE3F00C6FF000E05A92D01FFFF802A4967BBBC803AB88C000E66210C00",
      INIT_28 => X"B0F8101010106A40000000476188080003FF803C238E7F882096E00041E30500",
      INIT_29 => X"EE2BF0C8443E400CE6E2060649004FFF1B60056952E89FCE13F9018018F6FCE0",
      INIT_2A => X"0000004E7067E2AEC03000F9795A4D060001D67100B700C00E09DD59B2FFFFE7",
      INIT_2B => X"1FE4313E6C64C3B03CDFFFF2F1C9FFDF28143812D98831C400000064AF9BEEC0",
      INIT_2C => X"0003E3ECFF7181F1088B27406CFDFFDBD610790108CAB00225C0A80E40E00603",
      INIT_2D => X"8100000021998C0C6000004982F8AD00000000260FFFD6CE8E6C00012C0D2900",
      INIT_2E => X"33504EE33F4DFDA093C057F01EC0083FE37F800FFB3807C020C3F83E7F01F0F1",
      INIT_2F => X"00000059833E1E57FFF00000060120FE000018DEFF70E6018C0566107B1FFFFF",
      INIT_30 => X"C318FF5970114007800BFD279FEEF9B00000000021C06B00701FFC49E508E00B",
      INIT_31 => X"1FF7D8081F927FE3F7201F11370FC3EF71C7417DC82F031806242000C8008120",
      INIT_32 => X"0000000000181D8E001F00312952C0000000004438FEFCFBFFE900005310CD00",
      INIT_33 => X"CF6EC3CFCF1F03C32CC01FFC21000A20001E867306009F8707F0C020E77EE800",
      INIT_34 => X"00000066C6FFFFE9F063E000FBFF8C00000001C51F901F7FDE9401F1900003FE",
      INIT_35 => X"0EFC8F997049BB0386FF021A8D0E1E1E000000008011382000000030C248C880",
      INIT_36 => X"00000E1882D597FF691F14F108FC01076101FE6F6E3FE28B1D730CE760000A18",
      INIT_37 => X"00000000005C99380000012268DD81F41C000140C23C3C08915803FE79F3F400",
      INIT_38 => X"D386C6C7A803506A03B0003FC6000B077B0C61CFF03B0F0C78798FFF03AE000C",
      INIT_39 => X"30000083FC1FF0FC00900000FD47EB000000A6C3F84698660BBFF1710AF9FF07",
      INIT_3A => X"7C8099182CC06FF83F03C0070A8F11C0010000000002420EF8000C1A69A2D041",
      INIT_3B => X"00000CF10C001000068FAFF1C400002852608AF56E009AC9CDC01111CB000A01",
      INIT_3C => X"0000000000064E001FFF785FF51FD0C00000008000033F3B011400005C8002FC",
      INIT_3D => X"068297F6E1EFB04011C201F8DF00200EFB38033F80031EFF7F1C0F07587E00C5",
      INIT_3E => X"000001E00000000A7BC6C00042013E07FFF777E6731E2FFFC7CF70C142800020",
      INIT_3F => X"C033102130F08FFFFE101CFFE787F9F984E0000000283800000000C4338C0080",
      INIT_40 => X"07E834FE3FF78000C112231A9C7E000024250BE866830364D20800FC46000100",
      INIT_41 => X"1FFE80000000003000000E2259990080000030800000000EFFC03F0062808E00",
      INIT_42 => X"81FE10FEFF8A6088947A04603F00C8E180000CC71FFE484CC37E42FE3FC06DFB",
      INIT_43 => X"000000000000000508E00000613FDC0000000FFFFF00000008013FB05C03FF0D",
      INIT_44 => X"1CE0C00C3C7F1889A1E01CFE3807D89222001C80000000000000000B5701A480",
      INIT_45 => X"0000CE077300000004D802D06DC00013094151E7FFF29A0091F2045836030FEE",
      INIT_46 => X"E84B39FC080003000000000DBA091780000006000000000741C8000039FFE780",
      INIT_47 => X"4417ED78FF36FE406114C13BE0099E2E287FFCBA00017F9E007383F01EFCE3C0",
      INIT_48 => X"F000B100000000015901E000B5F410F80003800600E00000C7D483E519FE0005",
      INIT_49 => X"F663C6EF01CFC07223143FFF1AF84FE2290FF1FF076800000000000FCE1201FC",
      INIT_4A => X"FF3F800000E7E00002BD2E767000000175418678000BBDA0E76D81275F525BF7",
      INIT_4B => X"729232E1801D88E00000009C328B0000FFFFF00000000000800000038CD70803",
      INIT_4C => X"5CA19F018023CF080BEA089678F2FE3C3F63801178E6279E0E8263F0F8FF8FF3",
      INIT_4D => X"0000200000000000000000000691A0000300000000001000020F98F405800003",
      INIT_4E => X"BE5C0E3F53F9E2A18030A7F8C7CC380047F8A6013C700A000000008A60420000",
      INIT_4F => X"00000000000302000232D71C0386C0007CC1685152E08070DC0C0C446198773C",
      INIT_50 => X"C108677E87033980000000800132863800008000000000000000000001C4FE00",
      INIT_51 => X"E8000545DA40F184109C0C4E913582FFD08014C022808BCF7C1C190101CF73A2",
      INIT_52 => X"FF1F0C0000000000000000000119E3F0000A000000214C0022FFBB71180CFFFF",
      INIT_53 => X"431A4BE7FB0B7AD2D1800800B7EF0F32795C597D4CFE78D0FC00008B0DEE700E",
      INIT_54 => X"FFCC000000000C06000727AF710000C10E070656805D97892222362AFE8406EC",
      INIT_55 => X"FDFE13799B4E31F20223FA8F0B641E046C846000006100000000000006CFA037",
      INIT_56 => X"874158201625200000C46405FF03FF60CC3EA21C59C202E4E0000F3C80F90F00",
      INIT_57 => X"0080700000000000000000000000000000000000000018A0004F3B34B1000001",
      INIT_58 => X"13FD490F7B75DC7B0018228710F0C03F0000CB19FB200CF0982320A8AED5008C",
      INIT_59 => X"000000000000801C0144AA1F0000000004678003CE6BD000E0AC8387F0E7FEC6",
      INIT_5A => X"00000767F5F0D2081A3C9C950A2888C881870300000000000000000000000000",
      INIT_5B => X"F3092000F08FA0218094280287FFFFE03C82CCF86FE3B96DF0C00206FFE7D003",
      INIT_5C => X"018120000000000000000000000000000000000000001C31008A6C82A8C00000",
      INIT_5D => X"9E81BEFB077C11BFFFBB1318430641380C0C0287FA3863043CFBC48ADC117849",
      INIT_5E => X"00000000000019DC805E5AFCA0C6003D73C1FB213DB784803228BC138FFF80E7",
      INIT_5F => X"800083C3FFF9C04061FDC39BCC73001E03052001000000000000000000010000",
      INIT_60 => X"1FA163C732718900204026010FFFFFD07F7E2CF0FE0C33CFF8CF89192289E3E1",
      INIT_61 => X"073C95F900000000000000000000000000000000000000CF4023123F8003FF17",
      INIT_62 => X"FF19E6BFFC31E7FFFF4F880D0434800403000680C0000283DCC01D8F50E0044E",
      INIT_63 => X"0000000000008F91C057839D000000003FE21808A61F4A078E0009018C07797F",
      INIT_64 => X"1B00E686A07FECEFEC3CFEABC40841CEEE00180100A000000000000000000000",
      INIT_65 => X"049ACDEA9846E400000000017A01CFF98F7C83EE7F4000FFFC6E60167F3EFFCC",
      INIT_66 => X"000143881814003800000000000000000000000000000462F0059DA628000000",
      INIT_67 => X"7BFE7E3306F0F801FFE87117C75500E00F7FD3FFC7700D30301906F032FCE000",
      INIT_68 => X"00000000000181D8881EFE2B1E000018049F5C7E70B74A00000C0001CACFFC6C",
      INIT_69 => X"F8099FFFF0F2FDFC7167E6E400E4E000001F3F3F0025011B43B9F00100000300",
      INIT_6A => X"94FFCACB6381900000058000FDF1F800F127FD817C160783F0FD805378EB7C11",
      INIT_6B => X"8EE77007C0078000F3E0300B9FF800003FF30C2000E01E04021913E200FF0FDC",
      INIT_6C => X"F859C60FE05EEF1C0300000F3FD82C9FFF3C8FF800FFDF9F3FC08E880372E0B7",
      INIT_6D => X"FC99E0F006C43C183F02E86D0007FF000FFFE7CBD796E180000080003D643300",
      INIT_6E => X"83FCF723C7F99CE0E36007C6073D86C78B323200C000FFFF1E3FF1E3017F60C3",
      INIT_6F => X"1BFF61FEE746C100000000007B077CF7FC1EF7FF63F7E1258780001B0090C5F7",
      INIT_70 => X"0DF0FDE001610F1C0008E71827EC111F0083C6FFE00D0B4143803E6180000000",
      INIT_71 => X"0433E33CE7FFBD603E1FC141FC83FFF003C118C818C60768DC809C1BFE7EDFEF",
      INIT_72 => X"07007D3C3C9912E02AF0300000000000028880FF939A48000000400106300400",
      INIT_73 => X"F8E061DFC743CEDE7C44789B83F0FF7D53633F053807780C82800000000CC00E",
      INIT_74 => X"2383800F81F040000000000141346FFCF8F010DBCE7E78E1707FE0FCFFF203B6",
      INIT_75 => X"B32461FADDC3F0FC000DA3FFF0F63C8D00E01DF03FF3DC7F3548000000000036",
      INIT_76 => X"0638C20D638FF27F2418C741C0CFFF8673C01FE170007F6AFFE2041633383FFE",
      INIT_77 => X"018C0CC072C5B3C36D6F30010000000E9403020033086B0000000000778002F3",
      INIT_78 => X"3FFFF8C68FC0600EE0300FFF887EF81CE9FD64FC00067D30F7FFBB0043061C3C",
      INIT_79 => X"D70713C030F8100000000001CFFFFB7C3803E7DF85E042E99F7CF1B31C030834",
      INIT_7A => X"261F47B958091FC4070BBF1BE1869EFD89C1011BFFA0A1FEE947E1A00000002E",
      INIT_7B => X"EC0CDA180831417F4778E707F008EF0FFF7FF700FFFA9CC57F79FFFF7FBCE001",
      INIT_7C => X"E31F59373270B4F8BE04F8000000006362FBC020E1C06C0000000001FFECE081",
      INIT_7D => X"1C77797FFEF07C806FFF79E3F9FF7DEE4CF9846F0FF53B82400F78FD721C8119",
      INIT_7E => X"04000600FD00000000000000C0300FF0018080448758F8BFFE9F015C801813FC",
      INIT_7F => X"7F3C1BC083FC18020066F36400453BFF900C1F08BFBDF03386E0B80000000300",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[17]\,
      ENBWREN => \addrb[17]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  port (
    p_386_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized20\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized20\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  signal ena_array : STD_LOGIC_VECTOR ( 1 to 1 );
  signal enb_array : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_01 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_02 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_03 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_04 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_05 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_06 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_07 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_08 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_09 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_10 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_11 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_12 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_13 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_14 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_15 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_16 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_17 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_18 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_19 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_20 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_21 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_22 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_23 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_24 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_25 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_26 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_27 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_28 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_29 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_30 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_31 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_32 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_33 => X"CACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_34 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_35 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_36 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_37 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_38 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_39 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_40 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_41 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_42 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_43 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_44 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_45 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_46 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_47 => X"CACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_48 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_49 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_50 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_51 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_52 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_53 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_54 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_55 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_56 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_57 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_58 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_59 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5B => X"CACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_60 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_61 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_62 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_63 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_64 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_65 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_66 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_67 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_68 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_69 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6F => X"CACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_70 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_71 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_72 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_73 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_74 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_75 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_76 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_77 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_78 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_79 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_386_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_386_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(1),
      ENBWREN => enb_array(1),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(13),
      I4 => ena,
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(13),
      I4 => enb,
      O => enb_array(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  port (
    p_382_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized21\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized21\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  signal ena_array : STD_LOGIC_VECTOR ( 2 to 2 );
  signal enb_array : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_01 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_02 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_03 => X"CACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_04 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_05 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_06 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_07 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_08 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_09 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_10 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_11 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_12 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_13 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_14 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_15 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_16 => X"C8C8C8C8C8C8C8C8CACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_17 => X"CACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_18 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_19 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_20 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_21 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_22 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_23 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_24 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_25 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_26 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_27 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_28 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_29 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2A => X"C8C8C8C8C8C8C8C8CACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_2B => X"CACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_30 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_31 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_32 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_33 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_34 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_35 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_36 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_37 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_38 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_39 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3D => X"CACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3E => X"C8C8C8C8C8C8C8C8CACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_3F => X"CACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_40 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_41 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_42 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_43 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_44 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_45 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_46 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_47 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_48 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_49 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_50 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_51 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_52 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8CACACACACACACACA",
      INIT_53 => X"CACACACACACACACACACACACACACACACACACACACACACACACAC8C8C8C8C8C8C8C8",
      INIT_54 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_55 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_56 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_57 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_58 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_59 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_60 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_61 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_62 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_63 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_64 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_65 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_66 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8CACACACACACACACA",
      INIT_67 => X"CACACACACACACACACACACACACACACACACACACACACACACACAC8C8C8C8C8C8C8C8",
      INIT_68 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_69 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_70 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_71 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_72 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_73 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_74 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_75 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_76 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_77 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_78 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_79 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_7B => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_7C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_382_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_382_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(2),
      ENBWREN => enb_array(2),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(12),
      I4 => ena,
      O => ena_array(2)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(12),
      I4 => enb,
      O => enb_array(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  port (
    p_378_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized22\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized22\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  signal ena_array : STD_LOGIC_VECTOR ( 3 to 3 );
  signal enb_array : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_01 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_02 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_03 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_04 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_05 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_06 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_07 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_08 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_09 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_0F => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_10 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_11 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_12 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_13 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_14 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_15 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_16 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_17 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_18 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_19 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_20 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_21 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_22 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_23 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_24 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_25 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_26 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_27 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_28 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_29 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_30 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_31 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_32 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_33 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_34 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_35 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_36 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_37 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_38 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_39 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_40 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_41 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_42 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_43 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_44 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_45 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_46 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_47 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_48 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_49 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_4B => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_4C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_50 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_51 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_52 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_53 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_54 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_55 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_56 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_57 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_58 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_59 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5C => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_5D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_5F => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_60 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_61 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_62 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_63 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_64 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_65 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_66 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_67 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_68 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_69 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_70 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_71 => X"CACACACACACACACACACACACACACACACACACACACACACACACAC8C8C8C8C8C8C8C8",
      INIT_72 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_73 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_74 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_75 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_76 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_77 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_78 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_79 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_378_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_378_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(3),
      ENBWREN => enb_array(3),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(13),
      I4 => ena,
      O => ena_array(3)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(13),
      I4 => enb,
      O => enb_array(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  port (
    p_374_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized23\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized23\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal enb_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_01 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_02 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_03 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_04 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_05 => X"CACACACACACACACACACACACACACACACACACACACACACACACAC8C8C8C8C8C8C8C8",
      INIT_06 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_07 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_08 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_09 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_10 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_11 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_12 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_13 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_14 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_15 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_16 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_17 => X"CACACACACACACACACACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_18 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_19 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_1A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_1B => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_1C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_20 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_21 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_22 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_23 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_24 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_25 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_26 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_27 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_28 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_29 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2B => X"CACACACACACACACACACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2C => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_2D => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_2E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_2F => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_30 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_31 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_32 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_33 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_34 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_35 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_36 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_37 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_38 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_39 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3F => X"CACACACACACACACACACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_40 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_41 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_42 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_43 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_44 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_45 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_46 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_47 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_48 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_49 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_4F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_50 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_51 => X"CACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_52 => X"C8C8C8C8C8C8C8C8CACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_53 => X"CACACACACACACACACACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_54 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_55 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_56 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_57 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_58 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_59 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_60 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_61 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_62 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_63 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_64 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_65 => X"CACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_66 => X"C8C8C8C8C8C8C8C8CACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_67 => X"CACACACACACACACACACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_68 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_69 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_6A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_6B => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_6C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_70 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_71 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_72 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_73 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_74 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_75 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_76 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_77 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_78 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_79 => X"CACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7A => X"C8C8C8C8C8C8C8C8CACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_7B => X"CACACACACACACACACACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7C => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_7D => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_7E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_7F => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_374_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_374_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(4),
      ENBWREN => enb_array(4),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(4)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb,
      O => enb_array(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  port (
    p_370_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized24\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized24\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  signal ena_array : STD_LOGIC_VECTOR ( 5 to 5 );
  signal enb_array : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000330000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_01 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_02 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_03 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_04 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_05 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_06 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_07 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_08 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_09 => X"CAC8C8C8C8C8C8C8C8CACAC8C8CACAC8CACAC8CAC8CAC8C8C8C8C8C8C8C8C8C8",
      INIT_0A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0C => X"CACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8CACACACACACACACAC8C8C8C8C8C8C8C8",
      INIT_0E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_0F => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_10 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_11 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_12 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_13 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_14 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_15 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_16 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_17 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_18 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_19 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1D => X"C8CACACAC8C8EAC8C8C8C8C8C8C8C8CAC8CACACAC8CACACAC8C8C8C8C8C8C8C8",
      INIT_1E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_1F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_20 => X"CACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_21 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8CACACACACACACACAC8C8C8C8C8C8C8C8",
      INIT_22 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_23 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_24 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_25 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_26 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_27 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_28 => X"C8C8C8C8C8C8C8C8CACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_29 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_2F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_30 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_31 => X"C8C8CAC8C8CACAEACACAC8CAC8C8C8CAC8CAC8C8C8C8CAC8C8C8C8C8C8C8C8C8",
      INIT_32 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_33 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_34 => X"CACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_35 => X"CACACACACACACACACACACACACACACACAC8C8C8C8C8C8C8C8CACACACACACACACA",
      INIT_36 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_37 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_38 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_39 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_3A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_3B => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_3C => X"C8C8C8C8C8C8C8C8CACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_3D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_40 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_41 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_42 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_43 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_44 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_45 => X"EAC8A8C8EAA8A6A6C8EAEAEACACAC8C8CACACAC8CAC8C8C8C8C8C8C8C8C8C8C8",
      INIT_46 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_47 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_48 => X"CACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_49 => X"CACACACACACACACACACACACACACACACAC8C8C8C8C8C8C8C8CACACACACACACACA",
      INIT_4A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_4B => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_4C => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_4D => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_4E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_4F => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_50 => X"C8C8C8C8C8C8C8C8CACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_51 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_52 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_53 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_54 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_55 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_56 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_57 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_58 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_59 => X"C8A6CAC8A664428642624286A8CACAECCACAECCACACAC8EAC8C8C8C8C8C8C8C8",
      INIT_5A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5C => X"CACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_5D => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_5E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_5F => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_60 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_61 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_62 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_63 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_64 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_65 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_66 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_67 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8CACACACACACACACACACACACACACACACA",
      INIT_68 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_69 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_6D => X"C8CAFBFB84205353EC862086ECEC864220204486A8CAC8CAC8C8C8C8C8C8C8C8",
      INIT_6E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACAC8C8C8C8C8C8",
      INIT_6F => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_70 => X"CACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8CACACACACACACACA",
      INIT_71 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_72 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_73 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_74 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_75 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_76 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_77 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_78 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_79 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_7A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_7B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8CACACACACACACACACACACACACACACACA",
      INIT_7C => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7D => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_7F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_370_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_370_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(5),
      ENBWREN => enb_array(5),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(5)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb,
      O => enb_array(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  port (
    p_366_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized25\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized25\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  signal ena_array : STD_LOGIC_VECTOR ( 6 to 6 );
  signal enb_array : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000007B10000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"00000000000000007F0000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000007F00000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"00000000000000007E0000004A00000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000007E00060003E00000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"00000000000000007C0006000038000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"000000000000000000000000000000000000000000000000F800070008000000",
      INIT_00 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_01 => X"A8D9DBFD75CA9730ECCCAA0EEC6620000000008686A886CAC8C8C8C8C8C8C8C8",
      INIT_02 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACAC8C8C8C8C8C8",
      INIT_03 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_04 => X"CACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8CACACACACACACACA",
      INIT_05 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_06 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_07 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_08 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_09 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_0A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_0B => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_0C => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_0D => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_0E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_0F => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8CACACACACACACACACACACACACACACACA",
      INIT_10 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_11 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_12 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_13 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_14 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_15 => X"C8D9DB97FDB9750ECCCCCAEECC662022220000AA864264ECC8C8C8C8C8C8C8C8",
      INIT_16 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACAC8C8C8C8C8",
      INIT_17 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_18 => X"CACACACACACACACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8CACACACACACACACA",
      INIT_19 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_1A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_1B => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_1C => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_1D => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_1E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_1F => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_20 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_21 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_22 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_23 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8CACACACACACACACAC8C8C8C8C8C8C8C8",
      INIT_24 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_25 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_26 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_27 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_28 => X"EAC8EACACAC8C8C8C8A8C8C8C8CAC8CACACACAC8CACACAC8CAC8C8CAC8C8C8CA",
      INIT_29 => X"CA0E95D9B7FB950ECCECCCEC660000222200202244420088EACAC8C8CAC8CAC8",
      INIT_2A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8CACAC8CAC8C8CAC8",
      INIT_2B => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_2C => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_2D => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_2E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_2F => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_30 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_31 => X"CACACACACACACACAEAEAEAEAEAEAEAEACACACACACACACACACACACACACACACACA",
      INIT_32 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_33 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_34 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_35 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_36 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_37 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8CACACACACACACACAC8C8C8C8C8C8C8C8",
      INIT_38 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_39 => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3A => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3B => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_3C => X"C82ECAEC0EEC0CEAEACACAC8C8C8C8CAC8C8CACAC8CACACACAC8CACACACACAC8",
      INIT_3D => X"CA2E95D9B7DB75ECEEA866AA220000220222002020000044ECEAECEAEAC8C8C8",
      INIT_3E => X"C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8CACAC8CAC8C8CAC8",
      INIT_3F => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_40 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_41 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_42 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_43 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_44 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_45 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_46 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_47 => X"EAEAEAEAEAEAEAEACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_48 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_49 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_4A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_4B => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_4C => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_4D => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_4E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_4F => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_50 => X"CCEC2066EECA0E0E0E0E0EECECEACACAC8C8C8C8C8C8CACACAC8C8C8C8C8CAC8",
      INIT_51 => X"ECD9D9B7DBDB30ECEC4422440022220202222220643111002084A6A6CAEAEAEA",
      INIT_52 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACAC8CAC8CACAA8",
      INIT_53 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_54 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_55 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_56 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_57 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_58 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_59 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_5A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_5B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEACACACACACACACACACACACACACACACACA",
      INIT_5C => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_5D => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_5E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_5F => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_60 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_61 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_62 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_63 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_64 => X"A8AA0066EEEEEEEEEEEE0E0E0EEECCCAC8C8C8CACAC8C8C8C8C8CACACACAC8C8",
      INIT_65 => X"ECDBD9B9B752ECA8864266222200222222002222A89777EE42A86486ECA8CAEC",
      INIT_66 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACAC8CACACACAA8",
      INIT_67 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_68 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_69 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_6A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_6B => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_6C => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_6D => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_6E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_6F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_70 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_71 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_72 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_73 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_74 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_75 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_76 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_77 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_78 => X"000000880EEEEEEEEEECECECEEECCCCAC8C8CACACACAC8C8CACAC8C8CACAC8CA",
      INIT_79 => X"0ED9B9DBB7C86444224488002222000002222200425599338844004486000000",
      INIT_7A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAA6",
      INIT_7B => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_7C => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_7D => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_7E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_7F => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_366_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_366_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(6),
      ENBWREN => enb_array(6),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(6)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb,
      O => enb_array(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  port (
    p_362_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized26\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized26\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  signal ena_array : STD_LOGIC_VECTOR ( 7 to 7 );
  signal enb_array : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000F80000000804000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"000000000000000000000000000000000000000000000000F800000808060020",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000FA00000C0C06002000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"8000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"000000000000000000000000000000000000000000000000FA00000E050919C0",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000FA000006060393BEC00003C0000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0080000600000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000007A00000006500694",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_01 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_02 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_03 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_04 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_05 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_06 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_07 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_08 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_09 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_0A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_0B => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_0C => X"000044CC10CCEEEEEEEEECEEEE0EEECAC8CACAC8C8C8CACAEAC8EAC8C8EAC8CA",
      INIT_0D => X"0EFBB7D9D98422222288660022662222020022220044CC660000000200000000",
      INIT_0E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC8A6",
      INIT_0F => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_10 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_11 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_12 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_13 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_14 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_15 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_16 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEACACACACACACACACACACACACACACACACA",
      INIT_17 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_18 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_19 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_1A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_1B => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_1C => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_1D => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_1E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_1F => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_20 => X"0022CAEC0EECEEECEEEEEEEEEE0E0ECAC8CAC8C8C8CAC8A8A6A60EECC8EACAC8",
      INIT_21 => X"30DBD9D9B9A8CC64006444000022222222220020000000004400008811880000",
      INIT_22 => X"CACACACACACACACACACACACACACACACACACACACACACACACAC8CACACACACAC8A6",
      INIT_23 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_24 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_25 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_26 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_27 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_28 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_29 => X"EAEAEAEAEAEAEAEACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_2A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEACACACACACACACACACACACACACACACACA",
      INIT_2B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2C => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_2D => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_2E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_2F => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_30 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_31 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_32 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_33 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_34 => X"2020A8A80E0EECEEEEEEEEEEEC0E0EA8C8C8C8CAECECA86264640EEA64A8CACA",
      INIT_35 => X"52DBD9D9D9A810860020420000002202020022222020006442AA20427777A800",
      INIT_36 => X"CACACACACACACACACACACACACACACACACACACACACACACACAC8CACACACACAC8A6",
      INIT_37 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_38 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_39 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_3A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_3B => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_3C => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_3D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEACACACACACACACACACACACACACACACACA",
      INIT_3E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEACACACACACACACACACACACACACACACACA",
      INIT_3F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_40 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_41 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_42 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_43 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_44 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_45 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_46 => X"C8CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_47 => X"0AEAC8CACAE8C8CACAC8EAC8C8C8CAC8C8CACACACACAEAC8CACAC8C8C8C8EACA",
      INIT_48 => X"22226442EE10EC0EEEECEEEC0EEEEC55EAA8CA300ECAEC100E10EE8864CAEAE8",
      INIT_49 => X"72DBB9D9B7CA53A8200088640000202020220202220020422244220011775522",
      INIT_4A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACAC8CACAC8A6",
      INIT_4B => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_4C => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_4D => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_4E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_4F => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_50 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_51 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_52 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_53 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_54 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_55 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_56 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_57 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_58 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_59 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_5A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_5B => X"300CEAECCAEAEACACACACAEAEAC8EACACAC8EAECCAA80E533030ECCAEACAC8C8",
      INIT_5C => X"20422222EC0E0EEEEEEEEEEEEEEC10750ECACA0EECEC0E0E0EEC0E100E0E0CEA",
      INIT_5D => X"50B7D9DB95CA75EE4242CC664222200020444422002242424420220044119988",
      INIT_5E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACAC8CACAA8",
      INIT_5F => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_60 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_61 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_62 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_63 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_64 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_65 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEACACACACACACACACA",
      INIT_66 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_67 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_68 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_69 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_6A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_6B => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_6C => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_6D => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_6E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_6F => X"66C8C84288AACACA31ECEACAC8C8CACACAEACA662000444466ECECECEE0E0ECA",
      INIT_70 => X"22642042EE0E0EEEEE0EEE0EEEEEEC66A8EC88AACA0E0EEE0EECEE0EEE0EECEC",
      INIT_71 => X"EA52B9DB75CA53EEEE66AA446444002020422200006464204422222000006422",
      INIT_72 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACAC8CACAC8",
      INIT_73 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_74 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_75 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_76 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_77 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_78 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_79 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_7A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_7B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_7C => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_7D => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_7E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_7F => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_362_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_362_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(7),
      ENBWREN => enb_array(7),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(7)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb,
      O => enb_array(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  port (
    p_358_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized27\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized27\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  signal ena_array : STD_LOGIC_VECTOR ( 8 to 8 );
  signal enb_array : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000FA0000000A0405462004001E000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"2000000600000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"000000000000000000000000000000000000000000000000FA0000000C040612",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000FE200000040411D200100004000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"C600180400000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"000000000000000000000000000000000000000000000000FFE00008024C0406",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000E07E000001F8801E02011806000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0306080700000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"000000000000000000000000000000000000000000000001C003600000008642",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000001803C00002000970201080001800000000000000000000000",
      INIT_00 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_01 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_02 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_03 => X"0064504022446420A866A8EAEA0CCACACACA4200000022000020860E0E0E0EA8",
      INIT_04 => X"204200440EEE0EEEECEEECEEEE0EEC0022AA64AAEC0EEC0EEE0EEEEEEE0E0EEE",
      INIT_05 => X"75D9DBD953AA33F0A864CC444444222242420000008864206442426642220000",
      INIT_06 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC8C8",
      INIT_07 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_08 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_09 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_0A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_0B => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_0C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEACACACACACACACACACACACACACACACACA",
      INIT_0D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_0E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_0F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_10 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_11 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_12 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_13 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_14 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_15 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_16 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_17 => X"006472EA66220000000022644284A8CAECC8220000022202220022AAEE100CC8",
      INIT_18 => X"202200640E0EEEEEEEEEEEEEEC0EEC64666600CACC0E0EEEECECEC0EEEEE0EEE",
      INIT_19 => X"B9DBB9D953CA0ECC2020ECAA644422226466200022A864624444424222AAAA00",
      INIT_1A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC8A8",
      INIT_1B => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_1C => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_1D => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_1E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_1F => X"EAEAEAEAEAEAEAEACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_20 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEACACACACACACACACA",
      INIT_21 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_22 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_23 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_24 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_25 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_26 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_27 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_28 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_29 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_2A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_2B => X"208482644466000000002233CA204286864222662200002222000044EE33ECC8",
      INIT_2C => X"44444466EC10EEEEEEEEEEEEEE0ECC4486AA880EECECEC0E0E0EEE0EEEEE0ECC",
      INIT_2D => X"B7B7B9FB972E30ECA8860ECC4400000000422200448864644444000044CCAA22",
      INIT_2E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC8A8",
      INIT_2F => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_30 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_31 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_32 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_33 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEACACACACACACACACACACACACACACACACA",
      INIT_34 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_35 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_36 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_37 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_38 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_39 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_3A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_3B => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_3C => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_3D => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_3E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_3F => X"0A4EC82200113344000000AA2200A8C86400A8995566000022220024AC30CAC8",
      INIT_40 => X"22446466A8EE0EEEEE0EEEEC0E10CC42CAA84288CA0EEEEEEEEEECECEC0E10A8",
      INIT_41 => X"D9DBFBB972739597DBDBB9EE2200000000000000448844424444228611CC6622",
      INIT_42 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC8C8",
      INIT_43 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_44 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_45 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_46 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEACACACACACACACACACACACACACACACACA",
      INIT_47 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEACACACACACACACACAEAEAEAEAEAEAEAEA",
      INIT_48 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_49 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4C => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_4D => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_4E => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_4F => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_50 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_51 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_52 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_53 => X"E6E6C80000EE99F0000022680000A80C4200867779CC222020222200443330C8",
      INIT_54 => X"2022448686CAEE0E0E0E0E100EECCA420E8620A8ECEEEEEEEEEEEE0E0E0E10A8",
      INIT_55 => X"DBFDD9EA60A4A6EAEC3075B999BB77CC66220000446642204200002244448800",
      INIT_56 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC8CA",
      INIT_57 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_58 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_59 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_5A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEACACACACACACACACACACACACACACACACA",
      INIT_5B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEACACACACACACACACAEAEAEAEAEAEAEAEA",
      INIT_5C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_5D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_5E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_5F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_60 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_61 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_62 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_63 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_64 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_65 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_66 => X"EAC8CAEACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_67 => X"A6848420002457774600444466333366000000EE75AA002222002200441131B9",
      INIT_68 => X"2242420062648686A888AAEEEECCCC42774400EECC0E0EECEE0EEEEEEEEE3086",
      INIT_69 => X"FFB7A842848486644262404062C82E50CA0E0ECAECA842200000000000002000",
      INIT_6A => X"CACACACACACACACACACACACACACACACACACACACACACACACACAC8EAEAEAC8C80C",
      INIT_6B => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_6C => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_6D => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_6E => X"EAEAEAEAEAEAEAEACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_6F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEACACACACACACACACAEAEAEAEAEAEAEAEA",
      INIT_70 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_71 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_72 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_73 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_74 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_75 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_76 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_77 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_78 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_79 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_7A => X"0CCACACACAEACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_7B => X"0040CA00000044114422446655CCA88600440000000000222222000000226433",
      INIT_7C => X"20EC7282002266A8EC6642002064864277EC000ECC0E0E0EEEEEEEECEEEE3186",
      INIT_7D => X"95A6628686866462624050B7520EEA86846286A8A8C8846488A886868888A8AA",
      INIT_7E => X"CACACACACACACACACACACACACACACACACACACACACACACACAEACACAC8CACACA0E",
      INIT_7F => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_358_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_358_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(8),
      ENBWREN => enb_array(8),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => ena,
      O => ena_array(8)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => enb,
      O => enb_array(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  port (
    p_354_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized28\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized28\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  signal ena_array : STD_LOGIC_VECTOR ( 9 to 9 );
  signal enb_array : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0060000100000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"000000000000000000000000000000000000000000000000003F800FA080C776",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"00000000000000000039C0C1E000C20200600001000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"6040000300000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"000000000000000000000000000000000000000000000000103FE00001E0C026",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000007FA000F07FC00270000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"1000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"000000000000000000000000000000000000000000000000007F80000003FF00",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"000000000000000000FF800000000FFC08000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_01 => X"EAEAEAEAEAEAEAEACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_02 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_03 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEACACACACACACACACAEAEAEAEAEAEAEAEA",
      INIT_04 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_05 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_06 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_07 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_08 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_09 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_0A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_0B => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_0C => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_0D => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_0E => X"ECCACACACAEACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_0F => X"0062A8222400000000991064CAA8644220642200000022002222000022442230",
      INIT_10 => X"32C808E8642064860E64424222004466973000ECEC0E0E0CEE0E0E0EEE0E3066",
      INIT_11 => X"A6406262404242424242FFFFFD3095FF72A886A886A684A664A8A8CA0E0E53B9",
      INIT_12 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACAEACACAEACAEC",
      INIT_13 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_14 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_15 => X"EAEAEAEAEAEAEAEACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_16 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_17 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEACACACACACACACACAEAEAEAEAEAEAEAEA",
      INIT_18 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_19 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_1A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_1B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_1C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_1D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_1E => X"CACACACACACACACACACACACACACACACACACACACACACACACAEAEAEAEAEAEAEAEA",
      INIT_1F => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_20 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_21 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_22 => X"CAC8CAEACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_23 => X"00A6C8204444882466DB10AA644242CA440000AAA84400002222222286CCCAB9",
      INIT_24 => X"55B950A4C6C684640000000000004624977720CAECEC0EEEEEEEEEEEECEE1064",
      INIT_25 => X"C8CAC8A6846262644220FDFFFD2022DBB70C8686CAC884402E0CA8848462A60C",
      INIT_26 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACAEACAEAEAC8CA",
      INIT_27 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_28 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEACACACACACACACACACACACACACACACACA",
      INIT_29 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_30 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_31 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_32 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_33 => X"CACACACACACACACAEAEAEAEAEAEAEAEACACACACACACACACAEAEAEAEAEAEAEAEA",
      INIT_34 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_35 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_36 => X"C8C8CAEACACACAEACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_37 => X"000A90C8004220008630AA88864264AA440000888822222220202066A8CC0E97",
      INIT_38 => X"6464A884A4A6A60F977733EC8822462277FF0088AAAAECEEEEEE0EEEEE0E1044",
      INIT_39 => X"EAEACA0CECCAC86220CAFDFFFFBB77FF950E0E86A8A8A620CAA8A6CAECC8A686",
      INIT_3A => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACAEACAEA",
      INIT_3B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_3C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEACACACACACACACACA",
      INIT_3D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_3E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_3F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_40 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_41 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_42 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_43 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_44 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_45 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_46 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_47 => X"CACACACACACACACAEAEAEAEAEAEAEAEACACACACACACACACAEAEAEAEAEAEAEAEA",
      INIT_48 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_49 => X"CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_4A => X"CACACAEAEACAEAEACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_4B => X"002AB0B42000000066AAA84266644222222242442222442022000066AACC8886",
      INIT_4C => X"502E500CC8A62000400ED997D9FDDB9597FFAACACAAACCCCECECECECEEEE0E44",
      INIT_4D => X"CAEAEACACAECA820642E97FDFDFFFDFFDBCA52ECA8A8CAA6644220426284CAEC",
      INIT_4E => X"CACACACACACACACACACACACACACACACACACACACACACACACACAEAEACACAEAEAEA",
      INIT_4F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_50 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_51 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_52 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_53 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_54 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_55 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_56 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_57 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_58 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_59 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_5A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_5B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_5C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_5D => X"EAEAEAEAEAEAEAEACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_5E => X"EAEACACAEAEAEACAEAEAEAEAEAEAEAEACACACACACACACACACACACACACACACACA",
      INIT_5F => X"00A6A20AA600000066A8CA222264220020224222002244000044CACCAACA86EA",
      INIT_60 => X"4086C8ECECECCCCA42C8EA6284C80C502E529797B9B97553EEECCCCACACACC42",
      INIT_61 => X"EAEAEAC8CAEAA8A6C8D9FBFBFBFDFDFDFF2022646486A6A8CACAC8A664404242",
      INIT_62 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEACACA",
      INIT_63 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEACACACACACACACACA",
      INIT_64 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_65 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_66 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_67 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_68 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_69 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_6A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_6B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_6C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_6D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_6E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_6F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_70 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_71 => X"EAEAEAEAEAEAEAEACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_72 => X"CAEACACAEACAEACAEAEAEAEAEAEAEAEACACACACACACACACACACACACACACACACA",
      INIT_73 => X"0020C6C40E2422228886EC4220446622222222222042420088A866A8CCECA8CA",
      INIT_74 => X"624400006082408688CA8620404062624062A6C80E9595B7BBBBB9777531EE44",
      INIT_75 => X"EAEAEAEACACAA88650FBB7FBFDFBFBFDFF44204244444264648686A8A8A8A864",
      INIT_76 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEACACACACACACACACA",
      INIT_77 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_78 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_79 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_7A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_7B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_7C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_7D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_7E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_7F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_354_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_354_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(9),
      ENBWREN => enb_array(9),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => ena,
      O => ena_array(9)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => enb,
      O => enb_array(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  port (
    p_350_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized29\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized29\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  signal ena_array : STD_LOGIC_VECTOR ( 10 to 10 );
  signal enb_array : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"8C00038000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"00000000000000000000000000000000000000000000000000FF80000000043F",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"000000000000000001FF800000000000C0B00000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"10F8000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"00000000000000000000000000000000000000000000000003FFC00000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"000000000000000007FFC000000000000037E000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000780000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"00000000000000000000000000000000000000000000000007FFE01010000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"000000000000000007FFE0023C00000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_01 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_02 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_03 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_04 => X"CACACACACACACACAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_05 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_06 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_07 => X"33ECEA60500C00226666AA4400000022424422002088300C0E860086ECECCAEA",
      INIT_08 => X"86A8A88686846242646440202020404220422020400C62A6CAEA0E5095FBFBFB",
      INIT_09 => X"EACAEAEACAECA88695DBD9FBFBFBFBFDFF640042426442646464846464848486",
      INIT_0A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_0B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_0C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_0D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_0E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_0F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_10 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_11 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_12 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_13 => X"ECECECECECECECECECECECECECECECECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_14 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_15 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_16 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_17 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_18 => X"CACACACACACACACAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_19 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_1A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_1B => X"7597EAA6A684A6EA0EAA0E3300000000002222020000224486A8422266A8CAEA",
      INIT_1C => X"644264866486A8A886A88686868664424242202042CA40406220204062A6C8EC",
      INIT_1D => X"CAEACACACA86C852B9D9B7DBFBFBFBFDFFA84264424220424242646464646464",
      INIT_1E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_1F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_20 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_21 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_22 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_23 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_24 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_25 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_26 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_27 => X"ECECECECECECECECECECECECECECECECECECECECECECECECEAEAEAEAEAEAEAEA",
      INIT_28 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_29 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2C => X"CACACACACACACACAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2F => X"6084EA2E62A6A4C65275B7B70EA8864220000000000000000022226488CACACA",
      INIT_30 => X"426464426464646464648686A8A8C8A8A8A86664428620426240626262402040",
      INIT_31 => X"CACAEAEAC8EA95DBD9D9B7DBFBDBDBFBFD0EA8ECCACAA8844442422020222222",
      INIT_32 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_33 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_34 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_35 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_36 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_37 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_38 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_39 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_3A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_3B => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_3C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_3D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_3E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_3F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_40 => X"CACACACACACACACAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_41 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_42 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_43 => X"6240A6CA2064A68482E82C0AEA0C7597755310AA20000000002266AAA8A8CAEC",
      INIT_44 => X"2242200000226464646464646464648686A6A8CAA8A8A8CAA686846240404042",
      INIT_45 => X"EACAEAEAA872FDB9B9B9B7DBDBD9DBFBFD75CAC8EAECECECECCACAA886644220",
      INIT_46 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_47 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_48 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_49 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4E => X"ECECECECECECECECECECECECECECECECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4F => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_50 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_51 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_52 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_53 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_54 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_55 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_56 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_57 => X"8464426442202020406082A420200020A62E739730ECAAAA88CAA866AAECCACA",
      INIT_58 => X"AA64EC53CA0000424244424264644264848484848484A686A8C8CAC8C8C8A886",
      INIT_59 => X"EAEACACAC8B7DBB9B7B7B9DBD9D9D9DBFDB72EA8EAEAEAEAEAEAEC0CECECECEC",
      INIT_5A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_5B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_5C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_5D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_5E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_5F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_60 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_61 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_62 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_63 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_64 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_65 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_66 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_67 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_68 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_69 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_6A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_6B => X"AAAA88A8A8A8668886644220002000002062408462C8CA86CAECECAAAACACAEA",
      INIT_6C => X"646653DBFF330000002222224242424462646464646484646464848686A8A8A8",
      INIT_6D => X"EAEAEAC8EAD9B9D9B9B9B9D9D9D9D9D9DBB797CACACAEAEAEAEAEAEACAEA0CEC",
      INIT_6E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_6F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_70 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_71 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_72 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_73 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_74 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_75 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_76 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_77 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_78 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_79 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_7A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_7B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_7C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_7D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_7E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_7F => X"668686A8A8A8CAAAAAAAAA42000000002020206262EACA20402064A886A6CAEA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_350_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_350_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(10),
      ENBWREN => enb_array(10),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(14),
      I4 => ena,
      O => ena_array(10)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => enb,
      O => enb_array(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8EFF389DF09801F7FF7EFC00003E3FF17CF021F31F7EE3E00F41FFFF7043BFEE",
      INIT_01 => X"03E860EB604B873BFB31FEFFFEF0C0000000000FC63F0000010000020007FE01",
      INIT_02 => X"1F0BC6E6FFE0FC0F63FFF73CFF783F1E58FFF33CC1863E3FCFCF60D9FF80C0E6",
      INIT_03 => X"01400003DC0F000000000000F1FF011F65E6ED03623EE183C410FC0F40FFF008",
      INIT_04 => X"7B00870FC18702018F4000E3E6FEFC0186FFE092C73ECC83F1038E4406B7E75C",
      INIT_05 => X"6FFE8213367F703CE0031F800287FE0FFC00D8FF3C9FE11F98E330001F797838",
      INIT_06 => X"3C058F4EADE011E03FF91F3FBFE4008FE00360002400000000000002EFC07FFF",
      INIT_07 => X"7FFEFC7FE0FC07FF0FE1FF7F8FE13F9C3C97FF609FC7C7E0FFCE18000601BFBD",
      INIT_08 => X"52003F803000180000000003277FFF8FC148C1C0FE1EFFEF81770F713F9FFCCF",
      INIT_09 => X"00AFF062FC639F731FC762D8481877843070E3F9E44370C07EC00C91F30C380E",
      INIT_0A => X"271B8F0200781000607FF8038EF0FF7F1F80000007FFF8000FE721006CF984F0",
      INIT_0B => X"4403F800067C4076031C70B8D800070C34003F800000000000000000E3E0FFF0",
      INIT_0C => X"001807731F3FFFCCC4FB9CDCF93E31C31057F11C01F00C673EE7FFFC87D9F066",
      INIT_0D => X"F583400000000000000000039CEE213801C03E001EE187037600070CE2000000",
      INIT_0E => X"001BC1001E01E6180D001E3FFC663EC5870F6087063DFEE30FE3FCB671301F2F",
      INIT_0F => X"FEFC9F1FC707AFF03180C3038F013F3EF8F0F8D31803C0FEFF4EFE7F900866CE",
      INIT_10 => X"F87000061FFBFBFE714BC672FFED8006FF206007008000000300000480E403F0",
      INIT_11 => X"C876FEC3DDB3081FDCFEFFF06D9D0CFFFC82E1C700FEEC35A0C1CA623B9F6184",
      INIT_12 => X"DB103000000000000000000A3F073E78EFCE4DCC63F1FFA2C67FF69E00C42F80",
      INIT_13 => X"00428300C070003E6047FDA30CB001016581C110C003927FEB27BBFB301C8772",
      INIT_14 => X"18FFDC007C0785783F4481FC7CF03001068979D3EEE7FF089883310F6FEEDFA0",
      INIT_15 => X"E03F5D581F3078001FCFD8827CF38C06C0B8A00000000000000B9C0C3CE7D1FB",
      INIT_16 => X"0006136CCE800FFBA3130F000527E7000000C7D483C1C770C01FFD290C870706",
      INIT_17 => X"7F311C00000000000013367F03F83FE61F734F000E033DC448E10FFC003F66FC",
      INIT_18 => X"00021B953EE382044430A6128611F0E008FEDDF8C8EF09F40807E04C79F8A3FF",
      INIT_19 => X"800606BFBE9F01867372F800F11A8D029A31FFE38FC0F01C00740C4384FFE600",
      INIT_1A => X"E17F7C018640F7BFF0FF8C6DF4812036C7318E20000000000DF818A008C06FF8",
      INIT_1B => X"90779CD2C1E739013C8F3360BEFFE00000092087324EDE73FCFC07810066FFD0",
      INIT_1C => X"27648E9600000031FF3DF09D80E77CE2C2207F7FF3825CF680703000109F007F",
      INIT_1D => X"0009E338BFEFC21F00EF2000C07CDF03E7FC0B4083C3ACF183F81C470008EC9E",
      INIT_1E => X"CEFF7F1CE21CFC817F0000EC1303F229C9701F8FF81C837E9B1ABE3C50E1C000",
      INIT_1F => X"0C1DC83B80C1100C7C0F0C418EF1F1F79EDC1D3F00000040600120E079A00EBD",
      INIT_20 => X"0EE000E1E8F08000000902E740F800000002F7E1FFF71FFC00033DFE0E07E028",
      INIT_21 => X"E183CD33C000063C0BC3F8809FD7F9FF5C3EC7E387E31BF00918E03FFFF320D4",
      INIT_22 => X"00033C1EFF7FF9F5CFC12FC2FC00D970BDF79927FF7EBD38C1EF08193FE73767",
      INIT_23 => X"E7788C030FF7F1FFE001801B003C818CE70E00B81FE3030F8000CC30A7800000",
      INIT_24 => X"003883C78170BD1FEC0E01C1E978BD637C78B3EE02FF7EF3D0C2FF0BFC812E67",
      INIT_25 => X"F03901FC01E11E230CF2C47C060E000100250F83F3C7F0DEC6EC3B0020001102",
      INIT_26 => X"CEFFFBFB7B18CFF423CEFA9F27B011308DE22C400181FCFEC7E103C53CC08E98",
      INIT_27 => X"C00200A1FC7FFF107FE903730F0440FDFF00B9FE6FFE3D46370070388F8707E9",
      INIT_28 => X"F416CF00FE7C08870008003F63EFFF041C047BF07189FEDC70EE40D46C07000A",
      INIT_29 => X"A2F000600E068BC7000CFDFC9F0000F4CA8FFFCF9FFC1F1FFFD3C4B77FE37B00",
      INIT_2A => X"F1F00F728719E4063F0D12F76550002140033C1CF210CC3C3B2E78A74FFE6FF2",
      INIT_2B => X"E7CC30C1C10F00CF0070208C019877FC1EF04E8CFFF81C3301FE006AECCFFCFE",
      INIT_2C => X"0025C0900C848FFFF67FF2C0FCE7C2879F60037C03187FF9FD802FF00E2460C1",
      INIT_2D => X"3FDF3E673360CB3D3C0000B3331FC0717F1BD1190781F90D8262535D3389F07E",
      INIT_2E => X"61803D13F71CFF43FF1CFFE7E387077512AB93FEFC3FD819E08E4024C0077A21",
      INIT_2F => X"0C7E38AD9CFBE7C64E68A68B83F27F93B08CDC0E8E5F9F0606E607B88FF91989",
      INIT_30 => X"C82637B8E20101E79F801A80FF81A700F0F3850339F303C4331BCC3C790729E1",
      INIT_31 => X"78C1CF0FFAB886D9A0F254E319EFC0803A680C1FFF787EB900C0FEFF808067F2",
      INIT_32 => X"4AE140709D43C08F7C1F1FFFFF80608CFB8B183EFFC7CC081300F140ECC70003",
      INIT_33 => X"2DFC9FE0FFFC03C27FF57FEFFC800B18381100610FF270E6389EE003FECF3FFF",
      INIT_34 => X"BFF1061318010FF8B1FF3782FFFFC7E09EAE0F6324AF58FCE780E96005EFCC64",
      INIT_35 => X"8C39CF03F9203CC33C04E0067BE381FF03836B014B3E0F8E20FBE7980291165B",
      INIT_36 => X"0032587CFE720B00110C69FF801543EF3CF0F7DF87FF9E0200000061FF5FFEED",
      INIT_37 => X"3CF183EFFB7E603F2EFFF0870E4A6B3DE14E60881F7F21F8C0E0F960948540B8",
      INIT_38 => X"07FCFEFDE12085FEAD7170A0213FE8000074000066CD48E03FFF8001FF7FC726",
      INIT_39 => X"417EF08506FCFFE1818EBE6333E720C60ECC81DA4EE458108FC84407908302E5",
      INIT_3A => X"138FFFFFE03F80F11FCCDC02FF3D071CC0E4C340009F58F0F300CFE0873EC30F",
      INIT_3B => X"190E1804C1BEE6BF3E118BC09C80581AFFE06839B34467859EE78E7F8FE0FFC3",
      INIT_3C => X"C1C0FC03FBDC730D3FC33D9F9EF90FE1C0BFC000F1DE3FF8768F04690738383A",
      INIT_3D => X"003FD0E0E3F949D4243DE371FFFF3EE780001E1E1FE0F7DFF09CDE01F3117FC0",
      INIT_3E => X"66FFC018DB33FEEFF8FD0CD9A84E315F82248FFEA1C10190820BB7C000004EDF",
      INIT_3F => X"1C0618187F001EFB80819C01C11CFE033F003F0C00C70FF9032FCEF03B98F759",
      INIT_40 => X"6B4A8F03E0078018C1CE47F8000038CE3F2FE38FF3BC7455BA85AD29DF62C41F",
      INIT_41 => X"E380033F00E3BC07F30E0F5F375CBF3D8E7E202007A5E601CDDC8FFBC42261F1",
      INIT_42 => X"FFE1FF22185AB1C187C827C008A5C09E26007CF67F3CF9811F1A1C00E9E00331",
      INIT_43 => X"8167F0637F52E0C1FE048E14F3A99FA100E8C77B5D18FF00FF6CDEE006BC810F",
      INIT_44 => X"1C23018EF80E60E10CBB0600022FE000FF3FC25CCC068EE03E00006FE07DF8FE",
      INIT_45 => X"F4FFC379428C06E3C7134C100CE96795FF7730FFCA33F9B60DE3004E0E75E11E",
      INIT_46 => X"01093B8003001B3F130330F10283F92F7603E3E44693B7BB06D52A3FC021B21E",
      INIT_47 => X"003C0ECD10377A217CFFCC04E7013370F90FFFEF1FFF801F18A2800006781000",
      INIT_48 => X"DB800000BB7DA4E32F8D6B60E58E27003B3FF840F9C97F3E004530E1BC770727",
      INIT_49 => X"7FFBFF1FFCC0DF68FF63C0888D074C00413033C9C1F0C0008F06FFF1789BFFF0",
      INIT_4A => X"FFC7873E020533BFF147B0030DFE6998FF8100606C93E6FE56FF808CCFEF0EFF",
      INIT_4B => X"7B6C4A6C1C27C11003C041F8332E0EE70CDBFF517118BEC4BD84AEF0FF7FC4C7",
      INIT_4C => X"3AB100C383BB0E9226CDF62B8E003BFF7F191001082FE2C0262AC030D80306E6",
      INIT_4D => X"7C63D9215726331F01275C6FFC5B33264EF80CB680B773BF35C04C0FF7FC49B0",
      INIT_4E => X"1FBE9BEB66F00878882EE030A0EF8878F027001C1E635F013E07DFB3E18FF80E",
      INIT_4F => X"03FEF06DE0B4DE6B8B10B40FCFFFF827F9C37F0009C214047A963644DFE30100",
      INIT_50 => X"193CC0E0030F19F8BD8E0C20F873E1E123CD2BF0D7E9808FE730C35C7FB49F18",
      INIT_51 => X"CEC7817CE3B84D28EBE47E5DFFC3FFCFFEE1806F1F2303C3939EE031AF0F3CE0",
      INIT_52 => X"3C001C657CF3E0C0017F8F0417D9041B34CF481EAE72FC111700207FFFFF7C43",
      INIT_53 => X"80EC820800E2FF77802EC07D28C0C980C06070063C23373F1828C73881020090",
      INIT_54 => X"54A1E3F090931378F3C0C376CC0E0036C400810083DE84C686A72F40E526EE10",
      INIT_55 => X"1CF98C33FC383E1FDF86E1E087A3E7D598F8FF1F003A0000CE9E87863DFFFC72",
      INIT_56 => X"F3C689A4D03E1D137C1DBD980EE080810076FF6F86A00343D97F04F9C907EFF1",
      INIT_57 => X"23EFE0180CCAC07FD30E999E8930FE09C1305E0D8FB80361123DD336FFFF807F",
      INIT_58 => X"C1EE597341E1F3C0B367046185000FE7230D150C3C8407CF81073DC71F501FF9",
      INIT_59 => X"EA957E633053EB9F7C115FF3F780005CFECE0FFBFED73FAA08AF99FE01C0C380",
      INIT_5A => X"8063003CF930FF63E73F189F0779FC81C77F173C00E41C00C30DA23CEEE3E3C8",
      INIT_5B => X"FE01C1B19EDCEC0151E4B803F28364003007DA8140F31F7FB061FC74896C0E83",
      INIT_5C => X"1CFF3F1073870F901F87FFCF123119C056C9DE805B23FFF11E7C7ECC1700FFE3",
      INIT_5D => X"08017FD90FFE607060000100006000009E9E70010FFF83581FFFC781000A001C",
      INIT_5E => X"84C4C009D8D197392EDCC5609B001CD9FFFF8018C7C3DEA9E5B214193C601C00",
      INIT_5F => X"C0D004C3DB38C701C000F81CFFF198C07CDC07FE60E4073F7FCF0F990F6027FE",
      INIT_60 => X"7FF023411F527F0CA77FD8589C7010002404390F03E03783FF7207C002F880E0",
      INIT_61 => X"02F6CFFECFFFC7FEFFFFFFDFE71F7FFFF870F96730EE80C28CFE3181592C3D06",
      INIT_62 => X"1FDF42C107C1033880017D67E087F33E0007039EE730F8017603FFFFFEE7E1C7",
      INIT_63 => X"1FC8F880273FF044501000309C3D0FF8E10FC1005E7F68C80EFDEFE87910FF3C",
      INIT_64 => X"7C1FFFF8C7000003F30C9F1F08C0FDFF60001FE3FCFEFF8003FFF00003DCFFF8",
      INIT_65 => X"0EFE7104E1487FFF074070175CF0E001688388D2B7F47B633B000F8FFB1ECFFF",
      INIT_66 => X"00FFC6FBCC608037FC7F7F87E0F800F87E6F26C3FEFEE08DE00007FBFC3E3C07",
      INIT_67 => X"31DFC05F04CAFEE3703F860300FFF3E08003003FC6FE060E2D607F003EF87C01",
      INIT_68 => X"FF3030E37C3EE0FFD200103CE10DC020D31FFFCC08C8F00B188083E1B73EFC07",
      INIT_69 => X"F1F0F8320F3C5B000003970790C7000FF87FC004EF037F67FFE0000FFF7CE7F0",
      INIT_6A => X"FEBF0CDEC1033DE0C00C60853811C7601060D0EB7D877038F118E01C0098F008",
      INIT_6B => X"E003003FCF01FCFC99E00381E0E61CF87F820FF80003667F7E617EFC0040C0FE",
      INIT_6C => X"45C51CCCFE1FF52C619FAF3E2F030CFE0CFE1800B93C20E322B8187803C019E0",
      INIT_6D => X"0333FC29E1E3EF1CFF1F43060FBB0F03FF4001F1E4DF0000FF2803FF82729F49",
      INIT_6E => X"000773C41FCF6EF0C0C1010F30100003FCFEE6A20C7E8108811C070C00001CC1",
      INIT_6F => X"0FE601FF8FF8007F70C0C00018FEF00FF8DF36CEBA00FE80895EC5C300003FFF",
      INIT_70 => X"0003FFC9B30FFC1FE083C07030FE0F01730F787C0F63F081EF0001DB87FCE0FC",
      INIT_71 => X"FB3E001F1B8162BE7F0A78B10038BCFC0EF3FFF001E0795B0066BFFEEFFEE080",
      INIT_72 => X"C741C3E4800320C75C0FFC700087EB801937770400060300E3067CC4FF4FFFFF",
      INIT_73 => X"9980003C01DCC0018101001C00837F7FC35C87F9F93804F87FE3F0E09FF883B8",
      INIT_74 => X"E013F8093E007926834E80C01FC70F9FDFC149E8855ED88F51F7848E07C00700",
      INIT_75 => X"6005A1FE8078000866FE070000FD008703F4E11E071ADC0C0031C6F00267FE62",
      INIT_76 => X"047EC68AA8300100002733A019FF00C03C00E6000273C70003E0033FE0C70F23",
      INIT_77 => X"008063F6FCCC209C03B8F0EC06FFE63F0319E78EB20185C33EFC9F9F00043EFC",
      INIT_78 => X"016313007119360131F0000303189F0FFF067C700CE10000E1803E70370038E1",
      INIT_79 => X"E004A1BAFE7A9A18813D011BFFFC3FF03FE0727F71009F0130FFF1FC391CE006",
      INIT_7A => X"0FA8BCFF0487780160E7E01E081B0C035FC1FE81581FF6E2D9E300033158C70F",
      INIT_7B => X"86DF048100380033F9702FC0FF7EFC3B1F0103FCEE9CFFEF83E0209F26DFC00F",
      INIT_7C => X"1080C23C3F9C180000788E3D87E1F1E73824604DB90A61C001800798C3800010",
      INIT_7D => X"7EFCFD39FE73C00000FCC11C0DFF7F3DC38FC0C703E06C8143F8FFFB0CF0FE02",
      INIT_7E => X"9F9520A07FF8A2E301FF00001CF3C387601FF8CC3FAE9CC6CEF8E0CF8C4C9CC3",
      INIT_7F => X"877F180160316F4C00E0F0CCF340701807203C90F3E3E300011E23F303A2F2D3",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[16]\,
      ENBWREN => \addrb[16]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F00F1C7FCE90C0060786BD03C5FE981CF03880007F3E876C03E17B18FF33FBE3",
      INIT_01 => X"E01F07011E4DCEE3C03FCF78F8E060000023F4D8475E82E3F8C28F7C3FFFFC1F",
      INIT_02 => X"809CF6F83FC0000307FEF8FF502FE03BC07F016741707E0013FEF0C0FE633A30",
      INIT_03 => X"E06017F2C170F9E1FBE0000183A4C01E311CFF20FC3E00388CE773C021307833",
      INIT_04 => X"9C00E3FED3DC7103F106FAC7003DCBE2FC07008110C0E01FFFF83CCFF30026FE",
      INIT_05 => X"C018FE800160E68707A3CECFF081809C010C1FE1C15E01018C7FCF3BC004C7C5",
      INIT_06 => X"D7701F350000BB3803C10000219C8C3760007086C1001F07C2BC00E03C04E100",
      INIT_07 => X"FFFFF819F803FC7D1BE60009E1FC0EF6F321FE800567CF9F3B999CA6001F0E40",
      INIT_08 => X"F03E1F8003FA36B938F80AF9FF007106E001FCE0133807FFC399F8FC321F3C18",
      INIT_09 => X"00071CC061193FFE00A0FFE0E08383FB5D07808007E04600E0000007BFE17E0F",
      INIT_0A => X"8079FF78CF1878FFCFCFA0C0073C1EDBFEFCC000EE13CEE0A2784FE91E00781C",
      INIT_0B => X"EBB078F83C1F001F9F7FFFC7F038867FCEC081F1FF7FFF40F9C680FC831F00BD",
      INIT_0C => X"FE0F61FC3C93C08E03E7000003EF00E0C03FE080C70F8103FF930F031800047C",
      INIT_0D => X"F8860000FD347C6C3CFF3FFF4101000F1CF339C80F07D80F8C81D87C481FF33F",
      INIT_0E => X"0C1F00873939CE0ECCA0FF7F3C001700FF9F9F1C000007E433DF0703F8000513",
      INIT_0F => X"C18C00EEF0000CE7FE1C811CC00F9666E03F0661FFC3C3C3A37019E8BC009FEE",
      INIT_10 => X"D2FE11FF2FFFFEFC8176F38083FDDBF47120000007E10622FFC0600FFFFEFFF2",
      INIT_11 => X"FCE7008FEE6E96BF1C16E477F003018080003F9CB0006CD900C03F0CF3E00FC3",
      INIT_12 => X"30FFFFF8F8CF83218838000107FEF977FEFF80D9209BFFCE3F7EF0013F81FF36",
      INIT_13 => X"0003106681270E9C013FFFFFE0060ECCD3ECF13F671D1FFFCFFF264AF4675C18",
      INIT_14 => X"1000BE8BFB0FEF1CF97F8A01F83CFF7F1EC024C03E76219030C200018C601078",
      INIT_15 => X"F2823FFFBD80E0FFCF0FF08FF57FC3E3A402031C706F039FC067F823587C18F7",
      INIT_16 => X"803FC07F021800B8FC3D78D01E8FFC0003BC9F7FCFC0B8F80180E7000300EE1F",
      INIT_17 => X"8C013C7FFFF38604FF02FCF837300180BFA94FF0605F8FFF600F4C0000F1038E",
      INIT_18 => X"3E4803070101CF4280031F3C0078CCF85AB827F83FEC18E3FF0E0705C9E0FFE7",
      INIT_19 => X"BF369EC0BF870C787FDEBA070E916309000303C0B9FE0770C17C7DF0000100EC",
      INIT_1A => X"FFFC393CFF063F38011F07F8230B808F2700FD9EF4817B8287C372A508C0D1B9",
      INIT_1B => X"1C0E000E00030324401F003837FF216000017C00FF11C0B800F879A3C0FFFF9C",
      INIT_1C => X"C01C9836C100FFE1FE8170FF1FCFF38F63F5F300E58003FC0FEE038EC007C00F",
      INIT_1D => X"0000C3F0013F195C018009FCF3136FC0E3C3C37E7E78E07E1F0189E7F818FEF1",
      INIT_1E => X"F1C8FE72C3F6F2C380FF22660C0C4000CF80800E030048DF9F338CBF7081E01C",
      INIT_1F => X"7187F9077E7C00FC3FD0837FC03C23F00708F0E1CE7CF0FCBF613938FFF8E05E",
      INIT_20 => X"C0C700003801F00C213FF0BEC0002F4107CBCF1C9FF113FF670F0078F6FF1030",
      INIT_21 => X"FFC003FE6027FFF9EF3170EEE0FCC070376EFE7FB80E201F2FC67E07FFE0F00F",
      INIT_22 => X"83F03E01E1FFC086000CE740003CE3F0FE60E700E0FFC103FFFC272083FE0C1F",
      INIT_23 => X"2003313FFFE3730C242603F180F81FC03080F10171E89E9C35FEFCC83FF8E0E1",
      INIT_24 => X"706070073FBF767DFCFE7CC17FE407C7FFFCE300037F3F0FC03960070F0F6021",
      INIT_25 => X"40047C0FFF80F2501FFF0008C0C0FF71007803E780071C6103F3F9C776E0FFF8",
      INIT_26 => X"FF00FD0730C30CC7E88F2107183F32DFFCC5DF23E748CEF904FFE2D8D90C13F7",
      INIT_27 => X"E0009E603F001C38809CF07F2003F0007F3E600737FC1F1F1E27C007BF7F8C21",
      INIT_28 => X"1D46117F479BF7DE7E9FE43345373CF8E76360003BF0E49F0007F8FEE303E0C0",
      INIT_29 => X"F7D2C700700FFF83FF9FE03FFFFE597F037CBBFEF0CFC986324FB03FF01C7EF8",
      INIT_2A => X"C1C40CE6E7006204BF833F0000FFF1320C7F7BCF0663E08EFFB0DCF37CC63BFF",
      INIT_2B => X"E01BA4F1B583CC30CE8703FE178001FFF402B81339D7E653C40019F8990D2086",
      INIT_2C => X"00F81F8F8063E70F1F6719D29FC801E01FCFE733D083FF0F00FF7E7C3F07C036",
      INIT_2D => X"E20472FFCF8FFF711C3FFD7FF01E9FC0380F3C1F5D7D06FCC41F0FC001001FE0",
      INIT_2E => X"857F1B1C7F6007FC07DFFF7F7E70FC03E6043EF8317D83FCB98F47859BE01FFF",
      INIT_2F => X"0003F307331FDC197C003F00000710001F3C0300070002000081FC078001407F",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[16]\,
      ENBWREN => \addrb[16]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  port (
    p_346_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized30\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized30\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  signal ena_array : STD_LOGIC_VECTOR ( 11 to 11 );
  signal enb_array : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000FFFE0000C000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"00000000000000000FFFEFFE7F00000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000FFFEFFFFFF80000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"00000000000000000CFFEFFFFFFFE01000000008000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"8000088000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000001CFFE781FFFFFFBF",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"000000000000000018FF8780F7FFFFFFFF000800000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"FFF8000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"00000000000000000000000000000000000000000000000018FF8780FFFFFFFF",
      INIT_00 => X"0088CA86FFFFCC00000000000020202222424244424264646464646464646464",
      INIT_01 => X"EAEAEAC80ED9B9B9B9B9B7B9D9D9D9D9D997FDA8A88686A6A6A6A6A8A8A8A662",
      INIT_02 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_03 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_04 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_05 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_06 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_07 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_08 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_09 => X"ECECECECECECECECECECECECECECECECECECECECECECECECEAEAEAEAEAEAEAEA",
      INIT_0A => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_0B => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_0C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_0D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_0E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_0F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_10 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_11 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_12 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_13 => X"626264426464848486A8A8CAC8C8866464624062408664204220424264A8EAEA",
      INIT_14 => X"AA307510DDFFFF77EE4400000000000000000000202220204042424242424242",
      INIT_15 => X"EAEAEAA872DBD9B9B9B7B9B9D9D9B9D9DB75FD863075757553535353535330CA",
      INIT_16 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_17 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_18 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_19 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_1A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_1B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_1C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_1D => X"ECECECECECECECECECECECECECECECECECECECECECECECECEAEAEAEAEAEAEAEA",
      INIT_1E => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_1F => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_20 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_21 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_22 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_23 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_24 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_25 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_26 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_27 => X"422242424242424244446464A6A6A8CAA8CACA862044424220004086EAECEACA",
      INIT_28 => X"FFFFB95297FFFDFFFFFFFFBB33CC640000000000000022000000000000000000",
      INIT_29 => X"EAEAEAC897FBB9B9DBB7B9B9D9D9D9D9D995D984FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_30 => X"ECECECECECECECECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_31 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_32 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_33 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_34 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_35 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_36 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_37 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_38 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_39 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_3A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_3B => X"0000000000202222422242644264646466646464AAEC86666464A8EC0CECCACA",
      INIT_3C => X"FFFFFF52B9FFDB77FFFFFFFFFFFFFFFFFF9931CA6466CAA88864CC0EA8220000",
      INIT_3D => X"CAEAC8EADBFDECECB9D9D9B775959797D995958677FFFFFFFFBBFFFFFFFFFFFF",
      INIT_3E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_3F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_40 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_41 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_42 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_43 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_44 => X"ECECECECECECECECECECECECECECECECECECECECECECECECEAEAEAEAEAEAEAEA",
      INIT_45 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_46 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_47 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_48 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_49 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4F => X"33CC6600000000000000202022422242424220440EECECEC0EECECECEAEAEAEC",
      INIT_50 => X"FFFFFF7530FFFD0EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB53EC75DBFFFFFFB9",
      INIT_51 => X"CAECC80CFD75428697DBD99750505050752E2EA8CAFFFFFFBB22000000226697",
      INIT_52 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_53 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_54 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_55 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_56 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_57 => X"ECECECECECECECECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_58 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_59 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_5A => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_5B => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_5C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_5D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_5E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_5F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_60 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_61 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_62 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_63 => X"FFFFFFFFFFDD771388440000000000000020006410CAAAAAAACAEAEAEAEAEAEA",
      INIT_64 => X"FFFFFD52A8FBDB0CB9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD97DDFFFFFF",
      INIT_65 => X"ECCAC850FFEC0064FBDBD9952E30505052ECECCA86DBFFFFFD000000000000A8",
      INIT_66 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_67 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_68 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_69 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_6A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_6B => X"ECECECECECECECECECECECECECECECECECECECECECECECECEAEAEAEAEAEAEAEA",
      INIT_6C => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_6D => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_6E => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_6F => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_70 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECECECECECECECEC",
      INIT_71 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_72 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_73 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_74 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_75 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_76 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFDBBB33CC864422000020CCEECACACAECEAEAEAEAEAEA",
      INIT_78 => X"FFFFFD9774DB970C95FDFDDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF77FFFFFF",
      INIT_79 => X"ECCAA897B9640044DBB9D9720C2E0E2E52EAECCC6430DBFDBB00000000000066",
      INIT_7A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_7B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_7C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_7D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_7E => X"ECECECECECECECECECECECECECECECECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_7F => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_346_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_346_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(11),
      ENBWREN => enb_array(11),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => ena,
      O => ena_array(11)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => enb,
      O => enb_array(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  port (
    p_342_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized31\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized31\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  signal ena_array : STD_LOGIC_VECTOR ( 12 to 12 );
  signal enb_array : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"000000000000000018F78380FEFFFFFFFFFFE000000000000000000000000000",
      INITP_02 => X"FF00000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"FFEFF80000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"00000000000000000000000000000000000000000000000018F58380FEFFFFFF",
      INITP_05 => X"00000000000000000000000000000000FFFFFF00000000000000000000000000",
      INITP_06 => X"000000000000000038E08380FE7FFFFFFFFFF800000000000000000000000000",
      INITP_07 => X"FFFFFF0000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFC0000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"00000000000000000000000000000000000000000000000038E0063FDE7FFFFF",
      INITP_0A => X"00000000000000000000000000000000FFFFFFFF000000000000000000000000",
      INITP_0B => X"00000000000000003EE0022F9C7FFFFFFFFFF000000000000000000000000000",
      INITP_0C => X"FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000",
      INITP_0D => X"FFFFFC0000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000003EC002059C7FFFFF",
      INITP_0F => X"00000000000000000000000000000000FFFFFFFFFFFFFF000000000000000000",
      INIT_00 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_01 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_02 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_03 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_04 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECECECECECECECEC",
      INIT_05 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_06 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_07 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_08 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_09 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_0A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFF7710FFFFFFDD55110ECAECCCCAECCCECCAEAEAEAEAEA",
      INIT_0C => X"FFBBB975D9B995EA2EFBD9B9FBFBFDFDFFDDFFFFFFFFFFFFFFFFFFFF99FFFFFF",
      INIT_0D => X"CACACAFD75664288B7B9FB50EA0C0C0C2EC8EAA842C897B97500000000000066",
      INIT_0E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_0F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_10 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_11 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_12 => X"ECECECECECECECECECECECECECECECECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_13 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_14 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_15 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_16 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_17 => X"0C0C0C0C0C0C0C0CECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_18 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_19 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_1A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_1B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_1C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_1D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_1E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFF5588DDFFFFFFFFFFFFFFBBCACACACAECECEAEAEAEAEC",
      INIT_20 => X"FB977352B99573860CB99795D9D9D9D9DBDBFBFBDBFDFDFDFDFFFFFF99DDFFFF",
      INIT_21 => X"EAC8EAFD72A6006697D9FB0CEA0CEC0C0CA8A86420A875953020000000000066",
      INIT_22 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_23 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_24 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_25 => X"ECECECECECECECECECECECECECECECECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_26 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_27 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_28 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_29 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_2A => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_2B => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CECECECECECECECEC",
      INIT_2C => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_2D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_2F => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_30 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_31 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_32 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_33 => X"FFFDFDFDFFFFFFFFFFFFB93030FFFFFFFF99FFFFFFAAA8CCECECCAEAEAEAEAEA",
      INIT_34 => X"B7732E2EFD7252A8CA75525097959797D7D7D7D7F9FBDBFBDBFDFDFDDBDBFFFF",
      INIT_35 => X"EAC82EFB72A820EE75D9D9C8EAEAEAEA0AC8A86442EC533075ECCAAA664422AC",
      INIT_36 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_37 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_38 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_39 => X"ECECECECECECECECECECECECECECECECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_3A => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_3B => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_3C => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_3D => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_3E => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_3F => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CECECECECECECECEC",
      INIT_40 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_41 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_42 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_43 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_44 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_45 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_46 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_47 => X"FDDBDBFBD9FBFBFBFBFDFFFDFDFDFFFDFFFD9BFF9930CACCEAEAEAEAEAEAEAEC",
      INIT_48 => X"7230EC30D9500E86C8725030757275727595959597B7B7B9B9D9DBDBD9B9FFFF",
      INIT_49 => X"EAC850DB75ECCAEC30FD74A8C8C8CAC8EAA686440077FFAA20EC737272727272",
      INIT_4A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4C => X"ECECECECECECECECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_4D => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_4E => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_4F => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_50 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_51 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_52 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_53 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_54 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_55 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_56 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_57 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECECECECECECECEC",
      INIT_58 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_59 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_5A => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_5B => X"B9DBB7B7D9B7B7D9B9D9DBDBFBFBFBD9DBFF99DFAA86A8CCCAEAEAEAEAEAEAEC",
      INIT_5C => X"2EECCA52B92EEA86C85030307252525252527272727273759595B7B797B9FFDD",
      INIT_5D => X"EAC850DBB9530E8674FD30A6C8A6A8C8C8A6642200CA778800A80CEC0C2E2E2E",
      INIT_5E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_5F => X"ECECECECECECECECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_60 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_61 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_62 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_63 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_64 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_65 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_66 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CECECECECECECECECECECECECECECECEC",
      INIT_67 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_68 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_69 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_6A => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_6B => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_6C => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECECECECECECECEC",
      INIT_6D => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_6E => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_6F => X"97735295759597949797B7B7B9B9B9B997DB77FFFF2EA8CAECECECECEAECECEA",
      INIT_70 => X"0CEAA80E520CC864A60E0E0E302E305050505050505272727272727275B9FF99",
      INIT_71 => X"EAC872FDDBB90E86D9FDCA84A6A6A6A8A6864422008655882086EAEAEC0CEC0C",
      INIT_72 => X"ECECECECECECECECECECECECECECECECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_73 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_74 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_75 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_76 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_77 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_78 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_79 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_7A => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CECECECECECECECEC",
      INIT_7B => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_7C => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_7D => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_7E => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_7F => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_342_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_342_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(12),
      ENBWREN => enb_array(12),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(12)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb,
      O => enb_array(12)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  port (
    p_338_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized32\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized32\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  signal ena_array : STD_LOGIC_VECTOR ( 13 to 13 );
  signal enb_array : STD_LOGIC_VECTOR ( 13 to 13 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000003CC00200000FFFFF9FFFFC00000000000000000000000000",
      INITP_01 => X"FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000",
      INITP_02 => X"9FFFFC0000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000003DC007001807FFFF",
      INITP_04 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF0000000000",
      INITP_05 => X"00000000000000003F800200100C07FFEEFFBC00000000000000000000000000",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000",
      INITP_07 => X"8CFF9C0000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000003F800200300007EF",
      INITP_09 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00",
      INITP_0A => X"00000000000000003F0C02003001C00FDC7F9C08000000000000000000000000",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000",
      INITP_0C => X"B87F380220000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"FF00000000000000000000000000000000000000000000003F0001002007F01B",
      INITP_0E => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"00000000000000001E010100601FF01B20443801000000000000000000000000",
      INIT_00 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_01 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_02 => X"EAEAEAEAEAEAEAEAECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_03 => X"B9646273727552947595757595959797759755FDFF97A8CACACAEAEAEAEAECEC",
      INIT_04 => X"EACA86ECEAEAA884A6ECECEA0C0C2E2E30303050505050505050725074D9FD75",
      INIT_05 => X"ECC852FD727586ECFDD9A686A6A8A6A6A664424242EC97CA62A6CACAC8C8CAEA",
      INIT_06 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_07 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_08 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_09 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_0A => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_0B => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_0C => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_0D => X"0C0C0C0C0C0C0C0CECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_0E => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_0F => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_10 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_11 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_12 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_13 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_14 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_15 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_16 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_17 => X"72C8C82E307372742E52727272727272500E55DBD995CACACCECECECEAEAECEC",
      INIT_18 => X"C886CAB90CEAA68686CACACAEC0C0C0E0C0C0C0E2E2E2E2E2E2E502E72B7FB52",
      INIT_19 => X"ECC852FB522E8475FD5084A8A6A8A6A686644264840E531084A6A8A8C8A8C8CA",
      INIT_1A => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_1B => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_1C => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_1D => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_1E => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_1F => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_20 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_21 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CECECECECECECECEC",
      INIT_22 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_23 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_24 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_25 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_26 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_27 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_28 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_29 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_2A => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_2B => X"2E5030C80E7272C80C5252525252525050A80EB9DB52A8AACCCAECECECEAECEC",
      INIT_2C => X"C842ECFBC8A686A886C8CAEA0C0CEAEAEAEAEAEAEC0C0C0C0C0C2E0C7572B750",
      INIT_2D => X"EACA50FDB9522EFBFBC884A6868684868442646442C80EEEA8A6A6A6A6A6A8A8",
      INIT_2E => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_2F => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_30 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_31 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_32 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_33 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_34 => X"0C0C0C0C0C0C0C0CECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_35 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_36 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_37 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_38 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_39 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_3A => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_3B => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_3C => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_3D => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_3E => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_3F => X"2EC884C85050EA400C505050505052502EA8ECB9723086888888CAECECEAECEC",
      INIT_40 => X"A640749786A6A686A6C8CAEAEAC8C8C8C8C8CAEAEA0C0C0C0C0C0CEC952E944E",
      INIT_41 => X"EAC830DBDB97B9FD95848686A8A6A6848620648684CA53CCCACAA8A8C8A6A6A6",
      INIT_42 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_43 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_44 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_45 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_46 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_47 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_48 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CECECECECECECECEC",
      INIT_49 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_4A => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_4B => X"0E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_4C => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_4D => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_4E => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_4F => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_50 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_51 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_52 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_53 => X"0C2EEC0C2C72A684EC302E2E2E30302E0E86EC75732E64888888CAEC0CECECEC",
      INIT_54 => X"8464DB5284A6A6A8A6A6C8C8A684A80C2E0CEAEAC8EAEAEAECEAEAEA950C704E",
      INIT_55 => X"ECC82EDBB7D9DBFBEA62A6A60C0CECA88620646486620E66224264A6C8C8C8C8",
      INIT_56 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_57 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_58 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_59 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_5A => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_5B => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_5C => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CECECECECECECECEC",
      INIT_5D => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_5E => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_5F => X"0E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_60 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_61 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_62 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_63 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_64 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_65 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_66 => X"ECEA0EEAECECEAECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_67 => X"0CEA0C2E4EEAA8A6EA2E0C0C0C0C2E0CCA640C7272EA64888888CAEEECEC0CEA",
      INIT_68 => X"60EEFDE8A686A8A8C8A6A864A630D9D9B795520EC8C8EAE8CAEACA0C72E8502E",
      INIT_69 => X"ECEA0CD9D9B9FD5282A486868888C8A6422020646242A65000000000228688A8",
      INIT_6A => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_6B => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_6C => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_6D => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_6E => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_6F => X"0C0C0C0C0C0C0C0CECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_70 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_71 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_72 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_73 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C",
      INIT_74 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_75 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_76 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_77 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_78 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_79 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_7A => X"ECCAEAEAECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_7B => X"EAEA0CE8A6C6EAA6C80CEAEAEA0CECCAA8640C723086224464646686CACAEA2E",
      INIT_7C => X"4034DBA48486C8A6A6A68650FDFFFBD797755230ECC8A8C8C8C8A62E2EC82E2C",
      INIT_7D => X"ECEACA72FBFD95648462A8660000200C22004266666486B7442022200084A660",
      INIT_7E => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_7F => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_338_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_338_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(13),
      ENBWREN => enb_array(13),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(13)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb,
      O => enb_array(13)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  port (
    p_334_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized33\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized33\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  signal ena_array : STD_LOGIC_VECTOR ( 14 to 14 );
  signal enb_array : STD_LOGIC_VECTOR ( 14 to 14 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000",
      INITP_01 => X"00001801F20000000000000000000000000000000000000000000000000000FF",
      INITP_02 => X"FFFFFFFFFFFF0000000000000000000000000000000000004C010106001FF811",
      INITP_03 => X"000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"000000000000000000018001C01FE81000000000400000000000000000000000",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000",
      INITP_06 => X"0060000005000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000023C2F800003FE010",
      INITP_08 => X"000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"000000000000000048BDDA00C03FF00000001800020000000000000000000000",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INITP_0B => X"00001800020000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000032336660403FF000",
      INITP_0D => X"000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFF0000000000004C8F29F840FFF00000000800010000000000000000000000",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_01 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_02 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_03 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CECECECECECECECEC",
      INIT_04 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_05 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_06 => X"0E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_07 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_08 => X"ECECECECECECECECECECECECECECECECECECECECECECECEC0C0C0C0C0C0C0C0C",
      INIT_09 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_0A => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_0B => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_0C => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_0D => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_0E => X"53300E0EEAEA0CECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_0F => X"EAEAEA6262EAC8A6C8C8EAEAEAEAC8A66484EAB797862044424242004466A853",
      INIT_10 => X"C8AAEEA6A6C8A6C6A884C8FFFFFDD9B55250303030CAA6A8A8A68450EAA6EA0C",
      INIT_11 => X"EA0ECAEC9775A6406284A8440020A852440000002242221064424262840A2AE6",
      INIT_12 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_13 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_14 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_15 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_16 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CECECECECECECECECECECECECECECECEC",
      INIT_17 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_18 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_19 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_1A => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_1B => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_1C => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_1D => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_1E => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_1F => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_20 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_21 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_22 => X"EC0EECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_23 => X"CAEAEA84A6EAA6C8A6EAEAEACACAA88664646486CA64424464644400000042AA",
      INIT_24 => X"3030C8A686A6A6A6A686ECFFFD974E2C2E2E0CEC0EECA8A6A8A6A852A6A6C8E8",
      INIT_25 => X"ECECECEAECEAC8ECCACA42000064EC0E0EA86420000000EECA2042A88460820A",
      INIT_26 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_27 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_28 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_29 => X"0C0C0C0C0C0C0C0CECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_2A => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_2B => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_2C => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_2D => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_2E => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_2F => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_30 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_31 => X"ECECECECECECECECECECECECECECECEC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_32 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_33 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_34 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_35 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_36 => X"86CAA8A8EC0EEA0CECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_37 => X"C8C884A6EAA6C8C8CA520CC8C8A8846464426686420044444244222222002244",
      INIT_38 => X"A6EA848686868686A88630D95272B7D9957530ECECECC886A686EA2EA6A6C8C8",
      INIT_39 => X"ECEC0CECECEC0C0C0E0EA80020EC0EEC0C0E2E0E0EEECA860000000044866688",
      INIT_3A => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_3B => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_3C => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_3D => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CECECECECECECECEC",
      INIT_3E => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_3F => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_40 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_41 => X"0E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_42 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_43 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_44 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_45 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_46 => X"ECECECECECECECECECECECECECECECEC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_47 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_48 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_49 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_4A => X"4264662042CA0EECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_4B => X"C8C86240C8C8C8A6C88662C8C886868464648675750020424244202222222222",
      INIT_4C => X"2E2A624464644488866430B9FDFDD7B59572300EECCAA8A68486ECCA86C8C8A6",
      INIT_4D => X"EC0EECEC0CECECEC0CEC0E0E0E0EEC0C0C0CEA0C0CEC0ECA88EE88000000028A",
      INIT_4E => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_4F => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_50 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CECECECECECECECECECECECECECECECEC",
      INIT_51 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_52 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_53 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_54 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_55 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C",
      INIT_56 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_57 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_58 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_59 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_5A => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_5B => X"ECECECECECECECECECECECECECECECECECECECECECECECEC0C0C0C0C0C0C0C0C",
      INIT_5C => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_5D => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_5E => X"2022442042A62EECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_5F => X"A6C8A82064C8C8C8C84020CAA88486846464200EDD4400222242202222222222",
      INIT_60 => X"204E62006464666442AADBFFFDB9B79572503030ECAAA8A86484CAA6A6A6A8A6",
      INIT_61 => X"ECEC0C0EECEC0CECECEC0C0CECEC0C0CEC0C0CECEC0C0ECAEC0E30EC64000000",
      INIT_62 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_63 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CECECECECECECECECECECECECECECECEC",
      INIT_64 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_65 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_66 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_67 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_68 => X"0E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_69 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_6A => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_6B => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_6C => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_6D => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_6E => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_6F => X"ECECECECECECECECECECECECECECECECECECECECECECECEC0C0C0C0C0C0C0C0C",
      INIT_70 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_71 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_72 => X"22222042CA64A80EECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_73 => X"A684CA864062A8C8A8C8A8A884A68684646264A8DBEC00866422000000224264",
      INIT_74 => X"002CA800002064640EFDFFFDFBFBD7B795723030ECA8A8A86484A684A8A6A6A6",
      INIT_75 => X"EC0EECEA0C0EECEC0CECECEC0C0C0C0CECEC0CEC0CECEC0E0C0C0C2E0CCA6400",
      INIT_76 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_77 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CECECECECECECECECECECECECECECECEC",
      INIT_78 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_79 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_7A => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_7B => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_7C => X"0E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_7D => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_7E => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_7F => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_334_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_334_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(14),
      ENBWREN => enb_array(14),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(14)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb,
      O => enb_array(14)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  port (
    p_330_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized34\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized34\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  signal ena_array : STD_LOGIC_VECTOR ( 15 to 15 );
  signal enb_array : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000C0033000000000000000000FFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000066EC03FFF800",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFB19FC3FFFC0000000C3E66FFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"0000041FC6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9763C0003C00",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFF346100FF0000180006770EFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"180002FC1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF340001FFE060",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFF0001FFF03FC000027037FFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"840000C07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_01 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_02 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_03 => X"0C0C0C0C0C0C0C0CECECECECECECECEC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_04 => X"ECECECECECECECECECECECECECECECEC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_05 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_06 => X"2020300E42860E0CECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_07 => X"A8848484A6642066A6A684A6A68686868464648675B742A6A886624220202042",
      INIT_08 => X"86E8844200003097FFFFFFFFFDFBD9B7957352300EECA886646486A686A6A6A6",
      INIT_09 => X"ECECECECECECECECECECECECECECECECEC0C0CECEC0C0CEC0C0C0CEC0E0EECA8",
      INIT_0A => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CECECECECECECECECECECECECECECECEC",
      INIT_0B => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_0C => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_0D => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_0E => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_0F => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_10 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_11 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_12 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_13 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_14 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_15 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_16 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_17 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_18 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_19 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_1A => X"EC5074A6862E0EEC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_1B => X"8464644264624040848686A686648486A8A8868653FD8464A6EC0E2E0C0C0CEC",
      INIT_1C => X"302E84640042DBFFFDDBB9DBD9D9D9D9B7B79552300ECA8842448686868684A6",
      INIT_1D => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CEC0C0CECECEC0C0CEAEA0C0C0C0E2E",
      INIT_1E => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_1F => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_20 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_21 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_22 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_23 => X"0E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_24 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_25 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_26 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_27 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_28 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_29 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_2A => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_2B => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_2C => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_2D => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_2E => X"0E0E6420CA0E0CEC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_2F => X"426442204084844020426486A88686A6A8A88600A8FDA820A6A8EA2E0E0E0E2E",
      INIT_30 => X"9750A6220064CAA88664648484848684CAEA0E303030ECA82022424262646262",
      INIT_31 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0EECEC0CEC0C0E0CC895DBEAEAEA95D9",
      INIT_32 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_33 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_34 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_35 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_36 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_37 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_38 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_39 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_3A => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_3B => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_3C => X"0C0C0C0C0C0C0C0C0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_3D => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_3E => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_3F => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_40 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_41 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_42 => X"864220CA300C0CEC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_43 => X"42006270B6EA4200224222426486A6A886A8640042B97520EC2E0E0CEC0E0E0E",
      INIT_44 => X"6484A664006464CADBFBFDFBD9B7722ECAA6848686A8CACA6442200000002020",
      INIT_45 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CECEC0C0CEC0CECA8A82E0E868686CA30",
      INIT_46 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_47 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_48 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_49 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_4A => X"0E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_4B => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_4C => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_4D => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_4E => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_4F => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_50 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_51 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0E0E0E0E0E0E0E0E",
      INIT_52 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_53 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_54 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_55 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_56 => X"2020CA2E0CEC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_57 => X"4284C87050620044224222204284A6A66486222200CCDB400C2E0C0C2E2EC864",
      INIT_58 => X"A8EA864200426275FFFFFFFDFBFBDBB795520EC88686A886EC0E0EAA88866444",
      INIT_59 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CECEC0C0CEC0CECA84220004264646486",
      INIT_5A => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_5B => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_5C => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_5D => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_5E => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_5F => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_60 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_61 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_62 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_63 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_64 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_65 => X"0C0C0C0C0C0C0C0C0E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C0E0E0E0E0E0E0E0E",
      INIT_66 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0E0E0E0E0E0E0E0E",
      INIT_67 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_68 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_69 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_6A => X"20C82E2EEC0E0E0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_6B => X"2C0C640022646442424222204264846464866666444452A8EA2E0E0ECA842020",
      INIT_6C => X"ECEA840000CAA675FFFDFDFDFBD9B7957572502EECA8A88864EA303030100E2E",
      INIT_6D => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0E0C0C0C0C0C0E0CECECECCA86644442",
      INIT_6E => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_6F => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_70 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_71 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C",
      INIT_72 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_73 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_74 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_75 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_76 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_77 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_78 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_79 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_7A => X"0C0C0C0C0C0C0C0C0E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C0E0E0E0E0E0E0E0E",
      INIT_7B => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_7C => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_7D => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_7E => X"EC300C0C0C0C0E0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_7F => X"4EA64264CC0EECEACAA8844220204242426444426644A8860E0ECA6420002042",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_330_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_330_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(15),
      ENBWREN => enb_array(15),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(15)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb,
      O => enb_array(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  port (
    p_326_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized35\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized35\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  signal ena_array : STD_LOGIC_VECTOR ( 16 to 16 );
  signal enb_array : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF87FFF807",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFEE81FFF8071FF00201F7FFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"7F786007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE81FFF00E",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFE01FFF0001FFC101FFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"1FFE007BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFF000",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFF9FFFFFFFFFFFFFFFFFFF05FFE0043FFF01FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFB8FFFF00F",
      INIT_00 => X"55A6840000755295FFFFFDFDFBD9B7B5735030300ECAA8CA422264A8CA0C7070",
      INIT_01 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0E0C0C0C0E0E0EEC300E0E0E30",
      INIT_02 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_03 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_04 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_05 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_06 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_07 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_08 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_09 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_0A => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_0B => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_0C => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_0D => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_0E => X"0C0C0C0C0C0C0C0C0E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C0E0E0E0E0E0E0E0E",
      INIT_0F => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_10 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_11 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_12 => X"0E0C0C0EEC0E0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_13 => X"2040EA300E0E0E2E2E0E2E0E864242424466202222640EA8886420000022A810",
      INIT_14 => X"75CA640000AACAB9FFFFFFFDDBD9B7957352300E0ECAA8AA220222204270F606",
      INIT_15 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C2EEC0E0C0C84",
      INIT_16 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_17 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_18 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_19 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_1A => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_1B => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_1C => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_1D => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_1E => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_1F => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_20 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_21 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_22 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_23 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_24 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_25 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0E0E0E0E0E0E0E0E",
      INIT_26 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_27 => X"640E300E0C0C0E0CEC0E0E3030A82020420E0EA842ECEC6442200040A80E300E",
      INIT_28 => X"30CA422042A886FDFFFFFFFFFDF9B7957350300EECCAA8A8224486A42A6E0882",
      INIT_29 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C0C0C0C0E0E0E0E00",
      INIT_2A => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_2B => X"0E0E0E0E0E0E0E0E0C0C0C0E0E0E0E0E0E0C0C0C0E0C0E0E0E0E0E0E0E0E0E0E",
      INIT_2C => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_2D => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_2E => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_2F => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_30 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_31 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_32 => X"2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_33 => X"2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E2E2E2E2E2E2E2E2E",
      INIT_34 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_35 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_36 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_37 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_38 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_39 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0E0E0E0E0E0E0E0E",
      INIT_3A => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0E0E0E0E0E0E0E0E",
      INIT_3B => X"86CAEC0E0C0C0E0E0E0E0E0C0E2EC8200042A80E648664202064CA0E302E0E0C",
      INIT_3C => X"86CC6464CAA8C8DBDDBBBBB9D7B795957552300EECCAA8AA24448684A6622040",
      INIT_3D => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C0C0E0E0E0E0E0E00",
      INIT_3E => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_3F => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C0C0C0E0E0E0C0C0C0E0E0E0E0E0E0E0E",
      INIT_40 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_41 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_42 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_43 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_44 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_45 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_46 => X"2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_47 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_48 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_49 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_4A => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_4B => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_4C => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_4D => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_4E => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_4F => X"2042CA0E0E0C0C0C0E0C0E0C0C302EA8422042EC20202040CA0E302E0EEC0C0E",
      INIT_50 => X"2086A8A8A8A86497DDDDBBB9B79270302E0E0E0EECCAAAAA6644866442200000",
      INIT_51 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C0E0E0C0E0E0E64",
      INIT_52 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_53 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C0C0E0E0E0E0E0E0E0E0E0E0E",
      INIT_54 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_55 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_56 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_57 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_58 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_59 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_5A => X"2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E",
      INIT_5B => X"30303030303030302E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_5C => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_5D => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_5E => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_5F => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_60 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_61 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_62 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_63 => X"86A80C2E0E0E0E0C0C0C0E0E0C0C0E30EC8620644286CA300E0E0E0C0E0E0E0C",
      INIT_64 => X"ECA8CAA8CA758899FFFFFFFDFDF9B79552500CECCAA8A88822644242EC30CC8A",
      INIT_65 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C0E0E0E0E300E",
      INIT_66 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_67 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C0C0CECEC0E0C0E0C0E0E0E0E0E0E0E0E0E",
      INIT_68 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_69 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_6A => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_6B => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_6C => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_6D => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_6E => X"2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E",
      INIT_6F => X"3030303030303030303030303030303030303030303030302E2E2E2E2E2E2E2E",
      INIT_70 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_71 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_72 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_73 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_74 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_75 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_76 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_77 => X"302E2E0E0C0E0E0E0E0E0E0E0E0E0C0E302EEC0C30302E0E0E0E0E0E0E0E0E0E",
      INIT_78 => X"30ECA8A877FF97FDFFFFFDFDFBD7B7755252300EECCA8864006662840E301030",
      INIT_79 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C0E0C0CEC0E0E",
      INIT_7A => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_7B => X"0E0E0E0E0E0E0E0E0C0E0E0E0E0E0C0E0E0E30300E0EEC0E0E0E0E0E0E0E0E0E",
      INIT_7C => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_7D => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_7E => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_7F => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_326_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_326_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(16),
      ENBWREN => enb_array(16),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(13),
      I4 => ena,
      O => ena_array(16)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(13),
      I4 => enb,
      O => enb_array(16)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  port (
    p_322_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized36\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized36\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  signal ena_array : STD_LOGIC_VECTOR ( 17 to 17 );
  signal enb_array : STD_LOGIC_VECTOR ( 17 to 17 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFF7FFFFFFFFFFFFFFFFFF9FFFF00EFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6FFFFFFFFFFFFFFFFFF9FFFF0CF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFF7FFFFFFFFFFFFFFFFFF9FFFF0FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFF9FFFF0FF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFF3FFFFFFFFFFFFFFFFFF9FFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFF9FFFC1FF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_01 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_02 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_03 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_04 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_05 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_06 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_07 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_08 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_09 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_0A => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_0B => X"0E0E0E0C0E0E0C0E0E0E0E0E0E0E0E0C0E2E300C2E0E0E0EEC0E0E0E0E0E0E0E",
      INIT_0C => X"0EEC8652FDFFFFFFFFFFFDFDF9D7B5745252300EECAAA888886462C82E0E2EEC",
      INIT_0D => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_0E => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_0F => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C3075B9B930EC300E0E0E0E0E0E0E0E0E0E",
      INIT_10 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_11 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_12 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_13 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_14 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_15 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_16 => X"303030303030303030303030303030302E2E2E2E2E2E2E2E3030303030303030",
      INIT_17 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_18 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_19 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_1A => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_1B => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_1C => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_1D => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_1E => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_1F => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_20 => X"2ECAA8FDFDFDFFFFFFFFFDFDFBD9B77452502E0EECA8A8EC300ECAEA2E0E0E0E",
      INIT_21 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C0E0E0E0C",
      INIT_22 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_23 => X"0E0E0E0E0E0E0E0E2E0E2E0E0E0C0C50529797ECA83010EE0E0E0E0E0E0E0E0E",
      INIT_24 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_25 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_26 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_27 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_28 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_29 => X"303030303030303030303030303030302E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E",
      INIT_2A => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_2B => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_2C => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_2D => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_2E => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_2F => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_30 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_31 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_32 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_33 => X"0E0E0E0E0E0E0EEC0E0E0E0E0E0E0C0C0E2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_34 => X"0ECAECFDFFFDFFFFFFFFFFFDFBD9B77452502E0EECA888EC2E0E300E0E0E0E0E",
      INIT_35 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_36 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_37 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E2E7597B9B932EE520E0E0E0E0E0E0E0E0E0E",
      INIT_38 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_39 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_3A => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_3B => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_3C => X"2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_3D => X"303030303030303030303030303030302E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_3E => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_3F => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_40 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_41 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_42 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_43 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_44 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_45 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_46 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_47 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_48 => X"0ECACADBFDFDFDDBBBDBDBD9B7B795757250300EECA888EC0E0E0E0E0E0E0E0E",
      INIT_49 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_4A => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_4B => X"0E0E0E0E0E0E0E0E0E0E0E0E0E52755575DB7353ECEC55100E0E0E0E0E0E0E0E",
      INIT_4C => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_4D => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_4E => X"2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_4F => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E",
      INIT_50 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_51 => X"30303030303030302E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_52 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_53 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_54 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_55 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_56 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_57 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_58 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_59 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_5A => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_5B => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_5C => X"30C8865097979999BBBBB9979272502E0CECECECECCAA8EC0E0E0E0E0E0E0E0E",
      INIT_5D => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_5E => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_5F => X"0E0E0E0E0E0E0E0E0E2E2E0E0C75B975B9FD9553ECCC30300E0E0E0E0E0E0E0E",
      INIT_60 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_61 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_62 => X"2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_63 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E",
      INIT_64 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_65 => X"3030303030303030303030303030303030303030303030302E2E2E2E2E2E2E2E",
      INIT_66 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_67 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_68 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_69 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_6A => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_6B => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_6C => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_6D => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_6E => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_6F => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_70 => X"0EA8862EFDFFFFFFFFFFFFFDFBD9B795502EECCAA886A80E0E0E0E0E0E0E0E0E",
      INIT_71 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_72 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_73 => X"0E0E0E0E0E0E0E0E0E0E0E2E2E52300EECECCACAA8CC33552E0E0E0E0E0E0E0E",
      INIT_74 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_75 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_76 => X"2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E",
      INIT_77 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_78 => X"30303030303030302E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_79 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_7A => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_7B => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_7C => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_7D => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_7E => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_7F => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_322_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_322_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(17),
      ENBWREN => enb_array(17),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(13),
      I4 => ena,
      O => ena_array(17)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(13),
      I4 => enb,
      O => enb_array(17)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  port (
    p_318_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized37\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized37\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  signal ena_array : STD_LOGIC_VECTOR ( 18 to 18 );
  signal enb_array : STD_LOGIC_VECTOR ( 18 to 18 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFF800FFFFFFFFFFFFFFFFFFCFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40FFFFFFFFFFFFFFFFFFCFFFE1FF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFEDFFFFFFFFFFFFFFFFFFEFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFFFE1FF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFEFFFFFFFFFFFFFFFFFFFE7FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF7FFE1FF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFCFFFFFFFFFFFFFFFFFFFF7FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_01 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_02 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_03 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_04 => X"0E0E86CAFFFFFDFFFFFFFDFBD9B7957252302EECCA8688EC0E0E0E0E0E0E0E0E",
      INIT_05 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_06 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_07 => X"0E0E0E0E0E0E0E0E0E0E0E2E2EA8000020204222222264CC302E0E0E0E0E0E0E",
      INIT_08 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_09 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_0A => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_0B => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_0C => X"3030303030303030303030303030303030303030303030302E2E2E2E2E2E2E2E",
      INIT_0D => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_0E => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_0F => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_10 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_11 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_12 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_13 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_14 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_15 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_16 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_17 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_18 => X"0E97EA86DBFFFFFFFFFFFDFBD9B7957250300EECCA86A80E0E0E0E0E0E0E0E0E",
      INIT_19 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_1A => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_1B => X"0E0E0E0E0E0E0E0E0E0E0E2E300E86AAEE10EC86CA4400A8302E0E0E0E2E0E0E",
      INIT_1C => X"2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_1D => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_1E => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_1F => X"30303030303030302E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_20 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_21 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_22 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_23 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_24 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_25 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_26 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_27 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_28 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_29 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_2A => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_2B => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_2C => X"0CD92E6474FFFFDFFFFFFDFBD9B7957250300EECCAA8CA0E0E0E0E0E0E0E0E0E",
      INIT_2D => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_2E => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_2F => X"0E0E0E0E0E0E0E0E302E2E2E2E30307597DB53863010EC322E2E0E0E0E2E2E0E",
      INIT_30 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_31 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_32 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_33 => X"3030303030303030303030303030303030303030303030302E2E2E2E2E2E2E2E",
      INIT_34 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_35 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_36 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_37 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_38 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_39 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_3A => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_3B => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_3C => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_3D => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_3E => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_3F => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_40 => X"0EDB95A60CFFFFFFFFFFFDFBD9B79472502E0EECCAA8CA300E0E0E0E0E2E0E0E",
      INIT_41 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E2E0E0E0E",
      INIT_42 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_43 => X"2E2E2E2E2E2E2E2E0E0E2E300E0E0E5555BB53860E30300E2E2E2E2E2E2E2E2E",
      INIT_44 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_45 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_46 => X"30303030303030302E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_47 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_48 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_49 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_4A => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_4B => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_4C => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_4D => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_4E => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_4F => X"2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_50 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_51 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E2E2E2E2E2E2E2E2E",
      INIT_52 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_53 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_54 => X"0CFBFDCAA6FDFFFFFFFFFDFBD9B7957250300EECAA86CA300E0E0E0E2E2E0E0E",
      INIT_55 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E2E0E0E0E2E2E0E0E",
      INIT_56 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_57 => X"2E2E2E2E2E2E2E2E0E300E2E2E0E0E5575B9308630300E300E2E2E2E2E2E2E2E",
      INIT_58 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_59 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_5A => X"303030303030303030303030303030302E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_5B => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_5C => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_5D => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_5E => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_5F => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_60 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_61 => X"0E0E0E0E0E0E0E0E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E3030303030303030",
      INIT_62 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_63 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_64 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_65 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_66 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_67 => X"2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_68 => X"2EB9FD5262B7FFFFFFFDFDFBD7B79572502E0EECAA86EC302E2E2E2E2E2E2E2E",
      INIT_69 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0E2E2E0E2E2E0E",
      INIT_6A => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_6B => X"2E2E2E2E2E2E2E2E10302E2E2E0E307575B90E8830302E2E2E2E2E2E2E2E2E2E",
      INIT_6C => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_6D => X"303030303030303030303030303030302E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_6E => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_6F => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_70 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_71 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_72 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_73 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_74 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_75 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E3030303030303030",
      INIT_76 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E2E2E2E2E2E2E2E2E",
      INIT_77 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_78 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_79 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_7A => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_7B => X"2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_7C => X"2EDBFDD9A650FFFFDFFFFDFBD9B77252502E0EECAA86EC302E2E2E2E2E2E2E2E",
      INIT_7D => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0E2E2E0E",
      INIT_7E => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_7F => X"2E2E2E2E2E2E2E2E10302E2E2E0E307575B9EE8830302E2E2E2E2E2E2E2E2E2E",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_318_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_318_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(18),
      ENBWREN => enb_array(18),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(12),
      I4 => ena,
      O => ena_array(18)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(12),
      I4 => enb,
      O => enb_array(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  port (
    p_314_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized38\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized38\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  signal ena_array : STD_LOGIC_VECTOR ( 19 to 19 );
  signal enb_array : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFBFFE1FF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFCFFFFFFFFFFFFFFFFFFFFBFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFBFFE3FF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFCFFFFFFFFFFFFFFFFFFFFC7FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFC3FE3FF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFCFFFFFFFFFFFFFFFFFFFFC3FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"30303030303030302E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_01 => X"3030303030303030303030303030303030303030303030302E2E2E2E2E2E2E2E",
      INIT_02 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_03 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_04 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_05 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_06 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_07 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_08 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_09 => X"2E2E2E2E2E2E2E2E303030303030303030303030303030303030303030303030",
      INIT_0A => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E2E2E2E2E2E2E2E2E",
      INIT_0B => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_0C => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_0D => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_0E => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_0F => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_10 => X"2EDBFDFF0CA8FFFFFFFDDBD9D7B77452502E0EECA886EC302E2E2E2E2E2E2E2E",
      INIT_11 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0E",
      INIT_12 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_13 => X"2E2E2E2E2E2E2E2E10302E2E2E0E307575B9EC8830302E2E2E2E2E2E2E2E2E2E",
      INIT_14 => X"303030303030303030303030303030302E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_15 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_16 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_17 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_18 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_19 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_1A => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_1B => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_1C => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_1D => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_1E => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E3030303030303030",
      INIT_1F => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_20 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_21 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_22 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_23 => X"2E2E2E2E2E2E2E2E30303030303030302E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_24 => X"30B9DBFD9586FDFFFFFFFBFBD7B79552502E0EECA888EE302E2E2E2E2E2E2E2E",
      INIT_25 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E302E0E",
      INIT_26 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_27 => X"303030303030303030302E302E0E30559597CA883030302E2E2E2E2E2E2E2E2E",
      INIT_28 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_29 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_2A => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_2B => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_2C => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_2D => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_2E => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_2F => X"5050505050505050303030303030303030303030303030303030303030303030",
      INIT_30 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_31 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_32 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_33 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E30303030303030303030303030303030",
      INIT_34 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_35 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_36 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_37 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_38 => X"52D9FBFDFFCA0E0E30FFFFD9D9B77272502E0EECA8A80E302E2E2E2E2E2E2E2E",
      INIT_39 => X"30303030303030302E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E302E30302E302E0E",
      INIT_3A => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_3B => X"303030303030303030302E30302E32559797AAA83330302E3030303030303030",
      INIT_3C => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_3D => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_3E => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_3F => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_40 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_41 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_42 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_43 => X"5252525252525252505050505050505030303030303030303030303030303030",
      INIT_44 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_45 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_46 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_47 => X"30303030303030302E2E2E2E2E2E2E2E30303030303030303030303030303030",
      INIT_48 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_49 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_4A => X"3030303030303030303030303030303030303030303030302E2E2E2E2E2E2E2E",
      INIT_4B => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_4C => X"52DBD9FBFF3286A68672FDD9B7957472502E0EECA8A80E303030303030303030",
      INIT_4D => X"303030303030303030303030303030303030303030303030302E303030302E0E",
      INIT_4E => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_4F => X"303030303030303030302E30302E52559797A8AA333030303030303030303030",
      INIT_50 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_51 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_52 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_53 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_54 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_55 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_56 => X"5050505050505050303030303030303030303030303030303030303030303030",
      INIT_57 => X"5252525252525252525252525252525250505050505050505050505050505050",
      INIT_58 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_59 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_5A => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_5B => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_5C => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_5D => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_5E => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_5F => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_60 => X"52DBFBFDFFDBA8C8A6CAFBFBB7959552300E0EECA8A830303030303030303030",
      INIT_61 => X"303030303030303030303030303030303030303030303030302E303030302E0E",
      INIT_62 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_63 => X"303030303030303030302E30302E52559775A8AA333030303030303030303030",
      INIT_64 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_65 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_66 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_67 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_68 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_69 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_6A => X"5050505050505050505050505050505030303030303030303030303030303030",
      INIT_6B => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6C => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_6D => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_6E => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_6F => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_70 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_71 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_72 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_73 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_74 => X"74DBFBFBFFFFEAC8C886FBDBB7B77252300E0CCCA8A830303030303030303030",
      INIT_75 => X"3030303030303030303030303030303030303030303030303030303030302E0E",
      INIT_76 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_77 => X"303030303030303030302E30302E52559775A8CA333030303030303030303030",
      INIT_78 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_79 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_7A => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_7B => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_7C => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_7D => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_7E => X"5252525252525252505050505050505030303030303030303030303030303030",
      INIT_7F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_314_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_314_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(19),
      ENBWREN => enb_array(19),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(13),
      I4 => ena,
      O => ena_array(19)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(13),
      I4 => enb,
      O => enb_array(19)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  port (
    p_310_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized39\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized39\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  signal ena_array : STD_LOGIC_VECTOR ( 20 to 20 );
  signal enb_array : STD_LOGIC_VECTOR ( 20 to 20 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFE7FC3FF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFCFFFFFFFFFFFFFFFFFFFFEFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFF7FC3FF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFDFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFC3FF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFDFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_01 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_02 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_03 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_04 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_05 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_06 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_07 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_08 => X"74DBFBFBFDFF9784860CFDFBB7977252300EECCA88A830303030303030303030",
      INIT_09 => X"303030303030303030303030303030303030303030303030303030303030300E",
      INIT_0A => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_0B => X"303030303030303030302E3030305553977586EC3030302E3030303030303030",
      INIT_0C => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_0D => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_0E => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_0F => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_10 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_11 => X"5050505050505050303030303030303030303030303030303030303030303030",
      INIT_12 => X"5252525252525252525252525252525250505050505050505050505050505050",
      INIT_13 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_14 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_15 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_16 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_17 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_18 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_19 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_1A => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_1B => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_1C => X"75D9FBFBDDFFFDCA0EDBFDF9B7957252300EECCA88A830303030303030303030",
      INIT_1D => X"303030303030303030303030303030303030303030303030303030303030300E",
      INIT_1E => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_1F => X"30303030303030303030303030305555977586EC303030303030303030303030",
      INIT_20 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_21 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_22 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_23 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_24 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_25 => X"5050505050505050303030303030303030303030303030303030303030303030",
      INIT_26 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_27 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_28 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_29 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_2A => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_2B => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_2C => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_2D => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_2E => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_2F => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_30 => X"97FBFBFDDDFFFF74ECFBD9D9B7957252300EECCA88CA30303030303030303030",
      INIT_31 => X"303030303030303030303030303030303030303030303030303030303030300E",
      INIT_32 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_33 => X"30303030303030303030303030305555975386EC323030303030303030303030",
      INIT_34 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_35 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_36 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_37 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_38 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_39 => X"5252525252525252505050505050505050505050505050503030303030303030",
      INIT_3A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_3B => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_3C => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_3D => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_3E => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_3F => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_40 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_41 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_42 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_43 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_44 => X"97FBFBFDFDDDFFFD0C94D9FBB7957550300EECCA86CA30303030303030303030",
      INIT_45 => X"303030303030303030303030303030303030303030303030303030303030300E",
      INIT_46 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_47 => X"303030303030303030303030303075559753860E323030303030303030303030",
      INIT_48 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_49 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_4A => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_4B => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_4C => X"5050505050505050303030303030303030303030303030303030303030303030",
      INIT_4D => X"5252525252525252525252525252525252525252525252525050505050505050",
      INIT_4E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_4F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_50 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_51 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_52 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_53 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_54 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_55 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_56 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_57 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_58 => X"97FBFBFBFFDFFFFF502EFBFBB7957250300EECCA86CA52303030303030303030",
      INIT_59 => X"303030303030303030303030303030303030303030303030303030303030300E",
      INIT_5A => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_5B => X"303030303030303030303030303075559730880E323030303030303030303030",
      INIT_5C => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_5D => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_5E => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_5F => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_60 => X"5252525252525252505050505050505050505050505050503030303030303030",
      INIT_61 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_62 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_63 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_64 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_65 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_66 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_67 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_68 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_69 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_6A => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_6B => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_6C => X"B9DBFBFBFDFFFFFF740EFBD9B7957250300EECCA86EC52303030303030303030",
      INIT_6D => X"303030303030303030303030303030303030303030303030303030303030302E",
      INIT_6E => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_6F => X"303030303030303030303050303075759730A810323030303030303030303030",
      INIT_70 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_71 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_72 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_73 => X"5050505050505050505050505050505030303030303030303030303030303030",
      INIT_74 => X"5252525252525252525252525252525252525252525252525050505050505050",
      INIT_75 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_76 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_77 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_78 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_79 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_7A => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_7B => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_7C => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_7D => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_7E => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_7F => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_310_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_310_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(20),
      ENBWREN => enb_array(20),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(20)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb,
      O => enb_array(20)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[16]\,
      ENBWREN => \addrb[16]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[16]\,
      ENBWREN => \addrb[16]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  port (
    p_306_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized40\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized40\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  signal ena_array : STD_LOGIC_VECTOR ( 21 to 21 );
  signal enb_array : STD_LOGIC_VECTOR ( 21 to 21 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFC3FF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFDFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFC7FF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFF9FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFC7FF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFF9FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFC7FF",
      INIT_00 => X"B9D9FBFDFDFFFFFFFD95FBD9B7957252300EECCA86EC52303030303030303030",
      INIT_01 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_02 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_03 => X"303030303030303030303050303075759730A830323030303030303030303030",
      INIT_04 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_05 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_06 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_07 => X"5252525252525252505050505050505050505050505050505050505050505050",
      INIT_08 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_09 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_0A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_0B => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_0C => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_0D => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_0E => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_0F => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_10 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_11 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_12 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_13 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_14 => X"B9FBFBFDFFDFFFFFFFB7B7D9B7727250300EECCA86EC52303030303030303030",
      INIT_15 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_16 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_17 => X"303030303030303030303050305275759730A830303050303030303030303030",
      INIT_18 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_19 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_1A => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_1B => X"5252525252525252525252525252525250505050505050505050505050505050",
      INIT_1C => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_1D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_1E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_1F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_20 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_21 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_22 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_23 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_24 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_25 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_26 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_27 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_28 => X"D9DBFBFDFDFFFFFFFFDBD9D9B7757250300EECA8860E52303030303030303030",
      INIT_29 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_2A => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_2B => X"3030303030303030503030303053537597EEAA32305030303030303030303030",
      INIT_2C => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_2D => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_2E => X"5050505050505050505050505050505050505050505050505050505050505050",
      INIT_2F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_30 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_31 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_32 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_33 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_34 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_35 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_36 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_37 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_38 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_39 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_3A => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_3B => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_3C => X"D9DBFBFDFDFFFFFFFFFBF9D9B7745250300EECA8860E52303030303030303030",
      INIT_3D => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_3E => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_3F => X"3030303030303030503030303053537595ECAA32305030303030303030303030",
      INIT_40 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_41 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_42 => X"5252525252525252525252525252525250505050505050505050505050505050",
      INIT_43 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_44 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_45 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_46 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_47 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_48 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_49 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_4A => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_4B => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_4C => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_4D => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_4E => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_4F => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_50 => X"D9DBFBFDFDFFFFFFFDFBFBD9957252502E0EECA8860E52303030303030303030",
      INIT_51 => X"3030303030303030303030303030303030303030303030303030303030303052",
      INIT_52 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_53 => X"3030303030303030503050303053537775CCAA33325050303030303030303030",
      INIT_54 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_55 => X"5050505050505050505050505050505050505050505050503030303030303030",
      INIT_56 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_57 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_58 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_59 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_5A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_5B => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_5C => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_5D => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_5E => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_5F => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_60 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_61 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_62 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_63 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_64 => X"D9FBFBFDFDFFFFFFFDFBF9D7957472502E0EECA8861052503030303030303030",
      INIT_65 => X"3030303030303030303030303030303030303030303030303030303030503052",
      INIT_66 => X"3030303030303030303030303030303050505050505050503030303030303030",
      INIT_67 => X"5050505050505050505052303053539775CAAA33325050305050505050505050",
      INIT_68 => X"5050505050505050505050505050505050505050505050505050505050505050",
      INIT_69 => X"5252525252525252525252525252525252525252525252525050505050505050",
      INIT_6A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6B => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6C => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_70 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_71 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_72 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_73 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_74 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_75 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_76 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_77 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_78 => X"D9FBFBFDFDFFFFFFFDFBF9D7957572502E0EECA8863052303030303030303030",
      INIT_79 => X"5050505050505050303030303030303030303030303030303030523030523053",
      INIT_7A => X"5050505050505050505050505050505030303030303030305050505050505050",
      INIT_7B => X"5252525252525252525252303053539775CACC33325052525252525252525252",
      INIT_7C => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_7D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_7E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_7F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_306_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_306_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(21),
      ENBWREN => enb_array(21),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(21)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb,
      O => enb_array(21)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  port (
    p_302_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized41\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized41\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  signal ena_array : STD_LOGIC_VECTOR ( 22 to 22 );
  signal enb_array : STD_LOGIC_VECTOR ( 22 to 22 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFF9FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFC7FF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFF9FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFC7FF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFBFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF87FF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_01 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_02 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_03 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_04 => X"5050505050505050505050505050505050505050505050505252525252525252",
      INIT_05 => X"3030303030303030505050505050505050505050505050505050505050505050",
      INIT_06 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_07 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_08 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_09 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_0A => X"5050505050505050505050505050505030303030303030303030303030303030",
      INIT_0B => X"3030303030303030505050505050505050505050505050505050505050505050",
      INIT_0C => X"D9FBFBFDFDFFFFFFFDFBD9B7957552502E0ECAA8883052503030303030303030",
      INIT_0D => X"5252525252525252505050505050505052525252525252525050525030523075",
      INIT_0E => X"5252525252525252525252525252525250505050505050505252525252525252",
      INIT_0F => X"5252525252525252525252303075539773CACC32525252525252525252525252",
      INIT_10 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_11 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_12 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_13 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_14 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_15 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_16 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_17 => X"5353535353535353535353535252525253535353535353535252525252525252",
      INIT_18 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_19 => X"5050505050505050505050505050505052525252525252525252525252525252",
      INIT_1A => X"3030303030303030303030303030303050505050505050505050505050505050",
      INIT_1B => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_1C => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_1D => X"5050505050505050303030303030303030303030303030303030303030303030",
      INIT_1E => X"5050505050505050505050505050505050505050505050505050505050505050",
      INIT_1F => X"5050505050505050505050505050505050505050505050505050505050505050",
      INIT_20 => X"D9FBFBFDFDFFFFFFFDFBD9B7957452500E0ECAA8885252525050505050505050",
      INIT_21 => X"5252525252525252525252525252525252525252525252525252525050523075",
      INIT_22 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_23 => X"5252525252525252525252305275539753CAEE32525252525252525252525252",
      INIT_24 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_25 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_26 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_27 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_28 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_29 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_2A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_2B => X"5555555555555555737373535353535353535353535353535555555555555555",
      INIT_2C => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_2D => X"5050505050505050525252525252525252525252525252525252525252525252",
      INIT_2E => X"3030303030303030303030303030303050505050505050505050505050505050",
      INIT_2F => X"3030303030303030303030303030303052525252525252523030303030303030",
      INIT_30 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_31 => X"5050505050505050303030303030303030303030303030303030303030303030",
      INIT_32 => X"5252525252525252525252525252525250505050505050505050505050505050",
      INIT_33 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_34 => X"D9FBFBFDFDFFFFDFFDFBD9B7957252500E0CCAA8A85252525252525252525252",
      INIT_35 => X"5252525252525252525252525252525252525252525252525252525250523075",
      INIT_36 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_37 => X"5252525252525252525252305275539752CAEE32525250525252525252525252",
      INIT_38 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_39 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_3A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_3B => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_3C => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_3D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_3E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_3F => X"7575757575757575737373737353535373737373737373735555555555555555",
      INIT_40 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_41 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_42 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_43 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_44 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_45 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_46 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_47 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_48 => X"FBFBFDFDFDFFFFFDFBFBD9B7957250300E0CCAA8A85252525252525252525252",
      INIT_49 => X"5252525252525252525252525252525252525252525252525252525252503097",
      INIT_4A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_4B => X"5252525252525252525252525275539730EC0E32525252525252525252525252",
      INIT_4C => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_4D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_4E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_4F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_50 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_51 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_52 => X"7575757575757575545454545454545452525252525252525252525252525252",
      INIT_53 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_54 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_55 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_56 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_57 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_58 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_59 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_5A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_5B => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_5C => X"DBFBFDFDFDFFFFFFFDFBD9B7957250300EECCAA8A85252525252525252525252",
      INIT_5D => X"5252525252525252525252525252525252525252525252525252525252503097",
      INIT_5E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_5F => X"5252525252525252525252525275557730EC0E52525252525252525252525252",
      INIT_60 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_61 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_62 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_63 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_64 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_65 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_66 => X"7575757575757575545454545454545454545454545454545252525252525252",
      INIT_67 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_68 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_69 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6B => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6C => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_70 => X"DBFBFDFDFDFFFFFFFDFBD9B7957250300EECCA88CA5452525252525252525252",
      INIT_71 => X"5252525252525252525252525252525252525252525252525252525252523097",
      INIT_72 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_73 => X"5252525252525252525252525275557530EC1053525252525252525252525252",
      INIT_74 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_75 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_76 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_77 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_78 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_79 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_7A => X"7575757575757575757575757575757575757575757575755454545452525252",
      INIT_7B => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_7C => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_7D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_7E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_7F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_302_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_302_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(22),
      ENBWREN => enb_array(22),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(22)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb,
      O => enb_array(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized42\ is
  port (
    p_298_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized42\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized42\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized42\ is
  signal ena_array : STD_LOGIC_VECTOR ( 23 to 23 );
  signal enb_array : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFBFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF87FF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFBFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF8FFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFBFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF8FFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFF3FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_01 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_02 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_03 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_04 => X"D9FBFDFDFDFFFFFFFDFBD9B7957250300EECCA86CA7552525252525252525252",
      INIT_05 => X"52525252525252525252525252525252525252525252525252525252525230B7",
      INIT_06 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_07 => X"525252525252525252525252537575752EEC1053525252525252525252525252",
      INIT_08 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_09 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_0A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_0B => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_0C => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_0D => X"5454545454545454545454545454545452525252525252525252525252525252",
      INIT_0E => X"7575757575757575757575757575757575757575757575757575757575545454",
      INIT_0F => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_10 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_11 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_12 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_13 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_14 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_15 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_16 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_17 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_18 => X"DBFBFDFDFFFFFFFFFDFBD9B7957250300EECCA86EC7552525252525252525252",
      INIT_19 => X"52525252525252525252525252525252525252525252525252525252525250B9",
      INIT_1A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_1B => X"525252525252525252525252537575750EEC1053525252525252525252525252",
      INIT_1C => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_1D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_1E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_1F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_20 => X"5454545454545454525252525252525252525252525252525252525252525252",
      INIT_21 => X"7575757575757575757575757575757575757575757575755454545454545454",
      INIT_22 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_23 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_24 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_25 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_26 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_27 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_28 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_29 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_2A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_2B => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_2C => X"FBFBFDFDFFFFFFFDFBFBD9B7957250300EECCA86EE7552525252525252525252",
      INIT_2D => X"52525252525252525252525252525252525252525252525252525252525252B9",
      INIT_2E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_2F => X"525252525252525252525252535375750EEC1053525252525252525252525252",
      INIT_30 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_31 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_32 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_33 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_34 => X"7575757575757575545454545454545474747474747474745252525252525252",
      INIT_35 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_36 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_37 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_38 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_39 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_3A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_3B => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_3C => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_3D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_3E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_3F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_40 => X"FBFBFDFDFFFFFFFDFBFBD9B59572502E0EECCA860E7552525252525252525252",
      INIT_41 => X"52525252525252525252525252525252525252525252525252525252525252B9",
      INIT_42 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_43 => X"525252525252525252525252755375750EEC1053527252535252525252525252",
      INIT_44 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_45 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_46 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_47 => X"7474747474747474545454545454545454545454545454545252525252525252",
      INIT_48 => X"7575757575757575757575757575757575757575757575755454545454545454",
      INIT_49 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_4A => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_4B => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_4C => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_4D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_4E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_4F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_50 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_51 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_52 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_53 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_54 => X"FBFBFDFDFFFFFFFDFBFBD7959572502E0EECC8860E7552525252525252525252",
      INIT_55 => X"52525252525252525252525252525252525252525252525252525252525252B9",
      INIT_56 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_57 => X"525252525252525252525252755375750EEC3053527252535252525252525252",
      INIT_58 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_59 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_5A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_5B => X"7474747474747474545454545454545454545454545454545454545454545454",
      INIT_5C => X"7575757575757575757575757575757575757575757575755555555555555555",
      INIT_5D => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_5E => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_5F => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_60 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_61 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_62 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_63 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_64 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_65 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_66 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_67 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_68 => X"FBFBFDFDFFFFFFFDFBD9D7B7957250300EECA886307552525252525252525252",
      INIT_69 => X"52525252525252525252525252525252525252525252525252525252525252D9",
      INIT_6A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6B => X"52525252525252525252543275537553EC0E3073725252525252525252525252",
      INIT_6C => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_6E => X"5252525252525252545454525252525254545454545454545252525252525252",
      INIT_6F => X"7575757575757575757575757575757575757575757575755454545454545454",
      INIT_70 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_71 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_72 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_73 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_74 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_75 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_76 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_77 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_78 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_79 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_7A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_7B => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_7C => X"FBFBFDFDFFFFFFFDFBD9B7B59272502E0EECA886307552525252525252525252",
      INIT_7D => X"52525252525252525252525252525252525252525252525252525252525272D9",
      INIT_7E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_7F => X"52525252525252527552545253537552ECEE3075725252525252525252525252",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_298_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_298_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(23),
      ENBWREN => enb_array(23),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(23)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb,
      O => enb_array(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized43\ is
  port (
    p_294_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized43\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized43\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized43\ is
  signal ena_array : STD_LOGIC_VECTOR ( 24 to 24 );
  signal enb_array : STD_LOGIC_VECTOR ( 24 to 24 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFF8FFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFF3FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF73FFFFFFFFFFFFFFFFFFFFFFF8FFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFF73FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE73FFFFFFFFFFFFFFFFFFFFFFF8FFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFEF3FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_01 => X"5454545454545454525252525252525252525252525252525252525252525252",
      INIT_02 => X"7575757575757575757575757554545454545454545454545252525252525252",
      INIT_03 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_04 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_05 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_06 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_07 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_08 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_09 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_0A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_0B => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_0C => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_0D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_0E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_0F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_10 => X"FBFBFDFDFFFFFFFDFBD9B7957252502E0EECA886307552525252525252525252",
      INIT_11 => X"52525252525252525252525252525252525252525252525252525252525274D9",
      INIT_12 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_13 => X"52525252525252525252525297537573EEEE3075725252525252525252525252",
      INIT_14 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_15 => X"7575757575757575545454545454545454545454545454545252525252525252",
      INIT_16 => X"7575757575757575757575757575757575757575757575755454545454545454",
      INIT_17 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_18 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_19 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_1A => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_1B => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_1C => X"5252525252525252525252525252525274747474747474745252525252525252",
      INIT_1D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_1E => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_1F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_20 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_21 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_22 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_23 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_24 => X"FBFBFDFDFFFFFFFDFBD9B7957252502E0ECAA888527552725252525252525252",
      INIT_25 => X"52525252525252525252525252525252525252525252525252525252525275D9",
      INIT_26 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_27 => X"525252525252525275755277973075B9EEEE3075735252525252525252525252",
      INIT_28 => X"5454545454545454757554545454525252525252525252525252525252525252",
      INIT_29 => X"7575757575757575757575757575757575757575757575755454545454545454",
      INIT_2A => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_2B => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_2C => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_2D => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_2E => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_2F => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_30 => X"7474747474747474747474747474747454545454545454547575757575757575",
      INIT_31 => X"5252525252525252525252525252525252525252525252527474747474747474",
      INIT_32 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_33 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_34 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_35 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_36 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_37 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_38 => X"FBFBFDFDFFFFFDFDFBD9B7957252500E0ECAA888537552725252525252525252",
      INIT_39 => X"52525252525252525252525252525252525252525252525252525252525275D9",
      INIT_3A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_3B => X"5454545454545454525252BBCA317597ECEC3075735252525252525252525252",
      INIT_3C => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_3D => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_3E => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_3F => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_40 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_41 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_42 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_43 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_44 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_45 => X"7474747474747474747474747474747474747474747474747575757575757575",
      INIT_46 => X"7474747474747474747474747474747474747474747474747474747474747474",
      INIT_47 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_48 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_49 => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_4A => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_4B => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_4C => X"FBFBFDFDFFFFFDFDFBD9B7957252500E0ECAA8A8757552735252525252525252",
      INIT_4D => X"74747474747474745252525252525252525252525252525272745255525295D9",
      INIT_4E => X"5252525252525252747474747474747474747474747474747474747474747474",
      INIT_4F => X"75757575757575757575B95564537575CCCC3075755455555454545454545454",
      INIT_50 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_51 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_52 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_53 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_54 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_55 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_56 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_57 => X"7777777777777777777777777777777775757575757575757575757575757575",
      INIT_58 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_59 => X"7474747474747474757575757575757575757575757575757575757575757575",
      INIT_5A => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_5B => X"5252525252525252525252525252525274747474747474747474747474747474",
      INIT_5C => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_5D => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_5E => X"5252525252525252545454545454545452525252525252525252525252525252",
      INIT_5F => X"5252525252525252525252525252525252525252525252525252525252525252",
      INIT_60 => X"FBFBFDFDFFFFFDFDFBD9B7957252300E0CCAA8A8757552735252525252525252",
      INIT_61 => X"75757575757575755454545454545454747474747474747472755255525297D9",
      INIT_62 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_63 => X"75757575757575757575976686537574CCCA3075757555555555555555555555",
      INIT_64 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_65 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_66 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_67 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_68 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_69 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_6A => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_6B => X"7777777777777777777777777777777777777777777777777575757575757575",
      INIT_6C => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_6D => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_6E => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_6F => X"7474747474747474747474747474747474747474747474747474747474747474",
      INIT_70 => X"7474747474747474747474747474747474747474747474747474747474747474",
      INIT_71 => X"7474747474747474747474747474747474747474747474747474747474747474",
      INIT_72 => X"7474747474747474545454545454545452525252525252527474747474747474",
      INIT_73 => X"7575757575757575747474747474747474747474747474745252525252525252",
      INIT_74 => X"FBFBFDFDFFFFFDFDFBD9B7957252300E0CCAA8A8757552737474747474747474",
      INIT_75 => X"75757575757575755454545454545454747474747474747474755275525297D9",
      INIT_76 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_77 => X"7575757575757575759575420E979774AAAA1075757575757575757575757575",
      INIT_78 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_79 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_7A => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_7B => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_7C => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_7D => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_7E => X"7777777777777777777777777777777777777777777777777575757575757575",
      INIT_7F => X"9797979797979797777777777777777777777777777777777777777777777777",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_294_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_294_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(24),
      ENBWREN => enb_array(24),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => ena,
      O => ena_array(24)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => enb,
      O => enb_array(24)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized44\ is
  port (
    p_290_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized44\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized44\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized44\ is
  signal ena_array : STD_LOGIC_VECTOR ( 25 to 25 );
  signal enb_array : STD_LOGIC_VECTOR ( 25 to 25 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF8FFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFC00FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFF0FFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFCC0FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC1FFFFFFFFFFFFFFFFFFFFFFF1FFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFEC1FFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_01 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_02 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_03 => X"7474747474747474747474747474747474747474747474747474747474747474",
      INIT_04 => X"5454545454545454757575757575757575757575757575757575757575757575",
      INIT_05 => X"7474747474747474747474747474747474747474747474745454545454545454",
      INIT_06 => X"7474747474747474757575757575757574747474747474747575757575757575",
      INIT_07 => X"7474747474747474747474747474747474747474747474747575757575757575",
      INIT_08 => X"FBFDFFFFFFFFFFFFFBD9B5957450302E0ECA86CA757474757575757575757575",
      INIT_09 => X"757575757575757575757575757575757575757575757575757575545452B7D9",
      INIT_0A => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_0B => X"75757575757575757577530E31533230EE0E7555757554757575757575757575",
      INIT_0C => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_0D => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_0E => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_0F => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_10 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_11 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_12 => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_13 => X"9797979797979797979797979797979797979797979797977777777777777777",
      INIT_14 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_15 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_16 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_17 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_18 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_19 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_1A => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_1B => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_1C => X"D9DBB999DB999775B7D9B7957252300EECCA86CA777474757575757575757575",
      INIT_1D => X"757575757575757575757575757575757575757575757575757575755272B9DB",
      INIT_1E => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_1F => X"75757575757575757555A82242646486446664EC757777557575757575757575",
      INIT_20 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_21 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_22 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_23 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_24 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_25 => X"7777777777777777757575757575757577777777777777777575757575757575",
      INIT_26 => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_27 => X"9797979797979797979797979797979797979797979797977777777777777777",
      INIT_28 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_29 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_2A => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_2B => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_2C => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_2D => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_2E => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_2F => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_30 => X"2E7230107530300CB7D9B7947252300EECCA86EC977474757575757575757575",
      INIT_31 => X"7575757575757575757575757575757575757575757575757575757575749775",
      INIT_32 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_33 => X"75757575757575757775864264A8886466422064757574547575757575757575",
      INIT_34 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_35 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_36 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_37 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_38 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_39 => X"7777777777777777777777777777777777777777777777777777777775757575",
      INIT_3A => X"9797979797979797979797979797979797979797979797977777777777777777",
      INIT_3B => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_3C => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_3D => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_3E => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_3F => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_40 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_41 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_42 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_43 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_44 => X"B7FDDBFFFFFFFFDBF9FBB7957250300EEECA86EC977474757575757575757575",
      INIT_45 => X"757575757575757575757575757575757575757575757575757575755275D9B7",
      INIT_46 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_47 => X"75757575757575757597CA860E75EE42EC8886CAB97574757575757575757575",
      INIT_48 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_49 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_4A => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_4B => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_4C => X"7777777777777777777777777777757577777777777777777575757575757575",
      INIT_4D => X"9797979797979797777777777777777777777777777777777777777777777777",
      INIT_4E => X"9797979797979797979797979797979797979797979797977777777777777777",
      INIT_4F => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_50 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_51 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_52 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_53 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_54 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_55 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_56 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_57 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_58 => X"B7B9745432107430D9D9959575522E0EECAA860E977574757575757575757575",
      INIT_59 => X"757575757575757575757575757575757575757575757575757575757575B995",
      INIT_5A => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_5B => X"757575757575757575970E4230B9EC20CC888675977575757575757575757575",
      INIT_5C => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_5D => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_5E => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_5F => X"7777777777777777757575757575757575757575757575757575757575757575",
      INIT_60 => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_61 => X"9797979797979797979797979797979777777777777777779797977777777777",
      INIT_62 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_63 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_64 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_65 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_66 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_67 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_68 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_69 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_6A => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_6B => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_6C => X"9597757755559752D9D9B5957250300EECA8860E977574757575757575757575",
      INIT_6D => X"757575757575757575757575757575757575757575757575757575777772720E",
      INIT_6E => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_6F => X"75757575757575757597552030978620EE66CAB9757597757575757575757575",
      INIT_70 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_71 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_72 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_73 => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_74 => X"9797979797979797979797979777777777777777777777777777777777777777",
      INIT_75 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_76 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_77 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_78 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_79 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_7A => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_7B => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_7C => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_7D => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_7E => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_7F => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_290_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_290_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(25),
      ENBWREN => enb_array(25),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => ena,
      O => ena_array(25)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => enb,
      O => enb_array(25)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized45\ is
  port (
    p_286_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized45\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized45\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized45\ is
  signal ena_array : STD_LOGIC_VECTOR ( 26 to 26 );
  signal enb_array : STD_LOGIC_VECTOR ( 26 to 26 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC3FFFFFFFFFFFFFFFFFFFFFFF1FFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFE7FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF1FFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFE7FFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF1FFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFE7FFFFFFFFFFFFFFFFFF9FFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFF8FE1FFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFF8FFFF1FFF",
      INIT_00 => X"FFFFFFFFFFFFFFFBFBFBB7957250300EECA88630977575757575757575757575",
      INIT_01 => X"7575757575757575757575757575757575757575757575757575757575529797",
      INIT_02 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_03 => X"7575757575757575757597CA5377AA66EE885297757575757575757575757575",
      INIT_04 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_05 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_06 => X"7777777777777777777777777777777775757575757575757575757575757575",
      INIT_07 => X"9797979797979797777777777777777777777777777777777777777777777777",
      INIT_08 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_09 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_0A => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_0B => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_0C => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_0D => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_0E => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_0F => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_10 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_11 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_12 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_13 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_14 => X"DBFDFDFFFFFFFDFBF9B79595755252300ECA8630977575757575757575757575",
      INIT_15 => X"757575757575757575757575757575757575757575757575757575757575D9FD",
      INIT_16 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_17 => X"757575757575757575759777555353ECEE339997757575757575757575757575",
      INIT_18 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_19 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_1A => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_1B => X"9797979797979797777777777777777777777777777777777777777777777777",
      INIT_1C => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_1D => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_1E => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_1F => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_20 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_21 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_22 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_23 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_24 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_25 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_26 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_27 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_28 => X"FBFDFDFDFFFFFDFBD9B7957472502E0EEECAA832997475757575757575757575",
      INIT_29 => X"757575757575757575757575757575757575757575757575545477757597D9FB",
      INIT_2A => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_2B => X"757575757575757577757775535310ECCC539775757575777575757575757575",
      INIT_2C => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_2D => X"7777777777777777777777777777777775757575757575757575757575757575",
      INIT_2E => X"7777779777777777777777777777777797757577777577777777777777777777",
      INIT_2F => X"9797979797979797979797979797979797977777777797979797777777777777",
      INIT_30 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_31 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_32 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_33 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_34 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_35 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_36 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_37 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_38 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_39 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_3A => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_3B => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_3C => X"FDFDFDFFDFDDFDFBD9B7957472502E0ECCA88630977475757575757575757575",
      INIT_3D => X"757575757575757575757575757575757575757575757575777775757597DBDB",
      INIT_3E => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_3F => X"757575757575757577757775535310ECCC539775757575777575757575757575",
      INIT_40 => X"7777777777777777757575757575757575757575757575757575757575757575",
      INIT_41 => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_42 => X"B9B9999797979799979797777777779797979797977777777777777777777777",
      INIT_43 => X"9797979797979797979797979797979797979797979797979775977777979797",
      INIT_44 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_45 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_46 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_47 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_48 => X"7575757575757575757575757575757577777777777777777777777777777777",
      INIT_49 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_4A => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_4B => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_4C => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_4D => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_4E => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_4F => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_50 => X"FFFBFDFFDFDFFDFBD9B7957472502E0ECCA88630977575757575757575757575",
      INIT_51 => X"7575757575757575757575757575757575757575757575755575977597DBDBFF",
      INIT_52 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_53 => X"75757575757575757775977553530EECEC559775777575777575757575757575",
      INIT_54 => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_55 => X"9797979797979797777777777777777797979797979797977777777777777777",
      INIT_56 => X"2E0E0C0C0E30727497B7B9979777779797757797777797979797979797979797",
      INIT_57 => X"9797979797979797979797979797979797979797979797977799977597B99772",
      INIT_58 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_59 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_5A => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_5B => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_5C => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_5D => X"7575757575757575757575757575757577777777777777777777777777777777",
      INIT_5E => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_5F => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_60 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_61 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_62 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_63 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_64 => X"FFFFFDFFFFDDFDFBD9B7957472502E0EECA88652977577757575757575757575",
      INIT_65 => X"7575757575757575757575757575757575757575757575759775759754CC8832",
      INIT_66 => X"7575757575757575777777777777777775757575757575757575757575757575",
      INIT_67 => X"77777777777777777777975553530ECCEE559775777575777777777777777777",
      INIT_68 => X"9797979797979797777777777777777777777777777777777777777777777777",
      INIT_69 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_6A => X"C8CAEAEAEAEAEAEA0C3075B7B997977797979797979797979797979797979797",
      INIT_6B => X"979797979797979797979797979797979797979797979797777797B9B730EAC8",
      INIT_6C => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_6D => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_6E => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_6F => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_70 => X"7777777777777777777777777777777797979797979797979797979797979797",
      INIT_71 => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_72 => X"7777777777777777777777777777777775757575757575757777777777777777",
      INIT_73 => X"7575757575757575777777777777777775757575757575757575757575757575",
      INIT_74 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_75 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_76 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_77 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_78 => X"32FFFDFDFFDDFDFBD9B7957452302E0EECA88655977577757575757575757575",
      INIT_79 => X"777777777777777777777777777777777575757577777777749775BB0E000000",
      INIT_7A => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_7B => X"97979797979797979797975353530ECCEE759777977777777777777777777777",
      INIT_7C => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_7D => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_7E => X"0C0C0C0C0C0A0AEAEAC8CA0C5297B9B997979797979797979797979797979797",
      INIT_7F => X"9797979797979797979797979797979797979797979797977777B9970CC8EAEA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_286_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_286_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(26),
      ENBWREN => enb_array(26),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(14),
      I4 => ena,
      O => ena_array(26)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => enb,
      O => enb_array(26)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized46\ is
  port (
    p_282_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized46\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized46\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized46\ is
  signal ena_array : STD_LOGIC_VECTOR ( 27 to 27 );
  signal enb_array : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFE7FFFFFFFFFFFFFFFFFF07FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFC3FFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFE50070FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFE07FFF1FFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFC7FFFFFFFFFFFFFFFFFC07FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC003D7FFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFA9000F9FFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF387FFF1FFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFCFFFFFFFFFFFFFFFFFE987FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF29000F47FFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFE290003E3FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFEF87FFF1FFF",
      INITP_0F => X"FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_01 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_02 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_03 => X"9999999999999999999999999999999999999797979797979797979797979797",
      INIT_04 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_05 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_06 => X"7777777777777777777777777777777777777777777777779797979797979797",
      INIT_07 => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_08 => X"7575757575757575757575757575757575757575757575757575757575757575",
      INIT_09 => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_0A => X"7777777777777777777777777777777775757575757575757575757575757575",
      INIT_0B => X"7777777777777777777777777777777775757575757575757777777777777777",
      INIT_0C => X"88FFFDFDFFFDFDFBD9B7957252302E0ECCA88675977577757777777777777777",
      INIT_0D => X"777777777777777777777777777777777777777797979797977499DDEC000000",
      INIT_0E => X"9797979797979797777777777777777797979797979797977777777777777777",
      INIT_0F => X"97979797979797979797975353530ECCEE779797979777779797979797979797",
      INIT_10 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_11 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_12 => X"0C0C0C0C0C0C0C0C0C0CECCAC8EC52B797979797979797979797979797979797",
      INIT_13 => X"97979797979797979797979797979797979797979797979777BB970CC8EA0CEA",
      INIT_14 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_15 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_16 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_17 => X"9999999999999999999999999999999999999999999999999797979797979797",
      INIT_18 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_19 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_1A => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_1B => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_1C => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_1D => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_1E => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_1F => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_20 => X"A8FDFDFDFDFDFDFBD9B7957252300E0CCCA8A897977597977777777777777777",
      INIT_21 => X"97979797979797979797979797979797779797979797979799B975A822002000",
      INIT_22 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_23 => X"97979797979797979797975353330ECCEE779797979777979797979797979797",
      INIT_24 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_25 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_26 => X"ECECECECECECECECEC0C0C0CEAEAEAEA7597B9B9979797979797979797979797",
      INIT_27 => X"979797979797979797979797979797979797979797979797B9972EE8EA0AEA0C",
      INIT_28 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_29 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_2A => X"9999999999999999999999999999999997979797979797979797979797979797",
      INIT_2B => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_2C => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_2D => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_2E => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_2F => X"7777777777777777777777777777777797979797979797979797979797979797",
      INIT_30 => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_31 => X"7777777777777777777777777777777777777777777777777777777777777777",
      INIT_32 => X"7777777777777777777777777777777797979797979797979797979797979797",
      INIT_33 => X"9797979797979797979797979797979797979797979797977777777777777777",
      INIT_34 => X"A8DBDBFDFDFDFBF9D9B7957250300E0CCAA8A897977597979797979797979797",
      INIT_35 => X"97979797979797979797979797979797979797979797979732BBEE22AAA86644",
      INIT_36 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_37 => X"9797979797979797979797525333EECCEE979797979777979797979797979797",
      INIT_38 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_39 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_3A => X"ECECECECECECECECECEC0C0C0C0CEA0AA80E75B9B99797979797979797979797",
      INIT_3B => X"979797979797979797979797979797979797979797979799970EE80A0A0AECEA",
      INIT_3C => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_3D => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_3E => X"9999999999999999999999999999999997979797979797979797979797979797",
      INIT_3F => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_40 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_41 => X"9797979797979797777797979797977797979797979797979797979797979797",
      INIT_42 => X"7777979797979797777777979797977777777797979797777797979797979777",
      INIT_43 => X"7777779797977777979797979777777775777797979777777777777777777777",
      INIT_44 => X"7777777777777777777777779777777797979797979777777577979797979797",
      INIT_45 => X"7777777777777777979797777777777795979797979797977777777777979797",
      INIT_46 => X"9797979797979797979797979797979777777777777777779797979797979797",
      INIT_47 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_48 => X"A8B9FBFBFBFDFBD9D7B79572502E0E0CCA86AA99979797779797979797979797",
      INIT_49 => X"97979797979797979797979797979797779797979797B90E00AA325232ECCC42",
      INIT_4A => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_4B => X"9797979797979797779775535332ECCC10999797979797979797979797979797",
      INIT_4C => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_4D => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_4E => X"ECECECECECECECECECECECEC0C0C0C0C0CC8EA5099B997979797979797979797",
      INIT_4F => X"97979797979797979797979797979797B79797999977B9B90CEA0AEA0CEAEC0C",
      INIT_50 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_51 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_52 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_53 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_54 => X"9797979797977777979797979797979797979797979797979797979797979797",
      INIT_55 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_56 => X"9797979797777777979797979797979797979797979797979797979797979797",
      INIT_57 => X"5252527474757575757575757577777797979797979797977777979797979797",
      INIT_58 => X"7575759797979797979797977775757574747252525252525252525252525252",
      INIT_59 => X"9797979797979797979797979797979797979797979797779797979797979797",
      INIT_5A => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_5B => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_5C => X"A8B9B9FBFBFBFBD9D7B5947250300EECCA86AA99979797779797979797979797",
      INIT_5D => X"979797979797979797979797979797979797977797B975860EEEEE3032EC8842",
      INIT_5E => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_5F => X"9797979797979797979775535330ECCC10999797979797979797979797979797",
      INIT_60 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_61 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_62 => X"ECECECECECECECECECECECEC0C0C0C0CEA0CEAC8EC75B9B9979797979797B977",
      INIT_63 => X"979797979797979797979797979797979797999797BB970EEAEA0CEA0CEAEC0C",
      INIT_64 => X"9999999999999999999999999999999997979797979797979797979797979797",
      INIT_65 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_66 => X"B9B9B9B9B9B9B9B9999999999999999999999999999999999999999999999999",
      INIT_67 => X"B9B9B9B9B9B9B9B9999999999999999999999999999999999999999999999999",
      INIT_68 => X"9797979797979797979777779797777797979797979797979797979797979797",
      INIT_69 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_6A => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_6B => X"0E0E2E2E2E2E3030303030303052525275757575759797979797979797979797",
      INIT_6C => X"97979797979795757575747252525050302E2E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_6D => X"9797979797979797979797979797979797979797777777777777777797979797",
      INIT_6E => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_6F => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_70 => X"EEB9B9DBFBFBFBD9D7B7957250302E0CCA86CCB9979797979797979797979797",
      INIT_71 => X"979797979797979797979797979797979797979797B90E423051300E0EEC8620",
      INIT_72 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_73 => X"9797979797979797979975535330ECCC30999797979797979797979797979797",
      INIT_74 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_75 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_76 => X"ECECECECECECECECECECECECECEC0C0C0C0C0CEACAEA50B9BB97999797997799",
      INIT_77 => X"9797979797979797979797979797979797999997B9B92EC8E8EA0CEA0CEAEC0C",
      INIT_78 => X"9999999999999999999999999999999997979797979797979999999999999999",
      INIT_79 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_7A => X"B9B9B9B9B9B9B9B999999999999999999999999999999999B9B9B9B9B9B9B9B9",
      INIT_7B => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B99999999999999999",
      INIT_7C => X"9797979797979797979797979797979797979797979797977575757474747474",
      INIT_7D => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_7E => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_7F => X"0C0C0C0C0C0C0C0C0C0C0CEC0C0C0C0E0E0E3030305252525275757575979797",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_282_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_282_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(27),
      ENBWREN => enb_array(27),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => ena,
      O => ena_array(27)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => enb,
      O => enb_array(27)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized47\ is
  port (
    p_278_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized47\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized47\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized47\ is
  signal ena_array : STD_LOGIC_VECTOR ( 28 to 28 );
  signal enb_array : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFCFFFFFFFFFFFFFFFFFC08FFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC28000139FFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFF82800216EFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFCF87FFE1FFF",
      INITP_04 => X"FFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFCFFFFFFFFFFFFFFFFFCF87FF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02400303F3FFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001007FFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFE0240030199FFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFC007FFE3FFF",
      INITP_09 => X"FFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFCFFFFFFFFFFFFFFFFFC002000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0300070D8CFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000FFFFFFFFFFF",
      INITP_0D => X"FFFFE02901000027FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFF9FFFFF00FFF",
      INITP_0E => X"FFFFE3FC00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFCFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"979574747272525030302E2E2E2E2E2E2E0C0C0C0C2E0C0C0C0C0C0C0C0C0C0C",
      INIT_01 => X"9797979797979797979797979797979777777797779797979797979797979797",
      INIT_02 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_03 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_04 => X"33B9B9DBFBFBF9D7B795727250300EECCA86CCB9979797979797979797979797",
      INIT_05 => X"97979797979797979797979797979797979797979997EC88CAECECEC0CEC6442",
      INIT_06 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_07 => X"9797979797979797979975535330ECCC32999797979797979797979797979797",
      INIT_08 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_09 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_0A => X"ECECECECECECECECECECECECECECEC0CECEA0C0E0CE8EA2EB9BB9797B9999799",
      INIT_0B => X"99999999999999999999999999999999999997B9B92EC8EAC8EA0CEA0CEAECEC",
      INIT_0C => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_0D => X"B9B9B9B9B9B9B9B9999999999999999999999999999999999999999999999999",
      INIT_0E => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_0F => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_10 => X"9797979797979797979797979777757572525252525050303030302E2E2E2E2E",
      INIT_11 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_12 => X"5252747575759797979797979797979797979797979797979797979797979797",
      INIT_13 => X"2E2E2E2E2C0C0C0C0C0C0C0CECECECECECECECEC0C0C0E0E0E0E2E3030305252",
      INIT_14 => X"5050302E2E2E2E0E0C0C0C2C2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_15 => X"9797979797979797979797979797979777779797979797979797757474725252",
      INIT_16 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_17 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_18 => X"AA9797B9FBD9D9B797957552302E0CECAA86ECBB979797979797979797979797",
      INIT_19 => X"97979797979797979797979797979797979797979954AAEC0C0C0C0E2EEC4242",
      INIT_1A => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_1B => X"9797979797979797999975535330CCCC53B99997979797979797979797979797",
      INIT_1C => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_1D => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_1E => X"ECECECECECECECECECEC0CECECECEC0CEC0C0CEC0C0C0AC80E97DBB997979997",
      INIT_1F => X"999999999999999999999999999999999999BBB92EC8E8EAC8EA0AEA0CECECEC",
      INIT_20 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_21 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_22 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_23 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_24 => X"979797979797979797757452523030300E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C",
      INIT_25 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_26 => X"0E0E0E3030305252525275757575779797979797979797979797979797979797",
      INIT_27 => X"2E2E2E2E2E2E2E2E2E2E0E0C0C0C0C0CECECECECECECECECECECECECECECEC0C",
      INIT_28 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E4E4E2E2E2E2E4E4E2E2E2E2E2E2E2E2E2E2E",
      INIT_29 => X"979797979797979797979797979797979797979775747252505030302E2E0E0E",
      INIT_2A => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_2B => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_2C => X"4233B95395B93097533050300EECCACAA864EEBB999797979797979797979797",
      INIT_2D => X"9797979797979797979797979797979797979797B952A8EC0C0E0E0E0EEC6422",
      INIT_2E => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_2F => X"979797979797979799B975535310CCCC55B99997979799979797979797979797",
      INIT_30 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_31 => X"9999999999999999999999999999999999999999999999999797979797979797",
      INIT_32 => X"ECECECECECECECECECEC0C0CECECECECECEC0C0C0C0A0C0CC8EC97B9B9999799",
      INIT_33 => X"999999999999999999999999999999999997DB52C8E8EAC8C8E80CEAEA0CECEA",
      INIT_34 => X"B9B9B9B9B9B9B9B99999999999999999B9B9B9B9B9B9B9B99999999999999999",
      INIT_35 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_36 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_37 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_38 => X"979797757452525230300E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_39 => X"7575757575757575757575757575759775779797979777759797979797979797",
      INIT_3A => X"ECECECECECECECECEC0E0E0E0E30303052525252525252527474757575757575",
      INIT_3B => X"2E2E2E2E2E2E2E2E2E2E2E2E0E0E0C0C0C0CECECECECECECECECECECECECEC0C",
      INIT_3C => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E4E4E4E5050504E2E2E2E2E2E2E2E2E2E",
      INIT_3D => X"9797979797979797979797979797979797977452302E0E0C2E2E2E2E2E2C2C2C",
      INIT_3E => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_3F => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_40 => X"A8999797B99797999755555353530EECA8640EBB979797979797979797979797",
      INIT_41 => X"9797979797979797979797979797979797979797BB52CACAEEECCAAAAA660000",
      INIT_42 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_43 => X"999999999999999999B97552530ECCCC55BB9999979799999797979797979797",
      INIT_44 => X"9999999999999999979797979797979797979797979797979999999999999999",
      INIT_45 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_46 => X"ECECECECECECECECECEC0C0CECEAECECEAEAEA0C0CEAEC0C0CC8CA74DBB9B997",
      INIT_47 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B999B9B9EAC8EAC8C8C8C80CEAEA0CEAEC",
      INIT_48 => X"B9B9B9B9B9B9B9B99999999999999999B9B9B9B9B9B9B9B99999999999999999",
      INIT_49 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_4A => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_4B => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_4C => X"30303030300E0E0E0E0E0C0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_4D => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E303030303030303030303030303030303030",
      INIT_4E => X"ECECECECECECECECCAECECECECECECECECECECECEC0E0E0E0E0E0E0E0E0E0E0E",
      INIT_4F => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0E0E0C0C0C0C0C0CECECECECECECECEC",
      INIT_50 => X"4E4E2E2E2E2C2C2C2E2E2E2E2E2E4E4E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_51 => X"979797979797979797979797979797977452300E0C0C2C2E2E2E2E2E2E4E4E4E",
      INIT_52 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_53 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_54 => X"A8EE0EECECCCAA888886A88886AACCEE0ECA53DD999997979797979797979797",
      INIT_55 => X"9797979797979797979797979797979797979799B91088862044646686668868",
      INIT_56 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_57 => X"999999999999999999B97550530ECCEC75BB9999979799999797979797979797",
      INIT_58 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_59 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_5A => X"ECECECECECECECECEC0C0C0CECEAECEC0C0CEC0C0CECECEC0C0CC8EA75DBB9B9",
      INIT_5B => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B999DB75A6C8E8C8C8C8C82C0CEAECEAEC",
      INIT_5C => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B99999999999999999",
      INIT_5D => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_5E => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_5F => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_60 => X"0E0E0E0C0C0C0C0C0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C0C0C0E0E0E0E0E0E",
      INIT_61 => X"ECECECECECECECECECECECECECECECECECECECEC0C0C0E0E0C0C0C0C0C0C0C0C",
      INIT_62 => X"ECCCCCCCECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_63 => X"4E4E4E4E2E2E2E4E2E4E4E4E2E2E2E2E0E0C0C0C0C0C0C0C0C0C0CECECECECEA",
      INIT_64 => X"2E2E2E0C0C0C2E2E2E2E2E2E2E2E2E4E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E4E",
      INIT_65 => X"979797979797979777979797979794724E2E2E2E2E2E2E2E4E4E4E4E4E4E2E2E",
      INIT_66 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_67 => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_68 => X"FFFFFFFFFFFDFDFBDB977533EECAAA66444442A877DDB9B9977797B997979799",
      INIT_69 => X"97979797979797979797979797979797999777B9B9ECA80E55BBFFFFFFFFFFFF",
      INIT_6A => X"9797979797979797999999999999999999999999999999999999999999999999",
      INIT_6B => X"B999999999B9999999B9533030ECAAEC97B997B999B997999999999999999999",
      INIT_6C => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_6D => X"99B9B99997B9B99999999999999999999999B99799B9979999B9B9B7B7B7B999",
      INIT_6E => X"ECECECECECECEC0CECECECECECECECEAECECECECECECECECECEC0CEAEA72DB99",
      INIT_6F => X"B9B9B9B9B9B9B9B99999999999999999B9DB30A6C8C8C8A8C8842EEA0CEAEC0C",
      INIT_70 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_71 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_72 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_73 => X"BBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_74 => X"0C0C0C0C0C0C0E0E0C0C0C0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_75 => X"ECECECECECECECECECECECECECECECECECECECECECECECEC0C0C0C0C0C0C0C0C",
      INIT_76 => X"ECECECECECECECECECECECECECECECEACAECECECECECECECECECECECECECECEC",
      INIT_77 => X"4E4E50504E4E4E4E4E4E2E2E2E2E2E2E2E0E0CECECEC0C0C0C0C0C0C0C0CECEC",
      INIT_78 => X"0E0E0C2E2E2E2E2E2E2E2E2E2E2E4E4E2E2E2E2E2E2E2E2E2E2E2E2E4E4E4E4E",
      INIT_79 => X"9797979797979797979999979572502E2E2E2E2E2E2E4E4E4E4E4E4E2E2E2E2E",
      INIT_7A => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_7B => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_7C => X"FFFFFFFFFFFFFDFBFBF9D9D9D9B7B7B77753ECA8CA0E53B9B9BB979797979797",
      INIT_7D => X"979797979797979797979797979797979799979797B9FDFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_7F => X"B9999999B99999B9BB9975779730EEEE99DDB997B99799999999999999999999",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_278_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_278_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(28),
      ENBWREN => enb_array(28),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(28)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb,
      O => enb_array(28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized48\ is
  port (
    p_274_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized48\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized48\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized48\ is
  signal ena_array : STD_LOGIC_VECTOR ( 29 to 29 );
  signal enb_array : STD_LOGIC_VECTOR ( 29 to 29 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03000000037FFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03F80000000000000FF1FFFFFFF",
      INITP_02 => X"FFFFE0100000007BFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFFFFFFFFFFF7FFFCFF",
      INITP_03 => X"FFFFFC0FE0000000003F00FFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FF803FFFFFFFFFFFFFFFF83FF003E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01A00000079FFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03F0000000000F0FFFE0FFFFFF",
      INITP_07 => X"FFFFE0080000002CFFFFFFFFFFFFFFFFFFB03FFFFFFFFFFFFFFFFFFFFFFFF07F",
      INITP_08 => X"FFFFFFC01000000000000FF800FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFB07FFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00C000000A4FFFFEFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000F003F003FF",
      INITP_0C => X"FFFFE00C0000009EFFFFE61FFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFF07F",
      INITP_0D => X"FFFFFFF8000000000000000001C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FF947FFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE004000000CD7FFFFFC1FFFFFFFF",
      INIT_00 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_01 => X"B999B9B99999B9B9999999999999999999B977DB9799B99797B999B9B99797B9",
      INIT_02 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECEC0C0AEA0C74BB",
      INIT_03 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9DB0EA6C8C8C8C8A6A60C50EAEAEAEC",
      INIT_04 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_05 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_06 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_07 => X"BBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_08 => X"ECECEC0C0C0C0E0E0C0C0C0C0C0C0C0C0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_09 => X"ECECECECECECECECECECECECECECECECECECECECECECECEC0C0C0C0C0C0C0C0C",
      INIT_0A => X"0CECECECECECECECECECECECECECECECCAECECECECECECECEAECECECECECECEC",
      INIT_0B => X"4E50505050505050504E4E2E2E2E2E2E2E2E0C0CECECECECECEC0C0C0C0C0C0C",
      INIT_0C => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E4E4E2E2E2E2E2E2E2E2E2E2E2E4E504E4E4E",
      INIT_0D => X"999997979797979797979572502E2E2E2E2E4E4E4E4E4E4E4E4E4E2E2E2E2E2E",
      INIT_0E => X"9797979797979797979797979797979797979797979797979797979797979797",
      INIT_0F => X"9999999999999999979797979797979797979797979797979797979797979797",
      INIT_10 => X"FFB9500CEC0E3050527272727250502E30303030300ECCCA53B9999799979997",
      INIT_11 => X"99999999999999999999999999999999999999B9B9DBDBB975523097FDFDFDFD",
      INIT_12 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_13 => X"B999B999B99999DB750EEC0E0E0E53AA0E97DBB9B997B9999999999999999999",
      INIT_14 => X"999999999999999999999999999999999999999999999999999999B9B9B9B9B9",
      INIT_15 => X"B99999B9999999B9B9999999B9B9999999B9B997B9B999BBB999999999B9B9B7",
      INIT_16 => X"ECECECECECECECECECECECECECECECECECECECECECECECECEC0C0C0C0CC80CDB",
      INIT_17 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9DB0CA6C8C8C8C8A6A6C895C8ECEAEC",
      INIT_18 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_19 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_1A => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_1B => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9",
      INIT_1C => X"0C0C0CECECECECEC0C0C0C0C0C0C0C0C0E0E0E0E0E0C0C0C0E0E0E0E0E0E0E0E",
      INIT_1D => X"ECECECECECECECECECEC0C0C0C0C0C0CECECECECECECECEC0C0C0C0C0C0C0C0C",
      INIT_1E => X"0C0C0CECECECECECECECECECECECECECECECECEACAEAECECECECECECECECECEC",
      INIT_1F => X"2E4E5050505050505050504E2E4E4E4E4E2E2E2E0C0CECECECECECEC0C0C0C0C",
      INIT_20 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E4E",
      INIT_21 => X"99979797979997979572502E2E2E2E4E4E4E4E4E4E4E4E4E2E2E2E2E2E2E2E2E",
      INIT_22 => X"9999999999999999999999999999999999999999999999999999999797979797",
      INIT_23 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_24 => X"FDD9B750ECA884824264646486A83052502E0EECECCCCACAAA75BB9999979999",
      INIT_25 => X"99999999999999999999999999999999999999B975EA646462A830B9FDFDFDFD",
      INIT_26 => X"B9B9B9B999999999999999999999999999999999999999999999999999999999",
      INIT_27 => X"B9B9B9B9B999B9DD75EEECECCA86884420AABBB997B999B9B9B9B9B9B9999999",
      INIT_28 => X"999999999999B9B999999999999999999999999999999999B9B9B9B9B9B9B9B9",
      INIT_29 => X"BBB99999B99999B9B9B9B9B9B9B9B9B9B999B997BB97B9979999B9B9B7999979",
      INIT_2A => X"ECECECECECEAECECECECECECECECECECECECECECECECECECEC0C0C0C0CEACA74",
      INIT_2B => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9DDECA6C8C8C8A8C8A684720CEA0CEC",
      INIT_2C => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_2D => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_2E => X"BBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_2F => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9",
      INIT_30 => X"0C0C0CECECECECEC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0E0E0E",
      INIT_31 => X"ECECECECECECECECECECECEC0C0C0C0CECECECEC0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_32 => X"0C0C0C0CECECECECECECECECEAECECECECECECEAEAECECECECECECECECECECEA",
      INIT_33 => X"2E2E2E4E2E2E2E2E4E4E4E4E505050504E4E2E2E2E0E0CECECECECEAECEC0C0C",
      INIT_34 => X"0E0E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_35 => X"979999B9B997977570502E2E4E4E4E4E4E4E4E505050504E2E2E2E2E2E2E2E2E",
      INIT_36 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_37 => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_38 => X"FFB9D7F9FBDBB79272504E4E72B7D9702E2E2E0ECAA8A8888630BB9999B999B9",
      INIT_39 => X"99999999999999999999999999999999979999B997520E3095D9FBFDFDFDFDFF",
      INIT_3A => X"B9B9B9B9B9B99999B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_3B => X"B9B9B9B9B9B9B9DD53EC0E0EEC86424264ECDDB9B9B999B9B9B9B9B9B9B9B9B9",
      INIT_3C => X"B9B999999999B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_3D => X"BBBB9999B99999B9B9B9B9B9B9B9B9B9B999BBBBB9B999BBDBDBB9B999BB9999",
      INIT_3E => X"ECECECECECECEAEAECECECECECECECECECECECECECECECECECEC0CEA0C0CCAEC",
      INIT_3F => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9FD0E84C8C8C8A8A6A684EA72EAEAEC",
      INIT_40 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_41 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_42 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9",
      INIT_43 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_44 => X"ECECECECECECECEC0C0C0C0C0C0C0C0CECEC0C0C0C0C0E0E0C0C0C0C0C0C0C0C",
      INIT_45 => X"ECECECECECECECECECECECECECECECECECECECEC0C0C0C0C0E0C0C0C0CECECEC",
      INIT_46 => X"EAECEC0CECECECECECECECECECECEAEAECECECECECECECECEAECECECECECECEC",
      INIT_47 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E4E2E2E2E2E2E2E0E0C0CECECEAEAEAEA",
      INIT_48 => X"0E0E0C2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0C0C2E2E2E2E2E2E",
      INIT_49 => X"B9B9B9B7977452504E4E4E4E4E4E4E4E4E707070502E2E2E2E0E0C2E2E2E2E2E",
      INIT_4A => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_4B => X"9999999999999999999999999999999999999999999999999999999999999999",
      INIT_4C => X"FFB9D7D7B7D9D9FBF9F9FBF9D9F9F94E502E2E0CC8A8A886640EDB9999B997B9",
      INIT_4D => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B999B7D9FBFDFBFBFBD9DBFDFDFDFD",
      INIT_4E => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_4F => X"B9B9B9B9B9B9B9DD53EC0E0EECCC8664A853DBB9B9999999B9B9B9B9B9B9B9B9",
      INIT_50 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_51 => X"75BBB9B9B9B9B9B9B9B9B9B9B9B9B9B999BBB9AA32FFDB979496B9DDBBDBDBD9",
      INIT_52 => X"EAECECECECECECECECECECECECECECECECECECECECECECEC0CEC0CECEC0CEAEA",
      INIT_53 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9BBFD3084A6C6C8A8A6C8A684730CEAEC",
      INIT_54 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_55 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_56 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9",
      INIT_57 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_58 => X"ECECECECECEC0C0C0C0C0C0CECECECECECECECECECEC0C0C0C0C0C0C0C0C0C0C",
      INIT_59 => X"ECECECECECECECECECECECECECECECECECECECECECECECEC0C0C0C0CECECECEC",
      INIT_5A => X"CACAEAECECECECECEAECECECECECECECECECEAECECECECECEAEAECECECECECEC",
      INIT_5B => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0C0CECECECCA",
      INIT_5C => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0E0C0C0E2E2E2E0C0C0E2E2E2E2E2E",
      INIT_5D => X"B99797747250502E4E50504E4E4E5050507070502E2E2E2E0E0E2E2E2E2E2E2E",
      INIT_5E => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9999999999999",
      INIT_5F => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_60 => X"FFB7D7D7D7B7B7B7B7B7B7B7B7B9B92E2E2E0E0ECAA8CAA8640EDDB9999999B9",
      INIT_61 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B99999B9B9B9D9D9D9D9D9D9DBFDFDFDFD",
      INIT_62 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_63 => X"B9B9B9B9B9B9B9DB30EEECECECCA86888855BBB9B999B9B9B9B9B9B9B9B9B9B9",
      INIT_64 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_65 => X"0EB9DBB9B9B9B9B9B9B9B9B99999B9B9B9DB7742CCDBFFEE0000C8B2B2D6B9BB",
      INIT_66 => X"EAEAECECECECECECECECECECECECECECECECECECECECECEC0CECEC0C0C0C0CEA",
      INIT_67 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9FD7584A6C6A8A6A6A8A6840C50EAEC",
      INIT_68 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_69 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9",
      INIT_6A => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_6B => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_6C => X"ECECECECECECEC0C0C0CECECECECECECECECECECECECECEC0C0C0C0C0C0C0C0C",
      INIT_6D => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_6E => X"CACACACAEAECECECECECECECECECECECECEAEAEAEAECECECECECECECECECECEC",
      INIT_6F => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2C0C2C2C2C2C2C2E2E2E0E0EECECCC",
      INIT_70 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0E0C0C0C0E2E2E0C0C0E0E2E2E2E2E",
      INIT_71 => X"97947250504E50505050504E4E50707070504E2E2C0C2E2E0E0E2E2E2E2E2E2E",
      INIT_72 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B999999999",
      INIT_73 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_74 => X"FF97B7D7B7B7B7B7B7D7B7D9D9B9B930300E0EECCAA8CAA88630DD99B999B999",
      INIT_75 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B997B7D9DBD9F9D9DBD9FBFDFDFDFF",
      INIT_76 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_77 => X"B9B9B9B9B9B9BBDB30ECEC0ECA0EEEA8CA75DDB999B9B999B9B9B9B9B9B9B9B9",
      INIT_78 => X"BBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_79 => X"CA97DBB9B9B9B9B9B9B9B9999999B9B999557753977597FFFD0F2040A4C6A42C",
      INIT_7A => X"EAEAECECECECECECEAECECECECECECECECECECECECECECEC0C0CEAEC0C0CEA0A",
      INIT_7B => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B999DDB784A6C6A6A6A6A6A6846272EAEA",
      INIT_7C => X"B9B9B9B9B9B9B9B9BBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_7D => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_7E => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_7F => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_274_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_274_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(29),
      ENBWREN => enb_array(29),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(29)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb,
      O => enb_array(29)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized49\ is
  port (
    p_270_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized49\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized49\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized49\ is
  signal ena_array : STD_LOGIC_VECTOR ( 30 to 30 );
  signal enb_array : STD_LOGIC_VECTOR ( 30 to 30 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000003C000F01F8009F",
      INITP_01 => X"FFFFE002000300007FFFFFE0FFFFFFFFFF907FFFFFFFFFFFFFFFFFFFFFFFF07F",
      INITP_02 => X"FFFFFFFF000000000007F00783C11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FF907FFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001000000003FFFFFF83FFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001000003F803C0FFFFFF",
      INITP_06 => X"FFFFF0010000000080FFFFBE3FFFFFFFFFB07FFFFFFFFFFFFFFFFFFFFFFFF07F",
      INITP_07 => X"FFFFFFFF000011C00000FFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FF807FFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00080000001FFFFFF9F0FFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001C1800003FFFFC07FFFF",
      INITP_0B => X"017FF800000000011FE7FFCF87FFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFE07F",
      INITP_0C => X"FFFFFFFFE00801FFC0003FFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFA07FFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000302800200000007F81FFCF87FFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFF877FFFFFF01FFF",
      INIT_00 => X"ECECECECECECEC0C0C0C0C0C0CECECECECECECECECECECEC0CECEC0C0C0C0C0C",
      INIT_01 => X"EAECECECECECECECECEC0C0C0C0CECECECECECECECECECECECECECEC0C0C0C0C",
      INIT_02 => X"ECEACACACACAEAECECECECECECEAEAEAECECECECECECECECECECECECECECECEC",
      INIT_03 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0E0C0C0C0C0C0C0C0C0C0C0C0CECECEC",
      INIT_04 => X"2E2E2E2E2E2E2E2E2E2E4E2E2E2E2E2E0C0C2C2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_05 => X"7270504E50705050504E4E50505050502E4E2E2E2E2E2E0C2E2E2E2E2E2E2E2E",
      INIT_06 => X"B9B9B9B9B9B9B9B9B9B9B9B999999999B9B9B9B9B9B9B9B9B9B7B7B9B9B99774",
      INIT_07 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_08 => X"FDB7D7D7B7B7D7B7B7B7B7D7D7D7B52E2E2E0E0ECAAAAAA88652DD99B9B9B9B9",
      INIT_09 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B999B9B9B9D9D9DBD9D9D9D9FBFDFDFDFF",
      INIT_0A => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_0B => X"B9BBB9B9BBB9B9DD30ECEC0ECCCCCC648677DDB9B9B999B9B9B9B9B9B9B9B9B9",
      INIT_0C => X"4EFBFDBBB9DB999BB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_0D => X"EA2EB9BB99BBB9B9BB97B9B9DB9999575131757575977597FFFFFF88000042C8",
      INIT_0E => X"ECECEAEAEAECECECEAEAEAEAEAEC0C0CECECEAECECECECECECECECECECECECEC",
      INIT_0F => X"B9BBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9DDA884C8A6A6A6A6A6A662C872EA",
      INIT_10 => X"BBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9BBBBBBBBBBBBBBBBBBBB",
      INIT_11 => X"BBB9B9B9B9BBBBDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_12 => X"BBBBBBBBBBBBBBBBDBDBDBDBBBBBB9B9DBDBDBDBDBDBDBD9BBBBBBBBBBBBBBBB",
      INIT_13 => X"DBDBDBDBDBDBDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBDBDBDBDBDBDBDBDB",
      INIT_14 => X"0CECECECECEC0C0C0C0CECECECECEC0CECECEC0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_15 => X"CAEAEAECECECECECECECECECEC0C0C0C0E0E0E0CECECECECECECECECEC0C0C0E",
      INIT_16 => X"ECECECECEACACACAEAECECECECECECECEAECECECECECECECECECECECECECECEC",
      INIT_17 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0E0E0E0E2E2E2E0E0C0E0E0E0C0C0C0C",
      INIT_18 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_19 => X"505050505050505050707050504E4E2E4E4E4E2E2E2E2E2E0C0E2E2E2E2E2E2E",
      INIT_1A => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B999B9B9B9B7947250",
      INIT_1B => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_1C => X"FB95B7B7B7B7B7B7B7B7B7B7B7D9B72E302E0EECA8A8A8A88653DD99B9B9B9B9",
      INIT_1D => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7DBDBD9D9D9DBD9DBFDFDFDFD",
      INIT_1E => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_1F => X"B9B9B9BBB9BBDBB930ECEC0ECA6444424475DBB9B9BBB9BBB9B9B9B9B9B9B9B9",
      INIT_20 => X"40A895FDBB99BB99B9B9B9B9BBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_21 => X"EAEA3052755452525297BBDBBBDDDDBB77330E537553759555FFFFFF55200020",
      INIT_22 => X"EAEAECECEAECECECEAEAEAEAEAEAECECEAEAEAECECECECECECECECECECECECEC",
      INIT_23 => X"B9B9BBBBBBBBBBBBBBBBBBBBBBBBBBBBB9BBFD3064A6A6A6A6A6A4A68484EA2E",
      INIT_24 => X"9797979797977575745252525252525252525274747575757797979797B9B9B9",
      INIT_25 => X"BBBBBBDBDBBBBBBBBBBBBBBBBBBBBBBBDBBBBBBBB9B9B9B9B9B9B9B9B9B9B999",
      INIT_26 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBDB",
      INIT_27 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBBBBBDBDBDBDBBBBBDBDBDBDBDB",
      INIT_28 => X"0C0CECECECECECEC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0E0E0C0C0C0C0E0E0E0C",
      INIT_29 => X"ECECECECECECECECECECECECECEC0C0C0E0E0E0E0EECECECECECECECECEC0C0C",
      INIT_2A => X"ECECECECECECEACACACAEAEAEAECECECECECECECECECEC0CECECECECECEAEAEC",
      INIT_2B => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0C0C0C2E2E2E2E2E2E2E2E2E0E0C0C0C",
      INIT_2C => X"2E2E2E2E4E4E2E2E2E4E4E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_2D => X"5050505050505050507070504E2E2E2E4E4E4E4E4E502E2E0C0C2E2E2E2E2E2E",
      INIT_2E => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9999999B9B999947270706E",
      INIT_2F => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_30 => X"FBB7B7B9B9B7B7B7B7B9B9B7B7D997302E2E0E0CA8A8AAA88675DDB9B9B9B9B9",
      INIT_31 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B999B9B9B7D9D9D9F9D9D9D9DBFDFDFDFF",
      INIT_32 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_33 => X"BBBB99BBBBB9DBB90EEC0E0EEC864466AAB9DDB9BBB9B9BBB9B9B9B9B9B9B9B9",
      INIT_34 => X"00204E50DDBBB9D9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_35 => X"0CEAECCAAACACCEA55977553757575B9FFFF550E3355757597EE99FFFFDD0E20",
      INIT_36 => X"EAEAEAECEAEAECEAECECECECECECECECEAEAEAECECECECECECECECECECECECEC",
      INIT_37 => X"747475757797979797B9B9B9B9B9B9BBBBDBDBB984A6A6A6A68484848462840C",
      INIT_38 => X"525250505030302E2E2E2E0E0E0E0E0E0E0E0E0E2E3030303030303030525252",
      INIT_39 => X"BBBBBBBBB9B99999B9B9B9B9B797979597979797959494947474747474727272",
      INIT_3A => X"BBBBBBBBBBDBDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_3B => X"DBDBBBBBBBBBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBBBDBDBDBDB",
      INIT_3C => X"0C0C0C0C0CECECECECEC0C0C0C0C0C0C0E0E0E0E0E0C0C0C0C0C0C0C0C0E0E0C",
      INIT_3D => X"ECECECECECECECECECECECECECECECEC0C0C0E0E0E0E0E0E0E0E0C0C0C0C0C0C",
      INIT_3E => X"ECECECECECECECECECECEAEACACAEAEAECECEC0CECECEC0C0C0CECECECECEAEA",
      INIT_3F => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0C0C0C0C2E2E2E2E2E2E2E2E0E0C0C0C",
      INIT_40 => X"4E4E4E4E4E4E4E4E50504E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_41 => X"505050504E5050705050504E4E4E4E505050505050502E2E0C0E2E2E2E2E2E2E",
      INIT_42 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9999999B997745050707070",
      INIT_43 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_44 => X"FDB7B7B7B7B7B7B7B7B7B7D7D7B7952E2E2E0EECA8A8A8A88677DBB9B9B9B9B9",
      INIT_45 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B999BBB9B7DBFBF9F9D9D9D9FBFDFDFDFF",
      INIT_46 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_47 => X"B9DBB9BBBBBBDB990EECECECECCA6686CC99BBB9B9B9BBBBB9B9B9B9B9B9B9B9",
      INIT_48 => X"2242624097DDBBB9B9B9B9B9B9BBBBBBB9B9B9B9B9BBBBBBB9BBBBBBBBBBBBBB",
      INIT_49 => X"0C0C0C52100E33FD99337797DBB9B97577FFFF5510335575B7208677FFFFDD77",
      INIT_4A => X"0CECEAEAEAEAEAEAECECECECECEAEAEAEAEAEAECECECECECECECECECECECEC0C",
      INIT_4B => X"0E0E0E0E0E3030303050525272747575777797B9C886A6A6A6848484848484A6",
      INIT_4C => X"70705050505050504E4E2E2E2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_4D => X"7474747472727272727272727272727270707070707050507070707070505050",
      INIT_4E => X"DBDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBBBBBBBB9B9B9B9B9B9B9979797979795",
      INIT_4F => X"DBDBDBDBDBDBBBBBDBDBDBDBDBDBDBDBBBBBDBDBDBDBDBDBBBBBBBBBDBDBDBDB",
      INIT_50 => X"0E0E0C0C0C0CECECECECECECEC0C0C0E0C0C0E0E0E0E0E0C0E0E0E0E0E0E0E0E",
      INIT_51 => X"ECECECECECECECECECECECECECECECECECEC0C0C0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_52 => X"0C0CECEAEAEAECECECECECECECEAEACAEAECEC0C0C0CECECECECEC0C0CECECEC",
      INIT_53 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2C2C2E2E2E2E2E2E0C0C0C0C0C0C",
      INIT_54 => X"4E4E4E4E4E4E4E4E504E4E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_55 => X"504E4E4E505050504E2E2E2E2E4E50505050505050504E2E2E2E2E2E2E2E2E2E",
      INIT_56 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B99472505050707070",
      INIT_57 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_58 => X"FDD9D9D7D9D7D7D7B7D7D7B7D7D9952E302E0EECA8A8AA888699DBB9B9B9B9B9",
      INIT_59 => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9BBB9B9B9D9D9D9FBD9DBDBFDFFFFFFFF",
      INIT_5A => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_5B => X"B9BBBBBB99BBDD970EECEEECCAAA86A8CCBBDBDBDBB9BBB9B9B9B9B9B9B9B9B9",
      INIT_5C => X"10440020A6FDB9BBBBB9B9B9B9B9B9B9BBBBB9B9B9B9BBBBBBBBBBBBBBBBBBBB",
      INIT_5D => X"ECEAE873FFFD75DBFF5530CCEC73DBD95597FFFF53105555B73000A8FFFFFF77",
      INIT_5E => X"C8ECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECECECECECECECECECECECEC0C",
      INIT_5F => X"ECECECECECECEC0CEC0C0C0E0E0E0E0E0E0E30520C86A6A68684848484868462",
      INIT_60 => X"707070707070707070705050302E0E0C0C0C0C0C0C0E0C0C0E0E0E0C0C0C0C0C",
      INIT_61 => X"5050505050707070507070707070707070707070707070707070707070707070",
      INIT_62 => X"DBBBBBB9B9B9B9B9B7B7B7B79797969494949494947272727272727070505050",
      INIT_63 => X"BBBBBBBBBBBBBBBBDBBBBBDBDBDBDBBBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_64 => X"0E0E0E0E0E0E0C0C0CECECECECECECECECEC0C0E0E0E0E0E0C0E0E0E0E0E0E0E",
      INIT_65 => X"0C0CECECECECECECECECECECECECECECECEC0C0C0C0C0C0C0C0C0E0E0E0E0E0E",
      INIT_66 => X"0C0C0CECECEAEAEAECECECEC0CECECEAEAEAEAECECECEC0C0C0C0C0C0C0C0C0C",
      INIT_67 => X"2E2E2E2C2E2E2E2E2E2E2E2E2E2E2E2E2E2E0C0C2C2E2E2E2E2E0C0C0C0C0C0C",
      INIT_68 => X"4E4E4E4E4E4E50502E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_69 => X"4E4E507070504E2E2E2E2E2E4E4E4E2E4E5050505050502E2E0E2E2E2E2E2E2E",
      INIT_6A => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B794747070707070505050",
      INIT_6B => X"BBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9",
      INIT_6C => X"D9D9FBFBFBD9F9F9D9D9D9D7F9FB942E302E0EECA8A8AAA886B9DBB9B9B9B9B9",
      INIT_6D => X"B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9BBB9B9B9DBDBD9FBFDFFFDDBB9B9BBDB",
      INIT_6E => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9",
      INIT_6F => X"BBBBBBBBDBBB99770EEC0EECAAA886A8CADBDBB9BBBBB9BBBBBBBBBBBBBBBBBB",
      INIT_70 => X"30CC000040959799B9B9B9BBBBBBB9B9BBBBBBBBB9B9B9B9BBBBBBBBBBBBBBBB",
      INIT_71 => X"EA0C0A0AFDFFB953FFEC66EC4420A8B9BB7597FFBB103353975220EEFFFFFFFF",
      INIT_72 => X"84CA0CEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECECECECECECECECECECECEC",
      INIT_73 => X"ECECECECECECECECECEC0C0CECECECECECEC0CEC2EA684A68484848684848484",
      INIT_74 => X"707070707070707050505050504E2E2EECECECECECECECECECECECECECECECEC",
      INIT_75 => X"7070707070707070707070707070707070707070707070707070505070707070",
      INIT_76 => X"9696949494947474727272727272707070707070707070504E4E4E4E4E6E6E6E",
      INIT_77 => X"DBDBDBDBDBDBDBDBDDDBDBDBDDDBDBBBDBDBDBDBDBBBBBBBB9B9B9B9B9B7B7B7",
      INIT_78 => X"0E0E0E0E0E0E0E0E0E0E0E0CECECECECECECEC0C0C0E0E0E0E0E0E0E0E0E0E0E",
      INIT_79 => X"0C0C0C0C0C0C0C0C0CECECECEC0C0C0CEC0C0C0C0C0C0C0C0C0C0C0E0E0E0E0E",
      INIT_7A => X"0C0C0C0CECECECECEAEAECECECECECECECECECEAEAEAEC0C0C0C0C0C0C0C0C0C",
      INIT_7B => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0C0C2C2E2E2E2E2C0C0C0C0C0C0C",
      INIT_7C => X"4E4E4E4E505050504E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2C",
      INIT_7D => X"50707070502E2E2C2E2E2E2E2E4E4E2E4E50505050504E2E0E0E2E2E2E2E2E2E",
      INIT_7E => X"BBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B79472507070707050505050",
      INIT_7F => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_270_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_270_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(30),
      ENBWREN => enb_array(30),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(30)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb,
      O => enb_array(30)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    \doutb[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => addrb(13 downto 0),
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DIADI(15 downto 1) => B"000000000000000",
      DIADI(0) => dina(0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 1),
      DOBDO(0) => \doutb[0]\(0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => addra(17),
      I1 => ena,
      I2 => addra(18),
      I3 => addra(16),
      I4 => addra(15),
      I5 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => addrb(17),
      I1 => enb,
      I2 => addrb(18),
      I3 => addrb(16),
      I4 => addrb(15),
      I5 => addrb(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized50\ is
  port (
    p_266_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized50\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized50\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized50\ is
  signal ena_array : STD_LOGIC_VECTOR ( 31 to 31 );
  signal enb_array : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000680000000000AFCDFFFF83FFFFFFFCFCFFFFFFFFFFFFFFFFFFC00FFFE07F",
      INITP_01 => X"FFFFFFFFFF07F03FFFFF3FFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000",
      INITP_02 => X"FFF07FFFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000014000800000067C2FFFFC0FFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FF01FFFFCFFFFFFFFFFF",
      INITP_05 => X"000000000000000047F8FDFFC00FFFFFF8003FFFFFFFFFFFFFFFF0000000007F",
      INITP_06 => X"FFFFFFFFFFFFFFFF3FFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000",
      INITP_07 => X"F8001FFFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000200000027F87FFFE003FFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFF",
      INITP_0A => X"0000000000000000B3F97FFFE000FFFFC0003FFFFFFFFFFFFFFFF8000000007F",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000",
      INITP_0C => X"C0003FFFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000003000000000031F97FF8E4000FFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"000001800000000061E17BF0440000004000FFFFFFFFFFFFFFFFFC01FC000FFF",
      INIT_00 => X"002286C80C307275B9B9D9FBFBD97552525030ECA8A8A88886DBDBB9BBB9BBB9",
      INIT_01 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9DBBBFDFFFDDB970E440000000000",
      INIT_02 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_03 => X"BBBBBBBBDD97EEEE303053300E0EEEEC10DDDDDBB9B9B9BBBBBBBBBBBBBBBBBB",
      INIT_04 => X"DBA8002020CC305252747597B9B9BBDBB9BBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_05 => X"0CEA0AC855FFFF53DBDD0044DDFDCA53DB9775FFFF55105373B97397DBFFFFFF",
      INIT_06 => X"62A6CAECECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECECECECECECECECECECEC",
      INIT_07 => X"ECECECECECECECECECECECECECECECECEC0C0CEC0ECA84848484848484848484",
      INIT_08 => X"7070705050505050504E505070704E4E0EECECECECECECECECECECECECECECEC",
      INIT_09 => X"7070707070707070505050707070707070707070707070707070505050707070",
      INIT_0A => X"7272727270707070707070707070707070707070707070707070707070707070",
      INIT_0B => X"DBDBDBDBDBDBDBDBDBDBDBB9B9B9B9B9B7B7B797979494949494747272727272",
      INIT_0C => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0CECECECECEC0C0C0C0C0E0E0E0E0E0E0E2E",
      INIT_0D => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CECEC0C0C0C0C0C0E0C0C0C0C0E0E0E0E",
      INIT_0E => X"0C0C0C0C0C0C0C0CECECECECEC0C0C0C0C0C0C0CECECEAEAECEC0C0C0C0C0C0C",
      INIT_0F => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2C0C0C0C0C0C0C",
      INIT_10 => X"4E4E4E505050504E50504E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_11 => X"707070502E2E2E2E2E2E2E2E2E4E4E504E50504E4E2E2E2C0C0E2E2E2E2E2E2E",
      INIT_12 => X"BBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9BBB997947270707050505050504E5070",
      INIT_13 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_14 => X"2422000022446442422042626220004286A8EAECA8CAAA8888DBDBB9BBB9BBB9",
      INIT_15 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9DBDB0E888686444220428666000022",
      INIT_16 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_17 => X"DBB9DBBBDDDD53300E0E0E0EECECCCA8EC7599DBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_18 => X"FF31002024CCECEA0C0E2E305272759799B9B9BBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_19 => X"EC0C2AEACAFFFF9755FFCC0000EF55CCDBB977BBFF990E3353D9B9B9B9BBFFFF",
      INIT_1A => X"846284EA0CEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECECECECECECECECECECEC",
      INIT_1B => X"CCECECECECECECECECECECECECECECECECECEC0CEC0E86848484848484848484",
      INIT_1C => X"70707070505050505050505070704E4EECECECCCCCCCCCCCCACACACACACACCCC",
      INIT_1D => X"5050504E4E4E5050707070707070707070707272727270707070707070705050",
      INIT_1E => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_1F => X"B9B9B9B999979797979594949494747272729272927272727272727272727272",
      INIT_20 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C0E0E0E0E0E",
      INIT_21 => X"0C0C0C0C0C0C0C0C0C0C0C2E2E2E2E2C0C0CECEC0C0C0C0E0E0E0E0E0E0E0E0E",
      INIT_22 => X"2C0C0C0C0C0C0C0C0C0C0CECECECECEC0C0C0E0E0E0C0C0CECECECECECECEC0C",
      INIT_23 => X"2E4E4E4E4E4E4E4E4E4E4E4E2E4E4E4E4E4E4E4E4E4E4E4E2E2E2E2C0C0C0C0C",
      INIT_24 => X"4E4E5050505050504E4E2E2E2E2E2E2E2E2E2E2E4E4E2E2E2E2E2E2E2E2E2E2E",
      INIT_25 => X"5050302E2E2E2E2E2E2E2E2E2E4E4E4E50504E2E2E2E2E0C0C0C0E2E2E2E2E2E",
      INIT_26 => X"BBBBBBBBB9B9B9B9BBBBBBB9B9BBBBB9B79472704E5050507070707070707070",
      INIT_27 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_28 => X"88A8A6A6C6A6868886444444422200000000000086CACAAAA8DDDBBBBBB9BBB9",
      INIT_29 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9FD550000A8EECAA8A6A8444266A8",
      INIT_2A => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_2B => X"BBDBFDFDFFEE88666686868686A88688AAAA10DDDDBBBBB9BBBBBBBBDBBBBBBB",
      INIT_2C => X"FFFF860020CCCCCCCCECECEC0E0E2E3052729497B9B9B9BBBBBBBBBBBBBBBBBB",
      INIT_2D => X"EC0CEAEACA75FFFF30FDFF991100000011DD97B9FFFDEE113399B997B797FDFF",
      INIT_2E => X"64646284CAECEAECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAECECECECECECECEC",
      INIT_2F => X"CCCCCCECECECECECECECECECECECECECECECECECECECEC648486848484648484",
      INIT_30 => X"70707050505050505070707050502E2E0C0CECECECECCACACCCACACACACACCCC",
      INIT_31 => X"4E50505050707070909090909092929292907070727272709090907070707070",
      INIT_32 => X"7070707070707070707070707070707070707070707070707070707070505050",
      INIT_33 => X"9494929292927272929272727272727292927272727272707272727272727272",
      INIT_34 => X"0E0E0E0E2E2E2E2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_35 => X"ECEC0C0C0C0E0E2E2E2E2E2E2E2E2E2E2E2E0E0C0C0CECECEC0C0C0C0C0C0C0C",
      INIT_36 => X"2E2E2E2C0C0C0C0C0E0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0E0E0E0C0C0C0C0C",
      INIT_37 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2E2E",
      INIT_38 => X"4E5050505050505050504E4E2E2E2E2E2E2E2E2E2E4E2E2E2E2E4E4E4E4E4E4E",
      INIT_39 => X"504E2E2E50502E2E0E2E2E2E2E2E4E5050504E4E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_3A => X"BBBBBBBBBBBBBBBBBBBBBBBBBBB9B99772727070707070707070707070705050",
      INIT_3B => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_3C => X"C8EACAA8A88686848464866464A8A8A8A822000000006466AAFDDBB9BBBBBBBB",
      INIT_3D => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9DBBBFF5500228686A8C8CA444486A8",
      INIT_3E => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_3F => X"DBBB5277DDCC000022424444222222222220CAFFBBB9DBDBBBBBBBDBDBDBBBBB",
      INIT_40 => X"FDFF752000ECCCCCCCCCCCECECEC0C0E0E2E30505272749597B7B9B9B9B9DBDB",
      INIT_41 => X"ECEC0AEAEA0CFDFF9933FF997720000086DB99B9FDDB771033B9B9979795B9FF",
      INIT_42 => X"8464626284EA0CCAEAEAEAEAEAEAEAEAEAEAEAEAEAECEAEAECECECECECECECEC",
      INIT_43 => X"CACACACCCCECECECECECECECECECECECECECECECECECECA86484848484848484",
      INIT_44 => X"70707070505050504E4E4E4E2E2E2E2E0E0E0C0CECECECECCCCCCACACACACACA",
      INIT_45 => X"5070707070707070707090929292929292929292929292729090707070707070",
      INIT_46 => X"7070707070707070707070707070707070707070707070705050505050505050",
      INIT_47 => X"9292929292727272927272727272727272727272727272727272707070707272",
      INIT_48 => X"0C0C0E0E2E2E0E0E2E2E2E2E2E2E2E2E0E2E2E2E0E0E0E2E0E0E0E0E0E0E0E0E",
      INIT_49 => X"0C0C0C0C0C0C0C0C2E2E2E2E2E2E2E2E2E2E2E2E2E0C0C0CECECEC0C0C0C0C0C",
      INIT_4A => X"4E2E2E2E2E2E2E2E2E2E2E2E0C0C0C0C0C0C0C0C0C0C0C0C0C0E0E0E0E0E0E0C",
      INIT_4B => X"4E4E4E4E4E4E4E504E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_4C => X"4E5050505050505050505050504E4E4E4E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_4D => X"2E2E2E2E504E2E2E2E2E2E2E2E2E4E4E4E4E2E2E2E2E2E2E2E2E2E2E2E2E4E4E",
      INIT_4E => X"BBBBBBBBBBBBBBBBBBBBBBDBB9B774525050507070707070707070707050504E",
      INIT_4F => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_50 => X"E8C8C8A88684C6C6A8A6A684A8EACACACA88A86600000000EEDBBBBBDBBBBBBB",
      INIT_51 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBDBB9BBDDFFEC00A8EAEAEAC84286A8E8",
      INIT_52 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBDBBBBBBBBBBBBBBB",
      INIT_53 => X"B997A842444400000020202220222000000030DBBBDBDBBBBBBBBBBBBBBBBBBB",
      INIT_54 => X"DDFDDDA866CACCCCCCCCCCCCCCCCECEC0C0C0C0C2E2E50505052727272749597",
      INIT_55 => X"0CEC0C0AEAA875FFFF33DBFF7500A8FFA897B9B9D999FF1110B9DB9797970E75",
      INIT_56 => X"6464646242A6EAEAEAEAEAEAEAEAEAEAEAEAEAEAECECECECECECECECECECECEC",
      INIT_57 => X"CACACACCECECECECECECECECECECECECECECECECECECECEC8464848484846484",
      INIT_58 => X"50505050504E4E4E4E2E2E2E2E2E2E2E0E0C0CECECECECCCECECECECECECCCCA",
      INIT_59 => X"7070707292727070707092929292929092929290907070707070707070707050",
      INIT_5A => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_5B => X"9292929292927272727272727272727272727272727272727070707070707070",
      INIT_5C => X"0C0C0C0E0E0E0E0E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E",
      INIT_5D => X"0E0E0C0C0C0C0C0E0C0C0C0C0C2E2E2E2E2E2E2E2E2E2E2E0C0C0C0C0C0C0C0C",
      INIT_5E => X"4E4E4E4E4E4E2E2E2E2E2E2E2E2E2E2C0C0C0C0C0C0E0E0E0C0C0C0C0E0E0E0E",
      INIT_5F => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_60 => X"4E4E4E4E4E4E4E4E4E4E505050504E4E4E4E4E4E4E4E4E504E4E50504E4E4E4E",
      INIT_61 => X"2E2E2E4E4E2E2E2E2E2E2E2E2E4E4E4E4E4E4E2E2E2E2E2E2E2E2E2E2E2E4E4E",
      INIT_62 => X"BBBBBBBBBBBBBBBBBBBBB9B7947250507070707070707070705050504E4E4E2E",
      INIT_63 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_64 => X"A8A6A6A6A4826284648686A6CAA8A8A8A8CAAA6600006610DDFDDBDBBBBBDBDB",
      INIT_65 => X"DBDBDBDBDBDBDBDBBBBBBBBBBBBBBBBBB9DBDBBBFF770042A8A686646688A8A6",
      INIT_66 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBDBDBDBDBDBBBBBBB",
      INIT_67 => X"3032CA642064442200002042422200000086DDDDBBDBBBBBBBBBDBDBDBDBDBDB",
      INIT_68 => X"FFFD99ECCC0ECAAACCCCCCCCCCCCCCCCCAECECEC0C0C0E2E0E0E0E0E0E0E0E2E",
      INIT_69 => X"ECEC0C0CEACAECFDFF7777BB7700A8FFCA30B9B99753FF990E97DB970EEE42A8",
      INIT_6A => X"64646464624286EAEAEAEAEAEAEAEAEAEAEAEAEAECECEAEAECECECECECECECEC",
      INIT_6B => X"CCECECECECECECECECECECECECECECECECECECECECEC0E0EC864648684846464",
      INIT_6C => X"4E4E4E50504E4E4E2E2E2E2E2E2E2E0E0C0CECECECECECECECECECECECECECEC",
      INIT_6D => X"7070729292929090707272927270707070707070707070707070705050505050",
      INIT_6E => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_6F => X"9272727272727272727272727272727272727272727272727070707070707070",
      INIT_70 => X"0C0C0C0C0E0E0E0E0C0C0C0E0E0E0E0E0E0E0E0E0C0C0C0C0E0E0E0E0C0C0C0C",
      INIT_71 => X"0E0E0E0E0E2E2E2E2E2E2E2E0C0C0C0C2E2E2E2E2E2E2E2E2E2E2E2E0E0E0E0C",
      INIT_72 => X"4E4E4E4E4E4E4E4E2E2E2E2E2E2E2E2E2E2E2C2E2E2E2E2E0C0C0C0C0C0C0C0C",
      INIT_73 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E5050506E6E4E4E4E4E4E4E",
      INIT_74 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E50504E50504E4E4E4E4E4E4E504E4E4E4E4E",
      INIT_75 => X"2E2E2E4E4E2E2E4E4E4E4E4E4E4E4E4E50504E4E4E4E4E4E2E2E2E2E2E4E4E4E",
      INIT_76 => X"BBDBBBBBBBBBBBBBBBB99472505050707070707070707070504E4E2E2E2E2E2E",
      INIT_77 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_78 => X"97DBB995B72E6284A66286C8CAA8A8CACAC8A8EEBBFFFFFFDDBBB9DBDBDBBBB9",
      INIT_79 => X"DBDBDBDBDBDBDBDBBBBBBBBBBBBBBBBBBBDBBBBBFD770020A8CA84646644EC75",
      INIT_7A => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBBBBBBBBBBBDBDBDBDBDBBBBBBB",
      INIT_7B => X"EC10CA644244444422226444222200AADDFDFDDBBBDBDBBBBBDBDBDBBBBBBBDB",
      INIT_7C => X"CA75EE86CA75CCCCCCCACACCCCCCCCCCCACCCCCCECECECECECECECECECECECEC",
      INIT_7D => X"EC0C0CECECECC875FFFD33AAEE2264538610B9B775EC99BB30B9DBB9CA440066",
      INIT_7E => X"6464426464404084EAECECCAEAEAEAEAEAEAEAECECECEAEAECECECECECECECEC",
      INIT_7F => X"ECECECECECECECECECECECECECECECECECECECECECECEC0E0EA6628484648464",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_266_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_266_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(31),
      ENBWREN => enb_array(31),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => ena,
      O => ena_array(31)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => enb,
      O => enb_array(31)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized51\ is
  port (
    p_262_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized51\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized51\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized51\ is
  signal ena_array : STD_LOGIC_VECTOR ( 32 to 32 );
  signal enb_array : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0400",
      INITP_01 => X"4000FFFFFFFFFFFFFFFFFC43FC8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF07000000008000200000A9E87BFC06000000",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"000000C0000000000B08727DC00000004000AFFFFFFFFFFFFFFFFC1FFF3803FF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INITP_06 => X"4000C1FFFFFFFFFFFFFFFE103C1803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000060000003005500707FD8000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"00000030000400000180701BFD0000004000841FFFFFFFFFFFFFFE0007FF03FF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INITP_0B => X"000043E0FFFFFFFFFFFFFC007E0043FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000018000106000080E000FC000000",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFF870000",
      INITP_0E => X"00000008000000000080E000FC000000B000B7F80FFFFFFFFFFFF801F0201FFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFEFFFF00F0FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_00 => X"5050505050504E4E2E2E2E2E2E2E0E0EECECECECEC0CECECECECECECECECECEC",
      INIT_01 => X"707090929090909092929272707070707070707072727272505050504E4E4E4E",
      INIT_02 => X"7272707070707070707070707070707070707070707070707070707070707070",
      INIT_03 => X"9292929272727272929292929292929292929292727272727272727272727272",
      INIT_04 => X"0E0E0E0E0E0E0E2E0E0E0E0E0E0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_05 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E0C0C0C2C2C2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_06 => X"4E4E4E4E4E4E4E4E4E4E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0C0C0C0C0C0C0C",
      INIT_07 => X"4E4E4E5050504E4E4E4E4E4E4E4E4E4E6E6E6E6E6E6E6E6E6E6E4E4E4E4E4E4E",
      INIT_08 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_09 => X"4E4E4E4E4E4E4E504E4E4E505050505050504E504E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_0A => X"DBBBBBDBDBDBDBB997745250507070707070705050504E4E4E4E4E4E4E4E2E2E",
      INIT_0B => X"DBDBDBDBDBDBDBDBBBBBBBBBBBBBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_0C => X"FFFFFFFFFFDBECCA5084C8A6A6A8C8C8A8A8A86466CCDDDDBBDBBBBBBBDBBBDB",
      INIT_0D => X"DBDBDBDBDBDBDBDBBBBBBBBBBBBBBBBBDBBBDBDBDDFD2200862E8484CAEEFDFF",
      INIT_0E => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_0F => X"CC0ECC64444444226466AA88664200AA9754747799B9DBDBDBDBDBDBDBDBBBBB",
      INIT_10 => X"88420086221177CACCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCECCCCCCCCCCCCCCC",
      INIT_11 => X"0CEC0CEA0CEAEA0AB9FF53AA0E2020A84253B9B730CA553310BBDBB9B9532288",
      INIT_12 => X"646462624242422084CA0CEAEAEAEAEAECECECECECECEAEAECECECECECECECEC",
      INIT_13 => X"CCCCCCECECECECECECECECECECECECECECECECECECECECEC0EEC846284646464",
      INIT_14 => X"707050504E4E2E2E2E2E2E2E2E0E0C0CECECECECEC0C0C0CECECECECECECECEC",
      INIT_15 => X"9292927290909090727272727272727292727070705050502E2E2E2E2E4E5050",
      INIT_16 => X"7272727270707070707070707070707070707072707070707070707070729292",
      INIT_17 => X"9292927272727272929292929292929292929292929292927272929292927272",
      INIT_18 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0E0E0E0E0E0E",
      INIT_19 => X"0C0C2E2E2E2E2E2E2E2E0E0E0E0E0E0E2E2C0C0C0C0C0E0E2E2E2E2E2E2E2E2E",
      INIT_1A => X"4E4E4E4E4E4E4E4E4E4E4E2E2E2E2E2E2E2E2E2E2E2C2E2E2E2E2C2C2C2E2E2E",
      INIT_1B => X"4E4E4E4E4E4E4E4E4E4E4E4E6E6E6E706E6E7070707070704E4E4E4E4E4E4E4E",
      INIT_1C => X"707070707070705050505050504E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_1D => X"4E5050504E5050504E4E4E50505070704E4E4E4E4E4E4E4E4E4E4E4E4E4E4E50",
      INIT_1E => X"BBBBDBDBDBB9979472505070707070707070502E2E2E2E2E4E50505050504E4E",
      INIT_1F => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_20 => X"5050525272959492C8862E2E0CECCACACAA8A8664244DBDDBBDDDBBBBBBBBBDB",
      INIT_21 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBDBBBDBDBFFEE00CAEA604E73535330",
      INIT_22 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_23 => X"EC0EEC6642444444646688868664006610EC10EE3032547599B9BBBBBBDBDBDB",
      INIT_24 => X"B9DB6688CA200088ECECECECECECCCCCCACACACACACCCCCCCCCCCCCCCCCCCCCC",
      INIT_25 => X"ECEAEAEA0CEA0C0A64644266312000002075B9B9A8A810AA88B9FF977553A833",
      INIT_26 => X"62646462424242202084CAECEAEAEAEAEAEAEAECECECEAEAECECECECECECECEC",
      INIT_27 => X"CCCCCCECECECECECECECECECECECECECECECECECECECECEC0E0ECA6462646464",
      INIT_28 => X"5050504E4E2E2E2E2E2E2E2E2E2E0C0CECECECECECECECECECECECECECECECEC",
      INIT_29 => X"72727272707070707070707070707070705050504E2E2E2E2E2E2E4E50507070",
      INIT_2A => X"7272727272727070707070707070707070707070707070707070707070707272",
      INIT_2B => X"7272727272727272929292929292929292929292929292927272929292927272",
      INIT_2C => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0E0E0E0E",
      INIT_2D => X"0E0E0E0E0E0C0C0C2E2E0E0E0E0E0C0C2E0E0C0C0E0E0E0E0C0C0C0C0C2E2E2E",
      INIT_2E => X"4E4E4E4E4E4E4E4E4E4E4E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_2F => X"4E4E4E4E4E4E4E4E6E6E7070707070704E6E707070707070707070504E4E4E4E",
      INIT_30 => X"707070707070707070707070707050504E4E4E4E4E4E4E4E4E4E4E4E2E2E2E4E",
      INIT_31 => X"505050504E50504E50504E4E4E4E4E4E504E4E4E505050504E50505050507070",
      INIT_32 => X"BBBBDBDBB99472507050707070707070704E2E0E0E2E2E4E7050507070705050",
      INIT_33 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_34 => X"60E64A8E4A06A0602086EE0E10ECECCAAACAA8666666FDDBDDBBBBDBDBDBDBBB",
      INIT_35 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBB9DBBBFF7700EAE8A22CA4A64042",
      INIT_36 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_37 => X"CA32EE642044442244668886644400660E0EECECECECEC0E103052759799B9BB",
      INIT_38 => X"5377CA0EDDEE64CCECECECECECECCCCCECECECECECECCCCCECECECECECECECEC",
      INIT_39 => X"EC0CEA0CEA0CEA2CCA2020422000000066B997976264CA662255FFFF97539775",
      INIT_3A => X"6262624242424242402064CAECEAEAEAEAEAEAECECEC0C0CECECECECECECECEC",
      INIT_3B => X"ECECECECECECECECECECECECECECECECECECECECECECECECEC0E0EA642626462",
      INIT_3C => X"5050504E4E4E50504E4E4E4E4E2E2E2E0CECECECECECECECECECECECECECECEC",
      INIT_3D => X"70707070707070707070707070504E4E2E2E2E2E2E2E2E2E5050505070707070",
      INIT_3E => X"7272727272727270727272727070707070707070707070707070707070707070",
      INIT_3F => X"7272727272727272929292929292929272729292929292929292727272729292",
      INIT_40 => X"0C0C0C0C0C0E0E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E",
      INIT_41 => X"2E2E0C0C0C0C0C0C0E0E0E0E0E0E0E0E0C0C0C0C0C0E0E0E0E0E0C0C0C0C0C0C",
      INIT_42 => X"6E6E4E4E4E4E4E4E4E4E4E4E2E2E2E2E2E2E2E2E2E2E2E2C2C2C2E2E2E2E2E2C",
      INIT_43 => X"4E4E4E4E4E4E4E4E6E707070707070704E4E6E707070707070706E6E6E6E7070",
      INIT_44 => X"7070707070707070707070707070505050504E4E4E5050505050504E4E4E4E4E",
      INIT_45 => X"50505050505050504E4E5050505050504E505070707070707070707070707070",
      INIT_46 => X"DBDBB99472707070707070707050504E2E2E2E2E2E2E2E4E5050505070505050",
      INIT_47 => X"BBBBBBBBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_48 => X"000020448631993373B9B9733030300CCA8666866488FDDDDBDBDBDBBBBBDBBB",
      INIT_49 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBDDBBBBDDFFD9A68440204220420000",
      INIT_4A => X"9799B9BBDBDBDBDBDBDBDBDBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDB",
      INIT_4B => X"AC2ECC460044244464868666644400660EECEEECEC0EECECECECEC0E0E305274",
      INIT_4C => X"537575759753860EECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_4D => X"ECECECECECECEC0C0C64002200000000ECB9D92E404286424444CCFF53EC5274",
      INIT_4E => X"626464424242224242202062C80CEAEAEAEAEAEAEAEAEAECEAEAEAEAECECECEC",
      INIT_4F => X"ECECECECECECECECECECECECECECECECECECECECECECECECECEC0E0E86404264",
      INIT_50 => X"50504E4E4E504E4E4E4E4E5050502E0CECECECECECECECECECECECECECECECEC",
      INIT_51 => X"7050505050707070705050502E2E2E2E2E2E2E2E4E5050707070707070505050",
      INIT_52 => X"9292727272727070927270707070707070707070707070707070707070707070",
      INIT_53 => X"7272727292929292929292929292927272729292929292929292929292929292",
      INIT_54 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_55 => X"2E2E2E2E2E0E0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_56 => X"6E6E6E4E4E4E4E4E4E4E4E4E4E2E2E2E4E4E2E2E2E2E2E2E2E2E2C2C2C2C2C2C",
      INIT_57 => X"70707070707070707070707070706E6E7070706E6E70707070707070706E6E6E",
      INIT_58 => X"707070707070705070707070707070505050505050507070707070504E4E5050",
      INIT_59 => X"5050504E4E4E4E4E4E4E50505050505050507070707070707070505050507070",
      INIT_5A => X"B795727270707070705050504E4E4E4E2E2E2E2E2E2E4E4E5050505050505050",
      INIT_5B => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBDBDBBBBBBBBBBBBBDBDBDBDBDBBBBBB9",
      INIT_5C => X"A877FFFFFFDB53EECAA88686866486A8EE1088204288FFDDDBDBDBDBBBDBDBDB",
      INIT_5D => X"BBBBDBDBDBDBBBBBDBDBDBDBDBDBDBDBDBBBDBDDFDB9A8842020002022000000",
      INIT_5E => X"0E103052759799B9BBDBDBDBDBDBBBBBBBBBDBDBDBDBDBBBDBDBDBDBDBDBDBDB",
      INIT_5F => X"EAECEECA004244224464866644440066EE0EECECECEC0E0C0E0E0EECECECECEE",
      INIT_60 => X"305575757575A8CAECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_61 => X"ECECECECECECECEC0CC800002242000075B9B9A64064424464646464648686A6",
      INIT_62 => X"42644242424242422242200040A6EA0CCAEAECECEC0C0CEAECECECEAECECECEC",
      INIT_63 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECEC0E0E862042",
      INIT_64 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E2E0CECECECECECECECECECECECECECECECECEC",
      INIT_65 => X"505050505050505050504E2E2E2E2E2E2E2E2E4E4E5050505050505050504E4E",
      INIT_66 => X"7272727070707070727270707070707072727070707070707070707070707070",
      INIT_67 => X"9292929292929292929292929292929292929292927272729292929272727272",
      INIT_68 => X"0C0C0C0C0C0C0C0C0CECECECEC0C0C0CECECECECECECECECECECECECECECECEC",
      INIT_69 => X"2C2C2E2E2E2E0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CECEC",
      INIT_6A => X"6E6E6E6E6E6E4E4E4E4E4E4E4E4E4E4E4E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_6B => X"7070707070707070707070707070707070707070707070707070707070706E6E",
      INIT_6C => X"5050505050505050707070707070707070707070707070707070707070707070",
      INIT_6D => X"504E4E4E4E4E4E4E505050505050505070707070707070705050505050505050",
      INIT_6E => X"7272505070707050504E4E4E4E4E4E4E2E2E2E2E2E4E4E4E504E4E4E4E4E4E4E",
      INIT_6F => X"BBBBBBDBBBDBDBDBDBBBBBBBBBBBDBDBBBBBBBBBDBDBDBBBDBB9B9B997747474",
      INIT_70 => X"FFFFFD2E646486A8ECEC0EECECECA8864264CA0E1010BBDDDBBBDBDBDBDBDBDB",
      INIT_71 => X"DBDBDBDBDBDBBBBBDBDBDBDBDBDBDBDBDBDDBBDDFFAA0020002424000000EEFF",
      INIT_72 => X"ECECECEC0E0E3032757799B9BBDBDBDBDBDBDBDBDBDBBBBBBBBBBBBBDBDBDBBB",
      INIT_73 => X"0CEC0C2C64000042446486664442006630EC0E0EEC0E0C0E0E0E0E0E0EECECEC",
      INIT_74 => X"0E5353537575ECAAECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_75 => X"ECECECECECECECEC0CEC4200422000AA97B930424242424484A8866284868484",
      INIT_76 => X"424242422042422042202020202064CAECEACAEAECEAEAEAECECEAEAEAEAEAEC",
      INIT_77 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECEE30EC8420",
      INIT_78 => X"4E4E4E4E4E4E4E4E4E4E4E4E2E2E0C0CECECECECECECECCCECECECECECECECEC",
      INIT_79 => X"505050505050505050504E2E2E2E2E2E50505050505050505050504E4E4E4E4E",
      INIT_7A => X"7270707070707070707070707070707070707070707070707070707050505050",
      INIT_7B => X"9292927272707070707072727272729272727272727070707272727272727272",
      INIT_7C => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CECECECECECECECEC0C0C0C0CECECECEC",
      INIT_7D => X"2C2C2C2C2C0C0C0C0E0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CEC",
      INIT_7E => X"707070706E4E4E4E4E4E4E4E4E4E4E2E2E2E2E4E4E4E2E2E2E2E2E2E2E2E2E2E",
      INIT_7F => X"707070707070707070707070707070707070707070707070707070707070706E",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_262_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_262_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(32),
      ENBWREN => enb_array(32),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(13),
      I4 => \addra[17]\,
      O => ena_array(32)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(13),
      I4 => \addrb[17]\,
      O => enb_array(32)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized52\ is
  port (
    p_258_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized52\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized52\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized52\ is
  signal ena_array : STD_LOGIC_VECTOR ( 33 to 33 );
  signal enb_array : STD_LOGIC_VECTOR ( 33 to 33 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"3000DFFFE07FFFFFFFFFF8078E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000040000020000C0C01CFE000000",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FC",
      INITP_03 => X"000000070000000000C0801FFE0000001600D9FFFF07FFFFFFFFFC1E3000C7FF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000",
      INITP_05 => X"0480F6FFFFE00FFFFFFFFE38C00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000498000000000800007FE000000",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000",
      INITP_08 => X"00000060C000000000000000FE0000074180F8FFFFFFE37FFFFFFFF3000007FF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF00FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000",
      INITP_0A => X"6138FEFFFFFFFFFFFFFFFFE6000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000026000000000000000FE000001",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"00000000300000184800000006600000602F1EFFFFFFFFFFF7FFF1981C0201FF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00",
      INITP_0F => X"600001FFFFFFFFFFFFFFF3300FFB06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"5050505050505050707070707070707070707070707070707070707070707070",
      INIT_01 => X"4E4E4E4E4E4E4E4E507070707070707070707070707070705050505050505050",
      INIT_02 => X"707070707050504E4E4E4E50505050502E2E2E2E2E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_03 => X"DBDBDBDBDBDBDBDBDBBBBBBBDBDBDBDBDBDBBBB9B9B9B7979774725050505050",
      INIT_04 => X"B9A842A60E7550A886444242648686AAEC8620A83177DDFFDBBBBBDBDBDBDBDB",
      INIT_05 => X"DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBDBDBDDBBFFEE000000882200CCFFFFFF",
      INIT_06 => X"0E0E0EECECECECECEE0E303254759797B9B9BBBBBBDBDBDBDBDBDBDBDBBBBBBB",
      INIT_07 => X"EEA86EB2CC24446644666664444200460E0EEC0C0C0C0E0C0C0E0E0E0E0E0E0E",
      INIT_08 => X"30535353537530CAECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_09 => X"EAEAECECECECECEA0A2E860000000088977586424242444464646452520CCA86",
      INIT_0A => X"20424242424220222220222220000022A8EAECEACAEC0CEAEAEAEAEAEAEAEAEA",
      INIT_0B => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC0EEC64",
      INIT_0C => X"4E4E4E4E50504E4E2E2E4E4E2E2E0E0E0CECECECECECECECECECECECECECECEC",
      INIT_0D => X"50505050505050504E4E4E2E4E4E505050505050505050504E4E4E4E4E4E4E4E",
      INIT_0E => X"7272727070707070707070707070707070707070707070707070705050505050",
      INIT_0F => X"7070707070707070707070707070707070707070707070707070707272729292",
      INIT_10 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CECECECECECECECEC0C0C0C0C0C0CECEC",
      INIT_11 => X"2E2E2E2C2C2C0C2C2E2E2E2E2E2E2E2E0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_12 => X"70706E6E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2E4E4E4E4E2E2E2E4E2E2E2E2E",
      INIT_13 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_14 => X"50505050505050507050504E4E50707070707070707070704E70707070707070",
      INIT_15 => X"4E4E4E5050505050707070707070707050505050505050505050505050505050",
      INIT_16 => X"70707070504E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_17 => X"DBDBDBDBDBDBDBDBBBDBDBDBDBDBB9B9B9B7B6B69494927250502E4E4E507070",
      INIT_18 => X"20EC7352EC866486666486AACAAAA8CA53334220EEFFFFFFFFDDBBBBDBDBDBDB",
      INIT_19 => X"DBDBDBDBDBDBDBBBDBDBBBDBDBDBDBDBDBDBBBDBFF99000000444477FFFFDBA6",
      INIT_1A => X"0E0E0E0E0E0E0E0EECECECECEC0E0E103232525477979999B9BBBBDBDBDBDBDD",
      INIT_1B => X"8A20E60A663577AC66886644644200660E0EEC0E0CECEC2E0E0E0E0E0E0E0E0E",
      INIT_1C => X"30533153315353CCECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_1D => X"EAEAEAECECECEAEA0A2E86000042002297CA2022224242444442AA9775555330",
      INIT_1E => X"642020424222222222222000202222002086CAECECEAEAEAEAEAEAEAEAEAEAEA",
      INIT_1F => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC0E0E0E",
      INIT_20 => X"5050505050504E4E2E2E4E4E2E0E0CECECECECECECECECECECECECECECECECEC",
      INIT_21 => X"505050505050504E2E2E2E2E4E5050505050505050505050504E4E4E4E505050",
      INIT_22 => X"7272727070707070707070707070707070707070707070705050505050505050",
      INIT_23 => X"7070707070707070707070707070707070707070707070707070707072727272",
      INIT_24 => X"0C0C0C0C0C0C0C0C0C0CECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_25 => X"4E4E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_26 => X"6E6E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2E2E2C2C2C2E2E4E2E2E2E2E2E2E2E2E",
      INIT_27 => X"707070707070707070707070707070707070707070707070707070706E6E7070",
      INIT_28 => X"5050505050505050504E4E4E4E4E507050505050507070707070707070707070",
      INIT_29 => X"4E50707070707070707070707070707050504E4E4E4E4E4E5050504E4E505050",
      INIT_2A => X"7070504E4E4E4E4E4E4E4E4E4E4E4E4E50505050505050504E4E4E5050504E4E",
      INIT_2B => X"BBBBBBBBDBDBDBDBDBDBD9D9B9B7949494929292927270705050507070707070",
      INIT_2C => X"FFB9CA20426464446486A8888664422088A82000ECFFFFFFFFFFDDBBDBDBDBDB",
      INIT_2D => X"B9BBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBDBDDDBB9FF77660088FFFFFFEC20C8",
      INIT_2E => X"0E0E0E0E0E0E0E0E0E0E0EECECECECECECECECEE0E10303032527475779799B9",
      INIT_2F => X"EEEC62206697EEAF55EE662244220066100E302ECA0E0EEC0C0E0E0E0E0E0E0E",
      INIT_30 => X"53333353335353ECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_31 => X"EAEAEAEAEAEAEAEA0AEA642222442244EC200022442244444442EE88AA533355",
      INIT_32 => X"0E64202020224222222000202020222200004286CAECECECEAEAEAEAEAEAEAEA",
      INIT_33 => X"ECECECECECECECECECECECECECECECECECECECECECECECECEC0EECEC0EECEC30",
      INIT_34 => X"50505050504E4E4E2E2E4E4E2E2E0E0CECECECECECECECECECECECECECECECEC",
      INIT_35 => X"5050505050504E4E2E2E4E505050505050505050705050505050505050505050",
      INIT_36 => X"7070707070707070707070707070707070707070707070505050505050505050",
      INIT_37 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_38 => X"0C0C0C0C0C0C0C0CECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_39 => X"4E4E4E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2C2C0C0C0C0C",
      INIT_3A => X"4E4E4E4E4E4E4E4E4E4E2E2E2C2C2C2C2C2C2C2C2C2C2E2E2E2E2E2E2E2E4E4E",
      INIT_3B => X"70707070707070707070707070707070707070707070707070707070706E6E6E",
      INIT_3C => X"4E4E50505050505070504E4E4E4E507050505050505070707070707070707070",
      INIT_3D => X"50507070707070705070707050505050504E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_3E => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E50504E4E5050505050504E4E4E5050505050",
      INIT_3F => X"DBDBDBDBDBDBDBBBD9B7B6949494929292929270707050505070707070707070",
      INIT_40 => X"CC22004244424444648686866442646600442200440EFDFFFFFFFFDDBBDBDBDB",
      INIT_41 => X"5254747797B9B9B9BBDBDBDBDBDBBBBBDBDBDBDBFFFDFFFFBBFFFFB94244DDFF",
      INIT_42 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C0CECECEC0C0CEC0E0E0E0E303030",
      INIT_43 => X"EC30440086CA22793588444422000020FF970E750EA8ECEC0C0C0E0E0E0E0E0E",
      INIT_44 => X"53313353335353EEECECECECECECECECECECECECECECECECECECECECEC0C0C0C",
      INIT_45 => X"EAEAEAEAEAEAEAEAEAA844224444222242002244442244222044CC00006644CC",
      INIT_46 => X"300E64004222002220202220202022202000000042CAECECEAEAEAEAEAEAEAEA",
      INIT_47 => X"ECECECECECECECECECECECECECECECECECECECECECECECECEC0E0EECECECECEC",
      INIT_48 => X"505050505050504E4E4E4E4E4E2E2E2E0CECECECECECECECECECECECECECECEC",
      INIT_49 => X"504E4E5050505050505050505070705050707070505050505050505050505050",
      INIT_4A => X"7070707070707070707070707070707050505050505050505050505050505050",
      INIT_4B => X"5050505050505050505050505050505050505050707070707070707070707070",
      INIT_4C => X"0C0C0C0C0C0C0C0CECECECECECECECEC0C0C0C0C0C0C0C0CECECECECECECECEC",
      INIT_4D => X"4E4E4E2E2E2E2E2E2C2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2C2C2C",
      INIT_4E => X"4E4E4E4E4E4E4E4E4E2E2C0C0C0C0C0C2C2C2E2E2E2E2E4E2E2E2E2E2E4E4E4E",
      INIT_4F => X"70707070707070707070707070709090707070707070707070707070706E6E6E",
      INIT_50 => X"4E4E4E4E50505050707070707070707050505050505070707070707070707070",
      INIT_51 => X"7070705050505050505050504E4E4E4E504E4E2E2E4E4E504E4E4E4E4E4E4E4E",
      INIT_52 => X"2E2E4E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E5050504E4E4E4E505050",
      INIT_53 => X"DBDBDBBBB9B997779472727292929292927272707050505070909270504E4E4E",
      INIT_54 => X"0000220000000022648642200022A8CA00004400004252FFFFFFFFBBBBDBDBDB",
      INIT_55 => X"0E0E0E0E10303032747797B9BBDBDBDBBBDBDBFDB730B977BBFF3300EEFF5522",
      INIT_56 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_57 => X"EC3031664002440A244455DD3288AAEE749930B9FFB90EEE0E0E0E0E0E0E0E2E",
      INIT_58 => X"31303131313333EEECECECECECECECECECECECECECECECECECECECECECECEC0C",
      INIT_59 => X"EAEAEAEAEAEAEAEAEA64224444420000002222240244222200202244866420A8",
      INIT_5A => X"EC300E8600204200202020202020202000000000000062A8ECEAEAEAEAEAEAEA",
      INIT_5B => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC0EEC",
      INIT_5C => X"505050505050505050504E4E4E4E2E2E0E0CECECECECECECECECECECECECECEC",
      INIT_5D => X"5050505050505050505050505050505070707070505050505050505050505050",
      INIT_5E => X"7070707070707070707070707272707050505050505070705050505050505050",
      INIT_5F => X"5050505050507070505050505050505050505050507070707070707070707070",
      INIT_60 => X"2E2C2C2E2E2E2C2C0C0C0C0C0C0C0C0C0C0C0C2C2C2C2C2E2C2C2C2C0C0C0C0C",
      INIT_61 => X"2E2E2E2E2E2E2E2E2E2E2C2C2E2E2E4E4E4E2E2E2E2E2E2E4E4E2E2C2C2E2E2C",
      INIT_62 => X"6E6E6E4E4E4E4E4E2E2C0C0C0C0C0C2C2C2E2E2E2E2E2E2E2E4E4E4E4E4E4E4E",
      INIT_63 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_64 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_65 => X"4E4E4E505050504E4E4E704E4E4E4E4E4E4E4E4E4E4E4E4E7070707070707070",
      INIT_66 => X"2E2E2E4E4E4E4E4E4E2E2E2E4E2E2E2E4E4E505050504E4E505050504E4E4E4E",
      INIT_67 => X"DBB9B79494727270707272929292929292907070707070729270704E4E4E4E4E",
      INIT_68 => X"00220010B62EE8EA4600200000000ECA0000440022A8C872FFFFFD9B9BDBDBBB",
      INIT_69 => X"0E0E0E0CEC0C0C0E0E0E3050527597B9BBDBFDB988ECCC97FFEC0075FFAA0000",
      INIT_6A => X"0E0E0E0E0E0E0E0E2E2E2E2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E2E2E2E2E0E",
      INIT_6B => X"EC3053AA000022442042B9EC30FF97308A86EC3097DB54EC0E0E0E0E0E0E0E0E",
      INIT_6C => X"424288ECEC0E30ECEC0C0CECECECECECECECECECECECECECECECECECECECECEC",
      INIT_6D => X"EA0AEAEA0CEAEACA444222422200004200222422242200226444422200002020",
      INIT_6E => X"ECEC0E0E880000200000000000000000000000000000000042A6CA0C0CEAEAEA",
      INIT_6F => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_70 => X"507070707050504E4E4E4E4E4E2E2E2E2E2E2E0C0C0CECECECECECECECECECEC",
      INIT_71 => X"5050505050505050707070707070707050707070707070705050505050505050",
      INIT_72 => X"7070707070707070707070707270707050505050507070707070707070707070",
      INIT_73 => X"50505050505050504E5050505050505050505050505050507070707070707070",
      INIT_74 => X"2E2E2E2E4E4E4E4E2E2E2E2E2E2E2E2E0C0C2C2C2C2C2C2C2C2C0C0C0C2C2E2E",
      INIT_75 => X"2E2C2C2E2E2C2C2E2E2E2E2E4E4E4E4E4E2E2C2C2C2C2E2E2C2E2C2C2C2E2E2E",
      INIT_76 => X"70707070704E2C0C0C0C0C0C0C0C0C0C2C2C2C2C2C2E4E4E2E2E2C2E4E4E4E4E",
      INIT_77 => X"7070707070707070707070707070909090909090907070707070707070707070",
      INIT_78 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_79 => X"504E4E4E5050504E50707070504E4E4E70504E4E507070707070707070707070",
      INIT_7A => X"50504E4E4E4E2E2E2E2E2E2E2E2E2E4E4E4E505050504E4E50505050504E4E4E",
      INIT_7B => X"947472727270707070707292929272707070707070707070504E4E4E4E4E4E4E",
      INIT_7C => X"444400CCFFFDD9B7D6FDBB9953ECB930000022440030DBCA99FBDBDDB9D9B797",
      INIT_7D => X"0E0E0E0C0C0E0E0E0C0C0C0E0E0E303052749797646699FFCA00559944000000",
      INIT_7E => X"0E0E0E0E0E0E0E0E2E2E2E2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E2E2E2E0E0E",
      INIT_7F => X"CA3233A8000020220042884220224442886642422044EC2E0E0E0E0E0E0E0E0E",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_258_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_258_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(33),
      ENBWREN => enb_array(33),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(13),
      I4 => \addra[17]\,
      O => ena_array(33)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(13),
      I4 => \addrb[17]\,
      O => enb_array(33)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized53\ is
  port (
    p_254_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized53\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized53\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized53\ is
  signal ena_array : STD_LOGIC_VECTOR ( 34 to 34 );
  signal enb_array : STD_LOGIC_VECTOR ( 34 to 34 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000400008000000000000001C010000",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"000FFC0084000000000000007FCE0000600001FFFFFFFFFFFFFFF6400FFF877F",
      INITP_03 => X"FFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00",
      INITP_04 => X"600001FFFFFFFFFFFFFFFC0006FF877FFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00040FFE0141000000020080006FE1F00F",
      INITP_06 => X"FFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"001FFFFFE18000000700C000FE3FFFFF602001FFFFFFFFFFFFFFFC0007FFC73F",
      INITP_08 => X"FFFFFFFFFFF87FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00",
      INITP_09 => X"602003FFFFFFFFFFFFFFF80003FFC79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF000000000000000000000000FF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"DE000000000000000000000000000003E00003FFFFFFFFFFFFFFF00003DFE79F",
      INITP_0D => X"FFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INITP_0E => X"000003FFFFFFFFFFFFFFE00031E7F7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ECECEC0E100EEEECECECECECECECEC0EECECECECECECECECECECECECECECECEE",
      INIT_01 => X"ECECEAECECC8866444444222204466422022222222002288A8AAAACACCCCCCCC",
      INIT_02 => X"ECECECEC0EAA4200002000000000000000000000000000000000004286C8ECEA",
      INIT_03 => X"ECECECECECECECECECECECECECECECECEC0CECECECECECECECECECECECECECEC",
      INIT_04 => X"50504E4E4E4E4E4E2E2E2E2E2E2E2E2E2E2E2E2E0E0EECECECECECECECECECEC",
      INIT_05 => X"7070707070707070505050505050505050505050505050504E4E4E4E4E4E4E4E",
      INIT_06 => X"7070707070707070707070707070707070707070707070705050505050505050",
      INIT_07 => X"5050505050505050505050505050505050507070705050507070707070707070",
      INIT_08 => X"2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E2E2E2E2C2E2E2E2E2E2C2C0C0C0C0C0C0C",
      INIT_09 => X"2C2C0C2C2C2C2C2C2C2C2E2E2E2E2E2E2E2E2C0C0C0C0C0C2C2E2E2C2C2E2E2E",
      INIT_0A => X"7070704E4E2C0C0C0CECEA0C0C0C0C0C0C0C0C0C0C0C2C2E2E2C2C2C2E4E4E2E",
      INIT_0B => X"7070707070707070707070707090909090909090909070707070706E70707070",
      INIT_0C => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_0D => X"4E4E4E4E4E4E4E4E707070707070707070707070707070706E70707070707070",
      INIT_0E => X"4E4E2E2E2E2E0E0C0E0E0C0C2E2E2E4E4E4E5050505050505050505050504E4E",
      INIT_0F => X"72729292929292927272727272707070707070707070504E4E4E4E4E4E4E4E4E",
      INIT_10 => X"2222000074FFFF30D7FFFFFFFFFFDFFF750022000030FD0EEC72747550929272",
      INIT_11 => X"0E0E0C0E0E0E0E0E0E0E0E0E0C0C0E0E0E2E3052EC53FFAA000EEC4444422244",
      INIT_12 => X"0E0E0E2E2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_13 => X"CC5331A8000022444464424442444486222020422000640E0E0E0E0E0E0E0E0E",
      INIT_14 => X"EE77979775535599320ECAEC0C0E0CECECECECECECECECECEEEEEEEEECECECEC",
      INIT_15 => X"64448666202086A8648666644466662022202000002222200000202244646464",
      INIT_16 => X"0CECECECEE0ECC64000000002000000000000000000000000000000000002222",
      INIT_17 => X"CCECECCCCCECCCECECECECEC0C0E0C0E0E0E0C0C0C0EECECECECECECECECECEC",
      INIT_18 => X"502E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E302E0EEEECECECECECECECECEC",
      INIT_19 => X"927272707070707070707070705050504E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_1A => X"7070707070707070507070707070505050707070707070707070707070707070",
      INIT_1B => X"5050505070705050705050505050505050507070707070707070707070707070",
      INIT_1C => X"4E2E2E2E2C2C2E4E4E4E4E4E4E4E4E4E4E2E2E2E2E4E4E2E2E2E2E2E2E2E2E2E",
      INIT_1D => X"2C0C0C2C2C2C2C2E2C2C2C2C2C2C2C2C2E2C2C0C0C0C0C0C2C2E2E2E2C2C2C2C",
      INIT_1E => X"704E4E2E0C0C2C2E0CECEAEAEAEAEC0C0C0C0E0C0C0C0C0C0C0C2C2E2E2E2E2E",
      INIT_1F => X"70707070707070707070707070707070909090909090907070706E6E4E6E6E6E",
      INIT_20 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_21 => X"4E4E4E4E4E4E4E4E707070707070707070707070707070707070707070707070",
      INIT_22 => X"2E2E2E2E0C0CECEC0C0C0C0C2C2E4E4E4E4E4E5050504E5050505050504E4E4E",
      INIT_23 => X"92929292929292929272727070707070707070504E4E4E4E4E4E4E4E50504E4E",
      INIT_24 => X"0022000064FFFDA8DBFFFFFDDBDBFFFFFF2200000030B972862E957330729292",
      INIT_25 => X"0E0E0E0C0E0E0E0E0E0E0E0E2E0E2E2E2E0E2E0C30FFCA00CCCC422264446622",
      INIT_26 => X"2E2E2E2E2E2E2E2E2E2E2E2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_27 => X"EC5331AA00002264446466CAA8886664440022202220422E0E0E0E0E0E0E0E0E",
      INIT_28 => X"CC5310EE0E101033755310EEECECEC0C0C0C0C0CECECECECECECECEC0C0C0C0C",
      INIT_29 => X"0000000000A830EC44666664666442640E420042664422222222222242444444",
      INIT_2A => X"EC0CECEAECECEC0E882200000000000000000000000000000000000000000000",
      INIT_2B => X"ECECECECEC0EECECECECECEC0C0C0C0C0C0C0C0C0C0C0CECECECECECECECEC0C",
      INIT_2C => X"2E2E2E2E2E2E3030505050504E4E4E4E6E4E50502E0EECECECECECECECECECEC",
      INIT_2D => X"727270707070505070707070504E4E4E4E4E4E4E4E4E4E4E2E2E2E2E2E2E2E2E",
      INIT_2E => X"7070707070707070707070707070707050507072727272727070707070707070",
      INIT_2F => X"5050505050505050707050505050505050505070707070707070707070707070",
      INIT_30 => X"2E2E2E2C2C2C2C2C4E4E4E4E4E4E4E4E4E2E2E2C2E4E4E4E2C2E2E2E2E2E2E2E",
      INIT_31 => X"2C0C0C0C0C2C2C2C2C2C2C2C2C2C2C2C2E2E2C2C0C0C0C0C0C2C2C2C2C2C2C2C",
      INIT_32 => X"2E2E2C2C0C0C0C2E0E0C0CECEAEAEAEA0C0C2E2E0C0C0C0C0C0C0C2C2C2C2C2C",
      INIT_33 => X"7070707070707070706E6E6E7070706E70709090909070707070707070704E4E",
      INIT_34 => X"7070707070707070707070707070707070707070707070709070707070707070",
      INIT_35 => X"4E4E4E4E4E4E4E4E505070707070707070707070707070707070707070707070",
      INIT_36 => X"2E2E2E2E0C0CECEC0C0C0C0E2E2E4E4E4E4E4E4E4E4E4E505050504E4E4E4E4E",
      INIT_37 => X"9090929290707070707070707070707070704E4E4E4E4E4E4E4E4E50504E2E2E",
      INIT_38 => X"000066880077FF98B9FFFFFFD6D4D6FFFF99000020737092EACA320E0E507270",
      INIT_39 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E2E2E2E500E0EDB0E00A8CC00000000222200",
      INIT_3A => X"2E2E2E2E2E2E2E2E2E2E2E2E0E0E0E0E2E2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_3B => X"EC5333CC22004466666610EE6444646622222222000086502E2E2E0E0E0E2E2E",
      INIT_3C => X"1075553311110EEECCEE1030100E2E2E30300E0E0E0E0E0E0C0C0C0C0C0C0C0C",
      INIT_3D => X"00000042EC53523086868666886644EC750EA886442222222222424444646464",
      INIT_3E => X"0E0E0EEEEEECEC0E10CC66000000000000000000000000000000000000000000",
      INIT_3F => X"ECECECECECECECECECECEC0C0E0E2E2E2E2E2E2E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_40 => X"4E4E4E4E4E4E4E4E505050707070707070704E4E2E0C0CECECECECECECECECEC",
      INIT_41 => X"707070707070707070705050505050503030302E2E2E2E2E2E2E2E2E4E4E4E4E",
      INIT_42 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_43 => X"7070505050505050505050505050505050505050505050507070707070707070",
      INIT_44 => X"2C2C2E2E2E2C2C2E4E4E4E4E4E4E4E4E4E2E2C2C2C4E4E4E2C2C2C2C2C2C2C2E",
      INIT_45 => X"2C0C0C0C0C0C0C0C2C2C2C2C2C2C2C2C2C2C2C2C0C0C0CEA0A0C0C0C2C2C2C2C",
      INIT_46 => X"2C2C0C0C0C0C0C0C0E0E0C0C0CECEAEAEC0C0C0C2C2E2E2E0C0C0C0C0C2C2C2C",
      INIT_47 => X"70707070707070704E4E4E4E4E6E4E4E6E6E6E706E7070707070707070504E4E",
      INIT_48 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_49 => X"4E4E4E4E4E4E4E4E4E4E4E707070707070707070707070707070707070707070",
      INIT_4A => X"0C2C2C0E0C0E0E0E0E0E2E2E2E4E4E4E4E4E4E4E4E4E4E4E504E4E4E4E4E4E4E",
      INIT_4B => X"909092907070707070707070707070504E4E4E4E4E4E505050504E2E2E2E0C0C",
      INIT_4C => X"000088860022FFFFFB30FDFFFFD6B4DDFFFFEF00427370905086EE5252527272",
      INIT_4D => X"0E0E0E0C0E0E0E2E0E0E0E0E2E2E2E2E502E0C2E530064CA2222220022442200",
      INIT_4E => X"2E2E2E2E2E2E2E2E2E2E2E2E0E0E0E0E2E2E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_4F => X"EC5355CC22004444664430EC424466640042422200000E2E2E2E2E2E2E2E2E2E",
      INIT_50 => X"4444222222222222222242424466868688A8A8AACACCECEE0E0E2E2E2E2E0E0C",
      INIT_51 => X"00002066CAA8A6CA664244424442208888644444220020220022222222222222",
      INIT_52 => X"EECCECECCCCCCCCACAECCC662000000000000000000000002020222000000000",
      INIT_53 => X"0C0E0E0E0CEC0E0C0E0E0E0E0E1030300E0E10100E0E0E0EEEEEEEEEEEEEEEEC",
      INIT_54 => X"7070707070706E6E5050505050505050705050502E2E0E0E0E0E0E0E0E0E0E0E",
      INIT_55 => X"9090909090909090707070707070707070707070707070707070707070707070",
      INIT_56 => X"7070707070707070707070707070707090909090909090907070707070707070",
      INIT_57 => X"707070505050504E505050505050505050505050505050505050707070707070",
      INIT_58 => X"2C2C2C2E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2C2C2C2E4E4E4E2E2C2C2C2C2C2C",
      INIT_59 => X"2E2C0C0C0C0C0C0C2C2C2C2C2C2C2C2C2C2C2C2C0C0C0C0A0C0C2C2C2C2C2C2C",
      INIT_5A => X"2E2C0C0C0C0C0CEC0C0C0C0C0C0C0C0C0C0C0C0C0C2C2E2E2E2C0C0C2C2C2C2C",
      INIT_5B => X"7070707070707070706E4E6E70706E4E4E4E4E4E4E4E4E4E4E6E7070504E2E2E",
      INIT_5C => X"7070707070707070707070707070707070707070707070709070707070707070",
      INIT_5D => X"4E4E4E4E4E4E4E4E4E4E4E4E7070707070707070707070707070707070707070",
      INIT_5E => X"0C0C2E2E2E2E2E2E2E2E2E4E4E504E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_5F => X"707070707070707070707070704E4E4E4E4E4E50505050504E2E2E2E2E0C0C0C",
      INIT_60 => X"002066AA000035FFFF54CA75FFFFFFFFFFFFDF0086724E7072C8EC732E0E3070",
      INIT_61 => X"0E0E0E0E0E0E2E2E0E0E0E0E2E2E2E4E2E500E756420CC442222222200002000",
      INIT_62 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E0E0E2E2E2E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_63 => X"307575EE240044444644444220228622204242200066522E2E2E2E2E2E2E2E2E",
      INIT_64 => X"00000000000000000000000000000000000000000000000020204266AAEE1032",
      INIT_65 => X"0200000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000020200000002200000000000000000000002020220000",
      INIT_67 => X"0E0EEC0E0E0E0EA8002000000000000000000000000000000000000000000000",
      INIT_68 => X"50505050505050303030302E2E0E0E0EECECECCCCACACACAAACACAAAAAAACACA",
      INIT_69 => X"9494949494949494B4B4B2B29292929292929292929292927272727272727250",
      INIT_6A => X"50505050505050505050507070929294B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4",
      INIT_6B => X"7070707050505050505050505050505070707070505050505050505050505050",
      INIT_6C => X"2C2C2C2C2E4E4E4E2C2C4E4E4E4E4E4E2E2E2E4E4E4E4E4E4E4E2E2E2C2C2C2C",
      INIT_6D => X"2E2E0C0C0C0C2C2C2C2C2E2E2C2C2E2E4E4E2E2C2C2C0C0C0C2C2C2C2E2E2E2E",
      INIT_6E => X"2C2C2E2C0CECECEA0C0C0C0C0C0C0C0C2C0C0C0C0C0C2C2C2E2E2E2C2C2C2E2E",
      INIT_6F => X"7070707070707070707070707070707050504E4E4E4E4E4E4E4E4E4E2E2C0C0C",
      INIT_70 => X"7070707070707070707070707070707070707090907070709090707070707070",
      INIT_71 => X"4E4E4E4E4E4E4E4E4E4E4E4E5070707070707070707070707070707070707070",
      INIT_72 => X"2E2E2E2E2E2E4E4E4E4E4E4E505050504E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_73 => X"4E4E4E50507070707070704E4E4E4E4E4E4E505050504E2E2E2E0C0C0C0E2E2E",
      INIT_74 => X"00007597000000FFFCFF75A484109BFFFFDD990EEC304E4E900CA84E0C0E0C4E",
      INIT_75 => X"0E0E0E0E0E0E2E2E0E0E0E0E2E2E2E2E502E30CA00A866222200222220200000",
      INIT_76 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0E2E2E2E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_77 => X"20446444000022444444422020646420004220000064502E2E2E2E2E2E2E2E2E",
      INIT_78 => X"0000000000000000000000000000000000000000000000002200000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000002222648822000000222222422244422222222000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"8686868686868686646464646464646444444242424242224242222020202020",
      INIT_7E => X"505050505050505050707072704E2C0ACAC8C8C8C8C8C8A8A8A8A8A8A8868686",
      INIT_7F => X"7070707070505050505050505050707070707070705050505050505050505050",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_254_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_254_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(34),
      ENBWREN => enb_array(34),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(12),
      I4 => \addra[17]\,
      O => ena_array(34)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(12),
      I4 => \addrb[17]\,
      O => enb_array(34)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized54\ is
  port (
    p_250_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized54\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized54\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized54\ is
  signal ena_array : STD_LOGIC_VECTOR ( 35 to 35 );
  signal enb_array : STD_LOGIC_VECTOR ( 35 to 35 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FEFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"0016C000000000000000000000000000000403FFFFFFFFFFFFFFC00031F33FC9",
      INITP_02 => X"FFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000",
      INITP_03 => X"000203FFFFFFFFFFFFFFC00060FE7FC8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFF000000000000000038CDF0000C000000000000000000000000080",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"0000000000000000000000000000000000000087FFFFFFFFFFFFC0006E7FFFEC",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007",
      INITP_08 => X"000000000FFFFFFFFFFF8000467FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFF00000000000000000000000000000000000000000000000000000",
      INITP_0A => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000000000000000000000000000000000000FFFFFFFFF8000423FFFF0",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000",
      INITP_0D => X"0000000000003FFFFFFF8000431FFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFE00000000000000000000000000000000000000000000000000000",
      INITP_0F => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"2C2C2C2C2C2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2C2C",
      INIT_01 => X"2E2E2C2C2C2C2E4E2C2C2C4E4E4E4E4E4E4E4E4E4E4E4C2C2C2C2C2C2C2C2C4E",
      INIT_02 => X"0C0C0C0C0C0C0CEA0C0C0C0C0C0C0C0C2C2C2C2C2C2C0C0C2C2C2C2E2E2C2C2C",
      INIT_03 => X"707070707070707070707070707070704E4E4E50704E4E2E4C2C0CECEC0C2C2C",
      INIT_04 => X"7070707070707070707070707070707070707070707070707070709090907070",
      INIT_05 => X"4E4E4E50504E4E4E707070707070707070707070707270707270707070707070",
      INIT_06 => X"2E50504E4E504E4E4E2E2E4E4E4E2E2E4E4E4E4E4E4E4E4E50504E4E4E4E4E50",
      INIT_07 => X"6E4E4E70707070704E4E4E4E4E5050505050504E2E2E2E2C0C2E2E2E2E2E2E2E",
      INIT_08 => X"00AAFF1100002233FFFBFFFDCA20310E422070FF522C4E305050C8EA0EECEC10",
      INIT_09 => X"0C0E0E0E0E2E0E0E0E0E0E2E2E2E2E2E502EEC00224222220000222200000022",
      INIT_0A => X"2E2E2E2E2E2E2E2E2E2E2E2E2E0E0E0E0E0E0E2E2E2E2E2E2E2E0E0E0C0C0C0C",
      INIT_0B => X"2200000000200042AAAA66000031AA420000000000642E4E0E2E2E2E0E2E2E2E",
      INIT_0C => X"000000000000000000000000000000000000000000000086EA86624242224242",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"200000000000000086ECA82EEC0E30EC2E50A8ECEC6600000000000000000000",
      INIT_10 => X"0000000000000000000000000066A8A886866442CA866486C8A884A6A8A86220",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"7050505050507070707092500000000000000000000000000000000000000000",
      INIT_13 => X"7070707070707070707070707070505070707070707070705050505050505050",
      INIT_14 => X"4E4E4E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E",
      INIT_15 => X"2E2E2E2E2C2C2E2E2C2C2C2E4E4E4E4E4E4E4E4E4E4E4E2C2C2C2C2C2C2C2C2E",
      INIT_16 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C2C2E2C2C2C2C2C2C2C2C2C2C2C2C2E2E4E",
      INIT_17 => X"90707070707070706E6E70706E6E4E4E4E4E4E4E4E4E4E2C2C2C0CECEC0C2C2E",
      INIT_18 => X"7070707070707070707070707070707070707070707070707090909070707070",
      INIT_19 => X"5050505050505050707070707070707070707070707272727070707070707070",
      INIT_1A => X"2E4E4E4E4E5050504E4E2E2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E50",
      INIT_1B => X"707050705070504E4E4E4E50505050502E2E2E2E2E2E2E2E2E2E2E2E2E2E2E4E",
      INIT_1C => X"0099FFCC0088CA6652FFDAFCFDFD52428672DCFFBB0C2E2E4E50EAA60EECCAEC",
      INIT_1D => X"0E0E0E0E0E0E2E0E2E2E2E2E2E2E2E2E502E8600444244222200222200002022",
      INIT_1E => X"2E2E2E2E2E2E2E2E2E2E2E2E2E0C0E2E2E0E0E0E0E2E2E2E2E2E0E0E0E0E0E0E",
      INIT_1F => X"66224444226422222022000000CC0ECAA8AA664264EC52505050505050502E2E",
      INIT_20 => X"00000000000000000000000000000000000000000000006830ECA866A86664A8",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"AA64220000220000AAEEA8EECCECEECC0E0EA8CCAA4400000000000000000000",
      INIT_24 => X"00000000000000000000000000EE525210EEA8AA530ECAEC5230CA0E52977574",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"70705050507070707070922E0000000000000000000000000000000000000000",
      INIT_27 => X"5050505050504E4E505050505050505050505050505050507070707070707070",
      INIT_28 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_29 => X"4E4E4E4E4E4E4E4E2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2C2C2C2C2C2C2C",
      INIT_2A => X"2E2E0C0C0C0C0C2E2C2C2C0C0C0C0C2E2E2C2C2C2C2C2C2C2C2C2C2C2C2C2E4E",
      INIT_2B => X"90909070707070707070706E6E4E4E4E704E4E4E4E4E4E2C4E2E2E0C0C0C2C4E",
      INIT_2C => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_2D => X"5050505050707070707070707070707070707070707070727070707070707070",
      INIT_2E => X"4E4E4E4E505050504E4E4E2E2E2E2E2E4E4E4E4E2E2E2E2E2E2E2E4E4E4E5050",
      INIT_2F => X"4E7270705050504E50505050504E2E2E2E2E2E2E2E4E4E505050504E4E4E5050",
      INIT_30 => X"00DBFFCA2EFB97A888FFFCDAB8FFFD52BAFFFFFFFF742C4E4E702CA60C0ECACA",
      INIT_31 => X"0E0E0C0E0E2E2E2E2E2E2E2E2E505050500C2000444266664444440000224422",
      INIT_32 => X"5072505050502E502E4E4E2E2E2E2E2E0E0E0E0E0E0E0E0E0E2E30302E0E0E0E",
      INIT_33 => X"CC668866448842200000000044666464CAECECCAAACACAEC0EEACACAEC0E2E50",
      INIT_34 => X"42424242424242424242424242424222220022000200002286866666ACAAAAEE",
      INIT_35 => X"0000000000000000000020424444424242424242424242424242424242424242",
      INIT_36 => X"2020202020202020202022424220000000000000000000000000000000000000",
      INIT_37 => X"EEA8664400000000224200222020222020200022202000002020202020202020",
      INIT_38 => X"00000000000000000000000000AAEEEECAA88686ECCA86AAECCA86A8EC303252",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"70707070707070707070922E4222222200000000000000000000000000000000",
      INIT_3B => X"7070705050505050505050505070707050505070707070707070707070707070",
      INIT_3C => X"2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_3D => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C2C2C2C2C2C",
      INIT_3E => X"4E2E2C0C0C0C0C0C2C2C2E2C0C0C0C2C2C2E2E2E2C2C2C2C2C2C2C2C2C2C2C2C",
      INIT_3F => X"90909090707070707070707070707070706E4E4E4E4E2E2C4E4E4E2E2C2C2C2C",
      INIT_40 => X"7070707070707070707070707070707070707070707070707070707070709092",
      INIT_41 => X"5050505050507070707070707070707070707070707070707070707070707070",
      INIT_42 => X"5050505050505050504E4E4E4E4E4E4E4E2E2E2E2E2E2E2E2C2C2C2E2E4E4E50",
      INIT_43 => X"0C727070705070705050504E2E2E2E2E4E4E4E4E505050505050505050505050",
      INIT_44 => X"2299A8C8C850FBC84410FFFDFADAFFFFFFFFFEDFFFFD2C4C4E7070C8C8ECCA86",
      INIT_45 => X"0E0E0C0E2E2E2E2E2E2E2E2E2E50505072CA0000442220222200000022444422",
      INIT_46 => X"6286C8EC0E30505252525050502E2E2E0E0E0E0E0E0E0E2E2E2E2E2E2E2E2E2E",
      INIT_47 => X"4220648686AA44642000004286866486646484A8640000000000000000000022",
      INIT_48 => X"848484848484848484848484A6A6A6848484A6A6868462644222200000002042",
      INIT_49 => X"000000000000000000000000204264648484A6A6A6A4A4A48684848484848462",
      INIT_4A => X"8686868686A6A6A6868686868664646442202000000000000000000000000000",
      INIT_4B => X"2020222200222244444242426262626244444464646464648484868686868686",
      INIT_4C => X"2020202022222222222022220020202020202020222020200020002000000020",
      INIT_4D => X"2020000000002020000000000000000020222222202020202020202020202020",
      INIT_4E => X"70707070707070707070940C4222222200000000020202000000002020000000",
      INIT_4F => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_50 => X"2C2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_51 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C4E4E4E4E",
      INIT_52 => X"2E2E2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2E2E2E2E2C2C2C2C2C2E2E2E2E2E2C",
      INIT_53 => X"707070707070707070707070707070706E6E4E4E4E4E4E4E4E4E4E4E2E2C2C2C",
      INIT_54 => X"7070707070707070707070707070707070707070707070707070707070909092",
      INIT_55 => X"5050505050505050707070707070707070707070707070707270707070707070",
      INIT_56 => X"50505070707050505050505050504E2E2E2E2E2E2E2E2E2E2C2C2C2C2C2E2E4E",
      INIT_57 => X"C87270707050706E50504E4E2E2E4E4E50505050505050505050505050505050",
      INIT_58 => X"443286CAC86252A8664299FDFDFDBAFFFFFFDFFFDFFF964E7070940C84CAAA44",
      INIT_59 => X"2E0E0E0E2E2E2E2E2E2E50505050505072840022444400002200002044200000",
      INIT_5A => X"200000000000224286A8CAEC0E303050505050302E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_5B => X"42202000204220666420422286A86486868686A8642000000002444444222222",
      INIT_5C => X"A4848484848484848262848484A4A4A4A4C6C6C6C8A684A48464868664648462",
      INIT_5D => X"0000000000000000000000000000000020204242424242626262626284848464",
      INIT_5E => X"8484848484848484848484848684868686866464442222000000000000000000",
      INIT_5F => X"2222422222200020424264646464626242426464868484848484848484848484",
      INIT_60 => X"8686868686868686648686866484646464648664646464646464646464646464",
      INIT_61 => X"6464646464646464868686868686868664648464646464648686868686868686",
      INIT_62 => X"7070707070707070507092C60000424242424242626262646464646464646264",
      INIT_63 => X"5050505070707070707070705050505050505050505050507070707070707070",
      INIT_64 => X"4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_65 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_66 => X"4E4E4E2E2E2E2C2C2C2C2C2C2C2C2C2C2E2E2E2E2E2C2C2C2C2C2C2C2E2E2E4E",
      INIT_67 => X"707070707070707070707070707070707070706E4E4E4E506E4E4E4E4E2E2C2E",
      INIT_68 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_69 => X"5050707070707070707070707070707070707070707070727270707070707070",
      INIT_6A => X"505070707070705050505050504E2E2E2C2E2E4E504E2E2E2E2E2E2C2C2C2E2E",
      INIT_6B => X"A85270707050504E4E4E4E4E5050507050507070707070707070707070707050",
      INIT_6C => X"66BBA8A886200E30AA22CAFFFFFF5399FFFFFFFFFFDFFF74B4929450A8ECECA8",
      INIT_6D => X"302E2E2E2E2E2E2E4E4E50505050707072840022442200002200004264220000",
      INIT_6E => X"66444444442220000000000000204466C8CA0C2E30505050505050504E4E4E50",
      INIT_6F => X"868686866442202222424442CAC8848484A6A686422000002022446466666464",
      INIT_70 => X"8484848484846462626484868464848684A4A4A6C8A68482828484848484A4A4",
      INIT_71 => X"2222222222222222222222222222222220202222224242428484848484848484",
      INIT_72 => X"6464646464646464848484868686848486846464646464442222000020222222",
      INIT_73 => X"8686646466644242644466422244646442426262646462846484646484848484",
      INIT_74 => X"84848484848464648686A6848484848462646462646462646464646464866464",
      INIT_75 => X"8484868684848464646464646464646462626264848486868484848484848484",
      INIT_76 => X"7070707070707070507270E84220204042626262626464848486A6A686846484",
      INIT_77 => X"7070505050505050505050505050505070705050505050507070707070707070",
      INIT_78 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E4E4E4E4E4E4E4E",
      INIT_79 => X"2E2E2E2E2C2C2C2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_7A => X"4E4E4E4E4E4E2E2C2C2C2C2C2C2C2C2C2E2E2C2E2E2C2C2C2C2C2C2C2C2E2E4E",
      INIT_7B => X"7070707070707070707070707070707070706E4E4E4E4E4E6E4E4E4E4E4E4E4E",
      INIT_7C => X"7270707070707070707070707070707070707070707070709090907070707070",
      INIT_7D => X"5050707070707070707070707070707070705050707070707070707070707072",
      INIT_7E => X"505070707070707050505050504E2E2E2C2E2E2E4E4E2E2E2E2E2E2E2E2E2E2E",
      INIT_7F => X"8850707050304E4E505050707070707070707070707070707070707070707070",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_250_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_250_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(35),
      ENBWREN => enb_array(35),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(13),
      I4 => \addra[17]\,
      O => ena_array(35)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(13),
      I4 => \addrb[17]\,
      O => enb_array(35)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized55\ is
  port (
    p_246_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized55\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized55\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized55\ is
  signal ena_array : STD_LOGIC_VECTOR ( 36 to 36 );
  signal enb_array : STD_LOGIC_VECTOR ( 36 to 36 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000000000000000000000000000003FFFFF8000C31FFFC6",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000",
      INITP_02 => X"00000000000000007FFF8000C30FFF8E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000",
      INITP_04 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"00000000000000000000000000000000000000000000000000FFC001819FFF8E",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0800000000000000000",
      INITP_07 => X"00000000000000000000C001811E7FCE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFF000000000000000000000000000000000000000000000000000",
      INITP_09 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"00000000000000000000000000004000000000000000000000000007011F7FFE",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000",
      INITP_0C => X"00000000000000000000000700178FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000",
      INITP_0E => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"000000000000000000000000000000000000000000000000000000000017C03C",
      INIT_00 => X"97FFEC4200209752AA662074FF9810FFFFFFFDFBFFFF9B98942EEAEAEA0E0EA8",
      INIT_01 => X"50505050502E2E2E4E4E4E505050507072840044440000004444206466220020",
      INIT_02 => X"A86664664442646464444444220000000000000020426486CAEC0E3052525272",
      INIT_03 => X"848484644242222220426688CAA8C8A6A6A686844222220020224266A8CACACA",
      INIT_04 => X"8484846484646464646484848464648684A6A6C8A8868684848484628484A4A6",
      INIT_05 => X"64648686868686868484848686868686A6A6A6A6A6A6A6A6A6A6A6A684848484",
      INIT_06 => X"6464646464646464848484848484848684846464646464646462626464868686",
      INIT_07 => X"8486848486646464646464444222222242424242424240424242424264646484",
      INIT_08 => X"6262626262626264626262826262626464848464846464868684848484868684",
      INIT_09 => X"6464626242424262424242424262648484848464648464646462626262626262",
      INIT_0A => X"7070707070707070507092722EEAC8C886846464646462626242628684848484",
      INIT_0B => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_0C => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C2C2C2C4C4C4E4E",
      INIT_0D => X"2C2E2E2C2C2C2C2C4E4E4E4E4E4E4E4C4E4E4E4E4E4E4E4E4E4E4E4E4C4E4E4E",
      INIT_0E => X"6E4E4E4E4E4E4E2C2C2C2E2E2E2E2E2E2C2C2C2E2E2E2E2C2C2C2C2C2C2C2C2C",
      INIT_0F => X"70707070707070707070707070707070706E4E4E6E704E4E6E6E7070704E4E4E",
      INIT_10 => X"9270707070707070707070707070707070707070707070909090909070707070",
      INIT_11 => X"5050505050707070707070707070727270707070707070707070727270707070",
      INIT_12 => X"70505070707070704E4E5050504E4E2E2C2C2C2E2E2E2E2E2E2E2E2E2E2E2E4E",
      INIT_13 => X"8630706E4E305070707070707070707070707070707072727270707070707070",
      INIT_14 => X"FD96A86442647474CA4464CCFFFFBBFFFFFFB4B0B4FFFFFFB6C862860E3030A8",
      INIT_15 => X"EC0E3050727272727070707070705050948600446600000242440066660000EE",
      INIT_16 => X"8686A8CAA88686868664426464220000000000000000000000000000226486A8",
      INIT_17 => X"6484846242644222222222208686A6C8A886A664000000000000000022424486",
      INIT_18 => X"646464646464424284848484848484A4A6A6A6C8A6848464846264648484A6C8",
      INIT_19 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A68686A6A6A6A6A6A6A6A6A6A6868484848484",
      INIT_1A => X"84846464646464648464648484648484848686868686848484848484A6A6A6A6",
      INIT_1B => X"8484848484848484848664646442424422446444224222224244424264646464",
      INIT_1C => X"8464646464646464646464646264646484848484848484648464648464848484",
      INIT_1D => X"6262626264646464646464646464868664646464626464646464646464646464",
      INIT_1E => X"707050505070707050505072727292929492727294B4B4B42E64004242626464",
      INIT_1F => X"5050507070707070707070707070707070707070505050507070707070707070",
      INIT_20 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2E4E4E4E4E4E4E4C4C2C2C2C2C2C2C2C4E",
      INIT_21 => X"2C2C2E2E2E2C2C2C2C2E4E4E4E4E4E4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_22 => X"706E6E4E4E4E4E4E2E2E2C2C2C2C2C2C2C2C2C2C2C2C2E2E2E2E2C2C2C2C2C2C",
      INIT_23 => X"7070707090909070707070707070706E4E4E4E70707070707070707070706E6E",
      INIT_24 => X"7070707070707070929292707092929270707070707070709090909270707070",
      INIT_25 => X"4E50505050707070707070707070707070707070707070707070707070707070",
      INIT_26 => X"505070707070504E4E4E4E504E4E4E4E4E2E2E2E2E2E2E2E2E2E2E4E4E4E4E50",
      INIT_27 => X"660E707070707050707070707070929292929270707092929292707070707070",
      INIT_28 => X"97202022442064B71044660E32FFB975FFFFD98ECEB0FDFFFF6600660E3053CA",
      INIT_29 => X"000000002286CAEC4E507292B4B4B292B44E2022AA0002004422008686004295",
      INIT_2A => X"0000000022424466888666868822000000000000000000000000000000000000",
      INIT_2B => X"6264646486844242424242426442202042646442424242426264424220202000",
      INIT_2C => X"84846464644242446262848484848484A6A6C8A684848484A6848462648684A6",
      INIT_2D => X"8484848484848486868686868686A6A6868686868686868684A6A68484848462",
      INIT_2E => X"8686868484848484848484646262626262626264646464646464846464848464",
      INIT_2F => X"6464646464848484848464848484648464648486846464646464424242444444",
      INIT_30 => X"8686848464646464848484848464848484846464646464646464646464646464",
      INIT_31 => X"8484846464646464646464648484646464646464848484846264646464426486",
      INIT_32 => X"4E4E4E5050505050505050505050707090709272EA84A8CC3088000000002064",
      INIT_33 => X"4E50505050505050707050505050505050505050505050505050505050505050",
      INIT_34 => X"4E4E4E4E4E4E4E4E4E4E2C2E2E2E2E2E4E4E4E4E4E4E4E2C2C2C2C2C2C2C2C2C",
      INIT_35 => X"2C2C2C2C2C2C2E2E2E2E2C2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_36 => X"4E6E6E6E6E6E4E4E2E2E2E2E4E2E2C2C2C2C2E2C2C2C2C2E2C2C2C2C2C2C2C2E",
      INIT_37 => X"70707092929290907070909090907070707070709070706E7070909090707070",
      INIT_38 => X"7070929270709292707070707070707070929270707070929292707070707070",
      INIT_39 => X"4E50505050507070707070707070707070707070707070707070707070707070",
      INIT_3A => X"4E4E505050504E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2E2C2E2E4E4E4E4E4E50",
      INIT_3B => X"422E907070909272707072707092929292929270707070929292927070707050",
      INIT_3C => X"0C40424266648650EC44863330DCFFECECFFFFFBB2B0D9FFFF102020739750EA",
      INIT_3D => X"00000000000000000000204264A8CAEC50726422CC020044440022884242CA97",
      INIT_3E => X"6484848464624040222020224222000000000000000000000000000000000000",
      INIT_3F => X"6486846264846464646442426442424264644220424242424262626262426262",
      INIT_40 => X"62626262624242646262848684868484A6EAEA8484848484A484846464848484",
      INIT_41 => X"8484848484848484848484848484848484848686A6A6A6A6A6A684848484A684",
      INIT_42 => X"2042426484868684848484848484848462626262626464646464646464646462",
      INIT_43 => X"6464648484848484646464848684848486868484846464648464644220202020",
      INIT_44 => X"6464646464646484868464646464646464646484846464646464646464646464",
      INIT_45 => X"4242426464646484646464646464646464646464648464646464646464646484",
      INIT_46 => X"4E4E4E5050505050505050505050505070707272EA4220202020422222222240",
      INIT_47 => X"4E4E505050505050505050505050505050505050505050505050504E4E4E4E4E",
      INIT_48 => X"4E4E4E4E4E4E4E4E2E2E2C2C2C2C2C2E2E2E2E2E4E4E2E2E2E2E2E2E2E2E2C2C",
      INIT_49 => X"2E2E2C2C2C2C2C2E4E4E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_4A => X"6E6E6E6E6E4E4E4E4E4E4E4E4E4E4E4C2E4E4E4E2E2C2C2C2C2C2C2E2E2E2E2E",
      INIT_4B => X"70707092929070707070709292927070707070709070706E7070709090907070",
      INIT_4C => X"7070929292929292707092707070707092929292707070929070707070707070",
      INIT_4D => X"5050505050505050707070707070707070707070707070707070707070707070",
      INIT_4E => X"4E4E4E4E4E4E4E4E4E4E4E5050504E4E4E4E4E4E4E2E2E2E2E2E4E4E4E4E5050",
      INIT_4F => X"4250929270907272707072707092929292929270707070709292927070704E4E",
      INIT_50 => X"C84040426442860CA866663376FFFFDBEC73DBFFFFFFFFFFFFFD0E0CFBFF52A8",
      INIT_51 => X"00000000000000000000000000000000204200006622006622002066CC97DBB9",
      INIT_52 => X"84C6C6A6A6A68462424242424240424222202020000000000000000000000000",
      INIT_53 => X"8486846262868684646442424242424262646464866462624242626262626264",
      INIT_54 => X"62626262626262624242646464848684A60CC8848484848484A684848484A684",
      INIT_55 => X"62626262646262648484848484848484848486A6A6868686A686848484848462",
      INIT_56 => X"2220200000202242646484868484848684848484848484846464646462626262",
      INIT_57 => X"6464646464646464646464646464646462626262626262624262626462424242",
      INIT_58 => X"6464626464646464646464646464646462626262626262626262626464624242",
      INIT_59 => X"6464646464648484646464646464646442424262646464648664646464646464",
      INIT_5A => X"50505050505050505050505050504E4E70705072949450EA6040426464446486",
      INIT_5B => X"4E4E4E4E4E505050505050505070707050505050505050505050504E4E4E4E4E",
      INIT_5C => X"4E4E4E4E4E4E4E4E2E2E2C2C2C2C2C2C2C2C2C2E2E2E2E2E2E2E2E4E4E4E4E4E",
      INIT_5D => X"4E4E2E2E2C2C2C2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_5E => X"6E6E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4C4C2E2E2E2E2E2E2E2C",
      INIT_5F => X"507070707070704E507070707070707070505070707070706E6E707070707070",
      INIT_60 => X"7070707070707070709292929292707072727070707070707070707070707070",
      INIT_61 => X"5050505050505050707070707070707050707070707070707070707070707070",
      INIT_62 => X"4E4E4E5050504E4E4E4E50707070505050504E4E4E2E4E4E2E2E4E4E50505050",
      INIT_63 => X"647290707070707070707070707292927272727070707070927070707070504E",
      INIT_64 => X"642064ECCA64A8EC8666AA11A8FDFFFFDFECA84211BDFFFF7552DBB9FFB93066",
      INIT_65 => X"00000000000000000000000000000000000000000000000000200022660E3053",
      INIT_66 => X"84A6A68262424242424262628484A6A684646242422222222022000020000000",
      INIT_67 => X"8484848464848462646464424240424284846442426264844242626264846284",
      INIT_68 => X"4262626262628484426264848484A6A6EAC88486846264648284848484A6A684",
      INIT_69 => X"6464646464646464626262626464646462626484848484648484648464626262",
      INIT_6A => X"4242646444422220000000224242424442646464646262626464648464648484",
      INIT_6B => X"4242424242424242626242426242626262626262626262426262626242424242",
      INIT_6C => X"6262626262626242424242424242424242424242424262424242426264424242",
      INIT_6D => X"6442426464646262646464646464646464646464646464646464646242626464",
      INIT_6E => X"505050505050505050505050505050504E70707072729492920A622040646462",
      INIT_6F => X"4E4E4E4E4E4E4E4E4E5050505050507050505050505050505050505050505050",
      INIT_70 => X"4E4E4E4E4E4E4E4E4E4E4E2E2E2C2C2C2C2C2C2C2C2E2E2E2E2E2E2E4E4E4E4E",
      INIT_71 => X"2E2E2E2E2E2C2C2C2C2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_72 => X"6E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C2C2C2C2C2E2E2C",
      INIT_73 => X"707070707070706E50707050504E4E4E4E4E4E4E4E4E6E6E6E6E6E6E6E6E6E6E",
      INIT_74 => X"7070707070707070707070909090707070707070707070707070707070707070",
      INIT_75 => X"5050505050707070507070707070707070707070707070707070707070707070",
      INIT_76 => X"7070707070707050505070707070707070504E4E4E4E4E4E4E4E4E4E50505050",
      INIT_77 => X"A892907070707070707070707070707070707070707070707070707070705050",
      INIT_78 => X"000022888864CCEE6666CC110032BB77FF54EE660000000042A8DDFFFD75A822",
      INIT_79 => X"2020000000000000000000000000000000000000000000000000000000200000",
      INIT_7A => X"648484624242424242424262A4A4A48484846462424242446242224262624020",
      INIT_7B => X"8462648484846262426464424242426484848462626262626462848484848484",
      INIT_7C => X"62626262626284A68484848484A4C8E8EA8684A6A66462648484868486A6A6A6",
      INIT_7D => X"6464646464646464848464646464646484848484848484846264648464626262",
      INIT_7E => X"6464646464646464644222202000002020202242424464646464646484648462",
      INIT_7F => X"6464646464646464646262626242626242424242426262646262626262646464",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_246_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_246_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(36),
      ENBWREN => enb_array(36),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[17]\,
      O => ena_array(36)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[17]\,
      O => enb_array(36)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized56\ is
  port (
    p_242_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized56\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized56\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized56\ is
  signal ena_array : STD_LOGIC_VECTOR ( 37 to 37 );
  signal enb_array : STD_LOGIC_VECTOR ( 37 to 37 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000",
      INITP_01 => X"00000000000000000000000000007FB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000001FFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INITP_06 => X"000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000FFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000",
      INITP_0B => X"0000000000000000000000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000",
      INITP_0D => X"EFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000",
      INIT_00 => X"4242626242424242626464644242424242626262626464646242626464646464",
      INIT_01 => X"6264644240426464626464646464646464646462624242424264644242424262",
      INIT_02 => X"5050505050505050505050505050707072727070727070927292720C84404062",
      INIT_03 => X"4E4E4E4E4E4E4E4E4E4E4E505050505050505050505050505050505050505050",
      INIT_04 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2C2C2C2C2C2C2C2E2E2E2E2E2E4E4E4E",
      INIT_05 => X"2E2E2E2E2E2C2C2C2C2C2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_06 => X"4E4E4E4E2C2C2C2C2C2C2C2E2E4E4E4E4E4E4E4E4E4E4E4E2C2C0C0C2C2C2E2E",
      INIT_07 => X"707070707070707070707070505050705050504E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_08 => X"7070707070707070707070707070707070707070707070707070707070709092",
      INIT_09 => X"5050505070707070505070707070707070707070707070707070707070707070",
      INIT_0A => X"7070707070707050707070707050505070504E4E4E4E4E4E4E4E4E4E50505050",
      INIT_0B => X"0E92909270707070707070707070707070707070707070707070707050707070",
      INIT_0C => X"220000000000000000004466002000008AFFFFFFFFFFBD9910CCDDFFFFCC4200",
      INIT_0D => X"2242426464424200000000000000000000000000000000000000000000000044",
      INIT_0E => X"626284848462424262626262A4A4848282828462424242646442424284A68442",
      INIT_0F => X"8484848684846464626464426264646484A484646262A6C88484848484848462",
      INIT_10 => X"6464626262626284A6A6A6A6A6A6E8E8A6848484A8A662648484866464646484",
      INIT_11 => X"6462626464646464626262646464848484848484848484846484646464646464",
      INIT_12 => X"6262626262646484626262646462424020200000000020226264646464646462",
      INIT_13 => X"6264646464646462626262624242424242424262626262624262626464646262",
      INIT_14 => X"4262646242426262426264624242424262646464646462424242426462626262",
      INIT_15 => X"4242424264646240424242424242424242424242626464646264624242424242",
      INIT_16 => X"50505050505050505050505050507070507070705050704E70507092922EC862",
      INIT_17 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E5050505050505050504E4E50505050",
      INIT_18 => X"4E4E4E4E4E4E4E4E70707070704E4E4E4E2E2E2E2C2C2C2E2E2E2E2E4E4E4E4E",
      INIT_19 => X"2E2E2E2E2E2E2E2C2C2C2C2C2C2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_1A => X"2C2E2E2E2E2C0C0C2C2C2C2E2C2E2E4E4E4E4E4E4E4E4E4E2C0C0C0C0C0C2C2E",
      INIT_1B => X"907070709292929290707070707070707070707070707070504E4E4E2E2E2C2C",
      INIT_1C => X"7070707070707070707070707070707070707070707070705070707070707070",
      INIT_1D => X"4E50505050707070707070707070707070707070707070707070707070707070",
      INIT_1E => X"70707070707070707070505050505050504E505050504E4E4E4E4E4E50504E4E",
      INIT_1F => X"94706E7050707070707070707070707070707070707070707070705050507070",
      INIT_20 => X"664464444464442220000000000000000066AA54FFFFFFFFFFFDFFFFFFFD9955",
      INIT_21 => X"424262A6A8A6A6424242222222222220220000000000000000000000000000CC",
      INIT_22 => X"6242648484624242426284848484848484848484624242648442424262A66442",
      INIT_23 => X"86868464646464628464644262624242848484646262A6C88464626262626262",
      INIT_24 => X"6264626262626264646464848484848462846464868664648484646442426484",
      INIT_25 => X"8684646464626262426262626262646462646484848486864264424242626242",
      INIT_26 => X"6464646484848484848464626464648486846442222000002064424262626486",
      INIT_27 => X"6464646464644242626264646464646486868686868464646464646464646262",
      INIT_28 => X"6264646262626262626262626264646242424242424242424242646462426262",
      INIT_29 => X"CA62204264424242424242426264646464646442424242426242426264646262",
      INIT_2A => X"50505050505050505050505050505050704E4E70704E4E704E70705070927250",
      INIT_2B => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_2C => X"4E4E4E4E4E4E4E4E6E6E70707070707050504E4E2E2E2E4E4E4E4E4E4E4E4E4E",
      INIT_2D => X"2E2E2E2E2E2E2E2C2C2C2C2C2C2C2E2E2E2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E",
      INIT_2E => X"4E4E4E4E2E2E2E2E2C2C2E2E2E2C2E2E4E4E4E4E4E4E4E4E2E0C0C0C0C0C0C0C",
      INIT_2F => X"7070707090929292707070707090909272727070707070705050504E4E2E2E2E",
      INIT_30 => X"7070707070707070707070707070707070704E4E4E4E4E4E4E50707070707070",
      INIT_31 => X"4E4E4E5050507070707050505050707070504E50707070507070707070707070",
      INIT_32 => X"7070707070707070707070505050707070505050505050504E4E4E5050504E4E",
      INIT_33 => X"FD92907070729070707070707070707070707070707070707070705050505050",
      INIT_34 => X"6664A88664A8A844646624884242444420000000C8F9D6B8D8FCFCFDFFFFFFFF",
      INIT_35 => X"424264A6A6A6A6624242626442424222222222424244220000000000000000AA",
      INIT_36 => X"42224264644242424262A6846464846484628464646242626442442240846442",
      INIT_37 => X"64624242646442644242424262424264A68484A686646262A684626262424242",
      INIT_38 => X"6264646464624242424242424264644262646262646242646464424242206264",
      INIT_39 => X"4242424242424262626464646462626262626262626262624264424242646442",
      INIT_3A => X"4242426464646462626464646464646484846464644222222064422020204286",
      INIT_3B => X"6464646242424242424242424242646464646464646464646464646464646262",
      INIT_3C => X"6264646484846464646462626264626242424242424242624264646462626262",
      INIT_3D => X"9272EC6420002222424242424242424264424242424262646462626464624262",
      INIT_3E => X"4E4E4E4E4E4E4E4E4E4E505050505050505070504E70704E50505050504E7072",
      INIT_3F => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E50504E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_40 => X"4E4E4E4E4E4E4E4E4E4E4E5070707070707070504E2E2E2E4E4E4E4E4E4E5050",
      INIT_41 => X"0C2C2C2E2E2E2E2E4E2E2E2C2C2E2E2E4E4E4E4E2E2E2E2E2E2E4E4E4E4E4E2E",
      INIT_42 => X"70504E4E4E4E4E4E4E4E2E2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E4C2C2C2C0C0C",
      INIT_43 => X"7070707070907070707070707070707070707070707070707070707070707070",
      INIT_44 => X"707070707070707070707070707070707070705050504E4E7070707070707070",
      INIT_45 => X"4E4E4E4E50707070505050505070707050707070707070707070707070707070",
      INIT_46 => X"4E4E4E706E6E707070707070705070705050504E4E4E4E4E4E4E4E4E50505050",
      INIT_47 => X"FDD89270909070707050505050504E7050707070707050707070707070705050",
      INIT_48 => X"0022444244868844668664AA646488A8646620200E302E50707272B4B4D6F6F8",
      INIT_49 => X"A482A4A6A6C8C6A6A4A6A6A6C6C6A6A68484846484A6C8A62042002000002200",
      INIT_4A => X"4242626286846462428686848484846284646284846284626484626262624262",
      INIT_4B => X"42424242402042424242442242646262646484A4A684642062CAA86464422222",
      INIT_4C => X"6464426284848484646464646262626464646442424242224020428484624242",
      INIT_4D => X"4242444444644242424242426262848684846264626262846242424240426262",
      INIT_4E => X"6242426242626262626262424242444462626262848462626242424242424264",
      INIT_4F => X"4242424264646464424242424242424242424242424242426464646462426262",
      INIT_50 => X"6264646464646464646464646442424242424242646464644242424264646464",
      INIT_51 => X"6E7092722CA66240202020224242424242424242424242424264646462646464",
      INIT_52 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E50504E4E5050505050505050505050505050",
      INIT_53 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_54 => X"2E2E2E4E4E2E2E2E4E4E4E4E4E4E4E4E507070504E4E4E4E4E4E4E4E4E4E5050",
      INIT_55 => X"2C2C2C2C2E2E2E2E2E2E2E2E2E2E2E2E4E4E4E4E2E2E2E2E2E4E4E4E4E4E2E2E",
      INIT_56 => X"707070707070707050504E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2C",
      INIT_57 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_58 => X"7070707070707070707070707070707050505050505050507070707070707070",
      INIT_59 => X"50504E4E5070706E505050505070707070707070707070707070707070707070",
      INIT_5A => X"50505070505050506E6E7070707070707070705050504E4E4E4E4E4E4E4E4E4E",
      INIT_5B => X"729494B4B27070706E6E707050707272707070704E704E4E7070707070707070",
      INIT_5C => X"200020200000220000222266424286A866644242CAEC0C0CEC0C0E0E0C2E5050",
      INIT_5D => X"84848684848484A68484848486A6A6A68484848484848464422042426442CA42",
      INIT_5E => X"2064A862426484A6A6A684646484848484846484848484846284848684846262",
      INIT_5F => X"6464646442424242626242424244422062628484A6A6A684204264A6A6404040",
      INIT_60 => X"6464626264646464646462424242648464624242424242422064868686646464",
      INIT_61 => X"4242422222202020224242424242424242426486A6A686846462646464626262",
      INIT_62 => X"4242206442424242424242424242424262646242626464646442424242202020",
      INIT_63 => X"4242424242424242424242424242424242424242424242404242424242424242",
      INIT_64 => X"2020202020204242424242424040404040404042424242424242424242424242",
      INIT_65 => X"704E4E707272502EEACAA6846240404020202020202020202020422020424220",
      INIT_66 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_67 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E50505050505050505050",
      INIT_68 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E5070505050504E4E4E4E4E4E4E70",
      INIT_69 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_6A => X"70707070707070707070705050504E4E4E4E4E4E4E4E4E4E4E4E4E50504E4E2E",
      INIT_6B => X"707070707070704E70704E4E4E4E4E706E707070707070707070707070707070",
      INIT_6C => X"70707070707070707070707070707070705050505050707070707070504E4E4E",
      INIT_6D => X"5050504E50507070505050505070505070707070707070707070707070707070",
      INIT_6E => X"70704E505050505070706E70707070706E6E7070505050504E4E4E4E4E505050",
      INIT_6F => X"0C4E2EEA0A7092507070722E0CEA0C0E2E2E5072727272727070707070707070",
      INIT_70 => X"42424222424242202220000000002020222220204242426488A8CACAECECECEC",
      INIT_71 => X"6264646464426464426464424242424242424242424242624240644242428640",
      INIT_72 => X"6442A66222202084A6A464648464648464848484646484628684846462848484",
      INIT_73 => X"20202020202242424042426220426464428486848484848464424040A6C8A6A4",
      INIT_74 => X"6464646242424242424242424242646442404040204042424286644020202000",
      INIT_75 => X"4242222244444244222222222242646664644264646464624242424242426262",
      INIT_76 => X"2040202020424444424242424242626242444442424242646464626264646442",
      INIT_77 => X"8484848484848484626262626262626262626262424242424040202020202020",
      INIT_78 => X"868686868686868684A6A6A6A684848484848484848484848484848484848484",
      INIT_79 => X"4E4E4E4E4E4E505070707270704E2E2CEAEAEAC8A6A6A6A686A6A6A6A6A6A686",
      INIT_7A => X"505050505050504E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_7B => X"4E4E4E4E4E4E50504E4E4E4E5050505050505050505050505050505050505050",
      INIT_7C => X"4E4E707070704E4E504E4E4E6E7070706E6E4E507070504E7070706E4E6E7070",
      INIT_7D => X"4E4E6E6E7070707070707070504E4E4E4E4E4E5070707070707070707070504E",
      INIT_7E => X"707070707070707050505050505050504E4E4E4E4E4E50707070705050505050",
      INIT_7F => X"7070707070706E4E4E4E6E4E4E4E4E4E70707070707070707070707070707070",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_242_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_242_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(37),
      ENBWREN => enb_array(37),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[17]\,
      O => ena_array(37)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[17]\,
      O => enb_array(37)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized57\ is
  port (
    p_238_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized57\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized57\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized57\ is
  signal ena_array : STD_LOGIC_VECTOR ( 38 to 38 );
  signal enb_array : STD_LOGIC_VECTOR ( 38 to 38 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000101C000FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000",
      INITP_02 => X"00020001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFF8000000000000000000000000000000000000000000000000000001",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"000000000000000000000000000000000007600007FFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000",
      INITP_07 => X"00024000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFC0000000000000000000000000000000000000000000000400000000",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000",
      INITP_0C => X"000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFE00000000000000000000000000000000000000000000000000000C",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000100000000000000007FFFFFFFFFFFFFFF",
      INIT_00 => X"70707070707070707070707070707070707070707070707070707070504E4E4E",
      INIT_01 => X"4E4E4E4E4E505070505050505050504E50707070707070707070707070707070",
      INIT_02 => X"7090707070706E4E705050505050707070707050505050504E4E4E4E4E4E4E4E",
      INIT_03 => X"ECA864624042CA945230A8000000000000000020204486CA0E2E507272727272",
      INIT_04 => X"2242422242424220202244222000000000222220000000000020422042428430",
      INIT_05 => X"6464646262426444424242424262626242222000202022224242426242422042",
      INIT_06 => X"44428642000020C8C6A662646464626262646264626262428464646442646464",
      INIT_07 => X"6464646464644220446442866464A6EA44444242644242646642202042C8EAA6",
      INIT_08 => X"62624242424222224264646442424244426486A8868686A8A864408686646466",
      INIT_09 => X"2042668686442222222220222220222022424264644464426464646464646242",
      INIT_0A => X"7072720C42200000000000202242202020202020202020202020202042424242",
      INIT_0B => X"7272727272727272727272727272727272727272727272727272725252525252",
      INIT_0C => X"7272727070707272727272727272727272727272727272727272727272929292",
      INIT_0D => X"4E50504E4E4E4E4E4E4E4E4E4E4E507070705050707070727072727070727270",
      INIT_0E => X"5050505050505050505050504E4E4E4E4E505050505050504E4E4E4E4E4E4E4E",
      INIT_0F => X"4E4E5050505050504E4E4E505050505050505050505050505050505050505050",
      INIT_10 => X"7070707070707070707070707070707070707070707070507070707070707070",
      INIT_11 => X"6E70707070707070707070707070707070707070707070707070707070707070",
      INIT_12 => X"4E4E4E4E4E4E4E4E50504E4E4E4E4E5050507070707070707070707070707070",
      INIT_13 => X"7070707070707070707070707070707070707070707070707070707070706E4E",
      INIT_14 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_15 => X"4E4E4E4E4E4E4E4E4E4E50505070707070707070707070707070707070707070",
      INIT_16 => X"507072927270709250707070707070707070504E4E4E4E5050504E4E4E4E4E4E",
      INIT_17 => X"44888888666642644444002288CA0EA822AA6622000000000000204264A6CA0C",
      INIT_18 => X"202042444222424444424444A8AA88668666666422222200424062204220620C",
      INIT_19 => X"6264846262426464426262626264646464644242426442424222222220422220",
      INIT_1A => X"0064A82020868684A4A684426442426262624262626264644242648664646462",
      INIT_1B => X"8686888686864420C8EA86C88864224222000022444242646442004286864220",
      INIT_1C => X"42424222424222224264866642202042224488AAAA88A8AA86642086AA88A8AA",
      INIT_1D => X"202244644220000000002020202020000020002020202020204264A8A8644242",
      INIT_1E => X"707294B674EC6200000000002242446442424242424242626464646442424220",
      INIT_1F => X"7070707070707070505070707070707070707070707070507070707070707070",
      INIT_20 => X"4E4E6E707070706E505050707070707070707070707070707070707070707070",
      INIT_21 => X"4E504E4E4E504E4E4E4E50504E4E4E4E5050504E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_22 => X"707050505070707070705050505050504E4E50505050504E5050504E4E4E4E4E",
      INIT_23 => X"505050505050505050505050504E4E4E4E4E5050505050505050505050505050",
      INIT_24 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_25 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_26 => X"70707070707070707050504E4E4E4E4E4E4E4E50707070705050707070705050",
      INIT_27 => X"7070707070707070707070707070707090707070707070707070707070707070",
      INIT_28 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_29 => X"4E4E4E4E4E4E4E4E4E4E4E505070707070707070707070707070707070707070",
      INIT_2A => X"00004286C80C2E50929292929292907070707050504E4E4E504E4E4E4E4E4E4E",
      INIT_2B => X"2288460244882200200044A8EC30D930645510A8868664422222000000000000",
      INIT_2C => X"2020222200000020000020004242426466648464202022004200422064202000",
      INIT_2D => X"6486A66284846284626262626484626262626284848484846644420022EE2222",
      INIT_2E => X"000020628644202020A686626262624262626262424242426442424220422042",
      INIT_2F => X"2222202022222200426200200000004242648686868486640020428642000000",
      INIT_30 => X"20422020424442424242444442424242642220000000000064A8422020202020",
      INIT_31 => X"6464424242426464646442424264866422222242424242224242424242424242",
      INIT_32 => X"7250402042666602000000000000424464646464424264644242424242426464",
      INIT_33 => X"5050505050505050505050505050505050505050505050507070707070707070",
      INIT_34 => X"4E4E4E5050504E4E4E4E4E4E4E4E4E4E505050504E4E4E4E4E4E4E4E4E4E5050",
      INIT_35 => X"2E4E504E4E4E4E504E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E5050504E4E4E5050",
      INIT_36 => X"7070707070707070707070707050505050505050504E4E4E4E4E4E4E4E4E4E4E",
      INIT_37 => X"5050505050505050505050505050505050505050505050707070707070707070",
      INIT_38 => X"70707070707070707070707070707070707070707070504E4E5050504E4E4E4E",
      INIT_39 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_3A => X"707070707070707070707050505050504E4E4E50707070705050707070707070",
      INIT_3B => X"7070707070707070707070707070707090907070707070707070707070707070",
      INIT_3C => X"707070707070707092707070707070707070707070707070707070504E4E4E50",
      INIT_3D => X"6E7070504E4E4E4E4E4E4E505070707050505050707070707070707070707070",
      INIT_3E => X"2000000000000000206286C80C2E72929294929292707070504E4E4E4E4E4E4E",
      INIT_3F => X"008846000066646486206688AAEC53CA6630ECAA86A888648666664444444422",
      INIT_40 => X"2020222200424220204242004242000000206486844264226420420042204420",
      INIT_41 => X"22428684C8C8A68686A6A6A6A8A8A6A6846462848486A6A66442420022532220",
      INIT_42 => X"0022626442002022208484626262624262626262422020222000000020442042",
      INIT_43 => X"444222222222200000220000204286A66286866486A684204264644222202022",
      INIT_44 => X"42424222424242424242424264646464422022422222220040A6848888666464",
      INIT_45 => X"6264646464646464626462424286A66242422222424242424286642220424442",
      INIT_46 => X"5094C84000204444424242422220202022204242424242444444446464646464",
      INIT_47 => X"5050505050505050505050505050505070707070707070707070707070707070",
      INIT_48 => X"50505050505050504E4E4E4E4E4E4E4E50504E4E4E4E4E4E5050505050505050",
      INIT_49 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E4E50504E4E5050",
      INIT_4A => X"7070707070707070707070707070707070705050505050504E4E4E4E4E4E4E4E",
      INIT_4B => X"5050505050505050707070707070707070707070707070707070707070707070",
      INIT_4C => X"70707070707070707070707070707070707070704E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_4D => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_4E => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_4F => X"7070707070707070707070707090909090907070707070707070707070707070",
      INIT_50 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_51 => X"6E70707050504E4E4E4E4E4E5070707050505050507070705070707070707070",
      INIT_52 => X"6442644400000000000000000000202284A6E82C4E7092B29292727070707050",
      INIT_53 => X"0064420000666464440044000000000000200020002244446486666686888864",
      INIT_54 => X"20204244224222220066660020422000226486A8EAA6CA868664864264426420",
      INIT_55 => X"000086A6A6A68420202042424242426242422020426466422020866420864200",
      INIT_56 => X"022064A662002200002062826260424242424242200042640020002044660000",
      INIT_57 => X"2000000000000000402020202244460022426484A66400008664204240204220",
      INIT_58 => X"222242424262646242446442424242426262646464648684A4C8626442202220",
      INIT_59 => X"6264644262626264626262626486A66244444242222022222242422020202022",
      INIT_5A => X"707294740C642040626262626264646444222222202020202220224242424262",
      INIT_5B => X"5050505050505050505050505050505050507070707070705050505050505050",
      INIT_5C => X"504E4E4E4E4E4E505050505050504E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_5D => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E504E4E4E4E",
      INIT_5E => X"70707070707070707070707070707070505050505050505050505050504E4E4E",
      INIT_5F => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_60 => X"70707070707070704E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_61 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_62 => X"7070707070707070707070707070707070707070707070709290707070707070",
      INIT_63 => X"9090709090909090929292929090909070709090909070707070709090907070",
      INIT_64 => X"7050706E90707070727070707070707070707070707070707070707070707070",
      INIT_65 => X"9292927070706E6E4E504E504E5050504E707070505050507070707090707070",
      INIT_66 => X"444466662200000000000000000000000000000000002244C8EA2E709292B2B2",
      INIT_67 => X"0202444466866444002020202220202242646442202020200000202222444444",
      INIT_68 => X"0000226420440022002288002020000062866464A886A8EAC8EACAEA0C2EC8E8",
      INIT_69 => X"000042A88666000020000000000000000000648686A8A8200000002042A8EE00",
      INIT_6A => X"006600220000002000002064A4824042626220000000424200000042A6420000",
      INIT_6B => X"200020204244422022204222000000228484A6A6624084A66262626464424040",
      INIT_6C => X"0000002242444264446464646464444284848686644442424286420000000000",
      INIT_6D => X"2020222242424242646442646284C8C8A6848686422000000000000022220000",
      INIT_6E => X"7070707294920C84404262626464426262624262646464424242422020202000",
      INIT_6F => X"4E4E4E4E4E4E5050505050505050707050505050507070505050505050505050",
      INIT_70 => X"4E4E4E50505050505050504E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_71 => X"5050505050504E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_72 => X"5050505050505050505050505050505050505050505050507070707070707070",
      INIT_73 => X"7070707070707070707070707070707070707070707070707050505050507070",
      INIT_74 => X"5050504E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E50505050",
      INIT_75 => X"70707070707070707070707070707070707070707070707070706E6E6E6E7070",
      INIT_76 => X"9292929292929292909292929292929292929292909070707070707070707070",
      INIT_77 => X"9090909092929292909092929292929292929290907070707070709090907070",
      INIT_78 => X"70927090706E7070707070707070707070707070707070707070707070707070",
      INIT_79 => X"EA0C2E5072929292909070706E70707070707070707070927270707070707270",
      INIT_7A => X"0000224200000000000000000000000000000000000000000000000000426486",
      INIT_7B => X"8600426686444264664400222220222220424242424242424242422222202000",
      INIT_7C => X"444242642064420020002220202200006486848686626286648684A884EAEA50",
      INIT_7D => X"002084A64020000000000000000000000044888686866464220000200042CA00",
      INIT_7E => X"84842022000000000000204284A4624242422000000022220000004284200000",
      INIT_7F => X"64646444442220004220200020222264848462424084C8A86262626264626242",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_238_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_238_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(38),
      ENBWREN => enb_array(38),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[17]\,
      O => ena_array(38)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[17]\,
      O => enb_array(38)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized58\ is
  port (
    p_234_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized58\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized58\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized58\ is
  signal ena_array : STD_LOGIC_VECTOR ( 39 to 39 );
  signal enb_array : STD_LOGIC_VECTOR ( 39 to 39 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000",
      INITP_01 => X"000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFE00000000000000000000000000000000000000000000000000000",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"0000000000000000000000000000000000000000000000000001FFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000",
      INITP_06 => X"0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFE0000000000000000000000000000000000000000000000000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000FBFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000",
      INITP_0B => X"7FC00000000000000000000063FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFF0000000C00000000000000000000000000000000000000000000",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000004000000000000000000000000FFF80000000000000000000005FFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000C000000000000",
      INIT_00 => X"0020202242424262624264648484868684A68664424262646284628686646486",
      INIT_01 => X"424222222020202020002222406262646262A6C8A8A6A6A6A886644442422020",
      INIT_02 => X"70707070729294920C8420404264424242626264644242624242424242424242",
      INIT_03 => X"5050505050505050505050507070707070707070707070707070707070707070",
      INIT_04 => X"4E4E4E4E4E4E4E4E5050505050504E4E50505050505050505050505050505050",
      INIT_05 => X"7070707070705050505050505050505050504E4E4E4E50505050504E4E4E4E4E",
      INIT_06 => X"5050505050505050505050507050505050505050507070707070707070707070",
      INIT_07 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_08 => X"707070704E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E505050505050505050504E4E",
      INIT_09 => X"7070707070707070707070707070707070707070707070507070707070707070",
      INIT_0A => X"9292929292929292707070707090909092929290907070707070707070707070",
      INIT_0B => X"9090929292929292909292929292929292929292929292927070909292929290",
      INIT_0C => X"7070707070926E9070707070707070506E707070707070707070707070707090",
      INIT_0D => X"000000204284A8EA2E50709292929292707070707070707070707070706E7070",
      INIT_0E => X"4242424222202020000000000000000000000000000000000000000000000000",
      INIT_0F => X"6420222242442200222000424222422242444242424442426464646464646464",
      INIT_10 => X"8462404020426442002222420020200084848484866464646466428640864286",
      INIT_11 => X"0042866420200000000000000000000000446442422220446442848620208620",
      INIT_12 => X"C684626220200000000020406284846220220000000022220000002244200000",
      INIT_13 => X"A664420000000022202020222220206484844242428684202020424040424242",
      INIT_14 => X"8664624264848484868686A6A6A6A6A6A6C8EAC8C8C8EAC8EAC8A684624284A8",
      INIT_15 => X"424222224242424222022422868622424422224240406284848484A6A8A88686",
      INIT_16 => X"727272727070729294720C842040426464646464646464646464646464644442",
      INIT_17 => X"7070707070707070707070707070707072727272727272727272727272727272",
      INIT_18 => X"5050505050505050505050505050505050505050505050505050707070707070",
      INIT_19 => X"5050505050507070707070707050505050505050505050505050505050505050",
      INIT_1A => X"5050505050505050505050505050505050505050505050505050505050505050",
      INIT_1B => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_1C => X"7070505050504E4E4E4E4E4E5050505050505050505050504E4E2E2E2E2E2C2C",
      INIT_1D => X"7070707070707070707070707070707070707070707050505050507070707070",
      INIT_1E => X"9090707070709090909090909090909070707070707070707070707070707070",
      INIT_1F => X"9292929090909090929292929292909092929292929292929292929292929090",
      INIT_20 => X"4E707270707070907070704E4E70707070706E6E707070707070707070709090",
      INIT_21 => X"00000000000000000000204264A6CA0C50727292929292929070707070706E6E",
      INIT_22 => X"6464424244646464424242422220200000000000000000000000000000000000",
      INIT_23 => X"4200002000000000000000424442422042424242424242446262626262646462",
      INIT_24 => X"404284A6A88464642222208620002244A6A686648688A8A88686648842864286",
      INIT_25 => X"002264202000000000000000000000202064648486A6A6A8A6C8EAEAA6424242",
      INIT_26 => X"A684848262402000000020424060626420202200000000220000000022000000",
      INIT_27 => X"2020220000000000224222222220426486642020224242002042444222222244",
      INIT_28 => X"A686848486A6A68686A6A68684868684848484848484A6A68664444220000000",
      INIT_29 => X"424242424222222022000000A8A8646666666666666464642062624242426284",
      INIT_2A => X"72727072927272727292B4940E64002042646442646464644242424242424242",
      INIT_2B => X"7070707070707272707272727272727272727272727272727272727272727272",
      INIT_2C => X"7070705050505050505050505050505050505050505050505050707070707070",
      INIT_2D => X"4E4E4E4E4E5050505050505050504E4E50505050505050505050505050505050",
      INIT_2E => X"505050505050505050505050505050504E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_2F => X"7070707070707070707070707070707070707070707070707070707070705050",
      INIT_30 => X"4E4E4E4E4E4E4E4E4E50505050504E4E4E4E4E4E4E4E4E2E2C2C0C0C2C2C2C0C",
      INIT_31 => X"7070707070707070707070707070707070704E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_32 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_33 => X"9090909070707090909090909090909092929292929292929292929070707070",
      INIT_34 => X"724E50507070926E7070706E4E4E707070707070707070707070707070709092",
      INIT_35 => X"0000000000000000000000000000000000204284A8EA0C2E7092949292927092",
      INIT_36 => X"6264624242424242626464644442424222222222220000000000000000000000",
      INIT_37 => X"8842000000000000000022424242426642424222222242426262626262626262",
      INIT_38 => X"8484A6A6C884424242202064642022426484644264666688A8A8A8AA88AA88A8",
      INIT_39 => X"20204220220000222000646464A6C8CAEAEAEAC6848484628484826264424244",
      INIT_3A => X"6262828282404220200000204262626262626442422000200020222020002020",
      INIT_3B => X"0000000000448686202222424242646464422020202022420000220000000044",
      INIT_3C => X"2020222020202020424444424486868644424220204042642200000000000000",
      INIT_3D => X"422222224242424242222022CAA6644444444444444444668686642020002042",
      INIT_3E => X"727272727272727272927292B6940C6242202042422020424242424242424242",
      INIT_3F => X"7070707070707070707070727292929292929292727272727272727292727272",
      INIT_40 => X"5050505050505050505050505050505070707070707070505050707070707070",
      INIT_41 => X"4E5050504E4E507050505050504E4E4E50505050505050505050505050505050",
      INIT_42 => X"50505050505050505050504E4E4E50504E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_43 => X"7070707070707070707070707070707070707070707070705070707050505050",
      INIT_44 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2E2C2C2C2C2C2C2C2C2C0C0C0C0C2C2C2C",
      INIT_45 => X"7070707070706E6E6E4E4E4E6E6E707070504E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_46 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_47 => X"9090707070709090909090909090909090909292907070707070707070707070",
      INIT_48 => X"95EC74B995725070707070707070707070707070707070707070707070709090",
      INIT_49 => X"000000000000000000000000424442422220000000000000204286C80C302E30",
      INIT_4A => X"6264646464646464624242424242424244424242424242422222202000000000",
      INIT_4B => X"66220066AA662200000020204264644264422222222222224242424242426262",
      INIT_4C => X"8464846284866420222242426420200086644242642222422242446466866686",
      INIT_4D => X"A6A6A684A6848486A6A6EAC8A6EAE8C8A6A4A48484A6C6A4A6A6846284646442",
      INIT_4E => X"202040626262C862402000204284A4A6A6848484848484848484A4848484A4A4",
      INIT_4F => X"2000002242426464424220000020646442204244222020200000000020422064",
      INIT_50 => X"2222222000202000000000000000000000202020202020000000222000002000",
      INIT_51 => X"424242222222424262422242CAA6642042422022222222224442000020200000",
      INIT_52 => X"727292727272727070709270709472EA86422222222220222022224242424242",
      INIT_53 => X"7070707070707070707070707072727272929292727272727292929292929292",
      INIT_54 => X"5050505050505050505050505070707070707070707070707070707070707070",
      INIT_55 => X"50507070504E5070707070707070707070707070707070707070707070707070",
      INIT_56 => X"50505050505050504E50505050504E4E4E4E5050505050504E4E4E4E4E4E5050",
      INIT_57 => X"7070707070707070505070707070705050505050505050505050505050505050",
      INIT_58 => X"4E4E4E4E4E2E2E2E2C2C2C2C2C2C2C2C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_59 => X"70707070706E6E4E707070707070707070704E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_5A => X"7070707070707070707070707070707090909090909090907070709090707070",
      INIT_5B => X"7070909090909090709090909090909070707070707070707070707070707070",
      INIT_5C => X"EC5553CC42EC9472927272929270709070707070707070707070707070709090",
      INIT_5D => X"4222202000000000000000004464444442424242424222222200000022642242",
      INIT_5E => X"4242646464646464646464424242424242424242424242646464646464626262",
      INIT_5F => X"0030DBFFFDFDFDFFBB55CC662020646464422222222222222222424242424242",
      INIT_60 => X"4262846242648620220022424200002286644042644242644264204200200022",
      INIT_61 => X"A4A4A4A6A6C6C8C8A6C8C884648462406282828484A6A6A6C8A6C6A6A4866442",
      INIT_62 => X"422020202062C8A6202000004284A6E8C682828282828484A482A4A4C6A4A4A4",
      INIT_63 => X"4242202020204240424220000000204264202222202020202020202084C884A6",
      INIT_64 => X"0000002244644420422222424222200020202000002000000000222022446442",
      INIT_65 => X"2222222020202022424242420E0E640040202020202020202000000020200000",
      INIT_66 => X"7272727272727272727070907092720CCAA88866444222222222222222202020",
      INIT_67 => X"5070707070707070707070707070707070707070707070707272929292929292",
      INIT_68 => X"7070707070707070505050505050707070707070707070707070707070707070",
      INIT_69 => X"4E5070504E4E4E70707070707070707070707070707070707070707070707070",
      INIT_6A => X"7070707050505050505050505050504E50505050505050507070707070707070",
      INIT_6B => X"5050505050505050505050505050707050505050505050507050505050505050",
      INIT_6C => X"2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C0C0C0C0C0C0C2C2C2C2C2C2C2C2C",
      INIT_6D => X"707070707070707070707070707070704E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2E",
      INIT_6E => X"707070707070707070707070707070709090909070707070707090909070706E",
      INIT_6F => X"9090909092929090909090909090907070707070707070707070707070707070",
      INIT_70 => X"66AA8888640EEC72502E2E509092B2D4B4929290707070709090907070707070",
      INIT_71 => X"6464646444444222222220002222222244646666664444444464642200202086",
      INIT_72 => X"4242424242424242424242424244646464646464646464646464646464626464",
      INIT_73 => X"95FDFBB9B795B7FBFFFFFFFF0E42848644424242222022222022222222424242",
      INIT_74 => X"4242648442426420220000000000000042200020200042404264208686A84244",
      INIT_75 => X"A4A4A4A684A6A6A684C884628464648484848464626284A6A684846262646242",
      INIT_76 => X"6442424222406262402200002062A4E8EAA4A4A4A48284848462A6A8C8848484",
      INIT_77 => X"20424020224264642222000000000022842020200020202062628462C80CA482",
      INIT_78 => X"0000002264846440202242426464422242422020200022444422220000000020",
      INIT_79 => X"2020222222202222422000005597442222000000000022000020200000202000",
      INIT_7A => X"72707072727272727292909092927272A8442222000000002222222222222220",
      INIT_7B => X"7070707070707070707070707070707070707070707070707070707272727272",
      INIT_7C => X"7070707070707070505070707070707050505070707070707070707070707070",
      INIT_7D => X"4E50707050507070505050505070707070707070707070707070707070707070",
      INIT_7E => X"70707070707070707070505050505050707070505050504E7070707070707070",
      INIT_7F => X"5050505050505050705050505070707070707070707070707070707070707070",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_234_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_234_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(39),
      ENBWREN => enb_array(39),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[17]\,
      O => ena_array(39)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[17]\,
      O => enb_array(39)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized59\ is
  port (
    p_230_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized59\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized59\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized59\ is
  signal ena_array : STD_LOGIC_VECTOR ( 40 to 40 );
  signal enb_array : STD_LOGIC_VECTOR ( 40 to 40 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"7FF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFC0000000000000000000000000000000000000000000000380F",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"0000000000000000000002000006FFF38FF800000000000000000000004003FF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000",
      INITP_05 => X"87FC00000000000000000000014000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000FFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"0000000000000000000000000000FFE187FC00000000000000000000000000FF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000C0000",
      INITP_0A => X"82FC00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFC000000300000000000000000000000000000000F800",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"0000000000000000000000000000F000807E00000000000000000000000003FF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000010000",
      INITP_0F => X"80FE00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"0C0C0C0C0C0C0C0C2C2E2E2E2C2C2C2C2C2C0C0C0C0C2C2C2C2C2C2C2C2C2E2E",
      INIT_01 => X"70707070707070707070707070504E4E4E4E4E4E4E4E4E4E2E2C2C2C0C0C0C0C",
      INIT_02 => X"70707070707070707070707070707070907070707070706E7070909070707070",
      INIT_03 => X"909090909090707070707070707070704E4E70706E6E6E6E7070707070707070",
      INIT_04 => X"886484A6A6A684864444000000206688EA4E9292B4D4B2909090707090907070",
      INIT_05 => X"62626262626264646464646442422020202020424444646686A8A844222242AA",
      INIT_06 => X"2242426464646464646484848464646464646462626262648464646464646462",
      INIT_07 => X"EC0E5074FFDD7595FDFDFDFFFF00008864424264644242424222222222202022",
      INIT_08 => X"22424242222222000000000064A6406000CC77BB11A88642442264CA97FFFF10",
      INIT_09 => X"848482626262648484848484A4A4A4C4A6A6A6A662A6EA846442002022424220",
      INIT_0A => X"626242624242424262624220204084C8EAE8A4A4A4A4A4A4848484C8C8848484",
      INIT_0B => X"2020204264884222000000002020206442002042404242624242402020626442",
      INIT_0C => X"000000204242422042224242426486644242428462428484848642424266A864",
      INIT_0D => X"22202022222222224042426284A6A6A6C6A68684644222000000000000000000",
      INIT_0E => X"70707272727272727272727272727272707072702C0AE8840000000000000000",
      INIT_0F => X"7070707070707070707070707070707070707070707070707070707070707272",
      INIT_10 => X"50505070705050504E4E4E4E5050505050505050505050505070707070707070",
      INIT_11 => X"7070707070504E4E4E4E50707070707070707070707070707070707070707070",
      INIT_12 => X"7070707070705050707070707070707070707070707070707070707070707070",
      INIT_13 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_14 => X"0C0C2C2C2C2C2C0C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2E4E",
      INIT_15 => X"7070707070707070706E4E4E4E4E4E4E4E4E4E4E2E2E2C2C2C2C2C0C0C0C0C0C",
      INIT_16 => X"7070707070707070707070909090909090909070707070707070707070707070",
      INIT_17 => X"90707070707070704E4E4E4E4E4E4E4E4E707070707070707070707070707070",
      INIT_18 => X"A8A6A6A4A686A8EECC0E6622202000000000002264C84EB49292907070707070",
      INIT_19 => X"42426264848464626262646464646464644442422222202220224422424444AA",
      INIT_1A => X"4242424262626464646484848484646464646464646464648464626262624242",
      INIT_1B => X"74CA84C875FFB975B9FBDBFDFFA8002086204242204242422222222242224242",
      INIT_1C => X"202020222220220000000000200E506210FFFFFFFFFFFFFFFF99753388A8BBFF",
      INIT_1D => X"A6A6A684868484848686868686848484A4A6A6A684C80EC8A886442222202042",
      INIT_1E => X"8662422020422062844062644040848484A48284A4A48282828484A6A484A484",
      INIT_1F => X"4242644464222022000022202022428620002020204242422020000000224242",
      INIT_20 => X"002020204242424222222020424264646442A8C8648464628462204244646442",
      INIT_21 => X"0000000000222222222222222220202040424244646442002220202000000000",
      INIT_22 => X"707070707070707072707070707272729292929492B4B4942E0CC88662402020",
      INIT_23 => X"5070707070707070707070707070707070707070707070707070707070707070",
      INIT_24 => X"507070707070705050505050505050504E4E4E4E4E4E50505050505050505050",
      INIT_25 => X"707070707050505070707070707070704E5050504E5050707070707070707070",
      INIT_26 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_27 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_28 => X"2C2C2C2C2C2C0C0C2C2C2C2C2C2C2C2C2E2E2E2E2E2E2E2E2C2C2C2C2E2E4E4E",
      INIT_29 => X"6E6E6E6E4E4E4E4E4E4E4E4E4E4E4E2E2E2E2E2C2C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_2A => X"7070707070707070909090909090909090909090907070707070707070707070",
      INIT_2B => X"707070706E6E6E6E704E4E4E4E4E4E4E4E4E7070707070707070707070707070",
      INIT_2C => X"C8C6C6C8A6648611CA33CC866444424442200000000000009090909090707070",
      INIT_2D => X"84646484868684644242424242424242426444424242424242202000424466CC",
      INIT_2E => X"4242424242626464626264646464646464646464626464646464646462646464",
      INIT_2F => X"FDEA646486B9B97575B9B7B9FD55000064642220424242424242424242424242",
      INIT_30 => X"0000002242002200220000000020A862DBFBB9FDFBB9DBFDFFFFB930320E0EDD",
      INIT_31 => X"84848484848464648642202020426464846284CACAC8A886AA66222022202020",
      INIT_32 => X"A6ECA64242406264A66262424242646262826262628482A4C6A484A68484A6A4",
      INIT_33 => X"8864644422000000202222202020426442202042422020200000000020222022",
      INIT_34 => X"004242426262624200202042644220866666A684426262648442424242424284",
      INIT_35 => X"ECCAA88664402000000000000000000020000000202020004222422222202000",
      INIT_36 => X"7070707070707070707070707070707272727070707272929494B4B494927250",
      INIT_37 => X"5050507070707070707070707070707070707070707070707070707070707070",
      INIT_38 => X"707070707070707050505050505050504E4E4E4E4E4E4E504E50505050505070",
      INIT_39 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_3A => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_3B => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_3C => X"2C2C2C2C2C2C0C0C2C2C2C2C2C2C2C2C4E4E4E4E4E4E4E4E2E2E2E2E2E4E4E4E",
      INIT_3D => X"4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2C2C2C0C0C0C0C0C0C0C0C2C2C2C2C2C2C",
      INIT_3E => X"70707070707070909090909090909090709070907070707070504E4E4E4E4E4E",
      INIT_3F => X"70706E6E6E6E70706E4E4E4E4E4E4E4E6E707070707070707070707070707070",
      INIT_40 => X"C8A6C8C8A84244CCA8A864648686866442224444000000007070909090707070",
      INIT_41 => X"64646462626262626464646464626262646464424242424244222020426466CA",
      INIT_42 => X"6464424242424242626262626264646462626264646264646464646464646484",
      INIT_43 => X"DBA86486420E300E52979795B9B9000000644242644242626242424242426264",
      INIT_44 => X"20000022440022000000000000002064FDF9B7FDB70C0C30307553648886440E",
      INIT_45 => X"20204264646464848662422020204242622062A8862020426420000022222020",
      INIT_46 => X"62A8642064A6A8CA002042202042646242422000204040A68462426442426262",
      INIT_47 => X"4242646600200000002020202020424242222020202000000000000022200000",
      INIT_48 => X"2242426262422020406484A80E30EC84648664424240426486846464646486CA",
      INIT_49 => X"92929292927270702E0CCAA88642202000000000202020224444444422222222",
      INIT_4A => X"7070707070707070707070707070707070707070707050707070707070707292",
      INIT_4B => X"5050507070707070707070707070707070707070707070707070707070707070",
      INIT_4C => X"7070707070707070505050505050505050505050505050505050505070707070",
      INIT_4D => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_4E => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_4F => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_50 => X"2C2C2C2C2C2C2C2C2C2C2C2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_51 => X"4E4E4E4E4E4E4E4E4E4E2E2E2E2C2C2C0C0C0C0C0C0C2C2C2C2C2C2C2C2C2C2C",
      INIT_52 => X"7070909090909090909090707070707070707070706E4E4E4E4E4E4E4E4E4E4E",
      INIT_53 => X"6E6E6E4E6E6E70706E4E4E4E4E4E6E6E70707070707070707070707070707070",
      INIT_54 => X"646484A6864000222020204220202042220002020020C87090907070706E7070",
      INIT_55 => X"6464646464646464646464646462624242424242424244646242624264422042",
      INIT_56 => X"6464646464624242624242424242626462626262626262626464646464646464",
      INIT_57 => X"B7A6426442880ECA53B9B797B7DBAA0000206444424242624242424242626464",
      INIT_58 => X"22000000420022000022000000200000FBFBFBFB2E84A6C8C8EAECA8AA64A8EC",
      INIT_59 => X"4064A8A8868686A6A68686866464624242406486420000002200002022202020",
      INIT_5A => X"8484202042646484000086642020644242422200206262A44220002000004242",
      INIT_5B => X"2020664200002222004222224222224242422220200000000000000022220000",
      INIT_5C => X"424242624242626486A68484A6E82E0C42646464424262646462404284A88686",
      INIT_5D => X"6E6E6E7070909090929292B4B4929272300EECEAA6A866444444444222224242",
      INIT_5E => X"707070707070707070707070707070707070707070707070707070504E4E4E4E",
      INIT_5F => X"5050507070707070707070707070707070707070707070707070707070707070",
      INIT_60 => X"7070707070707070505050505050707070705050505070705070707070707070",
      INIT_61 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_62 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_63 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_64 => X"2C2C2C2C2C2C2C2C2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2C2C",
      INIT_65 => X"4E4E4E4E4E4E4E4E2E2E2C2C2C2C0C0C0C0C2C2C2C2C2C2C2C2C2C2C2C2C2C2C",
      INIT_66 => X"707070907070709070707070707070706E4E4E4E4E4E4E2E4E4E4E4E4E4E4E4E",
      INIT_67 => X"4E4E4E4E4E4E4E4E6E6E6E6E7070707070707070707070907070707070707070",
      INIT_68 => X"424242626264624262624264646464644220202020622C92907070706E4E4E4E",
      INIT_69 => X"6464646464646464646464646462626262424262424242646464646464644242",
      INIT_6A => X"4242426264646464646442424262646464646464646464646464646464646462",
      INIT_6B => X"508642646464CC88ECB7957595B9530020224242646462624262626262646242",
      INIT_6C => X"2220000022002222202200000022220095FDFD94A662848484848686CA2244CC",
      INIT_6D => X"4086A8A6868686A6A6A6A6A6A6A6A6A6A6646442202022002020000000000020",
      INIT_6E => X"6442204442426420000064CAEAA6642020222000208462624200000000202200",
      INIT_6F => X"0000424422202000226442424220224420202022220000200000222242222000",
      INIT_70 => X"4464626464648686848262C6C8A4E82EA82064642062846264846284A6CA8620",
      INIT_71 => X"5050505070707070707090909090929292B4B49494B6EC444444444242424444",
      INIT_72 => X"70707070707070705050505050505050504E4E504E4E70704E4E5050504E504E",
      INIT_73 => X"5050707070707070707070707070707070707070707070707070707070707070",
      INIT_74 => X"7070705050707070505050507070707070707070505050505050505050505050",
      INIT_75 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_76 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_77 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_78 => X"2C2C2C2C2E2E2E2E4E4E4E4E4E4E4E4E2E2E2E2E2E4E4E4E4E2E2C2C2C2C2C2C",
      INIT_79 => X"4E4E4E4E4E2E2E2E2C2C0C0C0C0C0C0C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C",
      INIT_7A => X"707070707070707070704E4E4E4E4E4E4E4E2E2E2C2E2E2E4E4E4E4E4E4E4E4E",
      INIT_7B => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E6E707070707070707070707070707070",
      INIT_7C => X"646264624264644242626262626462646484848462402000707070706E4E4E4E",
      INIT_7D => X"6464646464646464626262646464646464626262624242424242624262646462",
      INIT_7E => X"6262424242424244424242424242424242424242424242424242424262626462",
      INIT_7F => X"0C420000204288640EDB75757597978664644262646464646264646462624242",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_230_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_230_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(40),
      ENBWREN => enb_array(40),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra[17]\,
      O => ena_array(40)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb[17]\,
      O => enb_array(40)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_1\ : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    enb : in STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ <= \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_1\ <= \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FF00000000FFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"0000FF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFF00FFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"0000000000FFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFF00FFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000FFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000FF0000000000",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"00000000000000000000FF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB99EBFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFA1FEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF982EFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFF37831FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF591802FFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_5D => X"FFFFFFFFFFFFFFFFE0521BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000",
      INIT_60 => X"000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE79C1EFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000",
      INIT_62 => X"FFFFFFFFFFFFFFFFED540AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"00000000000000000000000000000000000000000000000000000000FFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000",
      INIT_65 => X"0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF2D04580835C3FF9147",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000",
      INIT_67 => X"FFFFFFFFFFFFFF2DC4A0014FCA1FCF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"000000000000000000000000000000000000000000000000000000FFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000",
      INIT_6A => X"0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFAD6E9008381BE0FE7D",
      INIT_6B => X"FFFF00FF00000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"00000000FFFFFFAD65A007541FFCE7C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000FFFFFFAB546006481FFCC7F2",
      INIT_70 => X"FFFF00FF00000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"00000000FFFFFF8B486405000BFEFC5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"00000000000000000000000000000000000000000000008B454000800BFEFBC8",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"000000000000008BCF00010C1DF7E20400000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"E3713C3CE0000000000000FF000000FFFFFF00FFFFFFFFFFFFFFFF0000FFFFFF",
      INIT_79 => X"00000000000000000000000000000000000000000000007BC01000060DFC59F7",
      INIT_7A => X"FFFF00FFFF0000FFFFFFFF000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000019911060010FFE93FC606146D6C0000000000000FF0000FFFF",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"CF1110A603000000000000FF0000FFFFFFFF00FFFF00000000FFFF0000000000",
      INIT_7E => X"000000000000000000000000000000000000000000000009D1E004824FFD67FC",
      INIT_7F => X"FFFFFFFFFFFFFF0000FF00000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\,
      ENBWREN => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000000B710004900FFC25FF2061803F03000000000000FF000000FF",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0407000F03000000000000FF000000FFFF000000FFFFFF000000000000000000",
      INIT_03 => X"000000000000000000000000000000000000000000000003D228C4001FFFC77F",
      INIT_04 => X"0000FF0000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"00000000000000231668040857FCB7FE1C00901900000000000000000000FF00",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"A3039C1500000000000000000000FF000000FF00000000000000000000000000",
      INIT_08 => X"000000000000000000000000000000000000000000000003E8300C1637FC57FF",
      INIT_09 => X"0000FF0000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000086D15B8C041BF897FF2703BC03800000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"238918014A000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"00000000000000000000000000000000000000000000004620056C0002D8D7FF",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000051003A3CFE000697FD02330000690000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0064400161000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000034FD65F381D6FF",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000002F001BC2061028EFF0FA08009C40000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"00D88813C4000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"00000000000000000000000000000000000000000000000000041EF680D643FE",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"000000000000000002006D00EC38C03F50AC1013000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"1884001220000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"00000000000000000000000000000000000000000000000013FC87F02046CC80",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"000000000000000002DE803E0160113B00E600A3210000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"A0C006D300000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"000000000000000000000000000000000000000000000000025E0101F80000D7",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000075F500017FC040632A000CE000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"14BA000900000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"00000000000000000000000000000000000000000000000009DF6700043F7400",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"00000000000000000D1F90080000EEE02259A024000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"8000D81000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000001A1FB000A00003DF",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000141FEC184800000F3F800558000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"7F00001E00000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"000000000000000000000000000000000000000000000000140F9FFE5C000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"00000000000000001C0D980257C0000001FE8404000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"000FB01000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"000000000000000000000000000000000000000000000000178FAFFFD5E20000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"000000000000000098C09FBFF9FF9C9000000323000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"2000088000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"000000000000000000000000000000000000000000000000A94F7703E1FFFE2F",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"000000000000000031EF8B00F68FFFF7FE800B80000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"FFC3030000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000002C9087010C30FFFF",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"000000000000000035205401686F07FFFFDFA000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"C797F08000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000005D787481994FF80B",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"00000000000000005C53F10C3FB00FFF387FBA00000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"1E80DC0000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"000000000000000000000000000000000000000000000000747FE61FDDF5013F",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"00000000000000007BAFE34019FFFC0649FF5A00000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"210F320000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000007E6F45782A8FFFF5",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"00000000000000007ACF827E6E00FFFC0B000200000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"DB7F9A0000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000007C1D013EB77000FB",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"000000000000000035D007DF9F616004767FFE00000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"DE7FDEC000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000003B0CB4FFA7EFF082",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"00000000000000003791031E37F21FF2244646C0000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"06801B5100000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"000000000000000000000000000000000000000000000000591F010719E32FEE",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"000000000000000038301B0063DA37C016919CF1000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"E6FA4C0670000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"000000000000000000000000000000000000000000000000202301804DA6FDDB",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"000000000000000002C0E110B68003BBED5E3440400000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"D7DC300094000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"00000000000000000000000000000000000000000000000000227D07D2BC2387",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000003C0360D03C6316CE982800600000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"679A500006000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"000000000000000000000000000000000000000000000000000001604668F33E",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"000000000000000000000002620C772B33F63180020000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"E0C811C026000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"00000000000000000000000000000000000000000000000000000001C2863B37",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"000000000000000000000003927FDD310058D4BC280000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"021DCE5348000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"000000000000000000000000000000000000000000000000000000BDC7009D00",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"00000000000000000000018311928C801C07C4021E0000000000000000000000",
      INIT_79 => X"00FFFF0000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"3003020E16000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000010FC00E5F6E",
      INIT_7C => X"00000000000000000000000000000000FFFFFFFFFF0000000000000000000000",
      INIT_7D => X"000000000000000000000068421C773CC0007370700000000000000000000000",
      INIT_7E => X"FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000",
      INIT_7F => X"90C01B50C0000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\,
      ENBWREN => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addra(18),
      I1 => addra(16),
      I2 => addra(17),
      I3 => ena,
      O => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(16),
      I2 => addrb(17),
      I3 => enb,
      O => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized60\ is
  port (
    p_226_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized60\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized60\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized60\ is
  signal ena_array : STD_LOGIC_VECTOR ( 41 to 41 );
  signal enb_array : STD_LOGIC_VECTOR ( 41 to 41 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFC000000000000000000000800000000000000006000",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"0000000000000000000000000000000000EF00000000000000000000000000FF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000",
      INITP_04 => X"00C1C0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"00000000000000000000000000000C0000C0E000000000000000000000000FFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000",
      INITP_09 => X"00C030000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000CC00",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"0000000000000000000000000000C00000800C000000000000000000007FFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000",
      INITP_0E => X"0180070000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000C000",
      INIT_00 => X"0020202022202022204220002022420064523086628484868662648486420088",
      INIT_01 => X"62A6A68484868684626242426484A6A6A6A6A686444222222000000000000000",
      INIT_02 => X"8622644220442000000000840CA6424200000000206484600000204264642200",
      INIT_03 => X"0000004200222042224220202020644400222220000020000020222222202022",
      INIT_04 => X"4284648484846442646462848484A6EAEC42644242848684848486A6A8CA6400",
      INIT_05 => X"505050707070707070707070507070707070707092B4CA204444444444426442",
      INIT_06 => X"70707070707070707070505050505050504E4E50707070707070707070707070",
      INIT_07 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_08 => X"7070707070707070707070707070707070707070707050505050505070707070",
      INIT_09 => X"7070707070707070707070707070707070707070707070707070707070707050",
      INIT_0A => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_0B => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_0C => X"2C2C2E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2E2E2E2E2E2C2E2C2C2C2C2C2C2C",
      INIT_0D => X"4E4E4E4E2E2E2C2C2C0C0C0C0C2C2E2E2C2C2C2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_0E => X"70707070704E4E4E4E4E4E4E2E2E2C2C2C2C2C2C2C2E2E2E4E4E4E4E4E4E4E6E",
      INIT_0F => X"4E4E4E4E4E4E4E4E6E6E6E6E6E70707070707070707070707070707070707070",
      INIT_10 => X"84648464624242646462646262646462644242444420428470706E4E4E4E4E4E",
      INIT_11 => X"4242626264646464646464646464848684848484848464648664846464846464",
      INIT_12 => X"6262646464646464646464646464646462424242424242424242424242626262",
      INIT_13 => X"C8202222004264442EB930EC30307553CA648464426444424264644242646464",
      INIT_14 => X"00000000000000222020222222222220000020202042646464846486426464A8",
      INIT_15 => X"84C8A6404062624220202000426486A6A6A68664644422202020000000000000",
      INIT_16 => X"6422422000000066000042A6C862402200002022206262620020626262402000",
      INIT_17 => X"2202020022204242204220222042662200002222222042424242646442204264",
      INIT_18 => X"42866462648464868464846464848486EAA66240626284C6864262A6C8EA4220",
      INIT_19 => X"70707070709090907072707070929070707070929294EA424444444442424242",
      INIT_1A => X"7070707070707070707070707070707070505070707070707070707070707070",
      INIT_1B => X"7070707070707070707272729292929272727272727272727272727272707070",
      INIT_1C => X"7070707070707070707070707050505070707070707070507070707070707070",
      INIT_1D => X"7070707070707070707070707070707070707070707070707070707070705050",
      INIT_1E => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_1F => X"6E6E707070707070707070707070707070707070707070707070707070707070",
      INIT_20 => X"4E4E4E4E4E4E4E4E4E4E2E2E2E2E2E2E2C2C2C2E2C2C2C2C2C2C2C2C2C2C2C2C",
      INIT_21 => X"2E2E2E2E2C2C2C2C0C2C2C2E2E2E2E2E2E2E2E2E2E2E2E2E4E2E2E2E2E2C2C2C",
      INIT_22 => X"706E4E4E4E4E4E4E4E2E2C2E2E2C2C2C2C2C2C2C2C2C4E4E4E4E4E4E4E4E4E4C",
      INIT_23 => X"4E4E4E4E4E4E4E4E4E4E4E4E6E6E70707070707070707070707070707070706E",
      INIT_24 => X"424242626264646244424242404042422222202040A62C92704E4E4E4E4E4E4E",
      INIT_25 => X"6462424242424242424262626462624262646464646462626262424262626262",
      INIT_26 => X"6262626464646464646464646464646464646464646464648484848464846464",
      INIT_27 => X"644042422042664430FBA88486A8A830FF328864426464644264646442426242",
      INIT_28 => X"0020424442202042424242404020000000200020A8EA846464426644202084A6",
      INIT_29 => X"62866420202220000000226486A6A6A6A6A6A686442222202022202020200020",
      INIT_2A => X"64400000000000004286A8A86462404020000000004262846062422022000000",
      INIT_2B => X"2264642020222022422244422042848400002022220000204264424200002062",
      INIT_2C => X"42644222226442668684A6866284A6A6C8EA42204264628444422086EACA6420",
      INIT_2D => X"9292929292929292929292927272727292729292B292A8866486442222222042",
      INIT_2E => X"7070707070707070707070707070707070707072707070707070707070707070",
      INIT_2F => X"7070707070729292929272707272727272729292727272727272727070707070",
      INIT_30 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_31 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_32 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_33 => X"4E70707070505070504E4E507070707070707070707070707070707070707070",
      INIT_34 => X"4E4E4E4E4E4E4E4E2E2E2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2E2E",
      INIT_35 => X"2E2E2E2C2C2C2C2C2C2C2E2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E2E2E2E2E4E4E",
      INIT_36 => X"4E4E4E4E4E4E4E4E4E2E2C2C2C2C2C2C2C2C2C2C2E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_37 => X"4E4E4E4E4E4E4E6E4E4E507070707070707070707070707070706E6E6E6E6E6E",
      INIT_38 => X"00002022202020222000004064644220202042A62E70706E4E4E4E4E4E4E4E4E",
      INIT_39 => X"8464646484848484646464646464646464646464646464644242424242422220",
      INIT_3A => X"4242626262626464646464646462424264646464646464646464646464646462",
      INIT_3B => X"424242424286864497B964628464648655FF7566202042644242446464644242",
      INIT_3C => X"2020224242222222444264844420000022CA84A4B47062426444442264668686",
      INIT_3D => X"62A66420002020202042646484A6A6A6C8A8A686644222000000202020202020",
      INIT_3E => X"2200000000002264A8A886844242424220000000002062848442402042222000",
      INIT_3F => X"4264422042422044442222202242648400202000000000000022202020022262",
      INIT_40 => X"4244222242644266A68686646486A6A6C8EA642064866462206484CACA864442",
      INIT_41 => X"92929292929292929292929292727272927292929292A6648686644220204242",
      INIT_42 => X"7070707070707070707070707070707070707070707272727070709292929292",
      INIT_43 => X"9292727272727272929292929292927272727070707070707070707070707070",
      INIT_44 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_45 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_46 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_47 => X"7070707070505050505050507070707050507070707070707070707070707070",
      INIT_48 => X"4E4E4E4E4E4E4E2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2E4E4E4E",
      INIT_49 => X"2E2E2C2C2C2C2C2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_4A => X"4E4E4E4E4E4E4E4E4E2E2C2C2C2C2C2C2E2E2E4E4E4E4E4E4E4E2E2E2E2E2E2E",
      INIT_4B => X"4E4E4E4E4E6E707050507070707070706E6E6E6E6E6E6E6E6E6E4E4E4E4E4E6E",
      INIT_4C => X"00000000000000000020842E94704E702E2E4E70706E4E4C4E4E4E4E4E4E4E4E",
      INIT_4D => X"4242424242624242646462424242424262626464646462624464646442200000",
      INIT_4E => X"6464646464646464446464646464646444444464646464444262626264646464",
      INIT_4F => X"2042646464864466DB2E42848664446666CE0E10880000202242422222646442",
      INIT_50 => X"202000002020202020220022220000443252C8C44C0840444242224286864422",
      INIT_51 => X"62A66420000000204264A684A6A684A684846464424222000000202020000000",
      INIT_52 => X"0000002264202086C8A686844242424200000000224262A48462626264644220",
      INIT_53 => X"4242424244422244422020224464646220200020222000220022002022022242",
      INIT_54 => X"2242222242644286A6A8A6866464A6A6A6EAA64286866464648684A686424242",
      INIT_55 => X"929292929292929292929292929292929292929292B4C8428484646420204220",
      INIT_56 => X"7070707070707070707070707070707070727272727292929292929292929292",
      INIT_57 => X"9292929292929272929292929292727270707070707070707070707070707070",
      INIT_58 => X"7070707070707070707070707070707070707070707070707272727272729292",
      INIT_59 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_5A => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_5B => X"7070707070707050707050707070707070707070707070707070707070707070",
      INIT_5C => X"4E4E4E4E2E2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2E2E4E4E4E4E4E",
      INIT_5D => X"2E2E2C2C2C2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_5E => X"4E4E4E4E4E4E4E2E2E2C2C2C2C2C2E2E2E2E4E4E4E4E4E4E2E2E2E2E2E2E2E2E",
      INIT_5F => X"4E4E5070707070505050504E4E4E4E4E4E4E4E4E4E4E4E4E6E4E4E4E4E4E4E4E",
      INIT_60 => X"0000000000000000863094726E6E6E6E6E6E6E6E4E4C4C6E4E4E4E4E4E4E4E4E",
      INIT_61 => X"4242424242424242424242424242424242424242424242424264644220000000",
      INIT_62 => X"2222222222424242224242424242424242424242424242424242424242424242",
      INIT_63 => X"64424264646420CADBA66284866442A86666CCEE103166000020222222200022",
      INIT_64 => X"002020000000000000000002220000EE5330EAC4C68220448642424262422222",
      INIT_65 => X"42866420202020206484A6A6A664424240202020202020000000202200000000",
      INIT_66 => X"00000022642020A8A6A6A8A64220202000000000224262A24040404284624240",
      INIT_67 => X"4242424242222242222042646464624222200022442200220200204042222220",
      INIT_68 => X"22422220204464A6A6A6848686A6C8C8A6C8C86286866464CAA6648464424444",
      INIT_69 => X"929292929292929292929292929292929292929292B42C64848484A842424220",
      INIT_6A => X"7070707070707070707070729292929292929292929292929292929292929292",
      INIT_6B => X"9292929292929292927272727270707070707070707070707070707070707050",
      INIT_6C => X"7272707272727070707070707070707070707070707070709292929292929292",
      INIT_6D => X"7070707070707070707070707070707070707070707070707272727272727272",
      INIT_6E => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_6F => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_70 => X"4E2E2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2E4E4E4E4E4E4E4E",
      INIT_71 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_72 => X"4E4E4E4E4E4E4E4E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_73 => X"707070504E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_74 => X"222222202022222222220020E870704E6E4E4E4E70704E4E4E4E4E4E4E4E5050",
      INIT_75 => X"4242424242424242424242424242424242424242424242426242424242424242",
      INIT_76 => X"2222202020200000202020202020202022222222222222222222222222222222",
      INIT_77 => X"64424264646464955242648684442288686866AAEEBBFF100000222222222222",
      INIT_78 => X"002244442200000020222200002000AA5330EC84204064648484A6C8A6844244",
      INIT_79 => X"4286864240222200426484A68620202242404242422222002020222200000000",
      INIT_7A => X"00022222646262A8C8C8A8862000000000000000424282A464404084A6846420",
      INIT_7B => X"6442202222222222444264666444422020222000202220000000204242220020",
      INIT_7C => X"00222200204264A686A68686626284A6A6A6C8A6A8866464A684848686644442",
      INIT_7D => X"929292929292929292929292929292929292709290927084626464A642424242",
      INIT_7E => X"5050707070707272929292929292929292929292929292929292929292929292",
      INIT_7F => X"9292929292927272707070707070707070707070707070707070707070705050",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_226_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_226_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(41),
      ENBWREN => enb_array(41),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra[17]\,
      O => ena_array(41)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb[17]\,
      O => enb_array(41)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized61\ is
  port (
    p_222_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized61\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized61\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized61\ is
  signal ena_array : STD_LOGIC_VECTOR ( 42 to 42 );
  signal enb_array : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"0000000000000000000000000004C000010003800000000000000000000FFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000",
      INITP_03 => X"000000E00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000C8000",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"000000008000000000000000001C000000000070000000000000000000FFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000",
      INITP_08 => X"0000001C00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFE0000000000000000008000000000020000003C0000",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"000000000000000000020000003800000000000E00000000000000007FFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000",
      INITP_0D => X"00000003FFF0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000003000000600200",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"7272727272707070707070707072727272729292929292929292929292929292",
      INIT_01 => X"7072727272727272727272727272707070707070707070707272727292929292",
      INIT_02 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_03 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_04 => X"2E2E2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C4E4E4E4E4E4E4E4E4E4E",
      INIT_05 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4C2C",
      INIT_06 => X"4E4E4E4E4E4E4E4E4E4E2E2E2E2C2C2C2C2C2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_07 => X"4E4E4E4E4E4E4E4E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E6E6E4E4E",
      INIT_08 => X"4242424242424222200020C64E704E704E707050505050504E4E4E4E4E4E4E4E",
      INIT_09 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_0A => X"2222224242424242424242424242424222222220202020202020202022222222",
      INIT_0B => X"8686868686A8C8738442848664224488888A8A6866AC32FFDD66002220204222",
      INIT_0C => X"426464442200202244442020C62E20003153EC4444444284A6C8C8C6A6846486",
      INIT_0D => X"4264868442404220206486A88620002240204242202020002020424220000000",
      INIT_0E => X"2000000064A46200202020000000000000000000646282C4862062A6A6A68620",
      INIT_0F => X"8464202044222042444264644242222000222000000020222200226442000062",
      INIT_10 => X"2020222220204284C8A8A68686A8C8C88484E8C8A8846486A884A68664646464",
      INIT_11 => X"92929292929292929292929292929292929270929092B4C84062626242402042",
      INIT_12 => X"7070707070929292929292929292929292929292929292929292929292929292",
      INIT_13 => X"9292929272727070707070707070707070707070505070707070705050505070",
      INIT_14 => X"7272707070707070707070727272727272929292929292929292929292929292",
      INIT_15 => X"7272929292727292929272727272727272727272727272727272727292929292",
      INIT_16 => X"7070707070707070707070707070707070707070707070707070707090929292",
      INIT_17 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_18 => X"2E2E2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_19 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4C2C2C",
      INIT_1A => X"4E4E4E4E4E4E4E4E4E2E2C2C2C2C2C2C2C2C2C2E2E2E2E2E2E2E2E2E2E2E4E4E",
      INIT_1B => X"4E4E4E4E4E4E4E4E2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E6E6E6E4E",
      INIT_1C => X"4242424242200020600C929070706E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_1D => X"2222222220202020202022424242424242424242424242424244444442424242",
      INIT_1E => X"2222222242424242222242424242422242424242424242424242424222202020",
      INIT_1F => X"A8A8A8A8CACAA686628484644200668AAA88888A886868CEBBFF320000420042",
      INIT_20 => X"6264424220202020220020C6B2F684000ECA86444264A6C6C8C6844220202266",
      INIT_21 => X"20426486644242224264A6C6A442000020202242222222204042424220202022",
      INIT_22 => X"C642000086EAA800000000000000000042422000224082C48640628462202200",
      INIT_23 => X"84642022222242642222426442422000000000200000002220002284220020A6",
      INIT_24 => X"42202242222020426286866484A8C8E8A6A6C8C8A4846286A864646462648664",
      INIT_25 => X"92929292929292929292929292929292909272929292B42E2062626262422222",
      INIT_26 => X"7072729292929292929292929292929292929292929292929292929292929292",
      INIT_27 => X"9292927272727272727070707070707050505050505070707070707070707070",
      INIT_28 => X"7272707070707070727272727292929292929292929292929292929292929292",
      INIT_29 => X"7292929292729292929292929292929292929292929292929292927272727272",
      INIT_2A => X"7070707070707070707070707070707092929090929292907070709292929292",
      INIT_2B => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_2C => X"2E2E2E2E2E2E2E2C2E2E2E2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_2D => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4C2C4C4C",
      INIT_2E => X"4E4E4E4E4E4E4E4E2E2C2C2C2C2C2E2C2E2E2E2E2E2E2E2E2E2C2C2C2C4E4E4E",
      INIT_2F => X"4E4E4E4E4E4E4E4E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E6E6E6E",
      INIT_30 => X"22222020000064CA7272704E4E4E4E50704E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_31 => X"2242424222222222424242422222222222222222222242422422224244444242",
      INIT_32 => X"4242424222222020224242424242424220202242424242424242424242424242",
      INIT_33 => X"86A8CAEAC8846440626464648664888A88AA888A8AAA8868AA32FFDB86002022",
      INIT_34 => X"62424042424222200022EAB28ED2EA002042404064A8C8E8A662646422002244",
      INIT_35 => X"00206286866242424242A6C6C8C8622020202022222222004262424020202042",
      INIT_36 => X"0A62000020626400000000000000000020646400002084C8A662628262200000",
      INIT_37 => X"A6642000002264402042424220220000000000000000200020002286200020E8",
      INIT_38 => X"42204222222222224284644286CAC8C8C8C8A48484A68486644264A8A8CACA84",
      INIT_39 => X"92929292929292929292929292929090909292729292B44E2042626262422222",
      INIT_3A => X"7072929292929292929292929292929292929292929292929292929292929292",
      INIT_3B => X"9292927272727272707070707070707070707050507070707070707070707272",
      INIT_3C => X"7270707070727272929272729292929292929292929292929292929292929292",
      INIT_3D => X"9292929292727272929292929292929292929292929292929292927272727270",
      INIT_3E => X"7070707070707070707070707072727270707070709070707070929292929292",
      INIT_3F => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_40 => X"4E4E4E2E2E2C2C2C2C2C2C2C2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_41 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_42 => X"4E2E2E2C2E2E2E2E2C2C2C2C2E2E2E2E2E2E2E2E2C2E2E2E4E4E4E4E4E4E4E4E",
      INIT_43 => X"2E2E2E2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E6E4E4E4E4E4E4E4E4E",
      INIT_44 => X"402E502C4C6E90904E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E",
      INIT_45 => X"4242424242424242222222222222222022222222222222226464644242422000",
      INIT_46 => X"0000000000202020202022202042224222424242424242424242424242424242",
      INIT_47 => X"4200002242646442444442648462A8C8CACAAA88AC8AA8A8668ACE99FF332000",
      INIT_48 => X"422222224264644200A6B2D0AE6CC82000004242206686642020424264204062",
      INIT_49 => X"00204084A6844442426262C6C6EA0AA464626262626220226284624220206262",
      INIT_4A => X"08620000008262000000002020200000002064A80040A6C6A662848462420022",
      INIT_4B => X"A6846462204242202242424242200020200000002020000200206264000000CA",
      INIT_4C => X"424242424242422042646486A6A6C8C6A68484A68484C6A684A4C6E8C8A86464",
      INIT_4D => X"92929292929292929292929292929292709292929292B4E84042646284624222",
      INIT_4E => X"9090909292929292929292929292929292929292929292929292929292929292",
      INIT_4F => X"7272727272727070707070707070707050505070707070707070707072729292",
      INIT_50 => X"7272727272929292929292929292929292929292929292929292929292927272",
      INIT_51 => X"7272729292929292727272929292929292929292929292927272727272727272",
      INIT_52 => X"7070707070707070707070707070707070727292929272727272727292929292",
      INIT_53 => X"7070707070707050707070707070707070707070707070707070707070707070",
      INIT_54 => X"2E2E2E2C2C2C2E2E2C2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2E2E4E4E4E4E",
      INIT_55 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4C2C2C2C2E2E",
      INIT_56 => X"2E2C2C2C2C2C2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E",
      INIT_57 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E",
      INIT_58 => X"EA707270706E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E",
      INIT_59 => X"4242424242424242424242424242222222202020202022222220224220002064",
      INIT_5A => X"8688866464422020202000000020202022222222424242222222224242222222",
      INIT_5B => X"4220000042A88620202020426462C8C82288AAAA8A8AAA8A8A8888AA32FFDDEE",
      INIT_5C => X"202042426486A68422EA928E2AA4644464422020000022646442204264202044",
      INIT_5D => X"00004286A6A68664644242A6C6EA2CE8A6848484844220428484422000206462",
      INIT_5E => X"E6840000208262004000000042646466202020420064C8C4A6626284A6842200",
      INIT_5F => X"A6A6A66420222222424242424220000022202200202022220020646400000086",
      INIT_60 => X"20424242424242204264646484C8A6628462628484A4A6A682A6A48484A68484",
      INIT_61 => X"92929292929292929292929292929292929292929292B42C4242646462646422",
      INIT_62 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_63 => X"7072727270707070707070707050505070707070707070727272929292929292",
      INIT_64 => X"7272727272929292929292929292929292929292929292929292929292927272",
      INIT_65 => X"9292929292929292929272929292929292927272727272727272727272727272",
      INIT_66 => X"7070707070707070707070707070707070707072727272707272727272727272",
      INIT_67 => X"7070707070707070507070707050507070707070707070707070707070707070",
      INIT_68 => X"2C2C2C2C2C2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C2C2C2C2C2C2C2C2C2C2C",
      INIT_69 => X"4E4E4E4E4E4E4E4E4E4E4E2C2C2C2C4E4E4E4E4E4E4E4E4E4E4E4C2C2C2C2E2E",
      INIT_6A => X"2E2E2E2E2C2E2E2E2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_6B => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2E2E2E",
      INIT_6C => X"70704E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2E",
      INIT_6D => X"222222222222222222222222222220222040422222222222022222000062EA72",
      INIT_6E => X"75337575553153315330300E8822000000002022222020222220202020202222",
      INIT_6F => X"4422202064864200202020204040C8C6202044AA68AAAA88AA8AAA8868CE99FF",
      INIT_70 => X"22004084A66282A6CC522EA482424444A4A8860002F13386A664424244200044",
      INIT_71 => X"02002064A6C8A862644442C8EAEA0C2CE88484A6864040A6A686644220426442",
      INIT_72 => X"84840000208484002020000000224286864220200042A6C6A662204262622000",
      INIT_73 => X"EACAA66464420022424242424220002220202222202020222220646200020042",
      INIT_74 => X"22424242424222202242846284EAA6426464626284846262A4C8A88484866284",
      INIT_75 => X"92929292929292929292929292929292929292929292B4926420426284646442",
      INIT_76 => X"9292929292929292909090909292929292929292929292929292929292929292",
      INIT_77 => X"7070707070707070707070707050707070707070707072727292929292929292",
      INIT_78 => X"7272727292929292929292929292929292929292929292929272727272727272",
      INIT_79 => X"9292929292929292929292929292929272727272707072727072727272727272",
      INIT_7A => X"7070707070707070727270707070707070707070707070707292929292929292",
      INIT_7B => X"7070707070707070707070707050707070707070707070707070707070707070",
      INIT_7C => X"2C2C2C2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C2C2C4E4E4E4E2E2C2C2C2C2C",
      INIT_7D => X"4E4E4E4E4E4E4E4E2E2E2C2C2C2C2E4E4E4E4E4E4E4E4E4E4E4E4E4E2C2E2E2E",
      INIT_7E => X"4E4E4E4E4E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_7F => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_222_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_222_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(42),
      ENBWREN => enb_array(42),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra[17]\,
      O => ena_array(42)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb[17]\,
      O => enb_array(42)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized62\ is
  port (
    p_218_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized62\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized62\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized62\ is
  signal ena_array : STD_LOGIC_VECTOR ( 43 to 43 );
  signal enb_array : STD_LOGIC_VECTOR ( 43 to 43 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000001C00001000000000010001FFE00000000000FFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000",
      INITP_02 => X"000038003FFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000001600007000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"0000000000000000030010000C00060000003E003CFFFC00000000FFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8080000000",
      INITP_07 => X"00003F800E3FFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFC180000000000000000000000003000C0038000000",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"0000000000000000000004003000000000007FC007BFFFF800000FFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1C1000000",
      INITP_0C => X"0401FFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFE3E1800000000000000000000000000100C0000000",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000C1800000000C03FFF8007FFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"6E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2E",
      INIT_01 => X"222222222222424222222222222222224222202222222222220000640C70704E",
      INIT_02 => X"EECCEC0E5333535373525375735330CA64200000202020204042424240404242",
      INIT_03 => X"4222224242424042848420202020C8C64000A810AA8888AA8A8AAAAA8888ACEE",
      INIT_04 => X"0062C6A48482C850ECECA84264626464C6C8A8664464A6A4A6A6644222000022",
      INIT_05 => X"0200004284A6C66200202064C8A6A40C2C0AA662404062846262424220204220",
      INIT_06 => X"20620000208284002002000022200000648664200044A6C6A642406240402000",
      INIT_07 => X"EAC8846464220022646442424220002220222222426220222220424200220020",
      INIT_08 => X"42424240624222442220646284C884426462646284846262A6EAC8A6848484A4",
      INIT_09 => X"92929292929292929292929292929292929292929292B4D6EA20424284626442",
      INIT_0A => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_0B => X"7070707070707070507070707070707070707070707070729092929292929292",
      INIT_0C => X"9292929292929292929292929292929292929292927272729272727272727270",
      INIT_0D => X"9292929292929292929292929292927272727270707070707072727292929292",
      INIT_0E => X"7070707070707072727272727272727292727272727292929292929292929292",
      INIT_0F => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_10 => X"2C2C2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C2C4E4E4E4E4E4E2E2C2C2C2C",
      INIT_11 => X"4E4E4E4E4E4E4E2E2E2E2E2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E4C2C2C2C2C2C",
      INIT_12 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_13 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_14 => X"4E4E4E4E4E4E2E2C2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_15 => X"42424242222222222022222222222222222222222220000020840C72704E4E6E",
      INIT_16 => X"EEEE10321053757553535252535355757532CC86220000002020202022222222",
      INIT_17 => X"42424242424264A8C8A642202042CAA420200E7733CCAA8A8A8A8888AA8888AA",
      INIT_18 => X"2062E880620C522EA8A8A8646264A6C8C886420042A6C4C26282844220202020",
      INIT_19 => X"0000204284C8EAC8000000208464620CEA0A0CC88482828284A6624020004220",
      INIT_1A => X"2022200200426220000000428484220020644200002284C68620426240424200",
      INIT_1B => X"A684426286642220626462624242222020222200648620202222222000200020",
      INIT_1C => X"86644242A68622222220644284A642426442646464844242848464424064A6E8",
      INIT_1D => X"9292929292929292929292929292929292929292929292B47242204242626242",
      INIT_1E => X"9292929292929292929292929292929292929292929292929292929290909292",
      INIT_1F => X"7070707070707050707070707070707070707072707070929292929292929292",
      INIT_20 => X"9292929292929292929292929292929272727270707070707272727070707070",
      INIT_21 => X"9292929292929292727272727272707070707070707272727272929292929292",
      INIT_22 => X"7070727272727272929292929292929292929292929292927272727272727272",
      INIT_23 => X"7070707070707070507070707070707070707070707070707070707070707070",
      INIT_24 => X"2C2C4C4E4E4E4E4C2C2C2C2C2C4C4E4E4E4E4E4E4E2C4E4E2E2E2E4E4E4E4E4E",
      INIT_25 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2C2C2C4C4E4E4E4E4E4E4E4C4C4C2C2C2C2C2C",
      INIT_26 => X"4E4E4E4E4E4E4E4E7070706E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_27 => X"4E4E4E4E4E4E4E4E2E2E2E2E2E2E2E2E4E2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E",
      INIT_28 => X"4E4E2C2C2C2E2C2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E6E6E4E4E4E4E4E4E4E4E",
      INIT_29 => X"2222222222222222224222222222222200222222200020424C7090504E4E4E2C",
      INIT_2A => X"88AC10DDFFBBEC883335333053331133333355775511AA662200000000022202",
      INIT_2B => X"646262846442A6EAA86240424286CA6220665355755310AA88AA8A88AAAAA8A8",
      INIT_2C => X"2062C6C62E52ECCA8664866464C6C8C884422042A60828E4A482624220222020",
      INIT_2D => X"0000004264C80A0A44002000204262C8E8C6C80CEAA4A4C8A6C8844020204420",
      INIT_2E => X"222042220020424200204282A4A4622222200020222264C86400204240624200",
      INIT_2F => X"864220428686642020626462426462202020220064A820000022202020000020",
      INIT_30 => X"306422204264A68622226442628442426442646464846442424220202084C8C8",
      INIT_31 => X"929292929292929292929292929292929292929292927092B4C80020206420A8",
      INIT_32 => X"9292929292929292929292929292929292929292909292929292929290909292",
      INIT_33 => X"5050505050707070707070707070707070707072729292929292929290909292",
      INIT_34 => X"9292929292929292929292929272727070707070707070707270707070707070",
      INIT_35 => X"7272727272727272707070707070707050707070727272727292929292929292",
      INIT_36 => X"7272929292929292929292929292929292929272727292929272727272727272",
      INIT_37 => X"7070707070707070707070707070707070707070707070707070727070707070",
      INIT_38 => X"4C4C4E4E4E4C4C4C2C2C2C2C2C4C4C4E4E4E4E4E4E4E2C2C2E2E2E4E4E4E4E4E",
      INIT_39 => X"2E2C2C2C2C2E2E2E4E2E2E2C2C2C2C2C2C4C4C4E4E4C4C4C4C4C4C4E4E2E2E2E",
      INIT_3A => X"4E4E4E6E7070707070706E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E",
      INIT_3B => X"4E4E4E4E4E2E2E2C2E2E2E2E2E2E2E2E4E2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E",
      INIT_3C => X"2C2C2C2C2C2C2C2C2E2E2E4E4E4E4E4E4E4E4E4E6E6E6E6E6E6E6E4E4E4E4E4E",
      INIT_3D => X"000000000000202020202020202000000000000020A60C72704E2E2E2E2C2C2E",
      INIT_3E => X"888A8ACC55FFB9AA8ACC53525052523331535353535375755510AA4400000000",
      INIT_3F => X"648484C8A642A6EAA642406262A8C86240EC7250507272520CA688AA8A8AAA88",
      INIT_40 => X"00402C922ECAA8C8A6424286C8E8A66442422242A6A282C6C6C6844242424262",
      INIT_41 => X"2020204064A80A0A4400220000002264A68484C80A0AC6828284A48462646422",
      INIT_42 => X"02204020002020420020204282A4624200202020202242422000224242624200",
      INIT_43 => X"4220424262426242204264626264644222000000428644000000002020000000",
      INIT_44 => X"538888642242A6C8222042424264646264426464648664422242426462A6C864",
      INIT_45 => X"929292929292929292929292929292929292929292927070B250420022404275",
      INIT_46 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_47 => X"5050507070707070707070707070707070707070729292929292929292929292",
      INIT_48 => X"9292929292929292929272727070707072707070707070707070707070707070",
      INIT_49 => X"7070707070707070505070505050507070707070727272727072929292929292",
      INIT_4A => X"9292929292929292929292929292929272727272727272729292727272727292",
      INIT_4B => X"7070707070707070707070707070707270707070707072727072929292727272",
      INIT_4C => X"4E4E4E4E4C4C4C2C2C2C2E4E4E4C2C2C2C2C4E4E4E4E4E4E2E2E4E4E4E4E4E4E",
      INIT_4D => X"2C2C2C2C2C2C2E2E2E2E2C2C2C2C2C2C2C4C4C4C4C4C4E4E4E4E4E4E4E4E4E4E",
      INIT_4E => X"6E6E6E6E707070706E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2C2C2C2C",
      INIT_4F => X"4E4E4E2E2E2C2C2C2E2E2E4E4E4E4E4E4E4E2E2E2E2E2E2E4E4E4E4E4E4E4E4E",
      INIT_50 => X"0C2C2C2E2C2C4E2C2E2E2E2E2E2C2C2C2E4E4E4E6E6E6E6E6E6E4E4E4E4E4E4E",
      INIT_51 => X"866664422220202020202022424244446486A6C82C70704E2E2E2E2C2C2C0C0C",
      INIT_52 => X"AA888A88AA10BBFF55A80C707070705050505050507070505272957230ECC8A6",
      INIT_53 => X"64A6A4E8A684EAEA84426262A6C86420EA92706E6E6E6E70702ECA888A8A8A8A",
      INIT_54 => X"22EE720CCAAA86846466446284844222422042648440202282A4846264866284",
      INIT_55 => X"20204240406284822000222200000020426262A6EA0CEAA48262C6C684642000",
      INIT_56 => X"0020402002002020000002002242422000204042200020200020224242424220",
      INIT_57 => X"2022424240406464422062846262846422000000006486000000000000202200",
      INIT_58 => X"5310EEAACC86620A6420204222426462624262628486644222426486A6C8A640",
      INIT_59 => X"929292929292929292929292929292929270929292909092B2B4CA202200CADB",
      INIT_5A => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_5B => X"7070707070727272727070707070707070707070709292707090929292929292",
      INIT_5C => X"9292929292929292707070707070707072727070707070707070705070707070",
      INIT_5D => X"7070707070707070707050505050707070727292727070707070709292929272",
      INIT_5E => X"7272927272727272929292929292727272727272727272727272707070707072",
      INIT_5F => X"7070707070707070707070707070707070707272727292929292929292929292",
      INIT_60 => X"4E4E4E4E4E4E4C2C4C4C4C4C4C2C2C2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_61 => X"2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C4C4C4C4E4C4C4E4E4E4E4E4E",
      INIT_62 => X"4E4E507070504E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C2C2C2C2C2C2C2C",
      INIT_63 => X"4E4E4E4E2E4E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2E2E2E2E4E4E4E",
      INIT_64 => X"4E4E4E4E2E2E2C2C4E4E4E4E4E2E2C2C4E4E4E4E4E4E4E4E4E4E4E2E2E2E2E2E",
      INIT_65 => X"9292929070707070909090707070707070707070704E2E2C2E2C2C2C2C2C2C2C",
      INIT_66 => X"A8AAAA886888CC54FFB9504E6E6E7070704E70704E7070707070709090929292",
      INIT_67 => X"A6EAC8C6C80CE8E862626284C886400C92704E4E4E4E4E4E6E90700AC8888A8C",
      INIT_68 => X"5230ECAAA8A6844284C8EAA68664426442424062A4C8A482626240A6A6A484A6",
      INIT_69 => X"424242222220000000202022000000000020A6EAE884EA2CC6C8A482C6824084",
      INIT_6A => X"0000202020000000000000000000202020202020202020202020424242424262",
      INIT_6B => X"42424242424262646262204264648484A4822000002264400000000000000000",
      INIT_6C => X"30530ECAA8CA861075CA2020220042626462426264646420224486A6C8A64222",
      INIT_6D => X"929292929292929292929292929292929292929292929292B0B630644242B9B9",
      INIT_6E => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_6F => X"7070707070707070709092907070707070707090929292929292929292929292",
      INIT_70 => X"7072727272727070707070707070707070707070707070707070707070707070",
      INIT_71 => X"7270705050505050505070707070707070707070707070707070707072727070",
      INIT_72 => X"9292727292727272927272727272727270727272727272727272707070707072",
      INIT_73 => X"7070707070707070707070707272727272729292929292927272727272729292",
      INIT_74 => X"4E4E4E4E4C4C4C4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_75 => X"2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C4C4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_76 => X"6E70707070504E4E4E4E4E4E4E4E4E4E2E2C2C2C2C2C2C2E2E2E2E2E2E2E2E2E",
      INIT_77 => X"4E4E4E4E2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2E2E2E2E4E4E4E4E4E",
      INIT_78 => X"4E4E4E4E4E2E2E2E4E4E4E4E4E2E2E2E2E2E4E4E4E4E4E4E2E2E2E2E2E2E2E2E",
      INIT_79 => X"6E6E70707070707070707070706E6E6E4E4E4E4E4E2C2C2C2C2C2C2C2C2C2E2E",
      INIT_7A => X"AA8A88AAAA88688AEEBBFDD76E4C706E70707070707070707070706E6E6E4E4E",
      INIT_7B => X"C8C8C6C62E0CE8A4848486CAA6622C72706E4E4E4E4E4E6E4E7070702ECA8888",
      INIT_7C => X"0EEAC8A8664262A6C8A68482844240424242202264A8A8A8848462848484A4C8",
      INIT_7D => X"2042222020202020002020200000002020408484C68484C60A0CEAC68282EC53",
      INIT_7E => X"2020202020202000000000000020202220202020202020200020202042424242",
      INIT_7F => X"4242424242424220A68442648484848484644222000042420000000000202022",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_218_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_218_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(43),
      ENBWREN => enb_array(43),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra[17]\,
      O => ena_array(43)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb[17]\,
      O => enb_array(43)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized63\ is
  port (
    p_214_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized63\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized63\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized63\ is
  signal ena_array : STD_LOGIC_VECTOR ( 44 to 44 );
  signal enb_array : STD_LOGIC_VECTOR ( 44 to 44 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0000000",
      INITP_01 => X"1C03FFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFF87F000000000000000000000000000002700000000",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"00000000000000000000001E000000001C07FFFF000FFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF8100000",
      INITP_06 => X"1007FFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFF8FFC00000000000000000000000000003800000008",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"00000000000000000000006000000000000FFFFFE0019FFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFE000000",
      INITP_0B => X"004FFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFF9CFF0000000000000000000000000001C000000000",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000038080000000007FFFFFFC007FFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C7F800000",
      INIT_00 => X"3053300EA8CA864486A6A6000024002264626264624264422020648484402044",
      INIT_01 => X"929292929292929292929292907070709292929292707070D40C204200EEFD73",
      INIT_02 => X"9292929292929292929292929292929292929292929292929292929292927070",
      INIT_03 => X"7070707270707070709092929070909290909292929292929292929292929292",
      INIT_04 => X"7272727070707070707070707070707070707070707070707070707070707070",
      INIT_05 => X"7070505050505050507070707070707070707070707072927272707272727270",
      INIT_06 => X"9292727272927272727070707072727072727272727070707272727270707070",
      INIT_07 => X"7070707070707070727292929292929292929292929292929292927272729292",
      INIT_08 => X"4E4E4C4C4C4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_09 => X"2E2E2E2E2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_0A => X"70707070706E4E4E4E4E4E4E4E4E2E2E2C2C2C2C2C2C2C2C2C2C2C2E2E2E2E2E",
      INIT_0B => X"4E4E4E4E2E2E2E2E2C2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_0C => X"4E4E4E4E4E4E4E4E4E4E4E2E2E2E2C2C2C2C2C2C2C2C2C2C2C2C2E2E2E4E2E2E",
      INIT_0D => X"6E6E6E6E4E4E4E4E6E6E6E6E6E4E4E4E4E4E2E2C2C2C2C2C2C2C2C2E2E4E4E4E",
      INIT_0E => X"688AAAAAAAAA8A8888AA32FDFD924E4E6E707070704E6E707070707070707070",
      INIT_0F => X"8482C60A700CEA848464A6CAA6A672704E4E4E4E6E6E6E70506E707092500CA8",
      INIT_10 => X"CAC8A6644464A6E8A8A684848440402042644242404242426264648484A6C6C8",
      INIT_11 => X"202242220000000000002020202222424262C6844062A482A4E80AC8EA50300E",
      INIT_12 => X"4242424242222222202222202020222220202020202020202000000020202020",
      INIT_13 => X"2042424242424220868664848484846464624262424262626262424222222222",
      INIT_14 => X"30305353ECCCCA642084EA840000000022426484846262640000424220404264",
      INIT_15 => X"929292929292929292929292707070709292929292927092B284002042B9B930",
      INIT_16 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_17 => X"7070707070707070707090929090929292929292929292929292929292929292",
      INIT_18 => X"7270707070707070707070707070707070707070707070707070707070707070",
      INIT_19 => X"5050505050505050707070707070707270707272707072927292727272727272",
      INIT_1A => X"9292727272727272707070707070707070727270707070707070727070705050",
      INIT_1B => X"7070707070707072707072929292929292929292929292929292929292929292",
      INIT_1C => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_1D => X"2C2C2E2C2C2C2C0C2C2C2C2C2C2C2C2C2C2C2C4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_1E => X"6E7070706E6E4E4E4E4E4E4E2E2E2C2C2C2C2C2C2C2C0C0C2C2C2C2E2E2C2C2C",
      INIT_1F => X"2E2E2E4E2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_20 => X"4E4E4E4E4E4E4E4E2E2E2E2E2E2C2C2C0C0C0C0C0C2C2C2C2E2E4E4E4E4E2E2E",
      INIT_21 => X"6E6E6E6E6E6E6E6E7070706E4E4E4E4E2E2E2E2E2E2E2E2C2E2E4E4E4E4E4E4E",
      INIT_22 => X"AA88888A8A8A8AAA8A8888EE99FDD9504E706E70706E6E4E5050505050505050",
      INIT_23 => X"C8A6C62C0A0CCA428484CAC8C670706E4E4E4E70707070704E70706E7090704E",
      INIT_24 => X"C886644284C8C88484A6C6C8C8A8C8A8A4A6A684848484A6A6C8C8C8EAEAE8C8",
      INIT_25 => X"20202020200000002222426242444264646284A6C8C8E8C6A482840C500E0EA8",
      INIT_26 => X"2020202020202020202020202022222242424242424242422222202022202020",
      INIT_27 => X"4242424240424242224262848484644242424242648462406242402020204040",
      INIT_28 => X"3030305330EEECCCA842A80CA600000000224284A68464842220202020426464",
      INIT_29 => X"9292929292927070707092929290909270929292929292929264220030FD9730",
      INIT_2A => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_2B => X"7070707070707092707090909090929292929292929292929292929292929292",
      INIT_2C => X"7070707070707070707070707070707070707070707070707070707072727070",
      INIT_2D => X"5050505050707070707070707070727272929292727072727292927272707072",
      INIT_2E => X"7272707070707272727070707070707070707070707070707070705050505050",
      INIT_2F => X"7272929272727272707292927272929292929292929292927272729292929292",
      INIT_30 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_31 => X"2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C4E4E4E4E4E4E4E4E4E4E4E",
      INIT_32 => X"6E6E6E4E4E4E4E4E4E2E2E2E2E2C2C2C0C0C0C0C0C0C0C0C2C2C2C2E2C2C2C2C",
      INIT_33 => X"2C2E2E2E2E2E2E2E2E2E4E4E4E4E4E4E4E4E707070504E4E4E4E4E4E4E4E4E4E",
      INIT_34 => X"4E4E4E4E4E2E2E2E2C2C2C2C2C2C2C0C0C0C0C0C0C2C2C2E2E2E4E4E2E2E2E2E",
      INIT_35 => X"6E6E6E70706E6E6E704E4E4E4E4E2E2E2E2E2E2C2C2C2C2C4E4E4E4E4E4E4E4E",
      INIT_36 => X"700CA8888A8A8AA8AAAA8868AC54DDFD725070706E70704E707050504E4E4E4E",
      INIT_37 => X"C8C8E82C84C864002084EC84A6924E7070707070707070707070706E6E709092",
      INIT_38 => X"866264A6E8C6844484848462628484628284A4A6A6A6A6A6C8C8C8C80AEAC8C8",
      INIT_39 => X"44220020200000000042646242424262424260628486C6C684A62E2E0CCA86A8",
      INIT_3A => X"4242422020202020202020202020202020202040202020204242424242424242",
      INIT_3B => X"4242424242424242204242626262422022424240626262628484624242424240",
      INIT_3C => X"303030305330EEECCCA864C8A8A8420000202042848684844220222222224264",
      INIT_3D => X"92929292929292707090929292929292707070707070709272420042B9B99730",
      INIT_3E => X"9292929292929292929292929292929292929292929292929292929292929270",
      INIT_3F => X"7070707070709292909292929292929292929292929292929292929292929292",
      INIT_40 => X"7070707070707070707070707070707070707050707070707070707070707072",
      INIT_41 => X"7070707070707070707070707072707070729292727072727272727270707070",
      INIT_42 => X"7070707070707070727070707070707050707070507070707070505050505050",
      INIT_43 => X"7292929292727272929292929292929292929292929292727070727272727272",
      INIT_44 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_45 => X"2C2C2C2C2C2C2C2C2C2C2C2C2C2E2C2C2C2C2C2C2C2C4E4E4E4E4E4E4E4E4E4E",
      INIT_46 => X"4E4E4E4E4E4E4E2E2E2C2C2C2C2C2C2C2C0C0C0C0C0C0C2C2C2C2C2C2C0C2C2C",
      INIT_47 => X"2E2E2E2E2E2E2E2C2C2C2E4E4E4E4E507070707070504E4E4E4E4E4E4E4E4E4E",
      INIT_48 => X"4E4E4E4E4E2E2E2C2E2E2E2C2C2C2C2C2C2C2C2C2C2C2E2E2C2C2C2E2E2E2E2E",
      INIT_49 => X"7070707070706E6E4E4E4E4E2E2E2E2E2E2C2C2C2C2C2E2E4E4E4E4E706E4E4E",
      INIT_4A => X"B09230CC888A8AA8AAA8AA8A6868F09975EAEA2E6E6E4E706E70707070707070",
      INIT_4B => X"A6C8EAEA6262000020EAEA822C907070707070707070707070706E7070707070",
      INIT_4C => X"4484C6E8A6646486C8C8C8C6A6C8A6A68484846262626484A6A6A6A4C8A6A6A6",
      INIT_4D => X"64420000000000000042A684624242626442624242624060A67350C8A8A8A864",
      INIT_4E => X"4444444444444444644442424242424242424242424242424242626242626462",
      INIT_4F => X"2220224242424242224240424264422020424242626262848464624242424242",
      INIT_50 => X"53303030335330ECAACCA84086A6EA4000000020428484844222424242422042",
      INIT_51 => X"927070709292929292929292927070907070707070707092722000ECD9DD9753",
      INIT_52 => X"9292929292929292929292929292929292929292929292929292929292707070",
      INIT_53 => X"7090929292929292929292929292929292929292929292929292929292929292",
      INIT_54 => X"7070707070707070707070707070707070707070707070707070707070707092",
      INIT_55 => X"7070707070707070707070707070707070707272707070727070707070707070",
      INIT_56 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_57 => X"7272727070729292929292929292929272729292927272727272707070707070",
      INIT_58 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E50504E4E4E4E4E4E",
      INIT_59 => X"2C2C2C2C2C2C2C2E4E2C2C2C4E4E2C2C2C2C2C2C2C2C4E4E4E4E4E4E4E4E4E4E",
      INIT_5A => X"4E4E4E4E2E2E2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C0C0C0C0C0C0C0C0C",
      INIT_5B => X"4E2E2E2E2E2E2E2E2E2E2E4E4E4E4E4E70707070704E4E4E4E4E4E4E4E4E4E4E",
      INIT_5C => X"4E4E4E4E4E2E2E2E4E2E2E2C2C2C2C2C2C2C2C2C2C2C2E2E2C2C2C2E2E2E2E2E",
      INIT_5D => X"70707070707070704E4E4E2E2E2E2E2E2E2E2C2C2C4E4E4E4E4E4E4E4E4E4E4E",
      INIT_5E => X"6E7092700CA8888AAA88888A8A8888CCCC77FB942C4E704E7070707070707070",
      INIT_5F => X"EAEAC88442202000842EC8C67070707070707070707070706E70707070707070",
      INIT_60 => X"84C8C8844222628486A6C8EAE8C8C8CAEAEAEAEAEAC8EAEAEAEAEAE8EAEAC8EA",
      INIT_61 => X"42200000000000000000848462424242426484622200400C520EECA864866462",
      INIT_62 => X"2020202020202020202020202020202022222222424242424242424242424242",
      INIT_63 => X"4242422220202020424222422242424240424042424242422000000000202020",
      INIT_64 => X"5253303230325330ECAAAAA842C6A6C620000000224264844222424242424220",
      INIT_65 => X"9090707070709090909090707070707070707070929292B472006453DBDBCA42",
      INIT_66 => X"9292929292929292929292929292929292929292929292927070709292929292",
      INIT_67 => X"9092929292929292929292929292929292929292929292929292929292929292",
      INIT_68 => X"7070707070707070507070707070707070707070707070707070707070707092",
      INIT_69 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_6A => X"7050505070707070507070707070707070707070707070707070707070707070",
      INIT_6B => X"7272727070727292727070707272727070707070707070707270707070707070",
      INIT_6C => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E4E4E4E4E6E6E6E6E7070505050505050",
      INIT_6D => X"2C2C2C2C2C2E2E2E4E4C4C4C4C4C4C2C2C2C2C2C2C2C2C2C4E4E4E4E4E4E4E4E",
      INIT_6E => X"2C2E2E2E2E2E2C2C2C0C0C0C0C0C2C2C2C2C2C2C2C2C2C2C0C0C0C0C0C0C0C0C",
      INIT_6F => X"2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2E2C2C",
      INIT_70 => X"2E2C2C2E4E2E4E4E2E2E2E2E2E2E2C2C2C2C2C2C2C2C2C2C2E2E2E2E2E2E2E2E",
      INIT_71 => X"707070706E4E4E4E2E2E2E2E2E2E2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4C",
      INIT_72 => X"50706EB0B04EAA6888AAAA88AAAA8888AC10B9FDF94E4C706E70707070707070",
      INIT_73 => X"6284644200202200A60C0C70907070706E707070707070709070707070505050",
      INIT_74 => X"08C642002042404262A484A6A6A4A6A6C6C6C6C6E8E8E6C6A6A6A4A4A6A68284",
      INIT_75 => X"424242422222222202004242426262422062624200440E500ECAA888644084C8",
      INIT_76 => X"2020202020000000200000000000000000000000002020200000202000202000",
      INIT_77 => X"2242422220202020202022222042426242422020224242200000000000002020",
      INIT_78 => X"EC7530303230325330EECCAA8684EAC664000000002042844420424242404240",
      INIT_79 => X"9292929070707070707070707070707070707070927092922E20EC95D90E0000",
      INIT_7A => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_7B => X"9292929070709292929292929292929292929292929292929292929292929292",
      INIT_7C => X"4E507070707050504E5070707070707070707070707070707070707092929292",
      INIT_7D => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_7E => X"5050505070707070707070707070707050707070707070707070707070707070",
      INIT_7F => X"7272929272727272927270729292927270707070707070707070707070707070",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_214_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_214_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(44),
      ENBWREN => enb_array(44),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[17]\,
      O => ena_array(44)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[17]\,
      O => enb_array(44)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized64\ is
  port (
    p_210_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized64\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized64\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized64\ is
  signal ena_array : STD_LOGIC_VECTOR ( 45 to 45 );
  signal enb_array : STD_LOGIC_VECTOR ( 45 to 45 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"007FFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFF387FC0000000000000000000000000060000000000",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"000000000000000000001C000000000000FFFFFFFF8007FFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF783FE00000",
      INITP_05 => X"01FFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFF03FF0400000000000000000000000380000000000",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"0000000000000002000060000000000007FFFFFFFFF000FFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FF80000",
      INITP_0A => X"0FFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFE00FFC300000000000000000020001C00000000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"000000000000000000030000000000003FFFFFFFFFFE001FFFFC3FFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFC0000",
      INITP_0F => X"FFFFFFFFFFFF8001FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E4E4E6E70",
      INIT_01 => X"2C2C2C2C2C2C4E4E4C4C4C4C4C4E4E4E4C4C4C4C4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_02 => X"2E2E2E2E2E2C2C2C0C0C0C0C0C0C0C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C",
      INIT_03 => X"2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2C2C2C2C2C",
      INIT_04 => X"2E2C2C2C2E2E2E2E2C2C2C2C2C2C0C0C2E2E2C2C2C2C2C2E2E2E2E2E4E4E4E4E",
      INIT_05 => X"704E4E50504E2E4E4C4E2E2E2E2E2E2E4E4E4E4E4E4E4E6E4E4E4E4E2E2E2E2E",
      INIT_06 => X"707070707090702C6A8A8A88A8AAAAAA88888A12DDFD944C7070909090707070",
      INIT_07 => X"4242422020222200400A72707070707070707070707070707070707070707070",
      INIT_08 => X"64220022424242428464424400226284E8C6C8A6C8C8A6A6A484622020424084",
      INIT_09 => X"4286866444444444646442204422424262644040C85050EACA86866462626284",
      INIT_0A => X"2020200000002000200020200000000020202000000000000020000020222200",
      INIT_0B => X"2242424242202020204220202020424262626242626264642220000000002022",
      INIT_0C => X"00535352305230335030ECCAAA64A6EAA4A60002000042444222204242424242",
      INIT_0D => X"7090929090929270707070707070909272909090707092B2EA64557575624040",
      INIT_0E => X"9292929292929292929292929292929292929292929292929292929070709092",
      INIT_0F => X"7070707070707090707070707090929292929292929292929292929292929292",
      INIT_10 => X"7070707070707070707070707070707070707070707070707070707070909090",
      INIT_11 => X"7070707070707070707070707070707072707070705050504E50707070707070",
      INIT_12 => X"7070707070707070707070707070707070705050707070707070707070707070",
      INIT_13 => X"9292929292929292929292929292929272727070707070707070707070707070",
      INIT_14 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E6E6E6E6E6E70",
      INIT_15 => X"2C2C2C2C2C2C2C2C4C4C4C4C4C4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_16 => X"2C2E2E2C2C2C2C2C0C0C0C0C0C2C2C2C2C2C2C2C2C2C2C2C2C2C0C0C2C2C2C2C",
      INIT_17 => X"4E4E4E4E4E4E4E4E4E2E2E4E4E4E2E2E4E4E4E4E4E4E4E4E2E2E2E2C2C2C2C2C",
      INIT_18 => X"2E2E2C2C2C2C2C2C2C2C2C2C2C0C0C0C0C0C0C0C0C2C2C2C2E2E2E2E2E4E4E4E",
      INIT_19 => X"706E4E4E4E4E4E2E4E4E2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2C2E2E",
      INIT_1A => X"7070704E4E70707050CA888A8A8AAAA8AA886868CE77FBFB504E709070707070",
      INIT_1B => X"62622222220000200A7070707070707070707070707070707070707070707070",
      INIT_1C => X"2020222222424242424242220044646484646442424220428462644242644262",
      INIT_1D => X"20A8CA88666444222264A888424242224284C82E500EEAC8A8866462A6CA8642",
      INIT_1E => X"4222222020222220202020222020202020222222202000004242200000202200",
      INIT_1F => X"4242424242422020202020202020202040426242404042422000000020202022",
      INIT_20 => X"0086753052303230505230CAAAA86484A6C88800220000222222222222424242",
      INIT_21 => X"709292909092927070707070709092927270909070709092EA0E53750C406242",
      INIT_22 => X"9292929292929292929292929292929292929292929292909090707070707070",
      INIT_23 => X"7070707070707070707070709092929292929292929292929292929292929292",
      INIT_24 => X"7070707070707070707070707070707070707070707070707070707070707090",
      INIT_25 => X"7070707070707070707070707070707070705050505050505070707070707070",
      INIT_26 => X"7070707070707070707070707070707070504E4E507070707070707070707070",
      INIT_27 => X"9292929292929292929292929292929272707070707070707070707070707070",
      INIT_28 => X"4E4E4E4E4E4E6E6E4E4E4E4E4E4E4E4E6E6E6E6E6E6E6E6E7070707070707070",
      INIT_29 => X"2C2C2C2C2C2C2C4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_2A => X"2C2C2C2C2C2C0C0C0C0C0C0C2C2C2C2C2C2C2C2C2C2C2C2C2C2C0C0C2C2C2C2C",
      INIT_2B => X"4E4E4E4E2E2E2E2E2E2E2E2E2E2E2E2E4E4E4E4E4E4E2C2C2E2E2E2E2C2C2C2C",
      INIT_2C => X"2E2E2C2C2C2C2C2C2C2C2C2C0C0C0C0C0C0C0C0C0C0C2C2C2C2C2E2E2E4E4E4E",
      INIT_2D => X"6E4E4E4E4E4E4E4E4E4E4E4E2E2E4E4E4C4E704E4E4E4E2C4E4E4E2E2E2E2E2E",
      INIT_2E => X"4E4E50504E4E50708E700C886A8A8AAAAAAA8A8868AA32BBFF942E4E7070906E",
      INIT_2F => X"624222220000A670929270707070707070707070706E4E4E7070707070707070",
      INIT_30 => X"4222224222222242424222200042422022424422222222444242424242646462",
      INIT_31 => X"A8A8868688886622222288CA0022202220A82E300CA8A8A8646264A8CA864222",
      INIT_32 => X"424220202020202020202222202022224242424222202020202020202086EECA",
      INIT_33 => X"4242424242402020202020202242424220222222222222222220202022224242",
      INIT_34 => X"00000E75323030303030320ECACAA822CA0EA820420000002022424222424242",
      INIT_35 => X"909292909092907090909290907070707070909070707090305353538662A664",
      INIT_36 => X"9292929292929292929292929292907092929292929290907070707070707070",
      INIT_37 => X"7070909090909090709090929292929292929292929292929292929292929292",
      INIT_38 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_39 => X"7070707070707070707070707070707070707070507070707070707050507070",
      INIT_3A => X"707070707070707070707050505050505050504E507070707070707070707070",
      INIT_3B => X"9292929292929292727272727272727270707070707070707070707070707070",
      INIT_3C => X"6E6E6E4E4E6E707070707070707070707070707070707070707070707070706E",
      INIT_3D => X"2C2C2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_3E => X"0C0C0C0C0C0C0C0C0C0C0C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C",
      INIT_3F => X"2E2E2E2C2C2C2C2C2E2E4E4E2E2E2E4E4E4E4E4E4E4E2E2C2C2C2C2C2C2C2C2C",
      INIT_40 => X"2C2E2E2E2E2C2C0C0C0C0C0C0C0C0C0C0C0C0C0C0C2C2C2E2C2C2E2E2E2E2E2E",
      INIT_41 => X"4E4E6E4E4E4E4E504E4E2E2E4E4E4E4E4E4E4C4E4E4E4E4E4E4E4E2E2E2E2C2C",
      INIT_42 => X"4E4E4E4E4E4E4E4E6E70904ECA888A6A8A8A8AAAAA6888CE75FFFB502C4E4E6E",
      INIT_43 => X"42422220640C929270705070704E4E707070707070707070707070707070504E",
      INIT_44 => X"6242224242222020222220220022202020202000202200222022426464624242",
      INIT_45 => X"8664646444646442224466CC440000CAEC3030ECA8A8866462A6C8C884202242",
      INIT_46 => X"4220202020202242202022422042424242424242422242424220222200A830CA",
      INIT_47 => X"4242424242424244424242422242426420202022424222204242404042424242",
      INIT_48 => X"0000447553303032303030530ECACA660086A6A6202202000020222222224222",
      INIT_49 => X"929292909092907070707070707070707070709070707090333375EA84848642",
      INIT_4A => X"9292929292929292929292929292907092929292929290709090909092929070",
      INIT_4B => X"9292929292929292929292929292929270707070707092929292929292929292",
      INIT_4C => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_4D => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_4E => X"707070707070705050504E4E4E4E505070707070707070707070707070707070",
      INIT_4F => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_50 => X"6E4E4E4E4E4E707070707070707070704E4E4E4E6E6E6E70707070707070706E",
      INIT_51 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E6E",
      INIT_52 => X"0C0C0C0C0C0C0C0C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C",
      INIT_53 => X"2C2C2C2C2C2C2C2C2C2E2E2E2E2E2E4E4E4E4E4E4E4E4E2E2E2E2C2C2C2C2C2C",
      INIT_54 => X"2C2E2E2E2E2C2C2C0C0C0C0C0C0C0C0C0C0C0C0C2C2C2C2C2C2C2C2E2C2C2C2C",
      INIT_55 => X"4E4E4E4E6E704E2C2C2C2C2C2C2C2C2C0C2C2C4E4C4E4E2E4E2E2E2E2C2C2C2C",
      INIT_56 => X"4E4E4E4E4E707070507090B0922C8868888A8A8A8AAA8868AA10DBFFB74E4E6E",
      INIT_57 => X"440062EA7092704E7050704E4E4E70707070707070707070707070704E4E4E4E",
      INIT_58 => X"4042422022424220222222444242426442422220202000000020424242426264",
      INIT_59 => X"A8866464668644000000226600008853300CCAA8A8666444A6C8A66440202220",
      INIT_5A => X"4242202022224240222042424242626262424242424242424220424242A80ECA",
      INIT_5B => X"4464624242426464424242202020224220202000202020224242424242424242",
      INIT_5C => X"222200AA7530303030305350500EAAAA22220C0C864422000000002022224242",
      INIT_5D => X"92929290909292707070707070707070707070707070707033532E84A6844242",
      INIT_5E => X"9270707090929292929292929292929292929292929090709090909292929292",
      INIT_5F => X"9292929292929290929290707090929270707070929292929292927070709292",
      INIT_60 => X"7070707070707070707070707070707090907070707090907070707070707070",
      INIT_61 => X"7070707070707070505050707070505050505070707070707070707070707070",
      INIT_62 => X"7070707070707070504E4E4E4E50505070707070707070707070707070707070",
      INIT_63 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_64 => X"4E4E4E4E4E4E4E4E70707070707070704E4E6E6E70707070707070707070706E",
      INIT_65 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E6E6E6E",
      INIT_66 => X"2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C4E4E4E4E4E4E4E4E",
      INIT_67 => X"2C2C2C2C2C2C2C2C2C2C2C2E2C2C2C2C2E2C2C2C2C2C2C2E2E2E2C2C2C2C2C2C",
      INIT_68 => X"2E2E2E2C2C2C2C2C2C2C2C2C2C2E2E2E2E2E2E2C2C2C2C2C2C2C2C2C0C0C0C0C",
      INIT_69 => X"50504E704E2C0C2E507072502C0CEAC8EAEA0A2C4E4E2E2C2E2E2C2C2C2C2C2C",
      INIT_6A => X"4E7070707070707072709092929250EAA888AAAA8A8AAA888888CC77DD740C50",
      INIT_6B => X"42A82E9292704E707070704E4E707070707070707070707050504E4E4E4E4E4E",
      INIT_6C => X"6242202022424220202020202020204242424020202020222200000020426462",
      INIT_6D => X"6464646464644422000000000086300EECCAA8A6644284A8CAA8846462624242",
      INIT_6E => X"2222222020222220424242626262626262626264646262624042424242648486",
      INIT_6F => X"4264646462624242424242424242424242422020202042424242424242424242",
      INIT_70 => X"4222000010753030305330305232ECCAAA8662A6C8CA22222200000020202242",
      INIT_71 => X"9292929090929290707070707070707070707070707050503353C884A6646442",
      INIT_72 => X"7070707070909290909090929292929290929292907070707070909292929292",
      INIT_73 => X"7070707070707070929070707090929292929292929292927092707070707092",
      INIT_74 => X"7070707070707070909090907070707070707070707070707070707070707070",
      INIT_75 => X"7070707070504E4E4E4E4E4E4E4E4E4E4E4E4E50707070707070707070707070",
      INIT_76 => X"4E4E5050505050504E4E50707070707070707070707070707070707070707070",
      INIT_77 => X"707070707070707070707070707070707070707070707070707070505050504E",
      INIT_78 => X"4E4E4E4E4E4E4E4E4E4E4E4E6E7070706E6E7070707070707070707070707070",
      INIT_79 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E6E6E6E",
      INIT_7A => X"2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C4C2E2E2E2C2E2E2E2E4E4E4E4E4E4E4E4E",
      INIT_7B => X"0C0C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2E2C2C2C2C2C2C2C",
      INIT_7C => X"4E4E2E2C2C2C2E2E2C2C2E4E4E4E4E4E4E4E4E4E4E4E4C2C2E2E2C0C0C0C0C0C",
      INIT_7D => X"2E2E4E4E2C0C72D9FDFDFDFDFDFFFDDB752EEA0A2C2C2C2E2C2C2C2C2C2C2E4E",
      INIT_7E => X"709090909090709090927070929292B20EA888AAAA8AAAAAAA8888ACEEECEC0E",
      INIT_7F => X"0C7292706E6E6E705050704E70707070707070707070707050504E4E4E4E5050",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_210_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_210_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(45),
      ENBWREN => enb_array(45),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[17]\,
      O => ena_array(45)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[17]\,
      O => enb_array(45)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized65\ is
  port (
    p_206_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized65\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized65\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized65\ is
  signal ena_array : STD_LOGIC_VECTOR ( 46 to 46 );
  signal enb_array : STD_LOGIC_VECTOR ( 46 to 46 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFC007FE000000000000000000000006000000000000",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"00000000000000000018000000000001FFFFFFFFFFFFC000FFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FF0000",
      INITP_04 => X"FFFFFFFFFFFFF000EFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFF0003FF800000000000000000000030000000000003",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"00000000000000000000000000000007FFFFFFFFFFFFF8007FFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FF8000",
      INITP_09 => X"FFFFFFFFFFFFFC001FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFE0001FE40000000000000000000010000000000000F",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"0000000000000000030000000000001FFFFFFFFFFFFFFF00071FFC7FFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FE4001",
      INITP_0E => X"FFFFFFFFFFFFFF8001CFFC3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFC00007E80000000000000000000060000000000003F",
      INIT_00 => X"8462204242222020224242404042402020202020222222222000000022424262",
      INIT_01 => X"644242644442222222422064EE300EECC8A8866262A6C8C86464646262646462",
      INIT_02 => X"0000000000224242424262646484848484848484846262626264626264422042",
      INIT_03 => X"2042626262624220202020222242424222202020222020202020202022422220",
      INIT_04 => X"422222006653533030313050305052ECAACA8620C8C8A6202200000000002020",
      INIT_05 => X"909292707092929070707070707070707070707070705033550C84C884426420",
      INIT_06 => X"7070709090909070707090909092929270909070707070707070707070707070",
      INIT_07 => X"9070707070707070707090929292929070929292929270707070907070707070",
      INIT_08 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_09 => X"7070707070504E4E4E4E4E4E4E4E4E4E50707070707070707070707070707070",
      INIT_0A => X"4E4E4E4E4E4E4E4E6E7070707070707070707070707070707070707070707070",
      INIT_0B => X"707070707070707070707070707070707070707070707070707050504E4E4E4E",
      INIT_0C => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E4E4E4E4E4E4E6E6E7070707070707070",
      INIT_0D => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E6E4E4E4E",
      INIT_0E => X"2C2C2C2C2C2C2C2C2C2C2C4E4E4E4C4E4E4E2E2E2E2E2E2E4E4E4E4E4E4E4E4E",
      INIT_0F => X"0C0C2C2C2C0C0C0C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2E2E4E2E2E",
      INIT_10 => X"4E4E4E2E2E2E2E2E2C2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E2C0C0A0C0C0C",
      INIT_11 => X"0C0C0C0A2C92D9FBDBFBFBDBDBDDFFFFFFFFB70C0A2C2E2C0C0C2C2C2C2E4E4E",
      INIT_12 => X"909090909290909070909292709092909250CA88888A8A88AAAA8A688AEEEECA",
      INIT_13 => X"B2707050505070705050707070704E7070707070707070707070505050707070",
      INIT_14 => X"626464424242424242424242626262424242222020200020222000000022640E",
      INIT_15 => X"86646464646442220000865330ECA6C886846264A6E8C6622042646462626284",
      INIT_16 => X"0022220000224242424262648484848484848484846262626462646264644042",
      INIT_17 => X"4264624242424242204220202020446422200000202000202222202022222000",
      INIT_18 => X"4220220000CC75303230313030525050ECAACAC860E8C8860000202020202020",
      INIT_19 => X"90929070709092907070707070707070707050707070523351A6A6A664444422",
      INIT_1A => X"7090929292907070707070709090909070707070707070707070907070707070",
      INIT_1B => X"9292909070709090707092929292927070709292927070707070929270707070",
      INIT_1C => X"7070707070909090707070707070707090707070707070907070707070707070",
      INIT_1D => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_1E => X"5050505050505050707070707070707070707070707070707070707070707070",
      INIT_1F => X"7070707070707070707070707070707070707070707070705050504E4E4E4E4E",
      INIT_20 => X"4E4E4E4E4E4E4E4E6E6E6E6E70704E4E4E4E4E4E4E4E6E6E4E4E6E6E70707070",
      INIT_21 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_22 => X"2C2C2C2C2C2C2C2C2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4C4C4E4E4E4E4E4E",
      INIT_23 => X"2E2E2E2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2E2C2C2C2C2C2C2C2C",
      INIT_24 => X"4E2E2E2E2E2E2E0C2E2C4E4E2C4E4E4E4E4E4E4E4E4E4E4E2E2C2C2C2C2C2C2C",
      INIT_25 => X"B9FF75CA30B797B9D9D9FBD9FBDBB9FFFFFFFFFD0CEA2C2C0C2C2C2C4E4E906E",
      INIT_26 => X"909090909090909070909090707070707090702CC8A8888AAAAAAAA88888ACF0",
      INIT_27 => X"70707070707070707070707070707070707070707070504E4E4E507070707070",
      INIT_28 => X"6464624242424242426262626464646264424200002200202222222200202CB2",
      INIT_29 => X"866464644244220000A80C2EECCA6666646284C8C88420224242626464626262",
      INIT_2A => X"2022000022224242426264848484848484848484846462646462626284642042",
      INIT_2B => X"4242424242444442422266866486444222202020202020202020202222222200",
      INIT_2C => X"2022222200203353303053305330305330A864AA644286862000002202020002",
      INIT_2D => X"929070707070707070707070707070707050709070503355EA84A4A642664220",
      INIT_2E => X"9270707092907070707070707070909070707070707070707070707070707070",
      INIT_2F => X"7070707070707070707092929292927070709292929292709292929292929270",
      INIT_30 => X"7070707070707090707070707070707070707070707070707070707070707070",
      INIT_31 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_32 => X"4E4E4E5070705050707070707070707070707070707070707070707070707070",
      INIT_33 => X"707070707070706E7070707070707070505070707050504E4E4E4E4E4E4E5050",
      INIT_34 => X"6E6E6E4E6E6E6E70706E4E6E70706E4E4E4E4E4E4E6E6E6E4E4E4E6E70707070",
      INIT_35 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_36 => X"2E2E2E2C2E2E2E2E2C2C2C2C2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_37 => X"2E2E2C2C2C2C2C2C2C2C2E2E2E2C2C2C2E2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C",
      INIT_38 => X"4E4E2E2E2E0C0C2E2E2E4E2E2E4E4E4E4E4E4E4E4E4E4E4E2E2E2C2C2C2C2C2C",
      INIT_39 => X"CC54FDFD97525397B9D9FBFBDBDBD9DBFDFFFFFFB70C2C2E2C2C2C502E50504E",
      INIT_3A => X"9090909090707070907070707070706E4E4E4E4E2ECAA8888A8A8AAAAA88888A",
      INIT_3B => X"707070707070707070707070707070707070504E4E4E4E4E7070707070707070",
      INIT_3C => X"6262624242424242426242626464646262424220000000202000220042509290",
      INIT_3D => X"8664426442000064ECAAA8CACAA8644442A8C8A6622020444262626262424262",
      INIT_3E => X"2042200000204242426264648484848484848484848462646462626284644264",
      INIT_3F => X"4220002222002022222244666666644222202020202020202020202222222200",
      INIT_40 => X"222222000000EC55303030303030533053ECA8AA220044646442000000002200",
      INIT_41 => X"9290707070707070707070707070707070725070705033306484A6C864644220",
      INIT_42 => X"7070707070707070707070707070707070707070707070709090907070707090",
      INIT_43 => X"7070707070707070707070929270707070707070709292929270707070707070",
      INIT_44 => X"7070707070707070909090909090909070707070707070707070707070707070",
      INIT_45 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_46 => X"4E4E507070707050707070707070707070707070707070707070707070707070",
      INIT_47 => X"6E6E707070707070707070707070707050505050504E4E4E4E4E5050504E5050",
      INIT_48 => X"6E6E4E4E4E6E7070706E4E4E7070706E7070707070706E6E706E6E6E6E707070",
      INIT_49 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E",
      INIT_4A => X"2C2C2C2C2C2C2C2C2E2E2C2C2C2E2E2E4E4E4E4E4E4E4E2C2E4E4E4E4E4E4E4E",
      INIT_4B => X"2E2E2E2C2C2C2C2E4E4E4E4E4E4E4E4E4E4E4E4E2C2C2C2C2C2C2C2C2C2C2C2C",
      INIT_4C => X"4E504E2C2C2E2C2C2C2E2E2C2E4E2C2E4E4E4E4E4E2E2E2E2E2E2C2C2C2E2E2E",
      INIT_4D => X"68AAEE77FFDB7555B9DB3075FBFBFBD9D9B9B9DDFD70EA0C4E500C0C0C702E4E",
      INIT_4E => X"909090707070707070707070704E4E4E2E2E2E4E2E0EECAA8A8A8AAA8A88A8A8",
      INIT_4F => X"7070707070707070707070707070707070707070707070707070707090909090",
      INIT_50 => X"424242424242424242424242626464624242222220000022422200647092924E",
      INIT_51 => X"866464420020A853EC8664868664646242646442202064424242424262424242",
      INIT_52 => X"2042200000204242626264848484848484848484848464846462626264624264",
      INIT_53 => X"4220000020202020202020444444444222202020202020222020202222222200",
      INIT_54 => X"222222000000640E53303030303053ECCC53CC660088CCA8646642002042A844",
      INIT_55 => X"7070707070707070707070707070707070505070503153A842A6C6C884442220",
      INIT_56 => X"7070707070707070707070707070707070707070707070709092929290707070",
      INIT_57 => X"7070707070707070707070707070707070707070707092927070707070707070",
      INIT_58 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_59 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_5A => X"50507070707070507070704E4E50707070707070707070707070707070707070",
      INIT_5B => X"4E4E6E707070707070707050505050504E4E4E4E4E4E4E4E4E4E505050505050",
      INIT_5C => X"4E4E4E4E4E4E707070704E4E7070707070707070707070707070707070707070",
      INIT_5D => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E6E6E6E6E6E70",
      INIT_5E => X"2C2C2C0C0C0C2C2C2C2C2C0C2C2C2C2E4E4E4E4E4E4E4C4C2C2C2E2E2E2E4E4E",
      INIT_5F => X"2E2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2C2C2C2C2C",
      INIT_60 => X"4E2C4E4E4E2C2C0C0C2C2C2C2E2E2C2E2E4E4E4E2E2E2E4E2E2C2C2C2E2E2E4E",
      INIT_61 => X"AA686666AA77DD998886AA0E30D9FBF9FB735375B7304242AABBFFDB720A4E2C",
      INIT_62 => X"90707070707070704E4E4E4E4E4E2E2E2E2E2C0C2C2E2E0CAAA88A8A8AAAAA88",
      INIT_63 => X"7070707070707070707070707070707070707070707070707070909090929292",
      INIT_64 => X"42424242424242424242424242424242422000000000202020006470926E4E50",
      INIT_65 => X"8664642042CA3050CA6444444464A6A686200000202040404242424242424262",
      INIT_66 => X"22422000002042424242626264848484848484A4A48464646462626264624264",
      INIT_67 => X"EEECCAA886866666442020224242224422222220202020202020202222202000",
      INIT_68 => X"222200002020006475533030303030A86430EC6422CAA820224242000042EC0E",
      INIT_69 => X"707070707070707070707070707070708E7072505255104264A6E8C684640022",
      INIT_6A => X"7070707070707070707070707070707070707070707070707070927070707070",
      INIT_6B => X"7070707070707070707070707070707070707070707070907070707070707070",
      INIT_6C => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_6D => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_6E => X"707070707070707070504E4E5070707070707070707070707070707070707070",
      INIT_6F => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E70",
      INIT_70 => X"6E6E6E6E6E70707070706E6E7070707070707070707070707070707070707070",
      INIT_71 => X"2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E6E70706E4E4E6E6E6E6E6E707070",
      INIT_72 => X"2E2E2C2C0C0C0C0C0C0C0C0C0C2C2C2E4E4E4E4E4E4E4E4E2C2C2E2E2E2E2E2E",
      INIT_73 => X"2E2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2C",
      INIT_74 => X"0CEA2C0C2C2E2C2C2C2E2E2E2E2E2E2E2C2E4E4E2E2E4E4E2E2E2E2E2E4E4E2E",
      INIT_75 => X"AA8A88664444AA100E10868630DBD9F9F9500E305073A888222277FFFF940C2C",
      INIT_76 => X"7070704E4E4E4E4E4E4E4E2E2E2E2C2C2E0C0C0C0C0C2C2E0CEAAAA88AAAAA88",
      INIT_77 => X"7070707070707070707070707070707070707070707070707090909292929090",
      INIT_78 => X"4242424242202020422242424242424242220000002220000064729070707070",
      INIT_79 => X"86644262EA500CCACA644222224264846464664488AA86622042424242424242",
      INIT_7A => X"2242000022204242424242626264848484848484848462628464626264624264",
      INIT_7B => X"A866646688A8A8AAAA8866444444224422222220202222202020202222202000",
      INIT_7C => X"2220000020222020EC533030303053EC0EEC888644A8AA8684000064AACAECEA",
      INIT_7D => X"70707070707070704E5070707070704E90500C30535566426484C6C8A6640022",
      INIT_7E => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_7F => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_206_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_206_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(46),
      ENBWREN => enb_array(46),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[17]\,
      O => ena_array(46)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[17]\,
      O => enb_array(46)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized66\ is
  port (
    p_202_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized66\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized66\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized66\ is
  signal ena_array : STD_LOGIC_VECTOR ( 47 to 47 );
  signal enb_array : STD_LOGIC_VECTOR ( 47 to 47 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"00000000000000000C0000000000007FFFFFFFFFFFFFFFC00067DC1FEDFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9800007FC000",
      INITP_03 => X"FFFFFFFFFFFFE7F00007C01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFF9800003FC000000000000000000008000000000000FF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"000000000000000000000078000000FFFFFFFFFFFFFF83F800078009FFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1000003FE0C0",
      INITP_08 => X"FFFFFFFFFFFF1EFF00038000FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFF0000001DE08000000000000000000000013F000000FF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"00000000000000000000000F000000FFFFFFFFFFFFFF7DFF80030000C1FFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000009E000",
      INITP_0D => X"FFFFFFFFFFFFFFFFC0070000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFE000000092000000000000000000000000003000000FF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_01 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_02 => X"7070707070707070507070707070707070707070707070707070707070707070",
      INIT_03 => X"704E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_04 => X"707070707070707070706E707070707070707070707070707070707070707070",
      INIT_05 => X"2E2E2E2E4E4E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E7070",
      INIT_06 => X"2C2C2C2C2C2C2C2C0C0C0C2C2C2E4E4E4E4E70706E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_07 => X"2E2E2E4E4E4E4E4E4E4E4E6E6E6E6E6E4E4E4E4E4E2E4E4E4E4E4E4E4E4E4E4E",
      INIT_08 => X"95502EEC0E0CEA0C0C0C2C2E2E2E2E2E2C2E4E4E4E4E4E4E4E4E2E2E4E2E2E2C",
      INIT_09 => X"8A886666664444448810336666B7B7F9FD52CA0E0E52ECCAA8A8CA7597979797",
      INIT_0A => X"4E4E4E4E4E2E2E2E2C2C2E2C2C2C2C2C0C0C0C0C0C0C0C0C2C0CECCAAA8AAAAC",
      INIT_0B => X"7070707070707070707070707070707070707070707070707070909290907070",
      INIT_0C => X"4242424220000000000022422242424242220000002000008692929070727090",
      INIT_0D => X"662222A8300CC8C8A8622200000020646466884442CAEECA6420204242422042",
      INIT_0E => X"2222000022224242424262626464848484848484846462626464626264624264",
      INIT_0F => X"2200000020424242648644424422424220222220202222222020202222202000",
      INIT_10 => X"20000020002242224230533030303053530EA88886AA8864202088ECCC864242",
      INIT_11 => X"70707070707070705050707070504E4E92A6640E97CC2084648484C686222220",
      INIT_12 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_13 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_14 => X"7070707070707070907070707070707070707070707070707070707070707070",
      INIT_15 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_16 => X"4E50707070707070707070707070707070707070707070707070707070707070",
      INIT_17 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E50",
      INIT_18 => X"4E6E707070707070707070707070707070707070707070707070707070707070",
      INIT_19 => X"4E4E4E4E4E4E4C4C2C2C2C2C2C2C2C2C4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_1A => X"2C2C2C2C2C2C2C2C2C2C2E2E4E4E4E4E4E4E6E70706E4E4E4E4E4E4E4E4E4E4E",
      INIT_1B => X"2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C2C2C2C2C2C2C2C2C4E4E2C2C2C",
      INIT_1C => X"FDFFFD5075FDFB9772500C0C2E2C2C2C2E2E2E2E4E4E4E4E4E4E2E2E2E2E2E2E",
      INIT_1D => X"8866668886666666664488AA4432DBD9FD0E86CACAECAA88CAECCA0E103054FF",
      INIT_1E => X"4E4E4E2E4E2E2E2E2E2E2C2C2C0C0C0C0C0C0CECEC0C0C0A0C2C2E0CEAAA88AA",
      INIT_1F => X"707070707070707070707070707070707070705050707070707070707070706E",
      INIT_20 => X"4242424222202022220022222020202020200000000000429292907092707070",
      INIT_21 => X"440000880EC8A6866464866422222244642064A8422288888842222000202042",
      INIT_22 => X"2222000022204242424242426262626264646262646242426464646484626486",
      INIT_23 => X"2042666420204240226644224220424222202020222222222020202220202000",
      INIT_24 => X"000000002222444220CA5353303030303052EC8888AA640064ECCA8844200022",
      INIT_25 => X"707070707070707050505050504E50705042420E556442A48684628442002220",
      INIT_26 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_27 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_28 => X"9090909070709092929290907070707070707070707070707070707070707070",
      INIT_29 => X"7070707070707070707070707070707070707070707070707070707070709092",
      INIT_2A => X"4E4E507070707070707070707070707070707070707070707070707070707070",
      INIT_2B => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E507070",
      INIT_2C => X"4E4E4E707070706E706E70707070707070707070707070707070706E70707070",
      INIT_2D => X"7070706E4E4E4C2C2C2C2C2C2C2C2C2C4E4E4E4E4E4E4E4E2E2E2E2E4E4E4E4E",
      INIT_2E => X"2C2C4E4E4E4E2C2C2E4E4E4E4E2C2C2C4C4E4E6E4E4E4E4E4E4E4E6E70707070",
      INIT_2F => X"4E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2C2C0C0C0C0C2C2C4E4E4E4E4E2C2C",
      INIT_30 => X"BB77B97597B9DBFFFFFB500C2E2E2C2E2E2E2E2E2E4E2E2E4E4E2E2E4E4E4E4E",
      INIT_31 => X"4646666666666666666666660030FDFBFB86226464848666664466880EECEC74",
      INIT_32 => X"50504E4E4E4E2E2E2E2E2E2C2C0C0C0C0CECECECECEC0C0C0C0E2C2E0EECCAAA",
      INIT_33 => X"707070707070707070707070707070705050505050505070707070707070706E",
      INIT_34 => X"404242422000202222002222222222222222220000002086D290707070907070",
      INIT_35 => X"22220022CAA884626486864200222200868664A886648886640E977510EE8620",
      INIT_36 => X"2022000000204242424242424262626262626262626242426464646464426486",
      INIT_37 => X"0020648664646442226666224222224222222020222222202020202220202000",
      INIT_38 => X"000000004242424242200E5330533030523010CCA886868896DB882044644420",
      INIT_39 => X"70504E507070704E504E4E4E4E4E7070C888640EA84264846464846222222020",
      INIT_3A => X"707070707070707070707070705050504E50707070707070507070504E4E5070",
      INIT_3B => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_3C => X"9292929292909292909090909070707090707070707070907070707070707070",
      INIT_3D => X"7070707070707070707070707070707070707070707070707070909090909292",
      INIT_3E => X"4E4E4E7070707070707070707070707070707070707070707070707070707070",
      INIT_3F => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E504E4E",
      INIT_40 => X"2E2E4E4E4E4E4E4E4E4E4E5050707070707070707070704E4E4E4E6E6E6E6E70",
      INIT_41 => X"6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E6E6E6E6E4E4E4E4E4E4E4E4E4E4E",
      INIT_42 => X"4E4E4E4E4E4E4E2E4E4E4E4E2C2C2C2C4E4E4E4E4E4E4E4E4E4E6E7070706E6E",
      INIT_43 => X"2C4E4E4E4E4E4E4E2E2E2E2E2E2E2C2C2C2C2C2C2C2C2C2C4E4E4E4E4E4E4E2E",
      INIT_44 => X"50500E300EEC3052527575300C4E2C2E2E2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E",
      INIT_45 => X"46466666666866666668666600C8D9FD734064646464424464000086EEEECEAC",
      INIT_46 => X"707070704E2E2E2C2C2C2C2C0C0C0C0CECECEC0C0C0C0CEC0C2C2C2C2E4E2C0A",
      INIT_47 => X"70707270707070907070707070704E4E504E4E4E4E4E505070706E6E6E707070",
      INIT_48 => X"202062220000004222002222222220222022200000000088B270705050927070",
      INIT_49 => X"64420020A6846484866420000042444264A886888820A830CCAA0E97FDFFFD0E",
      INIT_4A => X"2222000020204242424242424242424242424242424242426464646464646464",
      INIT_4B => X"0000004284866444648684422200224222222222222222222220222222000000",
      INIT_4C => X"200020224244444442206453530EEE3051300EAAA88664EA53CA206666442222",
      INIT_4D => X"4E70704E4E4E4E4E4E4E4E2E706E904E20CA22AA644264646464644220202200",
      INIT_4E => X"7070707070706E4E4E4E507070504E4E4E4E4E4E504E4E4E4E4E4E4E4E4E4E4E",
      INIT_4F => X"707070707070707070707070707070706E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_50 => X"9292929290909292909090909090929270707070707070707070707070707070",
      INIT_51 => X"7070707070707070707070707070707070707070909090909092929290709090",
      INIT_52 => X"4E4E6E6E70707070707070707070707070707070707070707070707070707070",
      INIT_53 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_54 => X"4E4E4E4E2E2E2E2E2E2E2E4E4E4E4E4E4E4E7070707070706E70707070707070",
      INIT_55 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E6E70706E6E6E6E6E707070707070706E4E4E4E",
      INIT_56 => X"4E4E4E4E4E4E4E4E4E4E4E4E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E4E4E4E",
      INIT_57 => X"2C4E4E4E4E4E4E4E4E2E2E2C2C2C2C2C2C2C2C2C4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_58 => X"0C0ECACCEECCEE0E0E0E30302E4E2E2E2E2E2E2C2C2E2E2E4E4E4E4E4E4E4E2E",
      INIT_59 => X"0ECA8664666666666666880000A8D9FDC84064848642000020204264866486A8",
      INIT_5A => X"707070704E4E2E2E2C2C0C0C0C0C0C0CEC0C0C0C0C0CEA0C0C0C0C0C0C2E2E2E",
      INIT_5B => X"9070707070706E7070704E4E4E4E704E4E4E4E4E505070707070707070707070",
      INIT_5C => X"8620424222000042220022222222202220222022200000AAB4706E7070707090",
      INIT_5D => X"6420002286848684424220002022222042644486860086ECCCCC86A8305275B9",
      INIT_5E => X"2222002020204242424242424242424242424242424242426462646464646262",
      INIT_5F => X"CC86202000426442424264422022424242422222222222202222222222000000",
      INIT_60 => X"2000202242424242424220A875A8445553530E8686A8A6C864204442222064A8",
      INIT_61 => X"4E4E4E4E4E4E4E4E6E7050704E7070C842222066446444426464444222220000",
      INIT_62 => X"6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_63 => X"707070707070707070707070707070706E6E6E6E6E6E6E6E4E4E4E4E4E4E4E4E",
      INIT_64 => X"9292929290909090909070707070909090907070707070707070707070707070",
      INIT_65 => X"7070707070707070707070707070707090909090909292929292929290909092",
      INIT_66 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_67 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_68 => X"4E4E4E4E4E2E2E2E2C2C2C2C2C2E2E2E2E4E4E4E4E7070707070707070707070",
      INIT_69 => X"4E4E4E6E6E4E4E4E4E4E4E4E4E6E70707070707070707070707070707070704E",
      INIT_6A => X"4E4E4E4E4E4E4E4E4E4E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_6B => X"4E4E4E4E4E4E4E4E2C2C2C2C2C2C2E2E2C2C2C4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_6C => X"42A88866664488CCECECEC504E4E4E4E2E2E2E2E2E2E2E4E4E4E4E4E4E4E4E4E",
      INIT_6D => X"4E2EC8A686646666886644002052FDB740626484644442420044866420202220",
      INIT_6E => X"6E4E4E4E4E4E4E4E2C2C2C2C0C2C2E2E2C2C2E0C0C2C2C2C2E0C0C0C0C0C0C0C",
      INIT_6F => X"70707070707070504E4E4E4E4E4E504E4E4E50507070707070707070706E6E6E",
      INIT_70 => X"A82040422200204220002022222220222220202220000088B2B2707090707070",
      INIT_71 => X"862222228486866442444220224242422020228666006486A886A8ECECEC0C50",
      INIT_72 => X"2220002220204242424242424242424242424242424242426262626464646264",
      INIT_73 => X"88ECEC86A8CA888686A8A8642200224242422222222222202222222222202022",
      INIT_74 => X"00202242424242424442420053ECAA0EEA8630AA64428686204222442264AACA",
      INIT_75 => X"4E4E4E4E4E4E4E4E4E4E4E6E4E722E86AA224442426464644242222222200000",
      INIT_76 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_77 => X"707070707070707070707070707070706E6E6E6E6E6E6E6E4E4E4E4E4E4E4E4E",
      INIT_78 => X"9092929290909090907070707070707090707070707070707070707070707070",
      INIT_79 => X"7070707070707070707070707070707092929292929292929292929292929292",
      INIT_7A => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_7B => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E50507070",
      INIT_7C => X"4E4E4E4E4E4E4E4E4E4E4E2E2E2E2C0C0C0C2C2C4E4E6E707070707070707070",
      INIT_7D => X"4E6E70706E4E4E4E4E4E4E4E6E6E6E6E70707070707070707070707070707070",
      INIT_7E => X"6E4E4E4E4E4E4E2E4E2E2C2C2E4E4E2E4E4E4E4E4E4E4E4E4E4E4E6E6E6E6E6E",
      INIT_7F => X"4E4E4E4E4E4E4E2C2C2C2C2C2C2E2E4E4E4E4E4E4E4E4E4E6E6E6E6E6E6E6E6E",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_202_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_202_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(47),
      ENBWREN => enb_array(47),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[17]\,
      O => ena_array(47)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[17]\,
      O => enb_array(47)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized67\ is
  port (
    p_198_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized67\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized67\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized67\ is
  signal ena_array : STD_LOGIC_VECTOR ( 48 to 48 );
  signal enb_array : STD_LOGIC_VECTOR ( 48 to 48 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000007FFFFFFFFFFFFFFFFFC0060000000FFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000066000",
      INITP_02 => X"FFFFFFFFFFFFFFFFC00E0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFF800000003C4000000000000000000000000000000003F",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"80000000000000000000000000000007FFFFFFFFFFFFFBFFE00C0000001FFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000003E400",
      INITP_07 => X"1FFFFFFFFFFFE3FFF01C0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFF000000001E40100000000000000000000000000000000",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"000000000000000000000000000000001C3FFFFFFFFFC57FF83C000E407FFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000",
      INITP_0C => X"181FFFFFFFFF83FFC07001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFF000000000000200600000000000000000000000000000",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"00000000000000000000000000000000000FFFFFFFFF93FFC000001FFFFFFFFF",
      INIT_00 => X"6486422020202020424242EA4E4E4E4E2E2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E",
      INIT_01 => X"0C0CC8C8C8A8866486662222A8DBFFCA42868686644444440246684442424242",
      INIT_02 => X"4E4E4E4E4E4E4E4E2E2E2E2E2E2E2E4E704E4E2E2C2C2E2C2E2C0C2C2E2E0C0C",
      INIT_03 => X"5050704E4E4E2E2E4E4E4E4E4E4E5070505050504E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_04 => X"862042220000224220002022222220222222222000200022EA92B27070709070",
      INIT_05 => X"844222206484644264644222424242424422428866206442424264A68686A6CA",
      INIT_06 => X"2220002222204262424242424242424242424242424242426262646464626264",
      INIT_07 => X"CCCCECA8424286AAAAAA86AAAA44222022224222224222202222222220002022",
      INIT_08 => X"002022424242424242444200865355CAA83053AA22CA64424222202022A88688",
      INIT_09 => X"4E4E4E4E4E4E4E4E4E4E6E6E7050A88864224220424444422220202020000000",
      INIT_0A => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_0B => X"7070707070707070707070706E6E6E6E6E6E6E6E6E6E6E6E4E4E4E4E4E4E4E4E",
      INIT_0C => X"9092929292909090909070707070707070707070707070707070707070707070",
      INIT_0D => X"7070707070707070707070707070707090909292929292929292929292929292",
      INIT_0E => X"7070707070707092707070707070707070707070707070707070707070707070",
      INIT_0F => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E7070707070707070",
      INIT_10 => X"4E4E4E4E50505050707070504E2E0C0C0C0A0C0C2E4E70707070707070707070",
      INIT_11 => X"4E6E6E706E4E4E4E4E4E7070707070704E5070707070706E7070704E4E4E4E4E",
      INIT_12 => X"4E4E4E4E4E2E2E2E4E2E2C2C2C2E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E706E6E",
      INIT_13 => X"4E4E2C2C4E4E4E4E2E2C2C2C2C2C2E2E4E4E4E4E4E4E6E6E707070706E6E6E4E",
      INIT_14 => X"A862648484846442422000EA704E4E2E2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_15 => X"0C0CEAA8C8CAA8866486866452FDB9426284846642422222000064A66462A6E8",
      INIT_16 => X"4E4E2E2E2E2E2E2E4E4E4E4E4E4E4E4E6E704E2E502E4E2E2E4E4E4E2E2E2E2C",
      INIT_17 => X"504E4E4E4E4E4E4E4E4E4E4E50704E7070504E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_18 => X"42424220000020422020202222202020202222202042000042EA72929292704E",
      INIT_19 => X"64422220426464648664222242422042424264A88664A88686A8C8A8868684A6",
      INIT_1A => X"2200002222204262626242424242424242424242424262626462646464626264",
      INIT_1B => X"EEAA224286CAECCAAA88002088AA882220224222224222202220222000000022",
      INIT_1C => X"00224244424242424242220000CC7552530EA8CA6697EE0042202200866664A8",
      INIT_1D => X"4E4E4E4E4E4E4E4E4E4E6E6E72C8208842424244644442202222222220000000",
      INIT_1E => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_1F => X"70707070707070707070706E6E6E6E6E6E6E6E6E6E6E6E6E4E4E4E4E4E4E4E4E",
      INIT_20 => X"9090909090909090909070707070707070707070707070707070707070707070",
      INIT_21 => X"7070707070707070929292927070929290929292929292927090929292929292",
      INIT_22 => X"7070707070707070707070707070707070707070707070707272727070707070",
      INIT_23 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E70707070707070707070707070",
      INIT_24 => X"4E4E4E4E4E505050707070704E2E2C0C0C0C0C2E4E70706E7070707070707070",
      INIT_25 => X"6E6E6E6E4E4E4E4E4E4E707070704E4E4E4E4E4E6E6E6E6E704E4E4E4E4E4E4E",
      INIT_26 => X"4E4E4E4E4E2E2E2E2E2C2C2C2C4E4E4E4E4E4E4E4E4E4E4E6E6E6E4E4E4E4E4E",
      INIT_27 => X"4E4E4E4E4E4E4E4E2E2E2C2C2E2E2E2E4E4E4E4E4E4E6E6E6E6E706E4E4E4E4E",
      INIT_28 => X"6262C8C8A4A6A6A6A684842E704E2E2E2E2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E",
      INIT_29 => X"0E2E0EC8A8C8CACAA8CAA6C8FBFFEC206464644442422222200086ECC8A6C8E8",
      INIT_2A => X"4E4E2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E2C50520EA80C502C2E4E4E4E4E4E4E",
      INIT_2B => X"7092706E6E6E70507050504E4E502E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E5050",
      INIT_2C => X"424242200000004220202022222022222222222222222022662286CAEA2C4E92",
      INIT_2D => X"64202222426284646442202264624262424264866284A6A6866486A664868664",
      INIT_2E => X"2200002220224262626242424242424262624242426262646464626484646484",
      INIT_2F => X"526466A86688CAA8CAAA640042CACA8642424242424242202020202000000022",
      INIT_30 => X"20224244424242424442440000220E0E533053CACA97AA0020220042662266CA",
      INIT_31 => X"4E4E4E4E4E4E4E4E4E706E92504242A844222064426442202222222200000000",
      INIT_32 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_33 => X"70707070707070706E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E4E4E4E4E4E4E4E4E",
      INIT_34 => X"9070707070707070707070707070707070707070707070707070707070707070",
      INIT_35 => X"7070929290707070929292909090929292929290907070707070909292929290",
      INIT_36 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_37 => X"4E4E4E4E4E4E4E4E4E4E505050504E4E70707070707070707070707070707070",
      INIT_38 => X"4E4E4E50505050506E6E704E4E4E2E2C2E4E4E4E504E4E4E6E70707070707070",
      INIT_39 => X"70706E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E7070704E4E4E4E4E504E4E",
      INIT_3A => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E706E6E4E4E4E4E4E",
      INIT_3B => X"4E4E4E4E4E4E4E4E2E2E2E4E4E4E4E2E4E4E4E4E4E6E6E704E6E6E4E4E4E4E4E",
      INIT_3C => X"40628484A4C8C8A6C6E80C704E2C2C2E2E2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E",
      INIT_3D => X"4E4E4E2CEAC8C8C8CAA88650FFDB6442848464422020000000224264A8844020",
      INIT_3E => X"4E4E2E2E4E4E4E4E4E4E4E4E4E4E4E4E2E50308642A82E3052502E0C0C2E4E50",
      INIT_3F => X"64A8C80C4E4E2E2E705070502E4E4E4E4E4E4E4E4E4E4E4E4E4E4E7070707070",
      INIT_40 => X"4242422002000042202000222222422222424222222220428800000000004286",
      INIT_41 => X"62422222204042422020204264646262626462624284A6A48664424264624242",
      INIT_42 => X"2200202220224242626262626262626262626262626264648464626464848464",
      INIT_43 => X"A8428622006486CAA8CAAAA8A6A8CACA64222042424242222220222000002022",
      INIT_44 => X"2242444242424242444422220064EE0C325353CACA772000200020442244A80E",
      INIT_45 => X"4E4E4E4E4E4E4E4E50506E70C820648644002264426442202222222000000000",
      INIT_46 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_47 => X"7070706E6E7070706E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E4E4E4E4E4E4E4E4E",
      INIT_48 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_49 => X"7090929292909090929292929292929292909090707070707070709092929070",
      INIT_4A => X"7070707070707070707070707070707070727070707070707070707070707070",
      INIT_4B => X"50504E5050505050505050507070707070707070707070707070707070707070",
      INIT_4C => X"4E4E5050707070706E6E6E6E706E6E6E4E707070504E4E4E7070707070707070",
      INIT_4D => X"6E6E4E4E4E4E6E706E7070704E4E4E4E4E4E4E4E4E6E707070707070504E4E4E",
      INIT_4E => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E6E706E6E7070706E6E4E4E6E6E70",
      INIT_4F => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2C4E4E4E70707070704E4E4E4E4E4E4E4E",
      INIT_50 => X"EE0EEAC8C8868486E62C4E2E2C4E2C2E2E2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E",
      INIT_51 => X"8E90B2B44EE8CACAA8860CFBFF2E20646464664442668888A88686CA2E504EEA",
      INIT_52 => X"504E2E2E2E4E4E4E4E4E4E4E4E2C2C2E2E0C6420EE53EE0EEE305272504E2E2E",
      INIT_53 => X"0000220E750EA8A8E8E850724E4E4E4E4E4E4E4E4E4E4E4E7070707070707070",
      INIT_54 => X"4242422000000022202000224222424242424222424222426400000000000000",
      INIT_55 => X"6242222242202020424242424264648484A66484A6EAEAEA6442424242204242",
      INIT_56 => X"2200202220224242626262646464646484846464626262626464626262626242",
      INIT_57 => X"20648844000086C886EC444284A6EAAA86200042422222222222222000002022",
      INIT_58 => X"224244424242424242444202002286646464644064CA0000200000224242EC86",
      INIT_59 => X"4E4E4E4E4E4E4E4E504E70504220642000204242424242202222222000202220",
      INIT_5A => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_5B => X"706E4E4E4E4E70706E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E4E4E4E4E4E4E4E4E",
      INIT_5C => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_5D => X"9292929290929292929090929292907070707070909090929290909090907070",
      INIT_5E => X"7070707070707070707070707070707072729292707070707070729292929292",
      INIT_5F => X"5050505050505050707070707070707070707070707070707070707070707070",
      INIT_60 => X"4E4E6E6E6E70707070707070707070707070706E4E4E4E4E7070707070707070",
      INIT_61 => X"7070706E6E6E70707070706E4E4E4E4E4E4E4E4E6E707070707070706E4E4E4E",
      INIT_62 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E6E6E706E6E6E7070707070707070",
      INIT_63 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E6E6E706E6E4E4E4E4E4E4E",
      INIT_64 => X"7070705050502E4E2E2E2E2C2C2E2E2E4E4E2E2E2E4E4E4E4E4E4E6E6E6E6E6E",
      INIT_65 => X"0C0C8484C86486A8E872FBDBCA2042646464646686AAEC3111504E904E4E5070",
      INIT_66 => X"504E2E2C2E2E2E2E4E2E4E4E4E4E4E2C30EC2286CAEC0E523050503052737330",
      INIT_67 => X"2088AA0E308842446420A62E50504E4E4E4E4E6E707070707070707070707070",
      INIT_68 => X"6242422022002022222222424242644242644242424242646400000000000000",
      INIT_69 => X"6464424242626264646464644242424264646486A8A8A6422042424242424242",
      INIT_6A => X"2020002220424262646464646284A68462626284846462624262626464646262",
      INIT_6B => X"A8A8866442446622640E0C64864242C886660022444242222222222220202222",
      INIT_6C => X"4244424242424242424422220020646262626240646400000000224220447722",
      INIT_6D => X"6E6E6E4E704E4E706E4E720C2042422220222222444220222042220000000222",
      INIT_6E => X"6E6E6E4E4E4E4E4E4E4E4E4E704E4E704E4E4E4E504E4E4E4E4E4E4E504E7050",
      INIT_6F => X"4E4E4E4E4E4E6E6E4E4E6E6E6E6E4E4E4E4E4E4E4E4E6E706E6E6E6E4E4E4E4E",
      INIT_70 => X"707070707070707070707070707070707070706E4E4E6E70706E6E4E4E4E4E4E",
      INIT_71 => X"9090707070909292707070707070707070707070707070707070707070707070",
      INIT_72 => X"7070707070707070707070707092929292929292929292929292929292929292",
      INIT_73 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_74 => X"6E6E6E7070707070707070707070707070707070707070707070707070707070",
      INIT_75 => X"7070707070707070707070707070707070707070707070706E6E7070706E6E6E",
      INIT_76 => X"6E6E6E4E4E4E4E4E4E4E4E4E4E4E50506E6E7070707070707070707070707070",
      INIT_77 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E707070706E6E6E6E6E6E6E6E",
      INIT_78 => X"2E2E2E2C2E2E2C2E2E2E2E4E4E4E4E2E2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_79 => X"520E86204064442286ECCA422222424242222244224244646486CA72504E502E",
      INIT_7A => X"4E2E2C2C2C2C2E4E2E2E4E4E4E4E4E4E5086EC558866100E0E0E303053535373",
      INIT_7B => X"AACA882200200000204200422E724E7070504E4E707070707070707070707070",
      INIT_7C => X"626242202200202222202242424264424264646442424264A800000000000066",
      INIT_7D => X"6464646464626264424264424242424220202020202042424242424242424242",
      INIT_7E => X"2220204222446462626484848484846262626262628464424242424262626264",
      INIT_7F => X"CAAACAA88666222264A8A886428684A6CAA82222424242222222202000002222",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_198_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_198_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(48),
      ENBWREN => enb_array(48),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(13),
      I4 => \addra[17]\,
      O => ena_array(48)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(13),
      I4 => \addrb[17]\,
      O => enb_array(48)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized68\ is
  port (
    p_194_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized68\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized68\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized68\ is
  signal ena_array : STD_LOGIC_VECTOR ( 49 to 49 );
  signal enb_array : STD_LOGIC_VECTOR ( 49 to 49 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000",
      INITP_01 => X"0007FFFFFFFFB0E03C00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFE000000000000400000000000000000000000000000000",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"000100000000000000000000000000000003FFFFFFFF35E001000003FFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000",
      INITP_06 => X"0000FFFFFFFF00E000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFC001C00000000000010000000000000000000000000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"000000000000000000000000000000001800FFFFFFFF0C7000000001FFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0007FF80000000000000",
      INITP_0B => X"00001FFFFFFF1F3000000070FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFE00006FD1800C00000000000000000000000000000000000000000",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000000407FFFFFF3F00000001FE1FFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00006F000000000000000",
      INIT_00 => X"4442224444424444424422220020646264848442644400000000222200CCEE22",
      INIT_01 => X"4E4E4E70704E4E4E6E7070844264442200222242224264202220000000202222",
      INIT_02 => X"6E6E4E4E4E4E4E4E4E4E4E4E4E706E7050504E4E4E4E4E4E704E4E70704E4E6E",
      INIT_03 => X"4E4E4E4E6E6E6E706E6E4E4E4E4E4E4E4E4E4E4E4E4E4E6E4E4E4E4E4E4E4E4E",
      INIT_04 => X"707070707070707070707070707070706E6E6E4E4E4E6E704E4E4E4E4E4E4E4E",
      INIT_05 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_06 => X"7070707070707070707070929292929292929292929292929092929292929290",
      INIT_07 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_08 => X"707070707070707070707070707070706E707070707070707070707070707070",
      INIT_09 => X"706E6E6E6E6E7070707070707070707070707070707070706E6E6E6E70707070",
      INIT_0A => X"4E4E4E6E6E6E6E6E70707070707070706E6E707070707070706E6E6E6E6E6E6E",
      INIT_0B => X"4E4E4E4E4E4E4E4E4E4E4E707070504E505070707050504E4E50507070705050",
      INIT_0C => X"4E2C2E4E4E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E4E4E4E4E4E4E",
      INIT_0D => X"ECEE33333133CA662222226666644420222200002222222262408471928E704E",
      INIT_0E => X"4E2E2C2C2E2E2E2E2E4E4E4E4E4E4E700E64533386AAECEE0E0E0EECEC8686EA",
      INIT_0F => X"AA6422424244864420222000620AB46E4E707050505050506E6E6E7070707070",
      INIT_10 => X"62624220220020222220224464446462426464444242426488660000000086CC",
      INIT_11 => X"4242646462424242202042424242424222424222202042424242424242424262",
      INIT_12 => X"2000204222646462848484848484846262646262626464424262424242424242",
      INIT_13 => X"CAAACACA88222086A8A886CA4264C8E8C8A64422424222224242222000204242",
      INIT_14 => X"44424242424244424444200000206464646462426644000000002242200EA8AA",
      INIT_15 => X"504E4E4E4E4E4E4E6E704E624242444200002244424242200000000000202064",
      INIT_16 => X"4E4E4E4E4E4E4E4E4E4E704E4E70706E4E6E706E4E4E6E4E6E4E6E4E4E6E704E",
      INIT_17 => X"4E4E4E4E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E",
      INIT_18 => X"707070707070707070707070706E6E6E4E6E6E4E4E4E4E4E706E6E4E4E4E4E4E",
      INIT_19 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_1A => X"7070709090907070929292929292929292929292929292929090929292929090",
      INIT_1B => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_1C => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_1D => X"4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E704E4E6E70706E6E4E6E6E6E6E70707070",
      INIT_1E => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E4E4E4E4E4E4E4E",
      INIT_1F => X"4E4E4E4E4E4E4E4E4E4E4E4E50504E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_20 => X"4E4E4E4E2E4E4E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E70",
      INIT_21 => X"A888424466CAEC0ECCCC44026644204444640000000000002000004484C80C30",
      INIT_22 => X"4E4E4E4E4E4E2E2E4E4E4E4E4E4E505086CA300EEE0ECA0E303030ECEC422064",
      INIT_23 => X"88644420002242646464668864842E926E704E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_24 => X"626242202200202222202242444464426464644442644264666666000066AACA",
      INIT_25 => X"4242424242424242424242424222202022202020202242424242424242626262",
      INIT_26 => X"0000222220646464848484848484846464646464646262644262424242624242",
      INIT_27 => X"66AAAAAA64206486CA86A8888820A62CC8A66422424242424242222200204242",
      INIT_28 => X"2242424242424242422220000022646264646464644200000020224242A864A8",
      INIT_29 => X"5050504E4E4E4E4E6EB2C8002244224222002200224240A8A8A8200000222242",
      INIT_2A => X"4E4E4E4E4E4E4E4E50704E504E4E704E90709090707070706E4E6E6E704E4E70",
      INIT_2B => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_2C => X"707070707070707070707070706E6E4E4E6E6E6E4E4E4E4E706E6E6E6E6E6E6E",
      INIT_2D => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_2E => X"7070909092929292929292929292929292929292707070707090909090909070",
      INIT_2F => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_30 => X"6E6E6E6E707070707070707070707070707070707070706E7070707070707070",
      INIT_31 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E4E4E70706E6E6E707070",
      INIT_32 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_33 => X"4E4E4E4E4E4E2E2E2E2E2E4E4E4E4E4E4E4E4E4E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_34 => X"4C4C4E4E4E2C2E2E2C2E4E4E4E4E4E4E2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_35 => X"CAAA424242404242868664200022444464662200000000000000000000004250",
      INIT_36 => X"4E4E4E4E4E4E4E2E4E4E4E4E4E50702C42A8AACC86A8CAEC303030ECCC4442A8",
      INIT_37 => X"646442426442202062864422224264EC70704E4E4E4E4E6E4E4E4E4E4E4E4E4E",
      INIT_38 => X"6262422022002222422020224264644242646442424442648664864464AAA886",
      INIT_39 => X"4242424242424242424242424242202020202020202242424242424262626262",
      INIT_3A => X"2200222222648484848484848464644264646484644242424262424242624242",
      INIT_3B => X"00208886204286CAA886CAA8A886840CE8A84220424242424242222000204242",
      INIT_3C => X"0020202022202020202022224264646464628464646400000022002242646442",
      INIT_3D => X"4E4E4E704E4E706E907084002022424200002220646486507250644422000000",
      INIT_3E => X"4E4E4E4E4E4E4E4E4E4E4E70707070700C0A2C4E507072729292927070704E4E",
      INIT_3F => X"4E4E4E4E4E4E4E4E4E4E4E6E6E4E4E4E4E6E6E6E6E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_40 => X"707070707070707070707070706E6E6E4E6E70706E6E4E4E4E4E4E4E4E4E4E4E",
      INIT_41 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_42 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_43 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_44 => X"4E6E6E6E6E6E6E70707070707070707070707070707070707070707070707070",
      INIT_45 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E6E706E6E4E4E4E4E4E",
      INIT_46 => X"2E4E4E4E4E4E4E4E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_47 => X"4E4E2E2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C",
      INIT_48 => X"704E2C2C4E4E2C2C4E4E2E2E2C2C2C2C2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_49 => X"CAA66464624264648486642020000022444444220000000000000000200064B5",
      INIT_4A => X"4E4E4E4E4E4E4E4E2E2E2E4E2E4E500A428666EC3052CC88A80E5333EC6466A8",
      INIT_4B => X"6444640E30CAA842402064AACAA864644E507070704E4E6E4E4E4E4E4E4E4E4E",
      INIT_4C => X"6262422022002222222020224264644242646442426442648644448688A8A884",
      INIT_4D => X"4242424242424242222020224242424220204242424242424242424262626264",
      INIT_4E => X"2220002042868484848484848464624264646464646442426464424242424242",
      INIT_4F => X"000042424288CAA864C8C8CA6488A8A6EAC86420424242224244220000204242",
      INIT_50 => X"446664424242222222202022424264646462646262A864002020002222446462",
      INIT_51 => X"4E704E4E7070707050A664CAAA22424200000020646464A8E8C6204222024422",
      INIT_52 => X"4E4E4E4E4E4E4E4E4E4E704E2C0AEA0C4420000000202244A686A8E8EA2C0C2C",
      INIT_53 => X"6E6E6E6E4E4E4E4E4E4E6E6E6E6E4E4E6E6E6E6E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_54 => X"707070707070707070707070707070706E707070706E6E6E4E4E4E4E4E4E4E4E",
      INIT_55 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_56 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_57 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_58 => X"4E4E4E6E6E6E6E70707070707070707070707070707070707070707070707070",
      INIT_59 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_5A => X"2C2E2E2E2E2E2E2E2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_5B => X"4E4E4E2E2C2C2E2E2C2C2C2C2C2C2C2C0C0C0C2C2C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_5C => X"30B9B9522C2C4E4E4E4E4E2C2C2C2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_5D => X"CA644464664442424264200000202022422266AA88220022AE79BB3588002064",
      INIT_5E => X"4E4E707050504E4E2C2E2C2C2C4E4E0C2266EC530E309775A8EC300EA886A8CA",
      INIT_5F => X"4464ECEEAAECECCAA8CACA86224486AAA8A8CA0E50504E4E4E4E4E4E4E4E4E4E",
      INIT_60 => X"62644220220020222200202242646462426464424264446666224486A8A86464",
      INIT_61 => X"4242424242424242422220224222222242204242424242424242624262626264",
      INIT_62 => X"2222002064868484848484848464646462626464624242224242424242424242",
      INIT_63 => X"A8A8862042ECCA2086A8C8C8A866EC8862644420424242424244220000224242",
      INIT_64 => X"20202220224444448664644242624262648486844286862000000022204286C8",
      INIT_65 => X"2C705050502EEA0C8600420E55AA20866444426466442000702E200000222220",
      INIT_66 => X"4E4E4E4E4E4E4E4E6E704EC6A6624240220200000000000000002020C8DAB6C6",
      INIT_67 => X"6E6E6E4E4E4E4E6E4E4E4E6E6E6E6E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_68 => X"707070707070707070707070707070706E7070706E6E6E6E70706E6E6E6E7070",
      INIT_69 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_6A => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_6B => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_6C => X"4E4E4E6E6E6E7070707070706E6E6E6E706E6E6E6E706E6E7070707070707070",
      INIT_6D => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_6E => X"2C2C2C2C2C2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E",
      INIT_6F => X"4E4E4E4E2E2E2E4E2E2E2E2E2C2C2C2C2C2C2C2C2C2C2C2C0C0C0C0C0C0C0C0C",
      INIT_70 => X"0068EE75FBD9926E2C2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_71 => X"A866646688446668AA882400000000646620228666004477FFFFFFFFFBD74E84",
      INIT_72 => X"4E4E4E4E4E4E4E2C2C2E2C2C2C4E4E2C00885330303030B9ECA8646422668644",
      INIT_73 => X"22AAECA8A8CA8886AA882020AA0ECCCACC440042CA2E4E4E4E4E4E4E4E4E4E4E",
      INIT_74 => X"64644220220020222200204264646464426242202042426444442266A8646462",
      INIT_75 => X"4242424242424220422242424220224242204242424242424262626262626264",
      INIT_76 => X"2222002064868484848484848464646242404262424042424242424242424242",
      INIT_77 => X"A8A8C82020CAA8CAEC84A6E8CA8866A86288AA44424242424244220000224242",
      INIT_78 => X"A8200044666464666464646262644262626484844284A862442222002264A6A6",
      INIT_79 => X"2C2C2E2EA86464622222448886CA2086A888AAA886640000C8EA86CCCE8842A8",
      INIT_7A => X"4E4E4E4E4E4E4E4E4E70C6408464CA66446664424242422224228686863050C8",
      INIT_7B => X"4E4E4E4E4E4E4E4E706E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_7C => X"707070707070707070707070707070706E7070706E6E6E6E6E6E6E4E6E6E6E6E",
      INIT_7D => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_7E => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_7F => X"70707070504E4E4E707070707070707070707070707070707070707070707070",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_194_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_194_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(49),
      ENBWREN => enb_array(49),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(13),
      I4 => \addra[17]\,
      O => ena_array(49)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(13),
      I4 => \addrb[17]\,
      O => enb_array(49)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized69\ is
  port (
    p_190_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized69\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized69\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized69\ is
  signal ena_array : STD_LOGIC_VECTOR ( 50 to 50 );
  signal enb_array : STD_LOGIC_VECTOR ( 50 to 50 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000003FFFFFF2300000003FFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFC60020000000080000000001C08000000000000000000000000000",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"01E18000000000000000000000000000000003FFFFFFC30000000FFFF87FFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC600000000000000000000",
      INITP_05 => X"000011FFFFFFC30000001FF1FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFC60000000000200000000000F3C000000000000000000000000000",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"007FC000000000000000000000000000000001FFFFFFE300000000019E00FFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC600000000002000000000",
      INITP_0A => X"0000019FFFFF6200002000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFE200000000000000000000003FE000000000000000000000000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"003FFC000000000000000000000000000000400FFFFF3E000040000227F0F0FF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE200000000000000000000",
      INITP_0F => X"0001E003FFFF3C000000000F87C0C07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"6E6E6E6E6E6E6E6E6E6E6E6E6E707070707070706E6E6E6E6E6E6E6E6E6E7070",
      INIT_01 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E6E6E6E6E6E",
      INIT_02 => X"2C2C2C2C2C2C2C2C2E2E2E2C2C2C2C2C2C2C2C2C2E2E2E2E4E4E4E4E4E4E4E4E",
      INIT_03 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2C2C2C2C2C2C2C2C",
      INIT_04 => X"F771840024AC57BBB7722E2C2C4C4E4E2E4E4C6C4E2C4E4E4E4E4E4E4E4E4E4E",
      INIT_05 => X"86884200202222AAC84244A8868488884422220000EAB44C0C7597DDFFFDFBF9",
      INIT_06 => X"4E4E4E4E4E4E4E4E4E4E4E4E2E2E4E4EC6EC538822A83097CA22646620664420",
      INIT_07 => X"64EC8686AA8686AA660066CA8686CACACCCC440066CA924E2E4E4E4E4E2E4E4E",
      INIT_08 => X"626220222200204242220022426464224242220000004264442042A886644422",
      INIT_09 => X"2020202020202242424242424242424222204242426262624242626464646464",
      INIT_0A => X"4422002284A48484848484848464642042222222222220224242202222224242",
      INIT_0B => X"A4C6C640406466DBB90C64A8CAA822860A6684A4420042422222200020426242",
      INIT_0C => X"CA446666444442424242626442626462646464846284C8EA624242420040A6A6",
      INIT_0D => X"22224222004464224242426486AAAA64A866224464624242200084840CC886C8",
      INIT_0E => X"4E4E4E4E4E4E4E4E702C200062907042426464666464666486CA0EA842222044",
      INIT_0F => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_10 => X"70707050504E4E4E6E6E6E6E6E6E6E6E70707070707070704E4E4E4E4E4E4E4E",
      INIT_11 => X"707070707070707070707070707070707070707070707070707070707050504E",
      INIT_12 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_13 => X"4E4E4E4E4E4E4E4E707070707070707070707070707070707070707070707070",
      INIT_14 => X"4E4E4E4E4E4E4E4E4E4E4E6E6E6E6E6E70707070706E6E6E7070707070707070",
      INIT_15 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E6E6E",
      INIT_16 => X"4E2E2E2E2E2E2C2C2C2C2C2C2C2C2C2C2C2E2E2E2E2E2E2E4E4E4E4E4E4E4E4E",
      INIT_17 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_18 => X"FFFBD7934FA84646EE99DBD9944E2C4E4E2C2E2E4C6E4E504E4E4E4E4E4E4E4E",
      INIT_19 => X"88424464200020646242202042646464424262C82EB4FAF88E062A0A50B9DDFF",
      INIT_1A => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E52CA0042840E308644644442864242",
      INIT_1B => X"86A886A88886A8860066CA86202086CACAEAEAC8A8A80E306E4E2C2E4E4C4E4E",
      INIT_1C => X"6464422222002022202000226464642242422220002042644222448666444422",
      INIT_1D => X"2020222222222020202020204042424222202242424262626242626462626262",
      INIT_1E => X"6420002064848484848462846464642242222222222222224242202020202020",
      INIT_1F => X"C8C8C86420202055FDB93062A886EC3030C86488862000202220000022424244",
      INIT_20 => X"6422644422422244424242424242424242424262624284A664644244202084C8",
      INIT_21 => X"646464442086CA644242424488AAAA86866422446484A8CA6484C862A6A66464",
      INIT_22 => X"4E4E4E4E4E4E4E4E702C4000A8B4702042646464646464446464866464646464",
      INIT_23 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_24 => X"50504E4E4E4E4E4E6E6E6E6E6E6E6E6E6E6E6E6E6E6E4E4E4E4E4E4E4E4E4E4E",
      INIT_25 => X"70707070707070707070707070707070707070707070707070707070504E4E4E",
      INIT_26 => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_27 => X"4E4E4E4E4E507070707070707070707070707070707070707070707070707070",
      INIT_28 => X"4E4E4E4E4E4E4E4E4E4E4E6E6E6E6E6E70707070706E6E6E7070707070707070",
      INIT_29 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E6E",
      INIT_2A => X"4E4E4E2E2E2C2C2C2C2C2C2C2C2E2E2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_2B => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_2C => X"B9FFFFFDFFFFFDB9CE446610B7FDB7724C4E2E2E4E4E4E2C4E4E4E4E4E4E4E4E",
      INIT_2D => X"862244664420226666864442EACA644422208470D69070D6D46C6E70C684A812",
      INIT_2E => X"4E4E4E4E4E4E4E4E4E4E4E4E4E2E2C2C2E508642A86430106466664244864264",
      INIT_2F => X"866464A86686882242CACA86420064CAC860C64EEA86CA0E4E4E4E4E4E2E4E4E",
      INIT_30 => X"6464422200002242200000226464422222222222222242422220446464424422",
      INIT_31 => X"2022422222222020424242424242424242202042224242626242626262626262",
      INIT_32 => X"6422002264868686846462848464422242222220222222224220200020002020",
      INIT_33 => X"C8A8CAA84242002297B9B93086A897DB970AC8AAA84400000000020222222244",
      INIT_34 => X"86422000000000442220222220222220204242446442626264644464444264EA",
      INIT_35 => X"646464A64286C8624242424486888686A664426486A6EAECA6A60CA886626286",
      INIT_36 => X"4E4E4E4E4E4E4E4E704E620064B22C0042646464646464444244426464646464",
      INIT_37 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_38 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_39 => X"7070707070707070707070707070707070707070707050505050504E4E4E4E4E",
      INIT_3A => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_3B => X"4E4E505070707070707070707070707070707070707070707070707070707070",
      INIT_3C => X"6E6E6E6E6E6E6E6E6E6E6E7070706E6E706E6E6E6E6E6E6E6E6E6E6E6E4E4E4E",
      INIT_3D => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E6E",
      INIT_3E => X"4E4E4E4E2E2E2E2C2E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_3F => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_40 => X"4EA6EC9BBD77318400000022228622000A904C4E729694704C4E4E4E4E4E4E4E",
      INIT_41 => X"6442424264424466664286CA86002200000044C8C6604084A462608282C4A44E",
      INIT_42 => X"4E4E4E4E4E4E4E2E2C2E2E4E4E2E2C2C2E0E10664286320E2266662244864286",
      INIT_43 => X"8664646664866620A6A8A8C8A866868824202062A4C8EA0A0C2E4E4E2E2E4E4C",
      INIT_44 => X"6264420000222242420000224242422222222222222222422220444264424422",
      INIT_45 => X"2022222020222222424242424242424244202022204242644242626262626264",
      INIT_46 => X"6422000020202200624242626442222242222220222222224222202022222222",
      INIT_47 => X"862040866444420066BBB9B9979797979553A800002086040000000020424262",
      INIT_48 => X"A8220000000000222200202000202020222222202042644220424242444242A6",
      INIT_49 => X"646464864286A8624242424444444464C8642264A8A6CACA84A60CA864202064",
      INIT_4A => X"4E4E4E4E4E4E4E4E4E92C80020702C2042646664646464646444446464646466",
      INIT_4B => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_4C => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_4D => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_4E => X"70707070707070705050707070707070707070707070707070707070706E6E6E",
      INIT_4F => X"7070707070707070707070707070707070707070707070707070707070707070",
      INIT_50 => X"6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_51 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_52 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_53 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_54 => X"82C86220A8862288CAA84222204222004C4E2C2E73530E726E4E2C4E4E2C4E4E",
      INIT_55 => X"6422422244646444406230A8000000020002644240404042866464646484A4A4",
      INIT_56 => X"4E4E4E2E4E4E4E2E4E4E4E4E4E4E4E4EEC3055EE64CA53AA2066642266642066",
      INIT_57 => X"6464644264864242A8868686A8CAA842224686A84220842A0AC8CA0C4E6E4E2E",
      INIT_58 => X"6264420000222222420000224242422222222222202022422200444264424242",
      INIT_59 => X"2022202020222222222242424242424242202022222242426442626262626262",
      INIT_5A => X"6442020000000000624242426222204242422020222222222220000000002020",
      INIT_5B => X"A66462C8C884424200CADBB997979754B7FF77A6A88484864200002220224062",
      INIT_5C => X"6600000000000000020000000000000020202000004264224264666464644264",
      INIT_5D => X"4464424262A8A8424242424222222244A8642064A8A6EACAA6C8ECA864424286",
      INIT_5E => X"4E4E4E4E4E4E4E4E4E70704220EA2E2264646664646664666642444242444244",
      INIT_5F => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_60 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_61 => X"6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_62 => X"6E6E6E6E6E6E6E6E4E4E4E4E4E5050506E6E6E6E6E6E6E6E6E6E6E6E6E6E6E4E",
      INIT_63 => X"7070707070705050707070707070707070707070707070707070707070707070",
      INIT_64 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_65 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_66 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_67 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_68 => X"62A60AC8860EBBFFFFFFBB11866420402C949573EC42208870704E4E4E2C4E4E",
      INIT_69 => X"4442422222424244622ECA200000000020426442202000202020204464A60AA2",
      INIT_6A => X"4E4E4E4E2E4E4E4E4E4E4E4E2C2C4E4EA6EC3353305230664286442286442066",
      INIT_6B => X"6464424244642064CACAA8A6868688A8AA30ECAAAA8640626284A8EA2E4E4E4E",
      INIT_6C => X"6264420000222222220000224242222222222220202022422200424264424242",
      INIT_6D => X"2020202020202222222222224242424242222222222222426242626262626262",
      INIT_6E => X"6442220000000002646462646422204242422020222222224220000000002020",
      INIT_6F => X"86A8C8E8C8A6846264000ED9977575BBFFFFFFB94E0A2082E862202000000044",
      INIT_70 => X"8600000000000000000000000000000020202022424222202222422222222020",
      INIT_71 => X"A8868464868686424242442220202064CA642266A8A6EAA884C8CA8662424286",
      INIT_72 => X"4E4E4E4E4E4E4E4E4E4E90C800840C6486646464646664644466CAEACACAA8A8",
      INIT_73 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_74 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_75 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_76 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_77 => X"4E4E4E6E6E4E4E4E4E4E4E6E6E6E70704E4E4E4E4E4E4E4E6E6E6E4E4E4E4E4E",
      INIT_78 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_79 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_7A => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_7B => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_7C => X"0AA6A6A8CA0E75B9DB53EECACA8620A8FB97CAA8EAEACA20E8504E4E4E4E4E4E",
      INIT_7D => X"4242424244422044C8C8644200000064A4A64220424464420066C8A60A926E4E",
      INIT_7E => X"4E4E4E4E2E4E4E4E4E4E4E2C2C2C4E4E84863030507386204466424288446488",
      INIT_7F => X"6464644242422064868686CAAA64A82E525250ECCCCC86200062C6C8A8CA0C4E",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_190_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_190_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(50),
      ENBWREN => enb_array(50),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(12),
      I4 => \addra[17]\,
      O => ena_array(50)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(12),
      I4 => \addrb[17]\,
      O => enb_array(50)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_1\ : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    enb : in STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ <= \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_1\ <= \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000001502387210",
      INIT_01 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFF00000000000000",
      INIT_02 => X"0000000000000000000000204318720210A84283060000000000000000000000",
      INIT_03 => X"FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000",
      INIT_04 => X"601C700E00000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"00000000000000000000000000000000000000000000000000000002850C636A",
      INIT_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFF000000000000000000",
      INIT_07 => X"00000000000000000000000687C07200800E341C000000000000000000000000",
      INIT_08 => X"FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000",
      INIT_09 => X"2007103000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"000000000000000000000000000000000000000000000000000000023CE700A0",
      INIT_0B => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF000000000000",
      INIT_0C => X"000000000000000000000003580CC745D00345C0000000000000000000000000",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000",
      INIT_0E => X"E000CE0000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"000000000000000000000000000000000000F4000000000000000000A138E241",
      INIT_10 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_11 => X"0001760000000000000000001839E79801000000000000000000000000000000",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_13 => X"0100000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"FFFF000000000000000000000000000000A1CE000000000000000000FE39E6B9",
      INIT_15 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"0002760000000000000000185419E6F002085001000000000000000000000000",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"FFFFFFFFFF00FF00000000000000000000044100000000000000000076E0E680",
      INIT_1A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"004283000000000000000000D00C028000000000000000000000000000000000",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FF000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFF000000000000009F0080000000000000000040189F80",
      INIT_1F => X"000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"009C00C400000000000000009339E68000000000000000000000000000000000",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF004BD1C600000000000000002831E780",
      INIT_24 => X"000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"00EE9DCE0000FFFF000000084971C58400000000000000000000000000000000",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"0000FFFFFFFFFF000000000000FFFFFF00FF00FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF925EFFFFFFFFFFFF00FF9C4073C50E",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFCE7FFFFFFFFFFFFFFFFFDC5071CD0EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7EFFFFFFFFFFFFFFFFF61071C5FF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFA7EFFFFFFFFFFFFFFFFFE7433C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5EFFFFFFFFFFFFFFFFFE6C73C5FF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFE5EFFFFFFFFFFFFFFFFFEF031C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE56FFFFFFFFFFFFFFFFFEF4138FFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFE27FFFFFFFFFFFFFFFFFEF4738FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE27FFFFFFFFFFFFFFFFFEF5718FFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFEA7FFFFFFFFFFFFFFFFFEF3B38FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCAFFFFFFFFFFFFFFFFFFEF833CFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFCAFFFFFFFFFFFFFFFFFFE7953CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFE79E3CFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFCBFFFFFFFFFFFFFFFFFFF7C518BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFF7CB38BFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFC7FFFFFFFFFFFFFFFFFFF78A38BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF78A38BFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFC7FFFFFFFFFFFFFFFFFFF7C178BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF85FFFFFFFFFFFFFFFFFFF78438BFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFF81FFFFFFFFFFFFFFFFFFF78678BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFF8E79FFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFF80FFFFFFFFFFFFFFFFFFFF8E79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFEF8E39FFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFF81FFFFFFFFFFFFFFFFFFEF8C39FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"000F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFEF9C79FFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFF8BFFFFFFFFFFFFFFFFFFEF9C79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFEFBC71FFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFF8FFFFFFFFFFFFFFFFFFFEFBC71FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EFFFFFFFFFFFFFFFFFFEFFC71FFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFF0EFFFFFFFFFFFFFFFFFFEFFC713FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EFFFFFFFFFFFFFFFFFFFFFC713FF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFF",
      INIT_75 => X"FFF0EFFFFFFFFFFFFFFFFFFFFFC713FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EEFFFFFFFFFFFFFFFFFFFBC713FF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000FF",
      INIT_7A => X"FFF0EEFFFFFFFFFFFFFFFFFFFBC71BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0EFFFFFFFFFFFFFFFFFFFFB871BFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_7F => X"FF71EFFFFFFFFFFFFFFFFFFFFB8F1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\,
      ENBWREN => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"00000000000000FF00FFFFFFFFFFFFFFFFF8EFFFFFFFFFFFFFFFFFFFFF8F1BFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_04 => X"FF2DE7FFFFFFFFFFFFFFFFFDFF8F1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"000000000000000000000000000000000000000000000000000000FFFF3FFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00",
      INIT_07 => X"00000000000000000000000000000000FFF0A7FFFFFFFFFFFFFFFFFDFF8F33FF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000",
      INIT_09 => X"002024FFFFFFFFFFFFFFFFEDFF8E32FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF00000000000000",
      INIT_0C => X"00000000000000000000000000000000003920000000000000FFFFADFF8E32FF",
      INIT_0D => X"FFFFFFFF00000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"000D20000000000000FFFFADFF8E32FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"FFFFFF00FF00FF00FFFFFFFFFF000000FFFFFFFF000000000000000000000000",
      INIT_11 => X"000000000000000000000000000000000013E200000000000000001DD48F2600",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"00217000000000000000000FE80E260000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"00000000000000000000000000000000000E83000000000000000004761E2600",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"003ABA00000000000000000A61CF260000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"00000000000000000000000000000000002CE00000000000000000027A062200",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"000EF0000000000000000006010E720000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"000000000000000000000000000000000005E000000000000000000400CF7000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"000180000000000000000002F787B00000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"000000000000000000000000000000000002000000000000000000C1F61E1400",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"000280000000000000000003EF1E340000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000800000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"00000005030000000000000000000000000280000000000000000006EF1E3000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"00028000000000000000000B3F1E300000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000013FF0800000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"00000007FFE8000000000000000000000002800000000000000000909F1E6000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0002800000000000000000401F1E600000000000000000000000000000000000",
      INIT_32 => X"000000000000000000000000000000000000004FFFF600000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000009FFFFF300000000000000000000002C0000000000000000050BF1E2000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0012C00000000000000000E2FF1E600000000000000000000000000000000000",
      INIT_37 => X"000000000000000000000000000000000000003FFFFF98000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000037FFFFFB40000000000000000000005C0000000000000000338DE1E6000",
      INIT_3A => X"F8000000000000000000000000000000FFFFFF00000000000000000000000000",
      INIT_3B => X"0005C00000000000000001DAFE3C40000000000000000000000000000000FFFF",
      INIT_3C => X"FFFFFFFF0000000000000000000000000000047FFFFFEB000000000000000000",
      INIT_3D => X"000000000000000000000000003F0000003F0000000000000000000000000000",
      INIT_3E => X"00000DFFFFFFFF8000000000000000000045C00000000000000002AAFE1E5000",
      INIT_3F => X"00001F8000000000000000000000001FFFFFFFFFFFFF00000000000000000000",
      INIT_40 => X"0045C00000000000000001007E3C40000000000000000000000000003F800000",
      INIT_41 => X"FFFFFFFFFFFF0000000000000000000000005BFFFFFFFE480000000000000000",
      INIT_42 => X"00000000000000000000001F800000000000001FE0000000000000000000FF80",
      INIT_43 => X"00003FFFFFFFFE2000000000000000000045400000000000000007007E1C5000",
      INIT_44 => X"000003000FC0000000000000003C0000FFFFFFFFFFFFFF000000000000000000",
      INIT_45 => X"004540000000000000000E002678F00000000000000000000000070000000000",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFD10000000000000000",
      INIT_47 => X"00000000000000000000300000000000000007000003FFC0000000000F000000",
      INIT_48 => X"0000FFDFFFFFFFFE0000000000000000005540000000000000000EBC3F827000",
      INIT_49 => X"0000000000FC000000003CFF70000000FFFFFFFFFFFFFFFFFFFFFFFFFF000000",
      INIT_4A => X"00554000000000000000033C61F9900000000000000000000000C00000000000",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000CFDFFFFFFFF70000000000000000",
      INIT_4C => X"0000000000000000000300000000000000000000000000000000000000000000",
      INIT_4D => X"00007F9FFFFFFFFF00002000000000009CD904000000000000001B40034C9600",
      INIT_4E => X"00001000000100000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_4F => X"9DCFC0000000000000000480018A91C400000000000000000006000000000000",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000CF8FFFFFFFFB000010C300000000",
      INIT_51 => X"0000000000000000001800000000000000003C00000000800000000000000000",
      INIT_52 => X"FF00CFEFFFFFFFFD9100099800000000BF1CB8000000000000000F6F29FEFC48",
      INIT_53 => X"00000000060000008000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FF062400000000000000144FD807C02000000000000000000040000000000000",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FD7FFFFFFFFD9082AC000000000",
      INIT_56 => X"000000000000000000800000000000000000001E020800000000000000000000",
      INIT_57 => X"FFFF4FCFFFFFFFFFC87B3DFF00000001FE3C9C00000000000000057E1DC9F7E4",
      INIT_58 => X"0000001F010300000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FE332A00000000000000CFFF83F2EFA400000000000000000600000000000000",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE3FFFFFFFF68E378D3C100FFFF",
      INIT_5B => X"0000000000000000180000000000000000000003C08000000000000000000000",
      INIT_5C => X"FFFFCFE7FFFFFFFF69E3C21CFFFFFFFFFFC32BF0C0000000000007DF8006E5E0",
      INIT_5D => X"00000000F00030000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FF9727FCFF00000000004FFE800084E200000000000000006000000000000000",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FF7FFFFFFFFBBC38B80FFFFFFFF",
      INIT_60 => X"00000000000000818000000000000000000000073C078E000000000000000000",
      INIT_61 => X"FFFF77E7FFFFFFFFB7BE00E0B1FFFFFFEF91ACFFFF00000000FF6FFF8001C1E6",
      INIT_62 => X"000000010380C000000000E000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFF",
      INIT_63 => X"F7902FFFFFFFFF00FFFFCEFF8000CCAEFF00000000F001660000000000000000",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFC0000FFF803FFFFD7C0FFFFFFFFF7B9A07853FFFFFF",
      INIT_65 => X"FFFFFF0000FFF01800000000000000000000000001F8000F0000000000000000",
      INIT_66 => X"C01FF7C0FFFFFFFFF841D03E3FFFFFFFDFB57FFFFFFFFFFFFFFFEFFE8000ECAE",
      INIT_67 => X"00000000003F00070000000000000000FFFFFFFFFFFFFFFF600007FFC000001F",
      INIT_68 => X"FF836FFFFFFFFFFFFFFF6CDF8000CDAFFFFFFFFFFFFFF0200000000000000000",
      INIT_69 => X"FFFFFFFFFFFF0000FFFC00000000000001FC1B817FFFFFFFFCB6E8BC07FFFFFF",
      INIT_6A => X"FFFFFFFFFFFFE0C00000000000000000000000001C07C000FF03C00003800000",
      INIT_6B => X"00001380BFFFFFFFEEAB74DE89FEFFFFF4A27EFFFFFFFFFFFFFFED708000C9EF",
      INIT_6C => X"000000001F83F8000000000000080000FFFFFFFFF003FFF00000000000000000",
      INIT_6D => X"FFA72FFFFFFFFFFFFFFFAF9FFF06C9EFFFFFFFFFFFFFF3000000000000000000",
      INIT_6E => X"FFFFFF00FFF800000000000000000000000085105FFFFFFFECB1B44F003FFFFF",
      INIT_6F => X"FFFFFFFFFFFF440000000000000000000000000000E03C000000000000000000",
      INIT_70 => X"000004017FFFFFFF761CDE5F81C3FFFFF9DEBFFFFFFFFFFFFFFFB080367DEDEF",
      INIT_71 => X"00000000000003800000000000000000FFC007FF000000000000000000000000",
      INIT_72 => X"F9F09FFFFFFFFFFFFFFF6018800049AFFFFFFFFFFFFF18000000010000000000",
      INIT_73 => X"C03FFF00000000000000000000001000800000049FFFFFFFF762CE3F840C3FFF",
      INIT_74 => X"FFFFFFFFFFFF6000010001000000000000000000000000FE0080300000000000",
      INIT_75 => X"000002581FFFFFFFFBB01A78E00061FFE5FF3FFFFFFFFFFFFFFFA2F38F8008BE",
      INIT_76 => X"0000000000008000E000010000000000FFE1C000000000000000000000000000",
      INIT_77 => X"E0000FFFFFFFFFFFFFFFE133280703BFFFFFFFFFFFFC80000000000000000000",
      INIT_78 => X"FFC0C0000000000000000000000000000000012007FFFFFFF9B8836B61000E07",
      INIT_79 => X"FFFFFFFFFFF300000000000000000000000000000000C0000000010000000000",
      INIT_7A => X"0000000405FFFFFFFD996EDF100001FCA4002FFFFFFFFFFFFFFFB1F7F089707F",
      INIT_7B => X"000000000000000000800000C0000000FF000000000000000000000000000001",
      INIT_7C => X"56004FFFFFFFFFFFFFFFF00E001F93BFFFFFFFFFFFEC00000000000000000000",
      INIT_7D => X"FF0000000000000000000000000000000000009802FFFFFFFDEB73DC35000000",
      INIT_7E => X"FFFFFFFFFFB00000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000004801FFFFFFFEC8E2D1700000005E001FFFFFFFFFFFFFFFF8C84C1F14FF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\,
      ENBWREN => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(18),
      I1 => addra(16),
      I2 => addra(17),
      I3 => ena,
      O => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(16),
      I2 => addrb(17),
      I3 => enb,
      O => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized70\ is
  port (
    p_186_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized70\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized70\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized70\ is
  signal ena_array : STD_LOGIC_VECTOR ( 51 to 51 );
  signal enb_array : STD_LOGIC_VECTOR ( 51 to 51 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFF2003FF800004000000000001FFCC0000000000000000000000000",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"000FF98000000000000000000000000000007000FFFF180000008FE68003BF7F",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FF800020000000000",
      INITP_04 => X"000000001FFF000000000FFE0406FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFC0001FFFF200FFF8000010000000000007FF00000000000000000000000000",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0007FFF0000000000000000000000000000000000FFF0000000000FE001C0F3F",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFE307FFFF00003000FC0000",
      INITP_09 => X"0000000003FF00000000000080780F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FB0000001FE307FFFF0300F001FFFFE00003FF30000000000000000000000040",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FF01FF980080000000000000000000700000000003FF0F0000000001F8700E3F",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF08000000FE207FFFFFFFFF001FFFFFF",
      INITP_0E => X"00000000030FFF80000001807F402C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"E000000003E40780001FFFF001FFFFFFFFFFFFCC0000000000000000000000F8",
      INIT_00 => X"6264420000222242220000224242222222222220202222424200424442422242",
      INIT_01 => X"2000002020202022222220202020224222222222222220224242626262626262",
      INIT_02 => X"4222000000000002646462646442424242222020222042424242202022222222",
      INIT_03 => X"002062A6C8C8CA8664646275B9B9DDFFFFFDFFFF920AA8A8950C000000000042",
      INIT_04 => X"6620000002000000000000000000000022222022222020222020202242424244",
      INIT_05 => X"7270707270A864424244442220002066EA64426686A6ECA6840CEC8642426264",
      INIT_06 => X"4E4E4E4E4E4E4E4E4E6E6E2E00620CA8866464646464646442EC729292707072",
      INIT_07 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E70707070707070704E4E4E4E4E4E4E4E",
      INIT_08 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_09 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_0A => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_0B => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_0C => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_0D => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_0E => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_0F => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_10 => X"30C88486ECEAC8EAEA840000000033FF0EC80A704E70704C400C502E4E4E4C4C",
      INIT_11 => X"22202266A8AA644442202022000200A60AC840AA579BFFFFFD724EC4E62A2CEA",
      INIT_12 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4EA662A80C2EA664426464424486426664",
      INIT_13 => X"64646442424220664422004486646486880EB750C886A8CCA642002084C8C8EA",
      INIT_14 => X"6464420000422242420000002240222222222020202222224420424442442222",
      INIT_15 => X"2200000000000022222242424242424222222222222220226242626262624242",
      INIT_16 => X"4220000020000022A68662846440424220222022222042424220202020222242",
      INIT_17 => X"02002062A6A8864262848464FDFFFFDFFFDFFFFFFFEAC85711F1240000224062",
      INIT_18 => X"6644000000000022000000000000202022202222202022202000002020222222",
      INIT_19 => X"706E6E7070A6A6642042422020202086A842226686A80EA8A6C8646642204284",
      INIT_1A => X"4E4E4E4E4E4E4E4E4E6E90504264EC668642646464646464A44E706E6E6E6E4E",
      INIT_1B => X"4E4E4E4E4E4E4E4E4E6E707070706E4E2C2C2C2C2C2E4E4E7070707070504E4E",
      INIT_1C => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_1D => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_1E => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_1F => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_20 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_21 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_22 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_23 => X"4E4E4E4E4E4E4E4E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E4C4C4C4C4C4C4C4C",
      INIT_24 => X"A6C84084EC0CECEC660000224499FF880A5050504E4C6E8E2284702E2E2C2E2E",
      INIT_25 => X"2066A8CA882000224222440200000064C684008853302E95FDD2D02A08084C82",
      INIT_26 => X"6664CA4E4C4E4C4E6C4C4E2E2E4E6C6CEA646440202242646464208664208664",
      INIT_27 => X"426464644242226488866464644264648464A8CAAACAEECAECECA8422064CCEE",
      INIT_28 => X"0000002022444242222220000000000000222220222220204222226442424242",
      INIT_29 => X"0000000000000022222220202022224220222220222222204242646422000000",
      INIT_2A => X"6420426644220022A6A664626422442222222220202242424222202020202022",
      INIT_2B => X"202042646442424242626400A8FFFFFFFFFFFDFFFFFF0A2CA800680000222222",
      INIT_2C => X"8464424000022284200000000000000000000000000000024242646486664420",
      INIT_2D => X"4E4E4E504EEAC8A842220000000064CACA644244424222442222C87462424264",
      INIT_2E => X"706E6E6E6E4E4E2E4E4E505020842CE866444464426422020C50504E4E4E4E4E",
      INIT_2F => X"6E4E4E4E6E6C4E504E2CEACAA664664464444464646444446486C80A2C4E7090",
      INIT_30 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_31 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_32 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_33 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E4E4E4E4E4E4E4E",
      INIT_34 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_35 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_36 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_37 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4C4C4C",
      INIT_38 => X"86864286CCCACCCA6444AA55FFDD0000606262A62E4E4E7064624E2E2E4E4E2E",
      INIT_39 => X"88CA8842000000228442220000002064E842000066A8A8EC0E2C704C2A6E6EE6",
      INIT_3A => X"A4A6AACC0C4E2C0C0E30504E4E4E2E50A888CA86644264A66666426642226642",
      INIT_3B => X"2244646664420064A8CAEAC8866464A684646464A8CACAECCAECECECA8644200",
      INIT_3C => X"0000000022424222222020000000000000202022202022224242006464644422",
      INIT_3D => X"0020000020000022202022424242222220202220222022204242424220000000",
      INIT_3E => X"6284646264646464C6C682626420424242422220202020202020202222202222",
      INIT_3F => X"424262848486A6A684846442000EFFFFFFFFFFFFFFFFFD2CD44CF67020002062",
      INIT_40 => X"64648686664664EA9270504E2C0CEAE8A6A68484646242424244646464444222",
      INIT_41 => X"6E7070707070724E2200000000204062200002222444222044400CB4A4204264",
      INIT_42 => X"2C5070704E4E6E4E4E6E92EC42849295A8868866660E500C7070706E706E6E70",
      INIT_43 => X"4E4E4E4E4E7070EAC884846442446444444444446464646444444222426486A8",
      INIT_44 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_45 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_46 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_47 => X"4E4E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_48 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_49 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_4A => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_4B => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_4C => X"0EAA42648888AA88420E5377DD20CCECCA8600622E4E500E2242504E2C4E4E4E",
      INIT_4D => X"88420022220000426464222000002042862022004466442262C6C8C8C6E8A4C8",
      INIT_4E => X"4064A8CACAEC72504E2C4C4C4C4E4E50CCA8AA668686C8C88664668864648888",
      INIT_4F => X"2200426486860064848484848684628484628486848486A6CAECECECECCC8822",
      INIT_50 => X"000000202242422020000020200000002020202200002020620EC8A684422244",
      INIT_51 => X"2222222222202022202242424222202020202220222022204242626242422000",
      INIT_52 => X"2042426284626284E8E8A4848420204222222200202222424242644242222020",
      INIT_53 => X"440200000000000020000000002213FFFFFFDFFFDDFFFF72A6E80AB2EA000222",
      INIT_54 => X"646466648644642E909070909090909092929090707070702E2E0CEAC8A6A6A4",
      INIT_55 => X"707070709070926EEAA88484A6C80A2CA8424220204286CA94707070A46264C8",
      INIT_56 => X"4486EC5070706E4E4E6E72C886C8950E86A6A866CC559290906E706E6E707070",
      INIT_57 => X"2E2E2E502EEC0E0CCA8686866486666466646464646666664646666644444222",
      INIT_58 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_59 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_5A => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_5B => X"4E4E4E4E4E4E4E4E4E4E4E4E2E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_5C => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_5D => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_5E => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_5F => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_60 => X"7577335330CCAA66645353302042862022CCECCA2C0A0C860064704E2E4E4C4E",
      INIT_61 => X"00202200004444426444424222200000000000002220200042420042A8C8840E",
      INIT_62 => X"AA442040C6E82E77957270704C4C6E4E8686A8CC0E0E0E0CEA42424242864442",
      INIT_63 => X"2222424062864242A6A6A6A6866464648484A6A6848684848686C8EAECECECEC",
      INIT_64 => X"000000202222200000000020202022222022222000002020E8707070C8402222",
      INIT_65 => X"2020202020222222202022424220202220202220222022204220424242420000",
      INIT_66 => X"22226642204242860CEAA6848442424442422222222222224264646442422220",
      INIT_67 => X"907070706E4C2C0ACAA8A886640022B9FFFFFFFFFFFFFFDD4E6484286E840000",
      INIT_68 => X"846666648666642C704E4E4E4E4E70706E6E6E6E707070707070909090909092",
      INIT_69 => X"2E4E2C0C2E2E4E709494949494B29290B27070704E4E6E924E6E906EA4846464",
      INIT_6A => X"444464A60C70704E706E928620EC506686A886648852708E9070927070704E2E",
      INIT_6B => X"2E4E702C862020A60EEAA8A88666646444444444444444444444444444646466",
      INIT_6C => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_6D => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_6E => X"4E4E4E4E4E4E4E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_6F => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E5050504E50",
      INIT_70 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_71 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_72 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_73 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_74 => X"CA0E2E7375537575C830A8862042200020640CEA5072EA6400EA704E4E6E4E4E",
      INIT_75 => X"202242222244644244644422220000000020006484A6C60C4EA8220040624264",
      INIT_76 => X"ECEE8862628275BBF16620CA524E4E6E4E2E4E2E300E30330E64202042864220",
      INIT_77 => X"2222422020646442A6A88686864242446486A684C6C884A6A8644264A6CAECEC",
      INIT_78 => X"2222202020222020000000002220222222422200000020644E704E6E70EA6420",
      INIT_79 => X"2020202020222222222242444222222200002000202020002220422022420020",
      INIT_7A => X"0000000000000000202020424422222242424222222242424264644442422220",
      INIT_7B => X"4E4E4E6E6E4E70509090909092704C6EFFFFFFFFFFFFFFFFB775EAC4D6D88620",
      INIT_7C => X"846464848666642E705050504E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_7D => X"648664424242426484A6C80A2C4E70906E6E908E6E706E4E4E6E6E2C84642064",
      INIT_7E => X"64664442A6EA2E706E707042000EC86688886642EA90904E2EE8A8A664646464",
      INIT_7F => X"4E4E6EA664AA8484ECECA6846464646464646464646464646464646464646464",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_186_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_186_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(51),
      ENBWREN => enb_array(51),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(13),
      I4 => \addra[17]\,
      O => ena_array(51)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(13),
      I4 => \addrb[17]\,
      O => enb_array(51)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized71\ is
  port (
    p_182_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized71\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized71\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized71\ is
  signal ena_array : STD_LOGIC_VECTOR ( 52 to 52 );
  signal enb_array : STD_LOGIC_VECTOR ( 52 to 52 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFDEC4000000000000000000000FE0000000063CBFC00000000E003801C7F",
      INITP_02 => X"1E81FFE07FFFFFFFFFFFFFFFFFFFFFFFC240000001C00C000000FFF001FFFFFF",
      INITP_03 => X"800000000C3CFF00010000000080007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"C040000000C01C4000001FE001FFFFFFFFFFFDF67FFE000000000000000001FF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FC01FFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFDF7FFF000000000000000001FFE30000000F1E3FFC01C000000000007F",
      INITP_07 => X"00000F800FFFFFFFFFFFFFFFFFFFFFFF80000000008003C0000007E001FF0000",
      INITP_08 => X"FFE03C0003C3BFFFFBFC0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"8000000000000180000003C401F0000003FFFF83FFFF000000000000000001FF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003030001FFFFFFFC7FFFFFFFFFFFFF",
      INITP_0B => X"003FFDBBBFFE000000000000000001FFFFF8FFE0007063FFFFFE0000000030FF",
      INITP_0C => X"000001C0007FFFFFF83FFFFFFFFFFFFF0000000000000300000000CF01C00000",
      INITP_0D => X"FFFFFFF8001E3FFFFFFF00000000B8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"0000000000000B000000000807FE0000000FFD3B3FFF000000000000007F83FF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000F00003FFFF803FFFFFFFFFFFFF",
      INIT_00 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_01 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_02 => X"70704E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_03 => X"705070704E50707090707090707070904E4E4E4E4E4E4E4E4E4E702E0C0C2C4E",
      INIT_04 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_05 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_06 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_07 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_08 => X"424264CAEAEC737597EE6442644220424240C80C72508620002E704E4E4E4E4E",
      INIT_09 => X"64644442444242202022424424220000202042C8A4C6A4E8280A2CC662404464",
      INIT_0A => X"EA0C0CEC4400110EB874CACA0EEC2E706E6E4E4E2E0EEECCCA20004466862244",
      INIT_0B => X"220000200022442286862042A86442424286A6A6A6A68486648484646486A6A8",
      INIT_0C => X"4242222222222220000000222020202242220000002020CA704E4E4E4E702EA6",
      INIT_0D => X"2020202020202220224244644442222020202220222022202220424242422242",
      INIT_0E => X"EC0ECAA8C8866464422020202000200020202020202020202042424242222220",
      INIT_0F => X"4E4E4E6E4E4E4E4E4E6E706E4C6E6E2A72FDFFFFFFB98899DF97B7865555AA44",
      INIT_10 => X"866464646444644E504E4E4E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E4E4E4E4E",
      INIT_11 => X"4424444444444444424222204264A8CA4E7070704E4E4E4E4E4E700AEA642088",
      INIT_12 => X"646666666664A80C7092E82088EC8688A8644284702CA6646464646444444444",
      INIT_13 => X"7070C88484C80C62C80CC8A8A886866444444464646464446464646464646466",
      INIT_14 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_15 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_16 => X"EA0C5070504E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_17 => X"A6A6EA2C2E2C0AE80AEAEAC8C8C8EA0C4E4E4E4E4E4E4E4E70702EA6626284A4",
      INIT_18 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_19 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_1A => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_1B => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_1C => X"000064CAA864CAA832ECCA8622A8446486868664A8CA6602424E6E4E4E4E4E4E",
      INIT_1D => X"202020224220A80C8440000000222244A68686C6C6E8A4A44040628282626282",
      INIT_1E => X"C4A6CCCC3053880060E86EF6B40AA6C84E706E6E4E4E502EA8624286A8660020",
      INIT_1F => X"0C86200000002042206484CAECA862202242648684648486646484A6A6846484",
      INIT_20 => X"22222222222200000000002220202022422000000020200C704E4E4E4E4E4E72",
      INIT_21 => X"0020202020202222202022424222222220202220222022202222424242222022",
      INIT_22 => X"624E7270727070707050502E2E0C0CC862626442222020200000200000200000",
      INIT_23 => X"50504E4E4E4E4E4E4E2E4E2E4E502C4E0A72FFFFFF100077FFD9D9B988543040",
      INIT_24 => X"86868686644484504E4E4E4E4E4E704E4E504E4E4E4E4E4E4E50504E50707070",
      INIT_25 => X"866464666464666664666666644444224286EA5070504E4E504E70E8A88664A8",
      INIT_26 => X"6464666686A8A88650706220AA6686A886648673722EC8A8E80CEC8866666664",
      INIT_27 => X"702E62646220A6A6840AEAC8A886644242424242424242424242424242424464",
      INIT_28 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_29 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_2A => X"2062C85072704E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_2B => X"A48484A6C6C6C6A44242422020002042C8EA0C2E50504E4E702CEA6242648482",
      INIT_2C => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_2D => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_2E => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_2F => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_30 => X"0000226442206420A8CA664242442044A822222286A80002A6706E4E4E4E4E2E",
      INIT_31 => X"848442222020EA92922EEC6620002084A6C88484C6E8C862644264A642002242",
      INIT_32 => X"646462C873DBBB55AA00402CF6F670E886C80A4C6E6E6E6E4E704E4E2E0AC8C8",
      INIT_33 => X"90702EEAEAEA0C50ECA8A6A8A8A6A68422000042A686424464848684A6A6A6A4",
      INIT_34 => X"22222222222020200000002220202042422020000020000C704E4E4E4E4E4E4E",
      INIT_35 => X"4242444242424220202000000000202000002000200000002222202222202022",
      INIT_36 => X"A40C4E4E4E4E4E6E6E6E6E6E6E70904C64848686868686646466646444444444",
      INIT_37 => X"0C2C4E4E7070704E4E2E4E4E2C2C4E2C4E0AB9FFFFDB97FFFFFF86110EB0D24E",
      INIT_38 => X"428664646444864E4E4E4E4E4E2E2C0AEAEAEAC8C8C8A8A686A8A8A8A8C8CAEA",
      INIT_39 => X"6264646442644464646444446464666646446284EA4E704E2C702A6062CA6442",
      INIT_3A => X"644244444486CAC80CA640646664A68844A8EA86646652B77072EC8686646464",
      INIT_3B => X"70A62220404040CA82E8EAA46464646464644444444444444464646464646262",
      INIT_3C => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_3D => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_3E => X"642020840C4E6E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_3F => X"C8C8C8C8C6C6E8E8C8C6A6A6A68464848486C8EA0C4E4E702CC8A64242646484",
      INIT_40 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_41 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_42 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_43 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_44 => X"0042424242420000648686424244426662442222202222222C704E4E4E4E4E4E",
      INIT_45 => X"7070704E0AE82C504E5090906E0A64002020202222224468A684A6C884200002",
      INIT_46 => X"8484626484A82EB9FD99A800208672FC2C8613330E4E6E6C4E504E6E4E709090",
      INIT_47 => X"4E4E70707070706E70700CA64242422042A40A4E704EC86484848484A6C8C6A6",
      INIT_48 => X"00002222220000220000000000002222000000000000200C4E4E4E4E4E4E4E4E",
      INIT_49 => X"8686888622220222204264442242424022002220020200000000000000000000",
      INIT_4A => X"B26E4E4E4C4E4E2E4E4E6E4E4E4E700A42646486A6868664868686A886868686",
      INIT_4B => X"66666466A8EA0C2E706E6E6E4E4E2E4E4E4C0AFBFFFFFFFFFF88228A66EAB2D0",
      INIT_4C => X"426664666462A44E4E4E4E0CCAA8A8A6868886868686866686A8A8A888868686",
      INIT_4D => X"646464646464646466666464646464644464666686A80C507050A820C62E2000",
      INIT_4E => X"64644444444464A8CA2086884466A86466A6622440C2ECFDB7CA868464646464",
      INIT_4F => X"2E406262A8C840A884A6EAC8A6A8646442424242424444444444444444444464",
      INIT_50 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E4E504E4E6E4E70",
      INIT_51 => X"4E704E70502EC8622050706E6E4E4E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_52 => X"624220002042A82E70704E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_53 => X"C8C8E8E8E8C8C6C6C6A6C8E8E8EA0A0AE8E8E8E8E8E80A0AA4C6C88440424242",
      INIT_54 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_55 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_56 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_57 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_58 => X"66864242424264AA64A864426442642062860C2EC68622224E704E4E4E4E4E4E",
      INIT_59 => X"6E4E4E707070704E4E4E6E6E6E922E6400000000000000000000648664200000",
      INIT_5A => X"8464626486846484CA74DBB9EC624062E8DB570200EA502E4C4E502E4E4E6E4E",
      INIT_5B => X"4E4E4E4E4E4E4E4E4E6E70500CC8C8EA0E507070707050504E2E0AC68484A6A6",
      INIT_5C => X"22202000000000000042422020202000200000000020C8704E4E4E4E4E4E4E4E",
      INIT_5D => X"6486424220224422222444222244888622448686666464644464444242424220",
      INIT_5E => X"B4EA4E4E4E6E4E2E4E4E4E4E4E4E70E842428486868686868686868666868686",
      INIT_5F => X"8888868686868486A6EA2E4E50704E4E4E4E2C50FF7744B9770033532EE80AB0",
      INIT_60 => X"EC6466646442EA72904CEAEAC8C8C8CAA8A8A8A8A8A8A8A88686868686868686",
      INIT_61 => X"4444646444444464444444444464646444646666646486A84E50402050720E55",
      INIT_62 => X"44444444666486A686A8EC4444886444868486A884600A30EAA6868686646444",
      INIT_63 => X"CA40626420A8A662A6A4EACA8684444444444444444444444444444444446464",
      INIT_64 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E4E4E4E4E4E4E70",
      INIT_65 => X"702C0A2C0CC8A6A600A6706E4E704E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E",
      INIT_66 => X"6442422222002042E82E70707070504E4E4E4E4E4E4E4E4E6E4E4E4E6E4E4E70",
      INIT_67 => X"C6C6C6C6C6A6A6A6A6A6A6C6C6C6C6C6A6A6A6C8C8C8E80A0A0AE8A484848462",
      INIT_68 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_69 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_6A => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_6B => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_6C => X"CAEC86866442446600AA8664642020200AC80C9270EC0066706E4E4E4E4E4E4E",
      INIT_6D => X"4E4E4E704E4E4E4E4E4C4E6E4E50704ECAA6622020000000000000002066888A",
      INIT_6E => X"64648484A6A6A4A6A684A630B9D953862066989670F8B652504E4E4E6E4E4E50",
      INIT_6F => X"4E4E4E4E4E4E4E4E6E4E4E70707070704E506E4E4E4E4E506E70704E2CEAA662",
      INIT_70 => X"6664220000000000A6727050504E2E0C0AE8C8C8A4C64E704E4E4E4E4E4E4E4E",
      INIT_71 => X"848484864222424222220200226486862264A6868686A6A68664648686646666",
      INIT_72 => X"64422E704E4E4E4E4E4E4E4E4E4E4E0A6286A6A6868686666464424466866486",
      INIT_73 => X"86868686868686A8866686A60C506E4E704E4E2CD90E003322CA759594E82C0A",
      INIT_74 => X"A8428642440ED9D994B7B70C0A2C0ECAEACAA8A8868686868686868686868686",
      INIT_75 => X"424242424242424242424242424242426444446466868684C8A600A850EACAEE",
      INIT_76 => X"44444242446486A8C8ECA82266864264848686E60C864A2CA8EAEAA686644464",
      INIT_77 => X"A86440404040CA62A662A6C88664646442422222222222222222222242424242",
      INIT_78 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E50",
      INIT_79 => X"0AC8C6E8C8A6C8C8644250704E4E4E4E4E4E4E4E4E4E4E4E6E4E4E4E4E4E4E4E",
      INIT_7A => X"A6A4A484848462622062A6C8C8EA2C5070707070707070706E6E4E6E7070704E",
      INIT_7B => X"C6C6C6C8C8E8E8C8C6C6C6C6C6C6C6C6A6A6A6A6A6A6A6A62A2A2C0AE8C6C4C6",
      INIT_7C => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_7D => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_7E => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_7F => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_182_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_182_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(52),
      ENBWREN => enb_array(52),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[17]\,
      O => ena_array(52)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[17]\,
      O => enb_array(52)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized72\ is
  port (
    p_178_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized72\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized72\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized72\ is
  signal ena_array : STD_LOGIC_VECTOR ( 53 to 53 );
  signal enb_array : STD_LOGIC_VECTOR ( 53 to 53 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0003FE741FFFF00080000000007FFFFFFFFFFFFF00039FFFFFFFFFE08001C0FF",
      INITP_01 => X"0000041C00007FFF681FFFFFFFFFFFFF0000000000000700000000180E3C0000",
      INITP_02 => X"FFFFFFFFC000E3FFFFFFFFFC0007F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"000000000000070000000010181D80000000FEE01FFFF000000000FE007FFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000030000000000001FFFFFFFFFFFFE",
      INITP_05 => X"00007CE01FFFF800000000FE00FFFFFFFFFFFFFFF800387FFFFFFFFF800FFCFF",
      INITP_06 => X"0000000000000000000DFFFFFFFFFFFE00000000000003000000000032EF8000",
      INITP_07 => X"FFFFFFFFFF00071E7FFFFFFFE3CFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"00000000000003000000000067F7C00000001F203FFFF80078000FFE00FFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000008C07FFFFFFFFE",
      INITP_0A => X"00001F407FFFFE0078FC0FFE00FFFFFFFFFFFFFFFFC001E4FFFFFFFFFFCFFDFF",
      INITP_0B => X"00000000000000000000000FFFF0FFFE00000000000007000000000048FB0000",
      INITP_0C => X"FFFFFFFFFFF80038FFFFFFFFFFE7FFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"0000000000000720000000009F7BE00000001F007FFFFE0C7FFFFFFE00FFFFFF",
      INITP_0E => X"FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000F80000C01FFC",
      INITP_0F => X"00000600FFFFFF047FFFFFFE00FFFFFFFFFFFFFFFFFF000F1FFFFFFFFFF3FBFF",
      INIT_00 => X"53CA00448642200022AAA86440C8C60C906EE882A6CA20CA904E4E4E4E4E4E4E",
      INIT_01 => X"4E4E6E4E4C4E4E4E4E4E4E4E4E4E4E70929270704E4E2C0C2C4E2EA8200044AC",
      INIT_02 => X"A686626284A6A6A6A6C8A684A6CA53BB55866206AEF48E9272084C504E4E4E2E",
      INIT_03 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E4E4E4E4E4E4E4E4E4E4E4E4E4E50502E0C",
      INIT_04 => X"6686442000000000E892704E6E6E7070909070927070904C4E4E4E4E4E4E4E4E",
      INIT_05 => X"2E84646422222222422222204264868642446666868686648664646464648664",
      INIT_06 => X"004284504E4E4E4E4E4E4E4E4E4E4E2C50705092EA40844244644444646464A8",
      INIT_07 => X"A8A8A8A8A88888A88886664464C82E724E4E6E2C4EB7B96620977270A42CEA20",
      INIT_08 => X"6286208832750EEAAAEE32D9B670EACAA6A6A6A8A8A8A8A8A8A8A8A8A8868686",
      INIT_09 => X"42424242444444444444444444444444444242424464A6C8C84220100EEAA844",
      INIT_0A => X"4242422222426486CAA842448644646484844060627228AEA6EAEA8464424242",
      INIT_0B => X"62624064868684868462A6A88684644444444442424444446444444444444444",
      INIT_0C => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E502C",
      INIT_0D => X"C60A0AEA0CEAA8A68620C870504E702E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_0E => X"C4C4C4C4A4A4A4826262426240406284EA0A0C0C0A2C2E4E7070724E2E70500A",
      INIT_0F => X"A4A4A6C6C6E8C6C6A6A4A6C6C6C8E8E8E8E8E8E8E808E8E8C4C6E80A2A08E6E6",
      INIT_10 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_11 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_12 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_13 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_14 => X"2020002242422200004488A8A67270706E4E4E4E2EEE22EA704E4E4E4E4E4E4E",
      INIT_15 => X"504E4E4E4E4E4E4E4E4E4E4E4E6E6E4C4E6E6E6E6E70707070709092700C8420",
      INIT_16 => X"702CC8826284A6C8C8CAC8C8C8A686A832BB55A840822CB28E6E4E7450504E4E",
      INIT_17 => X"4E4E4E4E4E4E4E4E2E4E4E4E4E4E4E4E6E4E4E4E4E4E4E6E4E4E4E4E4E6E7070",
      INIT_18 => X"6486644444444422E8704E4E4E4C4E4E4E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_19 => X"EA64422000222222002222224286A888444444222200000050727272727250A6",
      INIT_1A => X"CC42202E504E4E4E4E4E4E4E4E4E4E4E4E4E4E72E840A88442444444444242CA",
      INIT_1B => X"A8A8A888868686888688A886646486CA4E704E4E2C9497000EDB5082C6A62042",
      INIT_1C => X"6464643030ECEA40C6E8A62EFD50E8080CEAC8A8A6868686A8A8A886868686A8",
      INIT_1D => X"444442424244444444444444646464646464644442424264CAA8AA0EA8A86444",
      INIT_1E => X"4444424244424242648664664442644262606040402C9246A6A6C88484866464",
      INIT_1F => X"4042624264A8A8A8A684A6C8A686646442424242424242424242424242424242",
      INIT_20 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E50C8",
      INIT_21 => X"C6E8C8C6C8C8A6A88642422E724E4E704E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_22 => X"C6C6C6A684848484A4A4A48484848262626284626262628284A6C8A682A6C884",
      INIT_23 => X"C6C6C6C6C6C8C6C6C6A4A6C6A6A6C6C6C6C6C6C6C6E80A08E8E8C6A4C6C6C4C6",
      INIT_24 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_25 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_26 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_27 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_28 => X"0C8640202020202084884466506E6E4C2E4E4E6E2E3144EC6E4E4E4E4E4E4E4E",
      INIT_29 => X"50502E2E4E4E4E4E4E4E4E4E4E4E4E6E4E4E4E4E4E4E4E4E4E4E4E4E6E909090",
      INIT_2A => X"4E70704E0AC6A6A6C8C8C8CAEAC8A6A6A6C8309977CA4040620A706E4C5072B7",
      INIT_2B => X"4E4E4E4E4E4E4E4E504E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E",
      INIT_2C => X"66864444646444220A704E4E4E4E504E4E4E6E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_2D => X"40CAECECCA222222000000224242444444422222442000004E6E6E4C6E7070A6",
      INIT_2E => X"AA00C870704E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4EC6848444444444446464C8",
      INIT_2F => X"6464646464646686A8868688A8A88686C82E50704E70C88675720CC88440CA86",
      INIT_30 => X"6420303064A62EEA446828A610DB708E0CECEAEACAA886868686646464646442",
      INIT_31 => X"42424242424242424444444442424242444244646666646464A8A86642424466",
      INIT_32 => X"424242224444646664A8A864226464426260828640C4B5248484EACAA6866442",
      INIT_33 => X"424262626464ECC8866486A8A684424242424242424242424242424242424244",
      INIT_34 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E704E4E4E4E4E4E4E4E4E4E4E4C704E84",
      INIT_35 => X"6262848282848484848420C84E2CE84E70507050505050504E504E4E4E4E4E4E",
      INIT_36 => X"A6A4A6A48484A484C4A4A4A48484846262626262626260604040404040404262",
      INIT_37 => X"C6C6C6A4A6C6C6C6C6C6C6C6A6A4A6A6A4848484A4A4A4A6A6A6C6C6C6C6C6C6",
      INIT_38 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_39 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_3A => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_3B => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_3C => X"707050EA84C60A4E92506420706E4E4E2E4E6E6E7053420E4E4E4E4E4E4E4E4E",
      INIT_3D => X"400A70502E2C4E4E4E4E4E4E4E4E4E2C4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E",
      INIT_3E => X"4E4E4E7070502E0CC8A6A6C8C8C8C8C8C8C8C8C8EC7499336686C406D4B4DD6A",
      INIT_3F => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E",
      INIT_40 => X"86866464866444420C504E4E4E4E4E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_41 => X"62709292506220006440408484200000420020CA7272500C704E4C6E6E4E5084",
      INIT_42 => X"426470704E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E70E8A4C84444444422644284",
      INIT_43 => X"8686868886866664646464646486A8CACACAEC4E4E4E2E96E8EA946462CC86CC",
      INIT_44 => X"420E2E62A62E4ED78E048A2AA832D96E2E0CC884646464868686868686868686",
      INIT_45 => X"646444444444424242424242424444446464444444446486C8A8864244446444",
      INIT_46 => X"4242422222224264A8868866426442626482A4A8EAC28E2A4084EAC886846664",
      INIT_47 => X"62406284648686ECA66484A8A886646444424242424242424444444444444444",
      INIT_48 => X"4E4E4E4E4E4E4E4E4E4E704E2C2E50504E4E4E4E4E4E4E4E4E4E4E4E4E700C42",
      INIT_49 => X"A4A4C6A6A4A6C8C8C6C8A6C80AE8A4C80A0AEAE8E8C8A6A6E84E4E4E70705050",
      INIT_4A => X"A6A6C6C6C6C6A6A6C6A4A4A684848484848484A4A6C6C6C6A6A6A4A4A68484A4",
      INIT_4B => X"C6C6A6C6C6C6C6C6C6C6C6C6C6A6A6A4A6A6A6A6A6A484A4A4A6C6C6C6C6C6A6",
      INIT_4C => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_4D => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_4E => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_4F => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E70706E4E4E",
      INIT_50 => X"6E6E4E70707070708E70EA200A704E2E6E4C4C4E507584706E4E4E4E4E4E4E4E",
      INIT_51 => X"9896527272706E4E4E4E4E4E4E4E2E4E4E4E4E4E4E6E6E6E6E4E4E4E2E2E4E4E",
      INIT_52 => X"4E4E4E4E4E6E706E4E2CEAA8A6A8C8E8EAC8C886A886CA5097B771C88631CCF2",
      INIT_53 => X"4E4E4E4E4E4E4E4E6E6E6E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_54 => X"64866466864444442E504E4E4E4E4E4E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_55 => X"C6706E4E70EACACA92504E70702EEAEAEAA686EA706E6E6E4E4E4E4E4E4E3064",
      INIT_56 => X"002E704C4E4E4E4E4E4E4E4E4E4E4E4E4E4C4E4E4E4E4EA64444666686CA8440",
      INIT_57 => X"66666686868686868686A6868464644486CAEC724E6ED82EA40C6464888888A8",
      INIT_58 => X"861064C82EE8C6E6574E028C2CCA990EA6A6C8CAEACACAA88686648686866464",
      INIT_59 => X"424242424242424242424242424242424242444444446464A4ECCA8622444442",
      INIT_5A => X"42424222444444668686AACA4242626262604020EA9024504084C8A686646442",
      INIT_5B => X"4042864242646486A86484A68464644242424242422222222222224242424242",
      INIT_5C => X"2C4E4E4E6E7070707070700CA46284A62C4E704E4E4E4E4E4E4E4E4E4E700C42",
      INIT_5D => X"A6A4C6C6A48262A4C6A6C8A6C6C6EAC8C6C6C6C6A6A6846282E8E8E80A0A0C2C",
      INIT_5E => X"6464626262646264626464646484A684A6A4A4A4C6C4C6E6C6E8E8E8C6A4A4A4",
      INIT_5F => X"C6C6C6E8E8E8E8C6C6C6C6E8E8C6C6A6C6C6C6C6C6C6E6E8C6C6C6E8C8C6C8C6",
      INIT_60 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_61 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_62 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_63 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4C4E4E4E4E70504EE8E6EA2E704E",
      INIT_64 => X"4E4E4E4E4E4E4E4E4E4E5084202E906C4E4E2C2EFB4E0A704E4E4E4E4E4E4E4E",
      INIT_65 => X"2CB4FAB26E4E0C0E6E4E4E4E4E4E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_66 => X"4E4E4E4E4E4E4E4E6E70704E0CE8C8C8CAC8C8EAC8C8C8C8C8EC539975CA20EA",
      INIT_67 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_68 => X"64666444646442626E6E4E4E4E4E4E4E4E4E4E2E2E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_69 => X"A8704E4E4E706E706E6E8E6E6E6E90907090906E4E4E4E4E4E4E2E4E6E6E4E62",
      INIT_6A => X"E8704E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E4E4E4E4E70E84444668830734220",
      INIT_6B => X"868686646466666466868686868686866442660E72720C0CA820226644A8CC00",
      INIT_6C => X"0C86882A26464626E2792C428ECC32B54C4E2EECA88686666464646664646464",
      INIT_6D => X"64646464646464644444444444444444646464646464424264A6CAC842642222",
      INIT_6E => X"42424242222242426686CA86848462426060824240D3266E42644CEC62846464",
      INIT_6F => X"404264226442CA86A86484A6A684646422222222424242222222222222424244",
      INIT_70 => X"A4A4A6A6A6C8C8C80A0CE8A4A6A682400020EC92704E50504E4E4E4E4E72CA40",
      INIT_71 => X"8484C8EAC8A8642282A4C6A4A4C6C8EA0A0A0A0A0AE8E8E6C6A6A6C6A6A6A6A4",
      INIT_72 => X"E8C8A684848484848282848484848484A4A4C6C4C4A4A4A4A4A4A48484848484",
      INIT_73 => X"A4848284A6C8C8A684A4A6C6C6A6C6C6C8C8C8E8E8E8E8E8C6C6C6C6C6C6E8EA",
      INIT_74 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_75 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_76 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_77 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4C4E2E4E4E6E6E2C4A08E8A620400C92",
      INIT_78 => X"4E4E4E4E4E4E4E4E4E4C705042200C928E7052750EA8504C4E4E4E4E4E4E4E4E",
      INIT_79 => X"A662C64CF8F84C904E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_7A => X"4E4E4E4E4E4E4E4E4E4E4E4E504E2C0AEAC8C8C8C8C8C8C8C8C8C8C82EB77573",
      INIT_7B => X"6E6E4E4E4E4E4E4E4E4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_7C => X"64646464666464866E4E4E4E4E4E4E6E6E6E6E6E4E4E6E6E6E6E6E6E6E6E4E4E",
      INIT_7D => X"EA904C4E4E4E6E707070704E704E4E4E707070709070706E4E4E2E4E6E6E2E42",
      INIT_7E => X"4E704E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E702C64426666CA306286",
      INIT_7F => X"86868686868888868686866664668686A8A88864EA0C50EA40446666AAEC8642",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_178_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_178_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(53),
      ENBWREN => enb_array(53),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[17]\,
      O => ena_array(53)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[17]\,
      O => enb_array(53)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized73\ is
  port (
    p_174_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized73\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized73\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized73\ is
  signal ena_array : STD_LOGIC_VECTOR ( 54 to 54 );
  signal enb_array : STD_LOGIC_VECTOR ( 54 to 54 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000039000001FFC0000000000000F38000000003FBFC000",
      INITP_01 => X"FFFFFFFFFFFFC003E7FFFFFFFFF8C7FFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"0600000000100F7C000000017BFFF00000001403FFFFFF047F0003FE00FFFFFF",
      INITP_03 => X"FFFFFC00FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000008000000C",
      INITP_04 => X"00000E07FFFFFF807C00003E00FF0000FFFFFFFFFFFFF840601FFFFFFFFC1FFF",
      INITP_05 => X"F900000000000000000000000000000007000000001007FE0000000663FC8000",
      INITP_06 => X"0FFFFFFFFFFFFF00040FFFFF03FE3FFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"03000000000003F8000000068FFD900000000627FFFFFF807300000600F80000",
      INITP_08 => X"FFFFE0003FFFFFFFFFFFFFFFFFFFFFFFE000000000007C000000000000000000",
      INITP_09 => X"0000021FFFFFFFC24080000100F0000000FFFFFFFFFFFF800787FF00001FFFFF",
      INITP_0A => X"020000001C7C0F80000000000000000003000000000001F0000000043FFBF000",
      INITP_0B => X"007FFFFFFFFFFFE007C3FF000000FFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"03000000000005F8000000067B7FF0000000000FFFFFFFC00000000000000000",
      INITP_0D => X"FFFE00000FFFFFFFFFFFFFFFFFFFFFFF0300C0001F7FC07803800000C09C1C00",
      INITP_0E => X"0000031FFFFFFFC00020000000000000003FFFFFFFFFFFFC07E3FFFC00001FFF",
      INITP_0F => X"0000000003FCFC0383F0000000FC7FF802000000000007F000000006E1BFF000",
      INIT_00 => X"EC6428462626462624EAB50246700E97702CEAC8A8A8A8868686868686868686",
      INIT_01 => X"444242424242424242424242424242424242444464646666646486A6642042AA",
      INIT_02 => X"4242424242424444446486C8A884624282A462860C4E6E4C62844C972EC86442",
      INIT_03 => X"62862222A8866464A66464A68664424222222222222222222222222222222222",
      INIT_04 => X"C6C6C6C6A6A6848462828284A6A484844240840A2C4E4E2E4E6E6E707072C840",
      INIT_05 => X"8484C6C8A6A686646284846284848484C6C8C8E8E8E80A0A0AEAEA0AE8C8C6A6",
      INIT_06 => X"C6C6C6C6C6C6C6C6A6A6A686648484A6848486A6A6A6A6A6A6A4A4A4A4A4A4A4",
      INIT_07 => X"C6A6A4A6C6C6C6C6C6A6A6A6A4A6C6C8C8C6C6C6C6C6C6E6A6A4A6C6C6C6A6A6",
      INIT_08 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_09 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_0A => X"4E4E4E704E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_0B => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E4E6E6E4E4E4C282606E8A620008450",
      INIT_0C => X"6E4E4E6E6E4E6E6E4E904C70506420A84E2EEC6486504E4E4E4E4E4E4E4E4E4E",
      INIT_0D => X"FDB973A4C8502CB2924E6E4E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_0E => X"4E4E4E4E4E4E4E4E4E4E4E4E4E70704E500CE8C8C8C8C8C8C8C8C8E8C8A60C99",
      INIT_0F => X"6E6E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_10 => X"64646464644464A8704E4E4E4E6E6E6E6E706E4E4E4E4E2C2C2C4E4E4E4E4E70",
      INIT_11 => X"EA706C6E4E4E6E2CC8CAEACAC8A8C886A6A8C8C8EAEC0C2E7070504E6E4E0C42",
      INIT_12 => X"706E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E7070A642644286304400",
      INIT_13 => X"424242424242424244646464646464648686CA0CC82EEA86848688CCECCA0A2E",
      INIT_14 => X"2404662606E60A262424706C228E2C33922E2E2EEAA886666464424242424242",
      INIT_15 => X"4222222242424242424242424242424222424242424244446466A8A86242CA30",
      INIT_16 => X"22222222224242446686860CA8624062824286A89550704CEA0C4C742E2CEA86",
      INIT_17 => X"40642044A82E0CCAA66264A68664444222222222222222222222222222222222",
      INIT_18 => X"0AE8C6C6C6A68484626282848484648486848282828282A4A4C6C6E80A0A8440",
      INIT_19 => X"C6A6A6A482848484848684848484626262626262628484A4A6A6C6C8E8E8E8E8",
      INIT_1A => X"C6C6C6C6A6C6C6C68664646462424242426262646464646484848484A4C6C6C6",
      INIT_1B => X"08E8E8E8C6A4A4C6A4A4A4A4A6A6A6A4C6A6A4A4A4C6C6C6C6C6C8E8E8C8C6A6",
      INIT_1C => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_1D => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_1E => X"92704C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_1F => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E4E4E70702CC4A4C4C4A48484200086",
      INIT_20 => X"70707070706E6E704E4C6E6E7072A8204486842C704E4E4E4E4E4E4E4E4E4E4E",
      INIT_21 => X"EC977766004220206284C6706E4E4E4E4E4E4E4E4E4E4E6E6E4E4E4E6E70704E",
      INIT_22 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E4E70704E0CE8C6C8C80CEAA6A686A8A8",
      INIT_23 => X"0C2E7070504E4E6E4C4E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_24 => X"4242444444424464704E4E6E6E4E4E0AC8C8A6868664644264626264648486A8",
      INIT_25 => X"C6926E70502EE88464844242A8A886642042646486642242A6EA0E2E70702C40",
      INIT_26 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E700A62424466EE8800",
      INIT_27 => X"86868686868686866444424242424242648686C82E2E75AA86ECCCAAC80A7070",
      INIT_28 => X"824806C8C4C60EB52A2208B50468C8CA97EAC6A4826264646666668686868666",
      INIT_29 => X"A88664444444424244446464646464644444444442424242446486C8A60C72A8",
      INIT_2A => X"22222222224242426486A82E6262626260868662A675952C2C4E28722E4E2EEC",
      INIT_2B => X"624242868452DB55866264A88664646442424242424242444242424242424242",
      INIT_2C => X"C6C6C6C6C6C6A4A4848484846262646484848484646262626262626282846242",
      INIT_2D => X"E8C8E8C8A6A6C8A6C8C8A6A6C6C6C6C6A6A6A6A6A6A6A6A6A4A4A4A6A4A4A4A4",
      INIT_2E => X"A6A6A6A6C8C8C8C8C8A6868686A68484A6C6C6A4A4A484848484A6A6C6C8C8C8",
      INIT_2F => X"0A08080A08E8E808E8E8E8E8E8C8A6A6C8C6C6C6C6C6A6A6C6C6C8E8E8C8C6C6",
      INIT_30 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_31 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_32 => X"0A72702C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_33 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6C90704EE8C6848464628284A4842000",
      INIT_34 => X"EAEAEAEAEAEA0C0C0E4E4E6E6E902E6022642C906E6E4E4E4E4E4E4E4E4E4E4E",
      INIT_35 => X"A6A86666CC10CCA8A64082C64E704E4E4E4E4E4E4E4E4E4E4E4E4E2E2C0C0C0C",
      INIT_36 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E4E4E4E704E0C0AE8C8A8888664CAC8",
      INIT_37 => X"426486CA2E5070706E4E4C4E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_38 => X"40424444646442224E704E4E2EEA866486666466664444688866666644444444",
      INIT_39 => X"8492700EECEC0C0EA88664848684A8A8A6A8C8C8C8C8846486866484EA5070C8",
      INIT_3A => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6EA6424444CCEE00",
      INIT_3B => X"86868666646464646666868686646464424242648450300040880EEEEA4E6E4E",
      INIT_3C => X"68C884E60606020A974802702C46EC0872EAE80AEAEAC8888686868686866464",
      INIT_3D => X"444222222222224242424244444444646464644444446464446464A6A6725040",
      INIT_3E => X"44444444444444646686A8EC40626240A48642846266304E2A2A48940AC6A686",
      INIT_3F => X"424042A884C89753864262A68464424222222222222222424444444444444444",
      INIT_40 => X"C6E8E8C6C6A4A4A48484A4848284846484846464646484646464848462846242",
      INIT_41 => X"8484A6A68484848484A6C6C8E8E8E8E8E8E8E8E8E8E8E8C8C8E8E8C8C8C8C6A6",
      INIT_42 => X"A6A6C6C8C8A6A6A4A4C6E8C6C6C6A6C6E80A0A0A0A0AE8E8A6A6A6A6A6A6A484",
      INIT_43 => X"080808E8C6E8E8E8E6E6E6E8C8A6A6A6A6A6C6A6C6C6C6A6A6C6C6C6C6C6C8E8",
      INIT_44 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_45 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_46 => X"20EA70704E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_47 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E704C2AC6404042622242646282844200",
      INIT_48 => X"A8A8A8A8A88686868686A60C2C6E922C2A4E704C4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_49 => X"C8A88684EC522E3030CAA6A4C8704E4E4E4E4E4E4E4E2C0CC8EAECCAA8868686",
      INIT_4A => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E7070E864446666A8A8",
      INIT_4B => X"666664446486C8EA50704E4E6E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_4C => X"64846444446442000A92700CECCAAACCCAA88686864222668666646686868666",
      INIT_4D => X"420EC844222264CA30CAC8A68686A886A8A8868686A68686868686646264EA0C",
      INIT_4E => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E700A424242AA1000",
      INIT_4F => X"6464646464646464666664646464646464866684206430882044CA52724E4E4E",
      INIT_50 => X"E6A42464460444200CB4022850E2104872502C2EEAC8A8888686646464646464",
      INIT_51 => X"868666644422222242424244444444446464644242424264444486A8A650C884",
      INIT_52 => X"2242424442424444648686A642624264862064424242CA4E2A2A4850E8E8C886",
      INIT_53 => X"624262A6A4847555A86264A88464444422222222222222224242424242424242",
      INIT_54 => X"C6E8E8E8E8E8E8E8E8C6C6C6C6C6C6C6A6A68484626484644262628262846422",
      INIT_55 => X"C6C6A68684648462848484A4A4A4A6A6C6E6C6C6C6C6C6C6A6C6C6A6A6A6A6A6",
      INIT_56 => X"E8E8E8080808E8E8C62A70704E0AC6C4A4A4C6E80A0A0A0C0AE8E8E8C8C8A6A6",
      INIT_57 => X"E8E8E8E8C6E80AE8C6C6C6C6C6A6C6C8C6C6C6C6C6C6C6A6A4A4A6A6A6C6C6C6",
      INIT_58 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_59 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_5A => X"0020A44E924E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_5B => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E704E4E624064A4A464646442202040424244",
      INIT_5C => X"AA888888888886888686886684A4C6EA4E70704E704E4E4E4E4E4E4E4E4E4E4E",
      INIT_5D => X"A8CAC842A895520C0E0E644284C8724E4E4E4E2E2E2E0C0CEAECECCAC8A8CAAA",
      INIT_5E => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E0CC8A88486A8",
      INIT_5F => X"6664426464644200C82E706E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_60 => X"848464444444442264CA862020224444CACACAA8A664446484A8868686868686",
      INIT_61 => X"208642220222000086ECECA4A686444444446464646444446644446464204264",
      INIT_62 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E2C64424464EC66",
      INIT_63 => X"6466866664646444444464646444444464446486CAA686C8426620A64E6E6E4E",
      INIT_64 => X"8426664406C84C46C2724C2652240C482C700A0CC8C886868686866464646464",
      INIT_65 => X"86868666644222222222224242424242424242424242444444426486840E0CC8",
      INIT_66 => X"22222222222242424464646442404286444286868652EA504A0A28520CEACAA8",
      INIT_67 => X"644284C8C6A45210A64242A66442222200000000002020002222222222222222",
      INIT_68 => X"0A0AE8E8E8E8C8E80AE8E8080808E8E8E8E8E80A0A0AEAC6C8C6A4A4A4846442",
      INIT_69 => X"E6E8E8E8E8EA0A0A0AE8C6A48484A6A6A6A4A4A4A4A4A6A6A6C8C8C6C8C8C8C8",
      INIT_6A => X"C6C6E8082A2A2A2AE80A4C4E6E4E4C4E0C0AE8E8E8C6C6C6E80A0A0A0AE8E8C6",
      INIT_6B => X"C8C6C8C8E8E80A08E8E8E8C8C6C6C8E80A0AE8E8E8E8E8C8A6C6C6C6C6C8E8C8",
      INIT_6C => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_6D => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_6E => X"224220824C704E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_6F => X"4E4E4E4E4E4E4E4E4E4E4E4E4E6E4EE800208462206284A68240000222202020",
      INIT_70 => X"A886668688888888A6A88888A8A886666666C84E706E4E4E4E4E4E4E4E4E4E4E",
      INIT_71 => X"A6C8CA84863275320E300E8620840A704E70929294B7B9D9D6B4702C0C0CEAC8",
      INIT_72 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E70704E0AC886",
      INIT_73 => X"EACAA8866444466642C82C4E706E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_74 => X"4242426464444444442200000000000022A8CAA68686644240A8A8A8CAA8A8CA",
      INIT_75 => X"208462220022200000640CEAA6A6662264444264646464446264644444466644",
      INIT_76 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E70A6204264A886",
      INIT_77 => X"8686868686868686866666666464646464446464A6EA0C30AA42642C906E4E4E",
      INIT_78 => X"044628EAAACACC5988A6972270462A0A0A920A2CECECCACAA8A8A88886868686",
      INIT_79 => X"666664666664442222222222222222222222222222222242426486A8840C7386",
      INIT_7A => X"2222222222222222446464646442628602646242AA502E50280A2852ECC8A888",
      INIT_7B => X"646486C6C6A60EEEA64242A66442202000000000000200002222222222222222",
      INIT_7C => X"C6E8E8EAEAC8C6E82A2A2A2A2A08E8E6E608080808082A2A0A2A2A2A2AC88440",
      INIT_7D => X"08E8C6C6C6E80A2A4A2A2A08E6C6C6C6A6A6848486868686A6A6C8C8C8C8A6A6",
      INIT_7E => X"EAC8C6C6E8E808080A0A2A2A2A0AE8EA2C4C2C2A2A2AE8C6A4A6C6C6E8E80808",
      INIT_7F => X"C88684A6C8E8E8E6A6C6E8E8EAE8E8E8C6C6C6C6C6C8C6A6A6C6C6C6C6C8E8E8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_174_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_174_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(54),
      ENBWREN => enb_array(54),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[17]\,
      O => ena_array(54)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[17]\,
      O => enb_array(54)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized74\ is
  port (
    p_170_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized74\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized74\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized74\ is
  signal ena_array : STD_LOGIC_VECTOR ( 55 to 55 );
  signal enb_array : STD_LOGIC_VECTOR ( 55 to 55 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000FFFFFFFFFFFFF01B1EFFE000007FFFFFC000007FFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"0200000000001FF000000004CDFEF8000000018FFFFFFFE00010000000000000",
      INITP_02 => X"FFFC000001FFFFFFFFFFFFFFFFFFFFFF18000000003F7C0000000000000C7008",
      INITP_03 => X"0000018071FFFFE000000000000000000007FFFFFFFFFFFFE100803F800003FF",
      INITP_04 => X"1FE0000800E0F80000000000000030800000000000003FF00000000198FEC000",
      INITP_05 => X"0003FFFFFFFFFFFFF880001E800000FFFFFC000000FFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"0000000000007FF00000000B307FE8000000008000FFFFE00000000000000000",
      INITP_07 => X"FFCE0000007FFFFFFFFFFFFFFFFFFFFF6080000008E01F000380000000000018",
      INITP_08 => X"00000000007FFFF000000000000000000001FFFFFFFFFFFFFC080007E000007F",
      INITP_09 => X"FA0000000000071801800000000000000000000000007FB000000003601EE800",
      INITP_0A => X"0000FFFFFFFFFFFFFE300007F000003FFF8E0000018FFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"0000000000007FB000000002C00EE00000000000003FFFF00000000000000000",
      INITP_0C => X"FF9000000183FFFFFFFFFFFFFFFFFFFFFF00000000800007C000000000000000",
      INITP_0D => X"00000080001FFFF000000000000000000000FFFFFFFFFFFFFF200001F000001F",
      INITP_0E => X"FF000000000000E00000000000000000000000000000FF300000000681CEE800",
      INITP_0F => X"00007FFFFFFFFFFFFF000001F000000FFF0000000120FFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_01 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_02 => X"20424220200C724E2E504E4C4E4E4E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_03 => X"4E4E4E4E4E4E4E4E4E4E2E4E6E90E84060A4C6C6C6C6A6A46240202000002020",
      INIT_04 => X"A8C8A8A8A6A686A8A8A8A8868686A8A8A8866464CA4E704E4E6E4E4E4E4E4E4E",
      INIT_05 => X"EAC8C68484A8EC0E0EEC300E6440842C557533EE10320E5597FDFD722E2C0CE8",
      INIT_06 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E4E4E",
      INIT_07 => X"62646464446666A8886644A82E706E6C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_08 => X"62848464446444446464420000000000002288CCA8A686228686422020424266",
      INIT_09 => X"42208686200022020022660EA8A6866444646464444444444444444464646464",
      INIT_0A => X"707070704E4E704E6E4E4E4E2E4E4E4E4E4E4E4E4E4E4E4E4E700C4042446488",
      INIT_0B => X"202020202222424242426464646464666466666686A6EA2E558684C80C2E7070",
      INIT_0C => X"4646C8A2242AEA4EB92A302C4A2A28EA26760E0C0CE8A8664242222220222220",
      INIT_0D => X"A888888686A8A8864222224242422222222222222242424442446466EA2CCAC2",
      INIT_0E => X"2222222222222222446464626262644420426430303352522A0A2670ECE8E8A8",
      INIT_0F => X"6486A6A6A6A60EEC644062864242424220202020202020202222222020202020",
      INIT_10 => X"C6C8E8E8C6C6E6E6E8E8E8E80A0AE8E8E8082A2CE8C6E8E8E6C6C6C60AEA6420",
      INIT_11 => X"A6A6A68484626262A4A4C6C6C6C6C6C4C6C6E8E8C6C6E8E8E8E8E8E8C6C6C6C6",
      INIT_12 => X"C8C6A4A4C6C6A6A6C4E6082A2A280808E80808080808E8E6C6C6C6C6C6A6A484",
      INIT_13 => X"C6C6E80A0AE8E8E6C6E8E8C6E8E8E8C8A6C8C8C8C8C8E8C6C8EAE8E8C6C6A4C6",
      INIT_14 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_15 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_16 => X"424084842020C670704E4E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_17 => X"4E4E4E4E4E4E4E4E6E4C4E4E6E0A4042C8C88482C6E8C8A66240202222204262",
      INIT_18 => X"0CCAC8A8A8A8A8A8A8A8A8A8A8A8A6868686866464A82E70704E4E4E4E4E4E4E",
      INIT_19 => X"504E0CEAC8A8CA0CCACA88CAA86262C60EA8864200002220A8EC75FDFB724E50",
      INIT_1A => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_1B => X"A86486426464440022426464860C704E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_1C => X"6484866242444444444442220000000000002286ECA8A6666466666486644442",
      INIT_1D => X"6620208464422022220022CACAA6844444444444444444446444444444444444",
      INIT_1E => X"EA0C2E4EE884EA724E4E4E4E4E4E2C4E4E4E4E4E4E4E4E4E4E4E4E8442424464",
      INIT_1F => X"6444444444444442444442424222424222424464A8C8EA0C30A6A4848484C8E8",
      INIT_20 => X"6886C2662CCA86A60CD75270284C26EA4653CAA4A48264646464646464646444",
      INIT_21 => X"A686A6A6A8A8A8A68686646464646464646464646444444244446464EA668604",
      INIT_22 => X"2222222222224242446664426262642220A85095FFFFB9520A082670ECE8E8AA",
      INIT_23 => X"64A6A6A6A686CAA8624064864244422222424242424242424444424242424242",
      INIT_24 => X"A6C6C8C8C8C8C8C8A6A6C6C6C6C8C8C8E8E80A0AE8C8C8C808E8C6E8E8864240",
      INIT_25 => X"E6E6C6C6C6C6A6A68484848484A4A4A48484A4A4A4A4A4A6A6A6A6A6C6C6C6C6",
      INIT_26 => X"C6E8E8E6E8C682E80A0A08E8C6C6C6E60808080808E6E6C4C6C6C6C6C6C6C6C6",
      INIT_27 => X"E8E8E8080A0A0A080A0A0AC684628240648486A8C8C8C8A6A6A6A6E808E8C6A6",
      INIT_28 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_29 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_2A => X"8462A4C8A88462A42C70704E4E4E4E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_2B => X"4E4E4E4E4E4E4E4E6C6E704C4C2CE886E8EAC8A6846284A68442426464646484",
      INIT_2C => X"0CEAEAC8A8648686868686868686868686868888666486A84E704E4E4E4C4E4E",
      INIT_2D => X"4E5050502EEAA8CA0EECECCACACA6462A64000202200000000008630B9FD72E8",
      INIT_2E => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_2F => X"A8A8A8A8A88844446464646686C82C704E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_30 => X"4464646240426444444444442200202022000042EC8642222020426486866422",
      INIT_31 => X"444420206264222020000066CA86846442424242424242424244444444646464",
      INIT_32 => X"20202084844064CA70704E4E4E4E6E4E4E4E4E4E4E4E4E4E4E4E70EA40224244",
      INIT_33 => X"6464646464644444446464646464644444444220204286EA2EE8C6A6A6846464",
      INIT_34 => X"C882466E64004466002C3052262C240C24520CEA0CEAAAA88686666664666666",
      INIT_35 => X"424242424262644242424242424242626464646464646464644684A60C480A68",
      INIT_36 => X"224242424244444464666442626264204230720EB9FFFF520A08264EA8A48444",
      INIT_37 => X"86A884A68486A886424264644242422000000020202222222222222222222222",
      INIT_38 => X"8484A6A6A684848684A6A6A6A6A6C8C8C8C8C6C8C8C8C8C8E8C8C82A0A864242",
      INIT_39 => X"E6E6E6E6E6E80A2C0AE8C6A6A6A4A4A4A4A4A4A4848282848484828282848484",
      INIT_3A => X"E8E8C6C60AC840C82A0808E6E6E6E6C6C4C6E6082A2A2A08C6C6A4A4A4C4C6E8",
      INIT_3B => X"E80808E8E6E8E8E608E8E8C6A484A68264668686A8A8A88684644284E8E8E8EA",
      INIT_3C => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_3D => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_3E => X"6284A684648484A482084E70704E4C6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_3F => X"4E4E4E4E4E4E4E4E5070E8822A6E2A8282C6A6624242422020204264626284A6",
      INIT_40 => X"2C2C0AA8A886868686868686868686868666668888888686842E504E4E4E2C50",
      INIT_41 => X"4E4E4E50500CC8C6CAECECEC10EC8642C6A64200222200000000000086FDFF70",
      INIT_42 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_43 => X"428686642064444286AA66002264A8506E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_44 => X"6644868462626464444444444422002022000000868642648420446420428664",
      INIT_45 => X"44CCAA202042200000220020CAC8846444444442424444444444444444444444",
      INIT_46 => X"6442206486622020EA70702C4E4E4C4E4E4E4E4E4E4E4E4E4E4E704E62424242",
      INIT_47 => X"644444444444444464644444444464444444666666644262C8A6A4C6C8866464",
      INIT_48 => X"44446EAA004286220062C810480C46EA44700EE80AC888888666646464646664",
      INIT_49 => X"86868686646666646464646464424244424444444444444442466486EA8A4A06",
      INIT_4A => X"20222222222222224264444262626400A6724E0C52FFFF0E0AE60650CAE8C8A8",
      INIT_4B => X"88CA84A6A6A88644624264644242222000000000000000000000000000000000",
      INIT_4C => X"C6A6A4A6848262628484A6A6A6A6A6C8A6A6848262628484C6A6A6C6C6A64242",
      INIT_4D => X"E6E6C6C6C6E6E80A08E8E6C4C4C4C6C6C6C6C6C6A6A4A4A4A6A6A4A4A6A6A6C6",
      INIT_4E => X"C8A684A6CA640042E8A6828284A6A6C8E8E8C6C6E8080808E8E8E80808E8E6C4",
      INIT_4F => X"0A0A2A0A08E808E8C8C6A6A4A684A684426442424242646464424242A6C6C6E8",
      INIT_50 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_51 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_52 => X"6484A484A4C8E6080AC6C6E82C70704E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_53 => X"4E4E4E4E4E4E4E6E2EC884A40A2A0AC6A662626464644220002062626284C6C6",
      INIT_54 => X"704E924EEAA886A66466868688868686846464646466868686A672502E4E704E",
      INIT_55 => X"4E4E4E2E4E4E0CC886CA0E0ECC88422062C886200022220000000000000EFFFF",
      INIT_56 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_57 => X"6686A8888642424286ECAA64420000AA70704C4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_58 => X"444464846264846422444444444220200000220022A8A88664442266CAA84244",
      INIT_59 => X"22AAEECC8642202000000000A8CAA68644444242424242442242424444444444",
      INIT_5A => X"646486868484644240C850704E4E4C4E4E4E4E4E4E4E4E4E2E4E6E90A6424242",
      INIT_5B => X"6444444444444444424444446464444244444444648686A8C8A884A6C8A68664",
      INIT_5C => X"026EEE2040668486206442EE6C0A46EA244C0EA6E8A686866664646464646444",
      INIT_5D => X"666464444444444444444444422222222222222222424444446464AAA8C846A4",
      INIT_5E => X"20202020202022224244646242624200EC504E2E0EFFFF550AE6062EA8C6A686",
      INIT_5F => X"AACAA686A6C86442624264644220202000000000000000000000000000000000",
      INIT_60 => X"E6C6C6C6C6C6A6C6A4A6A6C6A6A6A4A4C6C8C8E8E8C6A482826284A4A4C86242",
      INIT_61 => X"0A0AE8C6C6C6C6C4E6E6E6C6C4A4A4A4C4C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_62 => X"A68686886600000008E6E6E6C6A4A4A4A6A6A6C6C8C8C8C6C6C6C6C6E82A4C6E",
      INIT_63 => X"2A2A2A2A2C2C2A2AA686868686848664426462424242626244444442A6C6A4A4",
      INIT_64 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_65 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_66 => X"6484A6A6A6C6E6280AE8C68260C62E72704E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_67 => X"4E4E4E4E4E4E4E702C82E80A844064A8A686A8A84442646464648484A6E8E8A6",
      INIT_68 => X"FF2C0A08A6A886A6888886868686868686A8A8A8866464446464ECD9502E2C4E",
      INIT_69 => X"4C4E4E4E4E704E0AA8A830CC42446444206464424220000000000020000086DB",
      INIT_6A => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_6B => X"206444424442426464A8A886644444422E504E4E6E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_6C => X"22424442426484844442444444444200002000000086EC848644446464424242",
      INIT_6D => X"666688CACAAA88662200000064A8646464444444444444444444444442422222",
      INIT_6E => X"64648486848486642220C8504E4E6E4E4E4E4E4E4E4E4E4E4E4E4E70A6424242",
      INIT_6F => X"6464646666646464646444424242446442444444646686A80CEC86A8C8C6A664",
      INIT_70 => X"66EE4620642086B55350A8CC6C0C26EA244A30A80AC8A8868686666664644444",
      INIT_71 => X"644444444244444422222244442222222222222222222222446244CC862824A4",
      INIT_72 => X"000000000020202020426462406442005072705030BBFD97C6E40630A8C6A684",
      INIT_73 => X"CCECA884A6C86444424084644242202200000000000000000000000000000000",
      INIT_74 => X"E6C6C4C4C6C6C6C6C6C6C6C6C6C6C6C4A6C6C6C6E8E8E6E6C6A6A6A4A4C86464",
      INIT_75 => X"E8E8C8C8C6C6A6A6A6C6E8E8C6A6A6A6C4C6C6C6C6C6A4A4A4C6C6E8E6E6C6C4",
      INIT_76 => X"6464444400000000A6A6A6C6A6A6A6A6A6A6A4A4A6A6C6C82C2C0AE8C6C6E6E6",
      INIT_77 => X"2C2A0A0A0A08080A8686A8C88686C8A664868484848464626442242284E8E8C6",
      INIT_78 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_79 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_7A => X"84A4C6C6A6A6E608C6E808E8844020864C70704E2E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_7B => X"4E4E4E4E4E4E4E4EC6A6C6A68642426642206284422020204242648484A4A482",
      INIT_7C => X"FF740A0ACAA8646464646464646464646464668686888888866422A8B7504E4E",
      INIT_7D => X"4E4E4E4E4E4E4E2CC8A686644222424220202084C86420002200220000000033",
      INIT_7E => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_7F => X"442022A8644242648620002020448866C84E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_170_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_170_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(55),
      ENBWREN => enb_array(55),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[17]\,
      O => ena_array(55)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[17]\,
      O => enb_array(55)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized75\ is
  port (
    p_166_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized75\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized75\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized75\ is
  signal ena_array : STD_LOGIC_VECTOR ( 56 to 56 );
  signal enb_array : STD_LOGIC_VECTOR ( 56 to 56 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"400000000000FF300000000481FEE80000000000000FFFF00000000000000000",
      INITP_01 => X"FF00000001303FFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000",
      INITP_02 => X"00000000000FFFE0000000000000000000007FFFFFFFFFFFFF000000E0000007",
      INITP_03 => X"CFE000000000F000001C000000000000400000000000FF3000000005011EE000",
      INITP_04 => X"00003FFFFFFFFFFFFF8780006C000007FE000003008C1FFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"400000000001FC10000000050FFAE00000000040001FFFE00000000000000000",
      INITP_06 => X"FE00001A003C07FFFFFFFFFFFFFFFFFF3FFE00010000000008E7800100000000",
      INITP_07 => X"00000000000FFFE0000000000000000000003FFFFFFFFFFFFF27E00034000003",
      INITP_08 => X"FFDC00000000000700678100BE600000400000000007F8100000000A0FFAE000",
      INITP_09 => X"00003FFFFFFFFFFFFF13FC0036000003FC00007800F801FFFFFFFFFFFFFFFFFF",
      INITP_0A => X"600000000003F8100000000A0FFAA00000000000000387E00000000000000000",
      INITP_0B => X"FC40001801C000FFFFFFFFFFFFFFFFFFFFFC000000000043800000001FFEFF80",
      INITP_0C => X"00000000000301E0000000000000000000001FFFFFFFFFFFFE19FF001E000000",
      INITP_0D => X"F0FC00000000200000000000001FE0F4700000000007F8500000000A1FFAE000",
      INITP_0E => X"00001FFFFFFFFFFFFE1CFFC018000000F80000000080807FFFFFFFFFFFFFFFFF",
      INITP_0F => X"780000000037F010000000051FF8E00000000000000000410000000000000000",
      INIT_00 => X"42444422004262846442444442444422000000200022A8622020002284846464",
      INIT_01 => X"6486868688AAAAA8AA44000020A8A88644422222222222424242424244444444",
      INIT_02 => X"6464648484646464442020C8704E2C4E4E4E4E4E4E4E4E4E4E4E4E0C42424442",
      INIT_03 => X"6686868688868688A8A8A8868686868664444444648686A8CAEA868684848466",
      INIT_04 => X"2ACA2022642068703050770E2C0A26EA264A32A82AECECEAA888868666666666",
      INIT_05 => X"846464424222222242222222222222222222222222222222244244CA8848C4E4",
      INIT_06 => X"00000000000000002042644240A664007294705052779730A6E62852CAC8A8A6",
      INIT_07 => X"CA0EC8A6C8A66444424286644242424442424222222020202020202000000000",
      INIT_08 => X"A4A4A4A4A4C6C6C4A4A4C4C6C6C6C6C6C6E8E8C6C6A4C4C6C6C6C6E6C6CA6464",
      INIT_09 => X"A6C6C8E8E8C8C8E8A6A6C8C8C8C6A484A4C6C6A6A4A6A6A6A6A6C6C6C6C6C6C6",
      INIT_0A => X"4262422200000020E8E6C6E6E6E6C6C6C6C6C6C6A6A6A6A6C6C8E8E8C8C6C6C6",
      INIT_0B => X"0A0808080A080A2CEAC8E8C88484C88462646464846464646442422262C8C8C6",
      INIT_0C => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_0D => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_0E => X"E8C6C4C6A684C608E6E60A2CEAA6420040E870704E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_0F => X"4E4E4E4E4C4E4E2C42C8868486648684444464646284844242426284A4A6C6C6",
      INIT_10 => X"35FF50E8A86666664244646464646666666664646464646686868844644E4E6E",
      INIT_11 => X"4E4E4E4E4E4E504EC8A6A84264ECEECA24000040648664200020002020000000",
      INIT_12 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_13 => X"44204288A8424286A884644222222200642E504E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_14 => X"4242442200002084646444424444442222002000000086A66466444286A68464",
      INIT_15 => X"6486666688888888AACC460000A8866444222222222222224222222222424242",
      INIT_16 => X"4242424264644222222200C8704E4E4E4E4E4E4E4E4E4E4E4E4E70EA00226442",
      INIT_17 => X"2020424220424242424242646464868686A8A8A88686A8CAEAEC866484844222",
      INIT_18 => X"CCA62040AAAEEE72CAE8EE2E4E0828EA04283586C46262602220202020202020",
      INIT_19 => X"A68686868686866464646686868664644242424242424242244264EAAA286266",
      INIT_1A => X"42424242224242426264864040CAAA66302E4E2E2E97520CA4E40810A6C6A8C6",
      INIT_1B => X"CA30CAA6C8844444424284422020202020202222224242424242424242424242",
      INIT_1C => X"C8C8A6A6C6C6C6C6A4A4C6C6C6C6A4A484A4A484A4C6C6C6C6C6C6C6C4C86462",
      INIT_1D => X"C6C6C6C6C6C8C8C8C8C8E80A2A0AE8C6A6C6A684648484848484A4A4A4A6C6C6",
      INIT_1E => X"C8C88642646462A6E8C8C8E8C6C6C6E808080A0AE8C8C8E8C8C8C6A6A6A6A6A6",
      INIT_1F => X"2A08E8E80A08080A2A0808E8C8C6A66242866464644444446464442220A4A6C6",
      INIT_20 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_21 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_22 => X"E6E6E6C6A6C6C4E60AE6E6E82A08A48282008870906E6E4E4E2E4E4E4E4E4E4E",
      INIT_23 => X"4E4E4E4E4E4E508486CAC884A68484848686846464866442446484C6E6E60808",
      INIT_24 => X"0075FDEA0A08C8A8A6A8868686868484868686868686868664648888A830942C",
      INIT_25 => X"4E4E4E4E4E4E4C700CA6EA86CAB9B9B795EC2200000064620000000022000000",
      INIT_26 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_27 => X"42424264A8224264886644666442440000CA704C6E2E4E4C4E4E4E4E4E4E4E4E",
      INIT_28 => X"424442200000000082A484424444442222222200000064CA6444422242442242",
      INIT_29 => X"646466868688A8A8884486882066866464644242424242424242424444444444",
      INIT_2A => X"42424242444442220200624E922E2C6E4E6E704E4E4E4C4C4E4E708600008662",
      INIT_2B => X"4242424242424242424242424222222242424242426486A8EA0C846264646444",
      INIT_2C => X"CA4200640E9595FDFFFF99752ECA28E8240852A6C6C6A6864444444444444444",
      INIT_2D => X"2020202222424242424242626464868664646464646464644424A6CAE804C428",
      INIT_2E => X"20202020222222220064A840A2EACC0E502E2E2E500EECCCC6E6E62E84644222",
      INIT_2F => X"CA30ECA8868686206042A6202200200000000000000000000000002020202020",
      INIT_30 => X"EAEAEAE8C8E8EAE8C8C8E8E8C6C6C6C6C6C6A4848484A4A4C4A6C8C6C6A86464",
      INIT_31 => X"A4C6C6E608E8E6E6080808E6E8080A0A08E8C6E8E8E8E8E8C8C6C8C8C8C8E80A",
      INIT_32 => X"C6C6C6A4A4A6A6A68686868484848484A4A4A6A6C6A6A4A4A6A6A6A6C8C8C8A6",
      INIT_33 => X"E8E80808080808082A0A0A2A082A0A848484868686866242446462642244E806",
      INIT_34 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_35 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_36 => X"A6C6E6E6E6E6C4C6C4E62A4A4A0AA4A484622000AA70706E4E4E4E4C4E4E4E4E",
      INIT_37 => X"4C4E2E4E4E702CA6C882C6C884646486868486A6864264A8C6E8E60808E80AE8",
      INIT_38 => X"00AAFD72E80AE884646464446464426264646464646464644264428686ECB770",
      INIT_39 => X"4E4E4E4E4E4E4E50A8A60CEAEC30539597B955EE880000402220220000200000",
      INIT_3A => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_3B => X"8666646686424264646664446442648644864E6E4E4E2E4E4E4E4E4E4E4E4E4E",
      INIT_3C => X"4244422200000000428486644444444222000022000042A88664644264868686",
      INIT_3D => X"4264668686868886444464662264866464444222222222222242424242424244",
      INIT_3E => X"2242222222222022022084E82C70704C6E2C2C2E4E704E4E4E6E4E4200008684",
      INIT_3F => X"42424242424244444444444444444444444442424242426264A8846484866442",
      INIT_40 => X"A82020A830500C2EFFFFBB0E50CA28E8240852A8C6C886646444444444424242",
      INIT_41 => X"2222222220202020020000000000222242222242424242424422A8CA08C406E6",
      INIT_42 => X"000000000000000000428682C60C1030502E4E2E50EAA888C4E6C62E84846444",
      INIT_43 => X"A853EC8686868662604086200000200000000000000000000000000000000000",
      INIT_44 => X"0AE80A0A0A0A08E8EA0A0AEAE8C6C6C6E6E8C8C8C8C8C8C6C6A4A4A4A4C86484",
      INIT_45 => X"C6C6C6C6E6E8E8E8EA0A0AE8E80A0A2A08E6C6E8E8C6E608E8E6E8E8E8E8E8E8",
      INIT_46 => X"E8E8C8C6A6A6A6A6A6A6C8C8C6C6C8C6A6C6A6A6C6C6C6C6E6E8C6A6E80A2C08",
      INIT_47 => X"0A080A2A0A0A08080A08E808080AEA64646486A686A88686646464642242A6E6",
      INIT_48 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_49 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_4A => X"A6A4C6E6E8E6C6C6082A4C2A08E8A6A6848484220044EA70704E4E4E4E2C4E4E",
      INIT_4B => X"4C4E2C4E4E70CA86C8C6E8C88666648686868684422042A6E608080808E8C886",
      INIT_4C => X"000099DBC80A0CEAA8A886666666646664668686868686666464422220420ED9",
      INIT_4D => X"4E4E4E4E4E4C702E4462EA0CECCA0E52529775533310CA420000002200000022",
      INIT_4E => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_4F => X"4242424422424040644464666444648666640C6E4C4E2E4E4E4E4E4E4E4E4E4E",
      INIT_50 => X"4244422220000000004284644444422220000000000000868462422020624242",
      INIT_51 => X"6464868664644422646644446486A88664444222222222222222222242424444",
      INIT_52 => X"42424222222000000020A6A484EA50704EE88440620C704E4E700A2000208484",
      INIT_53 => X"22222222222222224242444242424242444242424444446464C8846264646442",
      INIT_54 => X"A80020CA50502E0C75FFFF9950CA06C804E85388868666444444424242424242",
      INIT_55 => X"2222222222222222222222222222222222222222222222222200A8AA288426C4",
      INIT_56 => X"0000000000000000004262A4E6EC3130302E2E5072CAA8AAA4E6C62E62848442",
      INIT_57 => X"8653308686846440406286422020000000000000000000000000000000000000",
      INIT_58 => X"E6E6E808080808080A0A0A0A0A0A0AEA0A0A0A0A0A0A0A0A08E8C8E6C6EA6484",
      INIT_59 => X"0AC8A6C6C8E8E8C4A6A6A6A6C6E8E8C6EAC8C8EACAA8A8C8E6E8E8E8E8E6C6C6",
      INIT_5A => X"A4A4A6C8A6A6A6A68484A4A4A6C6C6C6C6C6C6C6C8C8E8E8E608E8A4A4C60808",
      INIT_5B => X"0A08080A0A0A0A0A080A0A2A2A2AC840648686A686A6868664646464442262E6",
      INIT_5C => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_5D => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_5E => X"E8C6C6C6C8E8E8084A2AE8A6A6A6A6C6A64042A6840000424C6E4E4E4E4E4E4E",
      INIT_5F => X"704E4E4E4E2E8442C64EE8A4868664A686A6A6868486A6A8A6C8E80808E8E8C6",
      INIT_60 => X"0000CCFF702C0AEA8686644444446464646444444464644466446666664220EC",
      INIT_61 => X"4E4E4E4E4E4E50C80000C80A0CEAEC0E3255757530305333EC22000000202200",
      INIT_62 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_63 => X"A664424220A8A8A686424242424220424222EA706E4E2E4E4E4E4E4E4E4E4E4E",
      INIT_64 => X"42444222000000000020648464444422222222222222228684646444428686A6",
      INIT_65 => X"4242446464668666224244646444A86442422222222222222222222222222222",
      INIT_66 => X"64646464646442422262A4C662620C50E88464200086EC2E50920C2000006486",
      INIT_67 => X"22222222222242422222222222222222444222224444446464EAC88484848484",
      INIT_68 => X"A800640C5050704E50DBFFFF738606C6240853A8848464444442424222222242",
      INIT_69 => X"2220202020222222222220202222222222222222202220202200A8C806A406E6",
      INIT_6A => X"00000000000000000064A8E8E60C55752E4E4E723062A8C8C606E62E62846240",
      INIT_6B => X"4230750ECA86624240A664422244444442222020200000000000000000000000",
      INIT_6C => X"C6C6C6C4C4C6C6C6E6E6E8080A0A0A0A2A2A0AE8E6E6E6E8080A0A08E80C8686",
      INIT_6D => X"C6C6C6E8C6C6C6E6A6A4848282A4C6A46464624242648686A6C6A68484848284",
      INIT_6E => X"E8C6E8E8C8C6C6C8E8E8E6C6C6C8C8C6E8E808E8E8C6A4A4C6E6E8C6A4A4C4C6",
      INIT_6F => X"0A0A0A0AE8E8E8E8080A0808080AC6628686A6848484644444646442442240C8",
      INIT_70 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_71 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_72 => X"C6C6C8C8C8C8C6E82AE8A6868686A6C608A60020E8840000604E704E704E2C4E",
      INIT_73 => X"924E4E6E4EEA620040C8C8C8A6A6A6A4A6A68686A6A8A8A6A8A8C8EAEAE8E8E8",
      INIT_74 => X"00000097B7EAE8E8866664444442424264444442424244446442444466866686",
      INIT_75 => X"4E4E4E4E4E4E2E640000640C0A0CCACC0E32527575300E313333EE8600000000",
      INIT_76 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_77 => X"64646444008686A66464422086A864640000864E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_78 => X"4464422220000000000042846444444222444444444464888864442220446464",
      INIT_79 => X"6464868686666442664444444442866442422222222222222222222222222222",
      INIT_7A => X"A6A4A4A4A4848484848484A4846284A68260644200002020C82CE8202220A80E",
      INIT_7B => X"42424242424242422222222222424242222222444444446684ECEAA6C6A6A6A6",
      INIT_7C => X"6600EC527250504E50B999FFB9CAE4A6240852A684A664444444424222222242",
      INIT_7D => X"6442422020202020000000000000000000000000000000202000A8C8C604C608",
      INIT_7E => X"202022222222224222A85008E62E55752E2E2E70EC42CAA6C4E4E850A6C8A684",
      INIT_7F => X"840EB7730CA8424040C842002000202242424242424242424442422222222222",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_166_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_166_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(56),
      ENBWREN => enb_array(56),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra[17]\,
      O => ena_array(56)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb[17]\,
      O => enb_array(56)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized76\ is
  port (
    p_162_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized76\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized76\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized76\ is
  signal ena_array : STD_LOGIC_VECTOR ( 57 to 57 );
  signal enb_array : STD_LOGIC_VECTOR ( 57 to 57 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"F80000000000C00FFFFFFFFFFFFFFFFF037C000000600000000000000000F000",
      INITP_01 => X"0000000000000001000000000000000000001FFFFFFFFFFFFC007FE01A000000",
      INITP_02 => X"007C00006800000061E0100000000000380000000037F020000000053FF8E000",
      INITP_03 => X"00001FFFFFFFFFFFFC0C3F880F000000F80000000000C007FFFFFFFFFFFFFFFF",
      INITP_04 => X"00000000003FF020000000053FF2E00000000000000000000000000000000000",
      INITP_05 => X"7000000000030001FFFFFFFFFFFFFFFF3FD800003F03C000001D000000800002",
      INITP_06 => X"0000000000000002000000000000000000001FFFFFFFFFFFFC0C1F080C000000",
      INITP_07 => X"00FC0000380000000001FC000000000200000000007FE0A0000000013FDAA000",
      INITP_08 => X"00000FFFFFFFFFFFF80500200D00000060000000000000007FFFFFFFFFFFFFFF",
      INITP_09 => X"01000000003F86200000000A3FC2A00000000000400000000000000000000000",
      INITP_0A => X"21000000000000001FFFFFFFFFFC7FFF00000000007F1C0001000FE0FE000002",
      INITP_0B => X"000000007F0000000000000000000000000007FFFFFFFFFFF800070604000000",
      INITP_0C => X"FF8000001F100F00000000000001C00000000000003FC5600000002A3FC0A000",
      INITP_0D => X"000003FFFFFFFFFFF81FFC0804000000010000000000000007FFFFFFFFF83FFF",
      INITP_0E => X"10000000003FC8600000003A3FC920000000000000F800000000000000000000",
      INITP_0F => X"382000000000000000FFFFFFFF803FFFFFFF00000FF801F000837E000000FC02",
      INIT_00 => X"A4A484828284A4A6A4C4C6C6C6C6C6E808080808E6E6E6E6E6C8E8E6C6ECA8A6",
      INIT_01 => X"A4A48282A4C4C6E6C6E6E8E8E6E6E8E8C6C4C4A4A484848484A6A6A484848484",
      INIT_02 => X"E8E6E6E6C6E6E6E6E8080AE8C6C6C6C6A4C6C6C6C6C6A4A4A4A4A6C8C6A684A6",
      INIT_03 => X"C6C6C6C6C6E80A08E808080A2A0AA6646484C6C6C6C684622242422244222084",
      INIT_04 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_05 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_06 => X"6284C8E8C8A68486A6A6A6A6A6A6A6A8062A640040848222C8A640844E704E4E",
      INIT_07 => X"954E4C4E2CA664222262A6A686A6A6A6A6A68686A8C8CAC8C8A8A6A686644020",
      INIT_08 => X"00000030FDEA2CEACAA8866666646464646666666666868664666464646488A8",
      INIT_09 => X"4E4E4E4E4E50EA42000020EAEAEAECECCA0E30527553300E105353EC00000000",
      INIT_0A => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_0B => X"42646464204264866466422042888664864466504E4C4E4E4E4E4E4E4E4E4E4E",
      INIT_0C => X"4464444222000000000042848444424200000000000020648842422222424442",
      INIT_0D => X"8686644442646666444442226466866444444242444444444444444444444444",
      INIT_0E => X"C6C6C6C6A4A4A4A4A684A4A4848684A684626442426442002084A6222242CA0E",
      INIT_0F => X"86868686868686866464444444444222424244444444648684CAC8A4A6A6C6C6",
      INIT_10 => X"44202E72505070704EB953972EECE6C6240852C8A6C8A8A88686666666666666",
      INIT_11 => X"A8A8A8A8A8A68686646464444242424222222220200000000022AAE8A626A62C",
      INIT_12 => X"444444424222222200CA9508E6507797302E4E50A864EA84E6C40AEC6286A6A8",
      INIT_13 => X"A6C8B7FD0C62406262CA20002000002200000000202020202022222222224242",
      INIT_14 => X"6284A6A6A6848484C6C6C6C4A4A2A4A4C6C6E6E6E6E6C6C6C6C6C6C6C4EACA84",
      INIT_15 => X"E80A0CEAE8E8E808080808E6C4A4A4C6E6C6E808E8C6A6A6C6E8E8E8C6A6A482",
      INIT_16 => X"E80A08E808E8E6C6C6E8E8E8E8E8E8E8C6C6C6C6E8E8E8E8C884A6A8C8A8A6C8",
      INIT_17 => X"E8E8E8C6C6E8E8C6E808082A2C2A84426284C6C6E8C6A4844220422222222020",
      INIT_18 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_19 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_1A => X"A8C8EAC88462424486A8C8C8E8E8E8EA4C0A84220062A64200424220400A724E",
      INIT_1B => X"30724C4C0AA6A8864484A6A8A886A6A686A6A6A8CAEAEAE8E8C8C8C8C8C8C8C8",
      INIT_1C => X"20000088FF702C0AC88664644444444244646464444464646686866486644488",
      INIT_1D => X"4E4E4E4E4E50A620002000A80C0AECECECEA0E525255757533EC664233660000",
      INIT_1E => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_1F => X"424242446442644242444242204264448644422E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_20 => X"4464222222000000000062C6C86442442200000200002064A842424242444242",
      INIT_21 => X"4242648686666444424444224266866444422222222222422222424242424242",
      INIT_22 => X"C6C6C6C6C6C6C6C6A6A6C6A48484A4E8C8868486844220002284A6442264A864",
      INIT_23 => X"22424242424444646464646464646666868666666464868686CAC884A4A4A4C6",
      INIT_24 => X"246450722E50504E4E975310EC8606A4480A3286626242404222202222222222",
      INIT_25 => X"00202022424242426484868686A6A6A686888686866464644464CCE8A406A44E",
      INIT_26 => X"000000000000000000ECB708084E99999594D62E6488CA82E6C44EC820202000",
      INIT_27 => X"A68686CA20408440A6A620200000002200000000000000000000000000000000",
      INIT_28 => X"A6A6A6A6A6A6A6A60AEAE8E8C6C6C6A4C6C4C6E6E6E6E8E8C6A4C6C4C6EA0C84",
      INIT_29 => X"C88484646486C6C6E6E8E8080A0AE808E8C8E8E6A4A4A6A6A4A6C6C6C6C6C6C6",
      INIT_2A => X"84E808080A0A0A0AEAEAEAE8E8EA0A0A0A0AEAE8EAEAEAEAEAA686A6A8A88484",
      INIT_2B => X"E8E80A0A0A2C4C2C2A2AE80808E8624264628462648484844242444422222200",
      INIT_2C => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_2D => X"704E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_2E => X"E8C8A644426486A8A4A6A6A6A6E80808848462A684002262220020646282E84E",
      INIT_2F => X"AAB74E4CE8C8CAA8A8C8C8C8CA66A8A6A88686A8CAC8C8C8C8EAEAEACAEAEAEA",
      INIT_30 => X"20220022DB9584C6A66464646444444442424244444444424242424242444444",
      INIT_31 => X"4E4E4E4E4E4E6400222200620C0CEAECECECEC0E5275300C662244EE10642000",
      INIT_32 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_33 => X"424442446620644442644264442022646466220C6E6E2C4E4E4E4E4E4E4E4E4E",
      INIT_34 => X"6464222000000000000062E8E88622222220224444424264C864646464646464",
      INIT_35 => X"8664646464646464442222220044884244422222222222222222222222222222",
      INIT_36 => X"C6C6A6A4A4A6C6A6A6C6A4C6A6A6A6C4A6A6A6A4844220006484C86422880C86",
      INIT_37 => X"22222222202222222220202022424242424242446464848686CAC8A4C6C6C6E8",
      INIT_38 => X"246650704E50707070B7EE32538606A606CA1066628464422020202020202020",
      INIT_39 => X"2020000000000000000000000000000020204242424242422242CAE8E4E8C42C",
      INIT_3A => X"0000000020000000000CB508282EBBDBB794B4C842ECECA406C26EA642444222",
      INIT_3B => X"86CA40CACA844040EA8642422222200000000000000000000000000000000000",
      INIT_3C => X"A6A6A6848484828484A4A6C6C8E8E8E8C6C6E6E8E8E8E8EAE6C6C6C4C4EA0E84",
      INIT_3D => X"A62222220000628484A6C8C6C8E8E80A0A2A4C2A0808E8C8C6A4848484A6C8C8",
      INIT_3E => X"00C80A0A08E8EAEAECEAEAEAE8E8EAE8C8E8E8C8C8A6A6A6C8A6A6A6A8EAE8EA",
      INIT_3F => X"C6C6C8C6C6E8E8E8082A0A2A2A08626484646442646464644242222222222200",
      INIT_40 => X"4E2E2E4E4E2E4E2E4E4C4E6E6E4E0C0E504E4C4E4E2E4E4E4E4E4E4E4E4E4E4E",
      INIT_41 => X"C870904E4E4E4E6E4E4E4E2E2E4E4E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_42 => X"C8CA8664A6C8CAC8A6A6A6A6C6E8C88484846284A6A68440428420004284A482",
      INIT_43 => X"200E73C8A6C8A8ECEAC8A8842064A6C8C8C8C8C8C8A8A8A6A8A8EAEAE8EACACA",
      INIT_44 => X"0022000010B9EA0AA88866444444444444444444444444446464666444424222",
      INIT_45 => X"2E2E4E4E70EC422242200000A80CEA0AECECCAEACAA6866486EE30A80064ECA8",
      INIT_46 => X"4E4E4E4E4E2E2E4E2E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_47 => X"42424264864264646486444464424442646442EC72504C6E4E4E4E4E4E4E4E4E",
      INIT_48 => X"8664422200000000000042E8E88642222244444466642064CA86646464648664",
      INIT_49 => X"4242646464646444422200000044884222222020202222222222222222222222",
      INIT_4A => X"EA0AE8C6C6C6C6A4828484A4A6A6A6C6A6A6A4A4C4C6C6A4A4A6A86664668644",
      INIT_4B => X"2222222222222222222222222222222222222222224244646664CAC8E8E8E8E8",
      INIT_4C => X"248695B49272505050758888868826A408C47244848666644242422222222222",
      INIT_4D => X"2222222000000000000000000000000000000000000000000022CACA04C606EC",
      INIT_4E => X"000000202000222200CAD708084CDBDF5540A6A6C63050E2E6E6706262844242",
      INIT_4F => X"86C884608240400CCC2020424264644220202020000000000000000000000000",
      INIT_50 => X"2A2A2A2A2A2A08E6A6A6C8E8C6A4A4C6A4C6C6C6C6C4E8E6C6C6E8E8C6C80C64",
      INIT_51 => X"84A6642202006208E6C6C4A4A4C6A4846484A6E80A0C0A0A0A0A0AE6C6A6C6EA",
      INIT_52 => X"0020C8C4A4C4A6A6E80A0A2A2A4A2806E8E8E8080A08E8E6A6A6C6C6C6A48686",
      INIT_53 => X"C6E6E6E8E8E6C6C6C6C6C4C4C6A64244A4846262646464646242222000222222",
      INIT_54 => X"4E4E4E2E4E2C2C4E4E4E4E6E700A8282C84E704E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_55 => X"6262E87050504E4C2E4E4E4E4E4E2E2C4E4E4E4E4E4E4E4E4E4E2E4E4E4E2E2C",
      INIT_56 => X"84A68664422064CAC8A6C8E8C8C6A686A6A8A6C8C8A6A68462426464424040C6",
      INIT_57 => X"64A80CA68462A62CEACA866486A886C8A8A6A6C8CAC8C8C8A8CAC8A6A6868664",
      INIT_58 => X"44222200ECFBA6E8A68664444444444444444444444444444464644464646464",
      INIT_59 => X"4E4E4C4C70CA200000200042A8C8EAE8A8A8CAA8C80E0E30EE662220640E1066",
      INIT_5A => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_5B => X"4242424264204242424442446444646444866486A62E904C4E4E4E4E4E4E4E4E",
      INIT_5C => X"866442222000000002002084846442220020002000444444C864644244648662",
      INIT_5D => X"6464646666442222000000222244864242222222222220002020222222222222",
      INIT_5E => X"E80A0C2C2C2C0C0AE8E8C8A6A4A4A4A484A4A4A4A4A4A4A4A484A88686868666",
      INIT_5F => X"2222222222222222222222222222222222222222222242446464ECE8E8E8E8E8",
      INIT_60 => X"22A8B7D7B4B4B5D7D67266AAECA6E6E608C65242848444422222222222222222",
      INIT_61 => X"42202020200000000000000000000000000000000000000000202ECA04E606CC",
      INIT_62 => X"222222424444444200CAD92A282CB9FFDB10C6E8C852A604E208506284626242",
      INIT_63 => X"A662EA40406062EA860020202020424222222222424222424222222222422242",
      INIT_64 => X"A4A4A4A4A4C6C6C6C8C8E8EAE8E8E8080808C6C6A48484648686A6C88464CA44",
      INIT_65 => X"20424222020020C6C6C6C6C6C6C6C6C6A6A4A4A4A2A2A282C4C6C6A4A4848282",
      INIT_66 => X"0200C8702A280808C4E4E606E6E6E6E8C6C6E6E8080A0A08C8EAE8C6A4826240",
      INIT_67 => X"90706E4E4E4C2C2C0AE8E8E8E8A6202042424242222222222222220000204042",
      INIT_68 => X"4E4E4E2C4E4E4C4E4E70702E2CE8828220A64E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_69 => X"64644062EA3050706E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E2E2E4E4E4E",
      INIT_6A => X"A8C886848486C8CAEAC6C6C8C8A6A686A6C8A6C8C6A4A6C88440428686866260",
      INIT_6B => X"6686EAEAC862C80CC8C8C8C8CACAC8C8C8CACAC8A8A6A8C8CACAC8C8C8CAA864",
      INIT_6C => X"CCEECC44EEDBEAC8C8A686644444424244444444444444444444444444446466",
      INIT_6D => X"4E4E4C4E70A6200000000053B7522E2E30505073730ECAA8424288EE53CC4288",
      INIT_6E => X"6E4E4E4E4E4E4E4E4E4C4C4E4E4E4E4E4E4E4E4E4E4E4E2E4E4E4E4E4E4E4E4E",
      INIT_6F => X"648686648664646464646464444242424286866420A6704E4E4E6E6E4E4E4E6E",
      INIT_70 => X"866444422220000000004284646444222222202200448864A86464424286A842",
      INIT_71 => X"8886422020200020200222444464864244444242222222222222422222222222",
      INIT_72 => X"C6C6C6C6E6E8E8E82A0A0A0A0AE8C6A6A4A4C6C6C6C6A6A6A6A6C8A888868686",
      INIT_73 => X"2222220222222222222222222222222222222222222242424464EAC8C6C6C8E8",
      INIT_74 => X"44CAD7F7D4D4D6D6F95066CA52C6C604E8E85042848464624222222222222222",
      INIT_75 => X"6462424020202000202020202020202020000000002020200042B70E04C628CC",
      INIT_76 => X"20222242220000000088D92A280A50FFFDDBA8C630CAC4C6C22A2C84EACAC8A6",
      INIT_77 => X"8462860C848484C8440020202020204200000000202020202022222022422222",
      INIT_78 => X"8484848484848484828284A4A6C8E8E82A2A08080808E8E6A6C6A6A682840CC8",
      INIT_79 => X"64626242220042EA0AEAE8E8E8E80A0AEA0A2C4C2C2A08C6C6C6C6A6A6A68482",
      INIT_7A => X"020020EA4C4C4C6E4E4C2A0A08E8C6C6C6E8E8E6C4C6E80A0A0C2C0AE8C8A684",
      INIT_7B => X"6E6E6E70909092929292929090702C0CCAA88664422020000000000000000000",
      INIT_7C => X"4E4C4E6E4E4C4E7072EA62002086C8C842404E704E4E2E4E4E4E4E4E4E4E4E4E",
      INIT_7D => X"42424020002062A64E50504E2E2C4C4E4C4C4E4E4E4E4E4E4E4E4E4E4E4E4E2C",
      INIT_7E => X"62A686A8A8A6C8C8C8C6C6C6A6A6A8A8A6A6C6E8E8A6A6A6A662426442648484",
      INIT_7F => X"64CA0C2E2EC8EAE8C8CA0CECA8CAECEACACAC8A6A6A6A6A6A8A8A8A864442200",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_162_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_162_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(57),
      ENBWREN => enb_array(57),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra[17]\,
      O => ena_array(57)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb[17]\,
      O => enb_array(57)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized77\ is
  port (
    p_158_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized77\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized77\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized77\ is
  signal ena_array : STD_LOGIC_VECTOR ( 58 to 58 );
  signal enb_array : STD_LOGIC_VECTOR ( 58 to 58 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000EC000000000000000000000000000000FFFFFFFFFF80780E007800000",
      INITP_01 => X"FFFFFF00007FFE1F600000000000000300000000003DDA400000002B3FC96000",
      INITP_02 => X"0000000007FFFFFFF8100F80160000006000000000000000003FFFFFFF003FFF",
      INITP_03 => X"00000000003DF1400000002B3F89600000000007FF0000000000000000000000",
      INITP_04 => X"6000000080000000000FFFFFFE001FFFFFFFFFFFCE07FFC67E00000000000001",
      INITP_05 => X"000000002FC00010000000000000000000000000000FFFFFF03FF80016000000",
      INITP_06 => X"FFFFFFFFFFF818063FFE000000000001A0000000003FE5400000002B7F816000",
      INITP_07 => X"00000000000007FFF00E00000E000000E0100001830000000003FFFC7C000FFF",
      INITP_08 => X"1C000000003F48C00000002A7F93600000000000000000300000000000000000",
      INITP_09 => X"80000001000000000000C00000000FFF0FFF73F8FFFFFFFE0000807F00000000",
      INITP_0A => X"000000000000003000000000000000000000000000000000001C00000E000000",
      INITP_0B => X"E01FFFE001FFFFFFFFF080043FE0000018000000003FB7800000003BFF124000",
      INITP_0C => X"0000000000000000080000000600000040000000000000000000000000000600",
      INITP_0D => X"00000000003F8E800000003BFF02C00000000018000006300008000000000000",
      INITP_0E => X"F00000000000000000000000000000001F80FFF8003FFFFFFFFFFFFF81FFFFF0",
      INITP_0F => X"0000000038000018000000000000000000000000000000000800000002000000",
      INIT_00 => X"2288EE8888B72E0A0CEAC8A88666646464646464646466646464644444444444",
      INIT_01 => X"4E4E4E4E4E620000020000CAEC520E0C0CECEAA6868686CA0E3030CA66422286",
      INIT_02 => X"504E706E4E6E6E6E4E4E4E4E4E4E4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_03 => X"42646464644264646464646464646442428686862040A6C8C6C6C8E80A2C2C2E",
      INIT_04 => X"886664442222220002004264644242420000002220226466C86464624286A862",
      INIT_05 => X"8886442020424242222222222264862222222000000000002220222222222022",
      INIT_06 => X"0A08E8E8E8E8E8E8E8E8E8E8E8C6C6C8E8C8C8C8C8C8A6A6C6C8EACAA888A886",
      INIT_07 => X"2222222020222222222222222222222222222222222242424264EAEA0A0A0AEA",
      INIT_08 => X"66ECB7D6D4D4D4D4F70C22860EC6A846C4083042848464624242222222222222",
      INIT_09 => X"A686868686868686444442424222222020202020202020202064FBEC04C42A0E",
      INIT_0A => X"20202200000000420244FB4C2A4AEAFFFFB9EC0CB7A626A4E64EA82040426486",
      INIT_0B => X"84A62064A64062C8424244424222224244444442222020002020202020202020",
      INIT_0C => X"C8C6C6C8E8E8E8E8E8C8C8A6A4A6A6A484848484A4A6C6C6C6C6C6C6C6C60C50",
      INIT_0D => X"EC0A0AEAC8A6A6E8C8C6A4A4A4A4A4A48282A4A4A4C6E8E8C8A6A6A6C6C8C8C8",
      INIT_0E => X"00000020C8A6A4A4C80C4E4E4E4C2C2C2A0A080A2C2C0AE8C6C6E82A2C2C0C0A",
      INIT_0F => X"4C4C4C4C2A0A080A2A4C6E6E6E929292B2B2B2B2906E4E2CEAC8844220000000",
      INIT_10 => X"504E4E6E4E4E702E84420000002064CA66000C704E4C4E2E4E4E4E4E4E4E4E4E",
      INIT_11 => X"4042A4640000200020A850706E6E4E4E4E4E4E4E4E4E4E4E6E4C4C4E4E4C4E6E",
      INIT_12 => X"206462424264A8C8A8C8C8C8C6C8C8C8A6C8A6A6A6A6A8A88620426442422042",
      INIT_13 => X"A62C0AA6A6CAA8A8CAC8642042A6C8A8C8A8A8C8C8A8A8A8A686864200000022",
      INIT_14 => X"0044CC55647550A6E8C8A6866464644464646464646464646666666666666666",
      INIT_15 => X"4E4C4E702E4200020000A80EECC8A6EAA6A8C8EA0E2E30750ECA644464442200",
      INIT_16 => X"A6A6EAEAEA0C2E2E504E5070704E4E4E4E4E4E4E4E4E4E4E4C4E4E4E4E4E4C4C",
      INIT_17 => X"4264646464446464646464646464644244868486846262846464646464648484",
      INIT_18 => X"A88664444222222222222264866642222200002222224266A864646444646464",
      INIT_19 => X"8888A88666666442222222224286862020200000000020202000200020200022",
      INIT_1A => X"2C2C2C0A2C2C2C0AE8E8E6E8E8C6C6A6E8C8C6C6C8C8A8A8A6A6ECCCAAAAAAA8",
      INIT_1B => X"4242422222222222222220202022222222222222224242424264EAE8EA0A0A0A",
      INIT_1C => X"88ECB5D4D4D4D4D4F4C822CA0CC66466C44C5264C8C8C8C88686866464644242",
      INIT_1D => X"00002022224244448686868686868686868686666464646442A8948404C42A10",
      INIT_1E => X"42444222224442420020D970284CC695FFFFFF75C8C2E804C470642220200020",
      INIT_1F => X"86CA62202020C884002022426444424200002222222244424242224242424242",
      INIT_20 => X"82828284A4A48484848484848484A6A6A4A48462626264426262648486628675",
      INIT_21 => X"EA0A2A2C4C2C0AE8E8E8C8E8E8E6C6C4A4A4A4848284A6A4A484A4A482828484",
      INIT_22 => X"2E0AC6A40A2C2CE8C6C6C6C6E6080A0A080A0A0A0A080A0A2A0AE8E8E8080AE8",
      INIT_23 => X"082A2A2A2A2A2A2A2A2A2A2A2A08080A4A6C6C8E90B0B2B2F2D2D2D2B2907070",
      INIT_24 => X"0C504E4E4E702E6220402222220000446400640C704C4E4E4E4E4E4E4E4E4E4E",
      INIT_25 => X"6262848464202064422020C850704E6E4E4E4E4E4E4E4E4E4E6E6E4E4E50502C",
      INIT_26 => X"0CCA644286EAECC8A8A8C8C8EAEAEAE8CAC8844220426486A864426486A86442",
      INIT_27 => X"C82E2CA6A6CC4444A8A8A686C8C8A686A6A8C8C8C8C8C8C8A6866420000000A8",
      INIT_28 => X"00004433CA305084A68462424242422242222222424242424242424242424244",
      INIT_29 => X"4E4E7050EC42000200003175950E503050522E7575ECCAA8A886648644646600",
      INIT_2A => X"4240626262626284A6C6C8EA0C2E2E4E4E4E4E4E4E6E6E6E4E4E4E6E6E6E6E6E",
      INIT_2B => X"222222424222424242424242426464424466648486A6A6A68486868462426264",
      INIT_2C => X"A88666644444422222222242A8AA86222200222222420042A642424242222222",
      INIT_2D => X"A888A8AAA8868664444422446486642220202000000000002020000000000022",
      INIT_2E => X"E8E80AEA0A0A0A0A2A0AE8C6C6E8E8C6A4848284848484A6A484EC0ECCCACAA8",
      INIT_2F => X"8686868684868686666464644444444242424242424264644464C8C8E8E8C8C6",
      INIT_30 => X"AC0E94B4B2B2B2B2D78622ECEAC4A448A24E2E20624042426262626464848686",
      INIT_31 => X"00000000000000000000000020202020202020202020202020840C6426E62A10",
      INIT_32 => X"20222244424262846262B793086E0A2EFBFFFFC8C04AA622C852202042422000",
      INIT_33 => X"30642E8440C8CA84642200002222202220002022202022002000002222000020",
      INIT_34 => X"8282848484848484848282848484848482A4A4A484848482848484648484844E",
      INIT_35 => X"E8E80808080A0A0A2A0A0A0A0A0A08E8E8C8C8A6A6A6C8C6A4C6C6C6A4A4A4A4",
      INIT_36 => X"D2F2D2D2B2D4B0B2B2906E4C08E6C6E8E6E6E60808E8E6E6E6E6E8E6E60808E8",
      INIT_37 => X"2A2A2A2A2A2A08080A080A2A082A2A2A2A2A082A2A2A2A0A4A6C8C8E8E8EB0D2",
      INIT_38 => X"642E504E4E4EC840A4A6642200000000642200C8704E4E4E4E4E4E4E4E4E4E4E",
      INIT_39 => X"8662848484A6A682A462000042EA4E6E4E4E4E4E4E4E4E4E4E4E4E2E4E50EA62",
      INIT_3A => X"0CA66264A6EA0E0CA8EAEAC8EAEAC8A8C886220000000020206442426284A8A6",
      INIT_3B => X"0C0C0CA6A66422204286EC0CEAA8A8CAA6A8A6A6C8EACAA8A8C8C8868664840E",
      INIT_3C => X"440088CC103050A6A68664444442424222222222224222224444444442222222",
      INIT_3D => X"2E2E2E2EEC860022220084EC2E0C2EEAEAEAEAA8A6A8A8A8C8CA644242224466",
      INIT_3E => X"64426264848484846264646262848484A6A6C8C8E80A0C2C2C2C2C2C2C2C2C2C",
      INIT_3F => X"22202022222222222222222222222222224464848484848464848684848484A6",
      INIT_40 => X"CAA88686666444422222222266A8884400002020222200428642422222222020",
      INIT_41 => X"AA8888A8A8A8AACAAAAA86A8A8A8644242422222202000000000000000000020",
      INIT_42 => X"E8E8E8E8C8C8C6C6C6E8EAE8C6C6C6C6C6A6A4A6A4A4A4A6A6840C0EECCACACA",
      INIT_43 => X"2020202022424242424242424464646464646464646686868686C8C8E8E8E8E8",
      INIT_44 => X"EF307292929292925042440EA6A40606A26E0C20624222422020000000000000",
      INIT_45 => X"00000000000000000020202020202020202020202020202000640CCA28C606EE",
      INIT_46 => X"20202044422082C6C48295D7084C2A6EE62EACA228C4E6E4502E404240202000",
      INIT_47 => X"8642EA500C0C4220644442444220002022202222222222000000204222000000",
      INIT_48 => X"E8E8E8C6C6C6A6A6C6A4A4A4A4A4A4844264646262848484A4A4846262826082",
      INIT_49 => X"A4C6E6E6E6E6E6E8E6E6E6E6E8E8E8E808E8E8E8E8E8E8E6E80808080A08080A",
      INIT_4A => X"284A4C4E6E904C6E8E8E90B0B2929270B290706E6E6E4C4C4C4C2C2A080808E6",
      INIT_4B => X"E6E6E6E6082A2C2C2A2C2A0A08080808E80A0A0AE8E80A0A2C2C4C2A08E6C6E8",
      INIT_4C => X"20846282A48242A6C8A6844220202000222200620A4C4C2C2C2C2C2C2C2C2C4C",
      INIT_4D => X"A862846284C6E6C4A48464424062A6C80A0AEAE8E8C8A6A48484846464646420",
      INIT_4E => X"A88486A686A8A86262C8EAEAEAC8A8C8EA6400000000000022200020626462A8",
      INIT_4F => X"0ECAA6A6A842CAA86486A8A6C8A8A8CAC8C8C8C8CAEAEAEAEAC8A686A8A6C80C",
      INIT_50 => X"6644AACC0E305284866664444444444444242444444444444444444444424242",
      INIT_51 => X"848484A6C8A820002220200C0C2EC8C8CACAEACAC8A886868664424222000000",
      INIT_52 => X"8642626484848284646462424262646242424242626264628484846462626262",
      INIT_53 => X"0000000000220000202020202220204222224286C8C6A4A48484848484848484",
      INIT_54 => X"CAA8A88886664444444244244464866400220000222200668642422020222200",
      INIT_55 => X"AACAAAAAAACAAAAAAACAA8C8A8A6424242422222424222222242422242222042",
      INIT_56 => X"E8C6C6C8E8EAE8EAC8A6C6C6E8C6C6C6C8A6C6C8E8C6C6E8C6840C30ECECECCA",
      INIT_57 => X"0000200000000000202020202020202020202022202242422264C8C8C8C6C8E8",
      INIT_58 => X"11337272502E5072EC428630A68446C6C470EA00846444422220200000000000",
      INIT_59 => X"00000000202020000000000000000000000000000000000000442E0E26C62810",
      INIT_5A => X"424422666684C6C4A26050F92C4C08D506C4924EA4042494D7A684C8C8A46222",
      INIT_5B => X"2200A8500CA66422202222222042422220222222422220202222222220002220",
      INIT_5C => X"E6E6060808080808060608E6E6E6E6E6E6E6C6C6A4A4A4A48484646464868482",
      INIT_5D => X"B0908E8E8E8E6C4C4A4A2808E6E8E8E606E6C4C4C4C4C4E4C4E6E6E6E606E6E6",
      INIT_5E => X"8462644284A6E80A2C4C4C4C4C6C8E8E90909292B2B2B2B2B2B2B4B4B2B2B290",
      INIT_5F => X"080808E6E6E6E6E6E6E6E80A0A0A0A2C4C4C2A2A2A2A2808080808E8C6848484",
      INIT_60 => X"C8A664848282A6A6846442222020222222000020C80A0CEAE8EAEAE8C8EAEAEC",
      INIT_61 => X"A6C8A884206486A8C88642424062844266A8CAC8C8EAEAEACACACAC8C6A6A6C8",
      INIT_62 => X"8686A6A8A842000084C8EAEAC8A8A8CAC8A888420000004020000020648664A6",
      INIT_63 => X"EA2EC8A6ECECA8A6428686648686866486A8C8A8A8868464848686868686A6A6",
      INIT_64 => X"22442266CA309584A68664444444442224242424242444444442442222444244",
      INIT_65 => X"626262420CCA222022200042A8ECCAECC8A8A684648664646644222200000000",
      INIT_66 => X"A4A4A4A4848484A4A4A484624040428482626264646464846462626262626262",
      INIT_67 => X"0000000000000000000020200020222222224286A6C8EAEAE8EAEAE8C6C6A684",
      INIT_68 => X"CACAA8A888866444244444444464868600000000002042A88642424220222020",
      INIT_69 => X"CACAAAAACACCCACAAACACAEA0EA8002000000000000000002020202022202022",
      INIT_6A => X"EAE8E8E8E8E8E8C8A6C6C6C6C6C6C6C6A6A4A4A4E80808E8E6C60C30ECECCCEC",
      INIT_6B => X"2020202020202020202020202020202020202020222022424084EA0A0AE8C6C8",
      INIT_6C => X"5555300CB570B772860484C8C8A446840490A620624220022222020202000000",
      INIT_6D => X"8664644242202020200000000000000000000000202020204284703006E6082C",
      INIT_6E => X"2242624062C8E8E8E8A44EFF6E4A2C48B3C2E4E4244408EC3220204284A6A8A8",
      INIT_6F => X"4220002022202242202020202000000222222000000000000000000000222222",
      INIT_70 => X"08E8E8E8E6E6E8080808080808080808060606062828280628080808E8E8C8C6",
      INIT_71 => X"B0B2B2B2B2B4B4B4F4D4D2B2B2929090908E6E6E6E4C4A4A4A28080808060808",
      INIT_72 => X"C4C4A4A484624264A6E80A2C2A0A0A2A2A2A4C4C4C6E6E8E6E6E90909090B0B0",
      INIT_73 => X"C6C6C6082828282806E6E6E6E6E6E6E6082A2A4C4C4C4C4C4C4E4E4C2AE8C6C4",
      INIT_74 => X"CAC8C8EAC8A68462624242202020202020000020CAEAEACAECECECECECEAECEC",
      INIT_75 => X"62424264424264A8C8644242404040422086A6EAE8A6C8A6C8C6C6C8C8C8E8E8",
      INIT_76 => X"86A6C8CAC8A8A8A8A8C8A8A6C8CACAC8C8846486A8A8A6A8A866442222424286",
      INIT_77 => X"0C0C0C0EECCAA86420A6C8A68686868686A686A6A8A8A8A6A8C8A8A6A6A6A8A6",
      INIT_78 => X"2244668686EC52A8C8C8A6644442424242424444444442424242222222424242",
      INIT_79 => X"646462620ECA4222222220002086A8CAA6846486644442422220222222000000",
      INIT_7A => X"A6A4A6A6A6A684848684A6E8C662202062646464646464626262626262646464",
      INIT_7B => X"2222222220202020202020202020202222224284848284826486A6A6A6A6A4A6",
      INIT_7C => X"CACAA8CAA8886664444444444464868622222222222242866442646444442222",
      INIT_7D => X"CACACACACACACACCCCCCCAEAEA64000000000000000000000000000000000000",
      INIT_7E => X"E6E8080806E6E6E6C6C6C6A6A6A6C6C6C8C8C6A6A6C6A684A4A4EA300EEEECEC",
      INIT_7F => X"2020000000000020000000000000000020000000002020422084C8E6E8E8E8EA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_158_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_158_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(58),
      ENBWREN => enb_array(58),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra[17]\,
      O => ena_array(58)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb[17]\,
      O => enb_array(58)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized78\ is
  port (
    p_154_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized78\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized78\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized78\ is
  signal ena_array : STD_LOGIC_VECTOR ( 59 to 59 );
  signal enb_array : STD_LOGIC_VECTOR ( 59 to 59 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"C007003FC0073FFFFFFFFFFFFFF8FF0000000000001EF9000000003BEE02C000",
      INITP_01 => X"0000000000000000080000000200000000000000000000000000000000000000",
      INITP_02 => X"00000000001B79000000003FFC35C00000000000000000180010000000000000",
      INITP_03 => X"00000000000000000000000000000001FFF0700FF801E0FFFFFFFFFFFFFFE000",
      INITP_04 => X"0000000C0000001C001000000000000000000000000000000800000016000000",
      INITP_05 => X"FFFFFDD1FFC0FE00FFFFFFFFFFF8000000000000001FA3000000003EF835C000",
      INITP_06 => X"0000000000000000040000000600000000000000000000000000000000000000",
      INITP_07 => X"00000000000DBA000000003BF86DC000000000001800001E0020000000000000",
      INITP_08 => X"000000000000000000000000000000000FF019FF7FF80000007FFFFFFFF80000",
      INITP_09 => X"000000000000001E042000000000000000000000000000000400180006000000",
      INITP_0A => X"E07FF06FC3FF000000003FFFFFFFE00000000000000FE6000000003FFACA8000",
      INITP_0B => X"0000000000000000040000000400000000000000000000000000000000000000",
      INITP_0C => X"0000000000007C000000003FFA5A8000000000000000000F9960000000000000",
      INITP_0D => X"00000000000000000000000700000000F001FE001EFFE00000C0007C7FE03F00",
      INITP_0E => X"000000000000000FF14000002000000000000000000000000400000004000000",
      INITP_0F => X"FF0000180000F00000070000003C01C020000000000038000000003F7FD68000",
      INIT_00 => X"9997526250D670A84220ECEAA6C428A206908400424020222000002020202020",
      INIT_01 => X"4242446464666666646464444442424242444444444464666662503008E6082C",
      INIT_02 => X"0000424042A6A6A68484A6D9500893C0734C022406E8C66EEA20402020202020",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"6E8E8E6E6E6E8E6E6C4A2A0808E8E8E8082A2A2A0A2A2A08C8A6846442402000",
      INIT_05 => X"4E6E707070707070929292B2D4D2B0B06E6E6E8E8E8E90B2D2B0B0B0B0908E6E",
      INIT_06 => X"2A08E8C68462424242424264A60A0A08E8E8080A0A2A2C2A2A2A4C4C4C4C6E6E",
      INIT_07 => X"0606E6E6E4E4E6E6C4C4E4E6E6080808C6C6C6C6C6C6C6C6C8E80A4C6E6C4A4A",
      INIT_08 => X"A6A6C8C884626242424222202020202020000000A8C8CAECEACAC8C8E8E8E8EA",
      INIT_09 => X"6442428686648486C8A6644262846220202084C8C8C8C6C8C8C8C8C8C8C8C8E8",
      INIT_0A => X"A8A8EAEACAEAEACAEAEAC8A6A8CAC8C8C8626486A6A6C8CA8686646442424262",
      INIT_0B => X"A684A8C88686A684A8C886424284A8A8A6C8A6A6A6A6A8C8A8A8A8A8A8C8CAA8",
      INIT_0C => X"220086CA64EC72A6C8C8A8866464646464648686868664646464444444424264",
      INIT_0D => X"8484A6840EEC4444202042220042422042202022222222222222222220000022",
      INIT_0E => X"84848484848484848484A4E6E8C8640020628484848484848686848484848486",
      INIT_0F => X"4242424242424244646442424242426444446486846262404242648484A4A4A4",
      INIT_10 => X"CAECCACAAAA88666664444664464646466666664646486A84220202020222022",
      INIT_11 => X"ECCCCCCCCCCCCCCCCACCEA0CCA42424220000000000000200000000000000000",
      INIT_12 => X"A4A4C6C6C6E6E8E8C6C6C6A6A6A6C6C6A6A6A6A6A6C6C8E8A6A6A83010EEECEC",
      INIT_13 => X"0000000000000000000000000000000000000000002020202084C8A4A4C48482",
      INIT_14 => X"97B9B9532E2EC88464A650528426C60408946422644242202020002020202000",
      INIT_15 => X"000000000000202022222222424242422222222222222222002050320806080A",
      INIT_16 => X"00000000002000002000007255C4B308E2D78E2608C8C4D28420402020200000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"8E8E6E6E6E8E908EB0908E8E8E8E8EAE8E6E4CEAA66422000000000000000000",
      INIT_19 => X"4C4C4C4C6C6E8E906E6E6E90B2B2B2D2D2B2B09090909090B09090B0B0909090",
      INIT_1A => X"4C4C4C2A08C6A484844220000040A4082A0808E6E6E6E6E6080A0A2A2C2C2C4C",
      INIT_1B => X"282828280806080828080808E6E6E6E6E6080808E8E6C6C6A4A4C4E82A2C2C4E",
      INIT_1C => X"C8C8E8A662424262424222222020202000000000C8C8C8C8E8C8C8E8E8E8E80A",
      INIT_1D => X"42204286A684848464A8A6A6A6A6C6622040626284A4A4A684A4A6A6A6A6C6C8",
      INIT_1E => X"C8C8EAEAEAEAC8CAEAEAEAC8C8C8C8C8EAA8A68686A6A8846464202020206464",
      INIT_1F => X"6264A6A6A6C8C8CACAC8A8A8A8A8A8A6A8C8A6A6A8A8C8C8C8C8A8A8C8CACAC8",
      INIT_20 => X"4200AA0E860E5042626242202022222242424242424242424444444444446484",
      INIT_21 => X"A4A6A6840EEC4466442022422222220000202000422022224242422200000022",
      INIT_22 => X"6262648486848486A66262A6A6A8A66420206284A684A4A48484A6A6A6868484",
      INIT_23 => X"00000000202020202020202020202222222262A6C6A6C6C8A4A4A48484846242",
      INIT_24 => X"C8ECCACCCAAA88668666666666666666666686868486A8882020202000000000",
      INIT_25 => X"ECCCCCCCECECECECECECEC0EA840424244444222222020200000000000000000",
      INIT_26 => X"C8C8E8E8E8C6A6A4A4C6C6C6C6C6C6C6A6A6C6A6A6C6C6C6C6A6842E300EEEEC",
      INIT_27 => X"2020202020200000000000000000000020000000002020202084EAE8080AE8C6",
      INIT_28 => X"977799992E628464A6862E55A26866240A724486A8A8A8866486644242202220",
      INIT_29 => X"00000000000000000000000000000000200000002020202000207252080628E8",
      INIT_2A => X"00000000000000000000000CFF2C06B200C40AE8E6C44A2E4242642220000000",
      INIT_2B => X"0000000000002000000000000000000000000000000000000000000000000000",
      INIT_2C => X"70909290909090B2B2B2B2902CE8A6848484A4A6A6A6C6C8C8C6A6A6A6A68462",
      INIT_2D => X"0A2A2A4A4C6C6C4C4C4C4C4E6E6E6E709090909090704E2C2A2A2C4C4E6E4E6E",
      INIT_2E => X"4A4C4C4C4C2C2C0A2A08E8C8A46282A408082A2A2A0808E6C6C6A4A4A4C6C6E6",
      INIT_2F => X"08080808080806060606060606080808282828280806E6080806E606E6E8E80A",
      INIT_30 => X"84A4A46262624222422222200020202000000020C8E8E8E8C8C8C8EAEACACACA",
      INIT_31 => X"202064868664A6A8426462A8A66284A64042202062A484828484848484848484",
      INIT_32 => X"CAA8C8EAEAC8C8EAEACAC8A8C8C8C8C886A88686646464206486422242426464",
      INIT_33 => X"8486868486A686C8A6A6A6A68686A6A8A8C8C8C8C8C8EAEAEACAC8A8C8C8C8C8",
      INIT_34 => X"222066AA64302E62644242222222222222202020222222224222222242426484",
      INIT_35 => X"84848462EC0E668886422022222222440266C8C6EAA620244242422222002022",
      INIT_36 => X"62424040404062848684A8C8A686868424002064868484848484848484848484",
      INIT_37 => X"00000000000000000000000000000000202062C8C6A6A6C6E6E6E8C6A6846464",
      INIT_38 => X"A6ECECCCCAAA88866686666666666666668688A8A686A8862020200000000000",
      INIT_39 => X"ECECECECECECECECECCC0EEC6420200020202022224242424222222242422222",
      INIT_3A => X"E6E6E60808E6E6C4A4C4C6C6C6C6C4C4A4C4C6E6E6C6C6C4C6C4A40C50100EEC",
      INIT_3B => X"8686646464644242424242202020202020202020424262846484C8C6E6E8E6C6",
      INIT_3C => X"959797975262A686C652728602088424502E00202040424286A8868686868686",
      INIT_3D => X"0000000000000000202020202020202000002000002022424242505528E62A08",
      INIT_3E => X"000000000000000000020042FFFBC2D50AE2242604C430660022444464422220",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"909092929090706E9090B2B250EAA66200000000000000002020204262644242",
      INIT_41 => X"84A4A4A6C6C6C6C6E8080A0A2A2A2A4A2A2A4C4C4C4C6E6E6E4E4E6E70707070",
      INIT_42 => X"E6060808282A4C4C4A4A4A2808E8C68482A4A4A4C6C6C6C8C6E8E8E8E6C6A4A4",
      INIT_43 => X"E6E6E6E6082A4A4A28280808E6E6E6E6E4E6E60808E8E80A082A2A2A28282626",
      INIT_44 => X"84A4846264644242222220000000002000000042C8E8C6C6C6C8C8C8C8A6A6A8",
      INIT_45 => X"204264868684A8A6444284A8864220626420422020A6C8A6A6A6868484848484",
      INIT_46 => X"644286EAEAEAEAEAEACAA6A6A68684848686866442204266A6A6646486864242",
      INIT_47 => X"646486A8868684848486868686A8A6A66464C8EACACAEAEACAC8A8A8A8C8C8C8",
      INIT_48 => X"222266AA64530E40422222020200022222222222222222222222222022446484",
      INIT_49 => X"42426240EC53A8A8A8664442444442422264EA2C4EC820244444422222202022",
      INIT_4A => X"84646464624040422264A8A88486642202000042424242426262848484846262",
      INIT_4B => X"00000000000000000000000000000000202062E8E8C8C6C8A6A6C8E8E8E8C6A4",
      INIT_4C => X"64ECECCCCCCAA888AAAAAA8868686686688888AAA8A6A8644242222000000000",
      INIT_4D => X"EEEEECECEE0EEEECEEEE0ECA4220202000000000000000000000000000000000",
      INIT_4E => X"8484A4A4A4A4A6C6C6C6C6C6A6A4A4A4A4A4C6C6E6E8E8E8E6E6C60A72300EEE",
      INIT_4F => X"4242646486868686868686868686868686868686868684A66442648484848484",
      INIT_50 => X"50DBBBBB0E200CC82EFBCC82688428C272CA0022202020002042202020202042",
      INIT_51 => X"444242422222222220202020202020200020202242446466428472972A064A08",
      INIT_52 => X"20202000000000002000000095FF2A0AB90602C2A0900E002222002042424242",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"90B0B0B2D2D4D2B06C4A2A4A4A4A4A6A4A2A08E6C6A684642220000000000000",
      INIT_55 => X"C6C6C6A4A4A4A4A4A2A2A2A2A4C4C6E6E6E80808080A0A0A2A2A2A2A4C4C6E6E",
      INIT_56 => X"0A08E6E6E6E608082A4A6C6A6A6A2A08E8E6C4A4A4A4A4A4A4A4C4C6C6E6E8E8",
      INIT_57 => X"4A2808E6E6E6E6E6E60808080A0A0A0A2A280806E6C4C4E6E80808E8080A0A0A",
      INIT_58 => X"A6A662646442424222200000000000000000000064646486A6C6A6A6C6C6C6E8",
      INIT_59 => X"64646464646486646464864200000042200020420020EAEAE8C8C8C6C8C8C6C6",
      INIT_5A => X"6664A6EAC8C8C8A6A6A68686868686864286A6C8C8A6A6A88464422042666464",
      INIT_5B => X"866486A68686A8A686A6A88686868686642086CAC8EAC8A8C8A8C8A8A8A8A8A8",
      INIT_5C => X"4242A8CA2030EC20222020000002222220222222222220002000220022868686",
      INIT_5D => X"20424220EA75CCCACCAA662242446444222286A8C8CA64424444422222202042",
      INIT_5E => X"A6A6A68684646242200022644242422200004262402040424040404040424040",
      INIT_5F => X"00000000000000000000000000000000202062C8C6C6C6A66686A6A6C6C8C6A6",
      INIT_60 => X"42ECEEECCCCCAA88888888888888A8CA88888888A8A8A6626464646444422220",
      INIT_61 => X"0EEEEE0E0EEEEE0EEE0E10A86242200000000000000000000000000000000000",
      INIT_62 => X"0000002020000020424242424242426262626264648484848486848652530E0E",
      INIT_63 => X"2020200000000000000000202020202020202222222020202200000000000000",
      INIT_64 => X"0AB9FFDD55A897A686FB860426C4468497642042202000002222200020202020",
      INIT_65 => X"00202242444444424444444444444444444442424242202084C692972A084A2A",
      INIT_66 => X"00000000000000000020020000446220C8FDB54ED99484402222200000002020",
      INIT_67 => X"6242402020000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"E6082A28282A4A4A4C2A08E8E8C8C8C8E6E8060608080808E6E8E8E8C8A68484",
      INIT_69 => X"E4E6E6E6E6E6E6C60606E6C6C4A4A4A4A4A4A4C4C6E6E8E6E80808080806E6E6",
      INIT_6A => X"C6E8E808080808E608082A4A4A2A0A08282806E6E6C4C4C4C6C4C4C4C6C6C4C4",
      INIT_6B => X"28280808E6C4A4A4C4C4C4C6E6E8E80808080808080808E6C6C6C4A4A6A6A886",
      INIT_6C => X"EAA6628484626442222200000000000000000000000000020022224284A6C6E8",
      INIT_6D => X"4020206442004244446262402002222020202020220040A6C6C6C8E8E8080A08",
      INIT_6E => X"8686A8A6A6A6A6A8A8C8A8A6A8A8A8A864A6C8C8C8A6A6846264864220422020",
      INIT_6F => X"86888686A6A8A8A68684646486864242440086A8A6CAC8C8A6A8C8A6A6C8C8C8",
      INIT_70 => X"6444AACA2275EC42644220202220202020202020202020202200220022868486",
      INIT_71 => X"42444200CA75ECECCCECAA64644464644422220020A8A8422244446664446486",
      INIT_72 => X"848686A6A8A6868462422202022264624262A4E8C6C6C6C68684848484848464",
      INIT_73 => X"424242424242424242424242424264646664A6C6C4C6A4846464846464868686",
      INIT_74 => X"20EC0EECECECAA88888888888888AAECA8888888A8AA86402040202042424244",
      INIT_75 => X"0E0E1010ECA8CA0EEE10EC642062644222222200000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000010530E0E",
      INIT_77 => X"0000000000000022000000000000000000000000002020420200000000000000",
      INIT_78 => X"E895FFFFDDB7D92E120E806AA62404EEB9202042222200004400000000000000",
      INIT_79 => X"202020000020202020202020202020202020200000202042E8C690B96C282A2C",
      INIT_7A => X"00000000000000000040000000000000006A77D6FBA820426242422020000000",
      INIT_7B => X"E6E808E8C8A68484424242200000000000000000000000000000000000000000",
      INIT_7C => X"E6E6E6E8E8E6E6E6C6E808080808E6E8C6C6C6E8E6E6E6080808E6E6C6A484A6",
      INIT_7D => X"C4C4C4C4C4C6C4A4A6A6C6C6E8080606C6C6C6C4C4A4A4A4A4A4C6C6C6E6E6E6",
      INIT_7E => X"A4A4A4A4C4C6E6E8E6E8E8C6C8E8EAE80A2A2A0AE8C6C6C6E6C6C4E6E6E6E6E6",
      INIT_7F => X"2A0A0A0A08080808E8E8E6C6C4C4C4C6A6A6A6A6A6C8C8C6E8E6E60606E6E6C4",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_154_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_154_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(59),
      ENBWREN => enb_array(59),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra[17]\,
      O => ena_array(59)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb[17]\,
      O => enb_array(59)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized79\ is
  port (
    p_150_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized79\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized79\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized79\ is
  signal ena_array : STD_LOGIC_VECTOR ( 60 to 60 );
  signal enb_array : STD_LOGIC_VECTOR ( 60 to 60 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000000000000000007E000002400000000000000000000000000000000000000",
      INITP_01 => X"00000000000000000000001FBFB58000000000000000000700C0000030000000",
      INITP_02 => X"000000000000000000000000000010003FF8000000003F10F8001F00007C0E00",
      INITP_03 => X"00000000000000078400000028000000000000000000000006F0000004000000",
      INITP_04 => X"0CFFFFE003007FFC000003FF037FFC0000FFFF00000000000000001FFE690000",
      INITP_05 => X"000000000000000006F800800C00000000000000000000000000000000001800",
      INITP_06 => X"E01FFBFF000000000000001F7C9B00000000000000000003CE00000018000000",
      INITP_07 => X"00000000000000000000000000000000FFFFFFFF0FFFFFF0003C0007C00FF800",
      INITP_08 => X"0000000000000001C00000001C000000000000000000000007FE004008000000",
      INITP_09 => X"1FBFFF0FFE3FFF80000F0000000F8000C000001FFFE000000000001FABBF0000",
      INITP_0A => X"000000000000000003FE00700800000000000000000000000000000000000000",
      INITP_0B => X"00007C00FFFFE0000000000FF27E00000000000000000000000000000C000000",
      INITP_0C => X"000000000000000000000000000000000000660001FFFF800001C00002000000",
      INITP_0D => X"0000000000000000000000000C010000000000000000000003FF007C08000000",
      INITP_0E => X"C00000000003C10000007FF00000000000002101FFFFE0000000000FFFF60000",
      INITP_0F => X"000000000000000003FF003E1800000000000000000000000000000000000000",
      INIT_00 => X"A884646464646442222000000000000000646442200000024242422222000000",
      INIT_01 => X"4264646442004264428442204222000000002020202000008484848484A6A6A6",
      INIT_02 => X"A6C8C8A6A6C8A8A6C8A8A6A6A6A6C86400200020646464642042866622420000",
      INIT_03 => X"86A6A8A6A6A8A6868686A8A686A68662000066A8A8A8C8CAC8CAC8A8C8CACA86",
      INIT_04 => X"86840E6664B5E8A6A8A6868686866464424242424242402020202000208686A6",
      INIT_05 => X"C6C6C6A4C6732E0E0E0E0EEC66648644444442442244EECA6420446644446666",
      INIT_06 => X"A8A6A6A6A6A6A686846462424284A6C6A6C6C8C6C6C8E8E8E8E8E8E6E6E6E8E8",
      INIT_07 => X"202020202222222222424222422222222042A6A6C6C6C6C68686A6A6A6A6A8C8",
      INIT_08 => X"22A80E0EECECCAA8AA8A8AAA88A8AAA888AAAAAAAA8864202020200000000000",
      INIT_09 => X"EEF0CCCAC4C6A4EC303086000000000022224242444242222222222222222222",
      INIT_0A => X"000000000000000000000000000000000000000000000000000000008855300E",
      INIT_0B => X"0000000000000000000020200000202000002222202042202200000000000000",
      INIT_0C => X"28C699DFFFF9D9FF6EA02828C248C2762E202020202000004200000000000000",
      INIT_0D => X"0000000000202020000000000000000020202020426442200000C8FB2C2C462E",
      INIT_0E => X"0000000000000000000000000000002000000000000000000000202000000000",
      INIT_0F => X"0002226486A6A6C6C6C6C6C6C6C6A48482624242202000000000000000000000",
      INIT_10 => X"A4A4A6A6C8C8C8C8E6082A2A0A08E8E8EAE8E8E6080808E6E6C6C6A684848462",
      INIT_11 => X"0606080808E8E6E6C4A4A48484A4C6E8E8E8E80828484828C4C4C4C4C6C6C4A4",
      INIT_12 => X"E6E6E6E6E6E6E6E6C4C4C4C4A4A4A4C6C6E6080808080808E8E6E608E6E6E8E8",
      INIT_13 => X"C4E60808280828282A08080808E8E6E6E8E6E8E8C6C6A484846442404284A6C6",
      INIT_14 => X"4242646442444442000000000000424264C8E808E88420208484624020202042",
      INIT_15 => X"6420404242428664426442422200220000000020224220006284846262626262",
      INIT_16 => X"C8CACAC8C8CAC8C8A8A8A6A6C8CAC84220424264868686866486844264640022",
      INIT_17 => X"A8A6A68686A6A6A8A8A8A8C8A8A8A686424286A8A6A6A6A6C8C8C8C8C8C8A886",
      INIT_18 => X"4486CC88ECB56220424020424242426466666666666666666666666664A88684",
      INIT_19 => X"62626462649753EE0E0E0E0ECA666486446442444242AAEECC66424444644444",
      INIT_1A => X"C6C6C6C6A6A6C6C6C8A684200000000000000000000000002020202042424242",
      INIT_1B => X"000000000000000000000000202000002042A6C6C6C6C6A6A4C6C6C6C6C6C6C6",
      INIT_1C => X"00640EEE0EECCCAA88AAAAAAAAAAAAAACAAAA8AACA8642202020200000000000",
      INIT_1D => X"31EC2262E406E684A8C864422200000000000000002020202020222222222220",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000220000109730",
      INIT_1F => X"0000000000202020202020200000000000002220002042422200000000000000",
      INIT_20 => X"289206DBFFFFDBEAA0062E8466E286F9C84286A8866442204200000000000000",
      INIT_21 => X"000000000000000000000000002020202222222022222000000062DB4E4C2450",
      INIT_22 => X"0000000000000000000000000000000000000000000000200000000000000000",
      INIT_23 => X"40828484626284C8080828282828484A2A2A2A2A0A080808E8C6A48262424020",
      INIT_24 => X"E6E6E6E6E6E60808E8080A2A2A2A2A2C4C4C6C4C4A08E8E88462628486868442",
      INIT_25 => X"C6C6A68484626284E6E6E6C4A28282828482A4A4C4C408282828282828080606",
      INIT_26 => X"8484A6C6E6E60606E8E8E6E6E6E6E6E6E606060606060808062828280608E6C4",
      INIT_27 => X"E4E4E4E60606E6E608080808080808082806282828280808080808C6A6A48282",
      INIT_28 => X"4042424220222222000000002062A6A484A4C6082AE68484A4A4624262626242",
      INIT_29 => X"6420424264646464644264642200420000200000224242204284A68484826262",
      INIT_2A => X"A8A8C8C8C8C8C8C8CACAC8C8EACAA842A6A8C8A8A68664404264420064642266",
      INIT_2B => X"86868686848486C8868486A6A68686A6CAC8CAC8A686A6A8C8C8C8EAEAC8C8A8",
      INIT_2C => X"66888888103020424222200000000000000000002020222222202222228686A8",
      INIT_2D => X"00000000005575EE30300E3030CA6664644444646666868810EEA84464666666",
      INIT_2E => X"C4C4C4C4C4C4C4C6E4C4A4846242000000000000000000000000000000000000",
      INIT_2F => X"000000000000000000000000000000204262A6C6C6C6A6A6C6C6C6C6C6C6C4C4",
      INIT_30 => X"0020EC0E0EEEECAAAAAAAAAAAAAAAAAAAAAACAECC86462644222200000000000",
      INIT_31 => X"77104284060606C6868442426442202000000000000000000000000000000000",
      INIT_32 => X"00000000000000000000000000000000000000000000000000000000008675B9",
      INIT_33 => X"0000000000000000202020200000000000000020204264420000000000000000",
      INIT_34 => X"E4D54A267412CA8026ECA42626E672B662204264A6C8C8C84222222220200000",
      INIT_35 => X"000000000000000000000000000000000000000000000000000000D9924E0470",
      INIT_36 => X"E8E8C8C6A6846240202000000000000000000000000000000000000000200000",
      INIT_37 => X"06280AE6A462402062A4E8082A2A28280828280808E8082A4C4C4C4C4C4C4A2A",
      INIT_38 => X"0808E6E6E6E6C4C4A4A4C4E60608060606084A4C2CE8A4848462424242626242",
      INIT_39 => X"424242422220202062C60A2A2A08C6A4A48282628282A4C4E6E6E6E6E6080808",
      INIT_3A => X"E8E6E6E80808080828284A4A4A2A2A280806060606060606062A2806E6E6A482",
      INIT_3B => X"280808284A4A2828280808080806080828060606062828282628282A08080808",
      INIT_3C => X"62626242202020000000002084C6E8E6C6824064848484C6C6A6846264846262",
      INIT_3D => X"666464424242424286426442424264224222000000002042426284848484A4A4",
      INIT_3E => X"A8A8A8C8A8A8A8A8A6A6A8C8CAA8A8A6A8C8C8A8C8C8C8A68664400020002044",
      INIT_3F => X"CAA88686A6A686844020426484646464C8C8C8A6848486A8A8C8C8C8A8868686",
      INIT_40 => X"68A8868632EC20222220202020200000000000000000000000000000004264A8",
      INIT_41 => X"00000000000EB9303030305297750E886664664466AA8622CA0EEEAA64426486",
      INIT_42 => X"C6C6C6C6C6C6C6C6E6C6E8E8E8E8C6A420000000000000000000000000000000",
      INIT_43 => X"20200000000000000000000020204264422042424262426242626262626484A6",
      INIT_44 => X"422086300E0EECCCAACACACACCACCCCAAAAACCCA864220424444444442222200",
      INIT_45 => X"BB108884A4826286864200202020224222222222202000000000000000002022",
      INIT_46 => X"000000000000000000000000000000000000000000000000000000000000AAB9",
      INIT_47 => X"4242424242222222222222222222222242424264648684420000000000000000",
      INIT_48 => X"4CE4D9E046ECB793088424644A95D92E20204240204062844242424444444444",
      INIT_49 => X"00000000000000000000000000000000000000000000000000000075D76E066C",
      INIT_4A => X"2A2A2A2A2A4A4C4C2A0A0AE8A6A4846220000000000000002042220000000000",
      INIT_4B => X"2828E6A4848484622000204084A6A6A6C6E6E6E8E8E8E8E8E6C6E60808282828",
      INIT_4C => X"A4A4C4C6E6E8C6C4A4A4C4E608282A4A08E6C4A4A4A4848464646462424284A6",
      INIT_4D => X"2042426464644242002062A6082A2A28E8C6C6A6A4A4A4A4A4A4A48484828282",
      INIT_4E => X"28280628282808E6C6E80A2A4A6C6C8C6C4C4A4A4A4A2A2A0AE8E6E8E8C68462",
      INIT_4F => X"E6E6E6060808060808E606082A2A2A4C70504E0A0A2C2A08E6E6E6E808080808",
      INIT_50 => X"A48482848464646462624264A6C6C6E6E8846244426284A486A6846462646484",
      INIT_51 => X"86644220204286A886426420426466424220000000002042424284A6A6A4A4A4",
      INIT_52 => X"8686A6A686868686868686A6A8A6A8C8C8EAC8A8C8A8A684A684866420006464",
      INIT_53 => X"8684646486A88664426484868686866484A6A6A6A6A6A6A6A6C8C8C8A8868686",
      INIT_54 => X"66A6626275C82020222000000020000000000000000000000020000000202064",
      INIT_55 => X"000000000086DB503053303275B997EE6466664466AA6644EC0E0E10EC864464",
      INIT_56 => X"4040204040404040224242626264848442422220000000000000000000000000",
      INIT_57 => X"4242424244444444444444444444446444222222222222220000000000000020",
      INIT_58 => X"220022EC100EECCCCCCCECCACCAACACAACCEECAA642020202020202020222222",
      INIT_59 => X"2200000020200000000000000000000020222222222020000000000000202222",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"4242424242424242444464646444444442446444422020200000000000000000",
      INIT_5C => X"50027292E0E46AE6E42664460A4CF98600222242424220204242202022222242",
      INIT_5D => X"000000000000000000000000000000000000000000000000000000CAFB922A28",
      INIT_5E => X"08080808080A2A2A4A2A2A4A4C4C4C2C2A0A08E8A48462628484422000000000",
      INIT_5F => X"84A6A684A6A6844042646462404064A8E80808080808E8E6E8E6E8E8E8E8E8E8",
      INIT_60 => X"E6E6C4C4E6E608E6C6E6E6E6E6E6C6C684846284848686846484846462626484",
      INIT_61 => X"4240404242424242220000004082E6280808E6C4C4C6E6E6C6C6E6E6E6E6E8E8",
      INIT_62 => X"A6A6A4A4C6E6E80828282808060608082A4A6C6C6E6C6C6C4EE8C6C6C6A68462",
      INIT_63 => X"E6E6E6E6E6E6E6E6E6C6C4A4A4C4C6E6EA0C0CC8C80C0CC864646284A4A6A6A6",
      INIT_64 => X"C6C6A4A6A4A48484A484848486A6A6E88484A6A6A68484624262646464646464",
      INIT_65 => X"20000000426486864264422042426420000000002222202042426284A6A4C6C6",
      INIT_66 => X"8486A686868686A686A6A686A6A8C8CAC8C8A8A6A8A8A8A68664866444646420",
      INIT_67 => X"42648664646442426486A88686A68664848686A6A8C8C8A886A88686A6A6A6A6",
      INIT_68 => X"644060C895A684A8422220000020200020000000000000000000000000204264",
      INIT_69 => X"000000000042FB9551535353527577306644666666886664CC10100E3110AA64",
      INIT_6A => X"0000000000000000000000000000000000002242200000000000000000000000",
      INIT_6B => X"0000002020222222202220000000202000000000000000000000000000000000",
      INIT_6C => X"000000663310EECCCCA8C8CAEEECEC0CCCEECC86422000000020202000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000220000000000",
      INIT_6F => X"2020202020202020202020202020200022424222202020200000000000000000",
      INIT_70 => X"950204992C0224444446462C846CD42200222022202022222020202020202022",
      INIT_71 => X"00000000000000000000000000000000000000000000000000000042FDF92E04",
      INIT_72 => X"080808080808282A2A080808080A0A08282808E6C6C6A6826262402202000000",
      INIT_73 => X"4244424242648484848484646242000084E606E6C6C6E608E8E8E8E8E8E8E80A",
      INIT_74 => X"C6C6E6E8E8E6C6C6C6C6C4C4C6A4626222426464646464646262626262626262",
      INIT_75 => X"84644242424242424222220200002062E6082A2A2828080808080806E6E6E4C4",
      INIT_76 => X"4264646442424464848484A4C4E608080606E6E4E4E4E608C6A4C6E6E8C6C684",
      INIT_77 => X"2A08E6C4C6C6C4C4C4C6E6E6C6C6C4A262628484A4A6A6A6A884622020202020",
      INIT_78 => X"A4A4C6E8E8E8E6E6A46264666688C8C84284A6A6A6A6A6846264646464646262",
      INIT_79 => X"42422242864200200022204264646400000000204442200022424262C6C6A6A4",
      INIT_7A => X"A6A8868486868486A8A6A8A6A686A6A684A6A6A6A68686868686866420200020",
      INIT_7B => X"42646464646442426264868686868464426464868686A6A6A6A88684868686A6",
      INIT_7C => X"6440A4502E406486A886868664644222222220202000000020000000002284A6",
      INIT_7D => X"20000000002097D95353737553537555EE8664866666666666EE3310105333EE",
      INIT_7E => X"0000000000000000200000002042626442426284A6A644000000000000000000",
      INIT_7F => X"0000000000000000000000000020222000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_150_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_150_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(60),
      ENBWREN => enb_array(60),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[17]\,
      O => ena_array(60)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[17]\,
      O => enb_array(60)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_1\ : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    enb : in STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ <= \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_1\ <= \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000003000EF8000000000000000000000000000000",
      INIT_01 => X"9E3863FFFFFFFFFFFFFFF8C50E279BFFFFFFFFFFFE4000000000000000000000",
      INIT_02 => X"C000000000000000000080000000000000000000005FFFFFFEC8289892000100",
      INIT_03 => X"FFFFFFFFF9000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"00000020003FFFFFFF903E32B100000053214E3FFFFFFFFFFFFFFA41BA8153FF",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"76210063FFFFFFFFFFFFF850005E9DFFFFFFFFFFF60010000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000010001FFFFFFD00C17A10000000",
      INIT_08 => X"FFFFFFFFD8000000000000000000000000000000000003800000000000000000",
      INIT_09 => X"000000000002FFFFFF00729308000000140180073FFFFFFFFFFFF8801A6EEFFF",
      INIT_0A => X"000000000000000000000000003F000001000000000000000000000000000000",
      INIT_0B => X"D231000031FFFFFFFFFFFA0079F365FFFFFFFFFF200000000000000000000000",
      INIT_0C => X"C0000000000000000000000000010000000000040007FFFFFF4070C082000000",
      INIT_0D => X"FFFFFFC7800000000000000000000000000000000000000000000000DFFFFFFF",
      INIT_0E => X"000000000001FFFFFF80E1C08100000080310000031FFFFFFFFFF403D3231FFF",
      INIT_0F => X"0000000000000000000000008700000000000000000000000000000000000000",
      INIT_10 => X"220100000018FFFFFFFFF00FDB8E45FFFFFFF070000000000000000000000000",
      INIT_11 => X"00000000000000000000000000000000000000000000F7FFFFA0A31A83000000",
      INIT_12 => X"FFFC3E8000000000000000000000000000000000000000000000000001000000",
      INIT_13 => X"0000000000004FFFFFA08191800000009BC102000000F0FFFFFFF47D14E00F3F",
      INIT_14 => X"000000000000000000000000010000FF00000000000000000000000000000000",
      INIT_15 => X"8EE13800000003E1FFFFFB7CC2DCCFDFFFE3C000000000000000000000000000",
      INIT_16 => X"000000000000000000000000000000000000000100001FFFFFE183B000000000",
      INIT_17 => X"FF3C0000000000000000000000000000000000000000B8000000000013FCFFFF",
      INIT_18 => X"00000000000001FFFFCC0A270000000042600C0000000001E1FFF0E100F305FF",
      INIT_19 => X"00000000001C80000000000003FCFF0100000000000000000000000000000000",
      INIT_1A => X"522DFC0000000000038FE4CE00C222FFF8C00000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000900001FFFF98040C40000000",
      INIT_1C => X"1800000000000000000000000000000000000000003800000000200003007803",
      INIT_1D => X"005A000008000047FF80288036000000C02B5700000000000018D9984F03270D",
      INIT_1E => X"0000000001700000000010000000000000000000000000000000000000000000",
      INIT_1F => X"C0204000000000000000C31010CF0768E0000000000000000000000000000000",
      INIT_20 => X"00000000000000000000000000000100000000000000000D24020000FC000010",
      INIT_21 => X"000000000010000000000000000000000000000007F01C0060803C000000003C",
      INIT_22 => X"1840010004000000B1E60007F9B000C08001000000000000000012410BFD046E",
      INIT_23 => X"000000000C7C0F80208018000000000000000000000000FF0000000000000000",
      INIT_24 => X"002F8100000000000000080E0673040E00000100033000000000000000000000",
      INIT_25 => X"00000000000000000000000000000000000000001880000006688C003EA00000",
      INIT_26 => X"00000000030000000000000000000000000000001C1F03C0300000C006000000",
      INIT_27 => X"000000000080000002FC781F83FB0000007B03000000000000004C0013E380EE",
      INIT_28 => X"000000007007C079380E03F00000183C0000000000000000C000000000000080",
      INIT_29 => X"10230000000000000000020413F2C01E00000001000000000000000000000000",
      INIT_2A => X"000000000000000000000000000000000000000001100000178180000403F800",
      INIT_2B => X"00010003C00000000000000000000000000000003080F879188C07C0C000101E",
      INIT_2C => X"0F00000000000000000000000000000CF00206000000000000004100213EE44B",
      INIT_2D => X"0000000686D83F0000000180C0000000000000000007FFFCFFFFFFFC00C00F08",
      INIT_2E => X"30040600000000000000220030C5A81000000030000000000000000000000000",
      INIT_2F => X"000000000003FFFFC00000000000000004000000000000000000000000000000",
      INIT_30 => X"0000008000000000000000000000000000000030C3F003800000016038000000",
      INIT_31 => X"0032640000000000000000000000014000200100000000000000600020201022",
      INIT_32 => X"00000018781C388000000120000000000000000000000000000000000006C57C",
      INIT_33 => X"8402AA0000000000000062006716E41000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000003E4A94072E4000000000000000000000001BF",
      INIT_35 => X"000000000000000000000000000000000000000C3C1C08000000000000000000",
      INIT_36 => X"A00000000000000000000000000000F174040071E0000000000003E255E1B110",
      INIT_37 => X"000001061E0E0000000000000000000000000000002000000000000000033A37",
      INIT_38 => X"3B0C1000270000000000C000078C2A1900000000000000000000000000000000",
      INIT_39 => X"000000000020000000000000000000000100000003FC000000010088000E2000",
      INIT_3A => X"80000000000000000000000000000000000000070607000000000000C0000000",
      INIT_3B => X"000000000000C0000000000000000838018C103000E3E00000008408C902C30A",
      INIT_3C => X"00000007000000000000000080000000000000000020000000FF000000002000",
      INIT_3D => X"9004500C8001CF8000008008F125F6C9C0000000000180080000000000000000",
      INIT_3E => X"0000000000300030000000000000000048A30000000000000000000000000800",
      INIT_3F => X"8000000000018000000000000000000000000000010000600000000000000000",
      INIT_40 => X"00000000000000070007E00000007B000036001070E0019F000080180157CFB4",
      INIT_41 => X"000000000000E038000100080000000000000000003700000000000000000080",
      INIT_42 => X"240DB001AF0000038F00D8596369AF8680000000000000000000000000000000",
      INIT_43 => X"0000000000008F80000100000000000000000001000000000000000000000001",
      INIT_44 => X"80000000000000000000000000000000000000000100000E8003030000000300",
      INIT_45 => X"000000010000000000000000000030840800000003F80000043E80988A94C34C",
      INIT_46 => X"0000000000000000C0000000000001000000000000003AC00000000000000000",
      INIT_47 => X"00000000000000000006C9920E05E14600000000000000000000000000000000",
      INIT_48 => X"00000000000008000000000000000000000000000E0000000000000000006000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000800000000000000",
      INIT_4A => X"0000000000000000000000800000A00002000800000000000000091581C83FE2",
      INIT_4B => X"000000000000000007000000001E00000000000000000F010000000000000000",
      INIT_4C => X"00000000000300000000000E03CEB7C740000000000000000000000000000000",
      INIT_4D => X"00000000000003C000000000000000000000000000000000000000000003C000",
      INIT_4E => X"4000000000000000000000000000000000000000000000000100000000030000",
      INIT_4F => X"000000000080010000000000000398040000000000000000000000001CE6F078",
      INIT_50 => X"0000000007C00030000000000000008000000000000000600000000000000000",
      INIT_51 => X"0000010000000004000000000020B2B680000000000000000000000000000000",
      INIT_52 => X"000000000000001A040000000000000000000000000000000000000000838C00",
      INIT_53 => X"A00000000000000000000000000000000000000F87C000380000000000000C00",
      INIT_54 => X"00007000000080000000000000000C00C0000100000000041E000000EE00607E",
      INIT_55 => X"000000000080003C000000000000000000000000000000078801000000000000",
      INIT_56 => X"000000800020000002000400F8D90BE281000000000000000000000000000000",
      INIT_57 => X"0000000000000000C00000000000000000000000000000400000000000000000",
      INIT_58 => X"4000000000000000000000000000000000000000003C000F0000000000000000",
      INIT_59 => X"000000000000000000010000000000000000000000000000000006000CEEC00F",
      INIT_5A => X"0000000000000001C00001000000000000000000000000003000000000000000",
      INIT_5B => X"0000021820400000000000000012C00050000B00000000000000000000000000",
      INIT_5C => X"00000000000000000EE0000000000000000000000000000000001C0000000020",
      INIT_5D => X"9A04140100000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"00000000000000000003000000000040000000082000000000000002000000C0",
      INIT_5F => X"00000000000000000000000000000000000000000000000000783C2400000000",
      INIT_60 => X"64138082210000000000000000000001C3A00200000000000000000000000000",
      INIT_61 => X"000000000000000000000000803CFFFFFFFFFFFF200000003800000000203F99",
      INIT_62 => X"44C3200420000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"000000003A0000C00000001800702016FC4C00802600000000000000000BC000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000100000000000000",
      INIT_65 => X"0000200008000000000000840001E0002A0F3E00192000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000860100008002000000008040",
      INIT_67 => X"27B4CEE0801BF000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000060000000000200600006005F00010400002000000FFF000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"000008800000010C2000002400600A0044A002FFB00030800000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000380000000002000000000240",
      INIT_6C => X"3E000001300001C8E00000000000000000000000000000000000000000000000",
      INIT_6D => X"000000000E0000000003B0000800004000003000400000080C003A061020017C",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"100103000000000030007F00000000049880000000000001C600000000000000",
      INIT_70 => X"00000000000000000000000000000000000000000700000000003FC000000008",
      INIT_71 => X"0000000000000000021F03000000000000000000000000000000000000000000",
      INIT_72 => X"0000000001C00000002C001F00007FC180000400000000002000201280000800",
      INIT_73 => X"0000000000000000000000000000000300000000000000000000000000000000",
      INIT_74 => X"000080000000000020000FE80811ECD500000000000000000006F80000000000",
      INIT_75 => X"0000000000000000000000000000000000000000007000000005FF00CF600100",
      INIT_76 => X"000100000000000000000C2081000000000000000000000000000000000000FF",
      INIT_77 => X"00000000000D00000004FFC00007000003000000000000000007E000080007AA",
      INIT_78 => X"0000000000000000000000000003FFFF00000000000000000000000000000000",
      INIT_79 => X"0000000002000000007700000000001F94000000000000000000001025000000",
      INIT_7A => X"0000000000000000000000000000000000000000000E80000008008000000000",
      INIT_7B => X"61D00000000000000000000482000000000000000000000000000000000FFFFF",
      INIT_7C => X"000000000003300000080000000000020000000402000000036000F000008000",
      INIT_7D => X"0000000000000000000000001F831F0000000000000000000000000000000000",
      INIT_7E => X"0000000800008018124001800000001C21F900000000000000003C01AEF18000",
      INIT_7F => X"0000000000000000000000000000000000000000001000000000000000000180",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\,
      ENBWREN => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D0C8000000000000000003E003430C0000000000000000000000000FF807FF3E",
      INIT_01 => X"0000000000000E0000008000000200420C0100000001C018000002000004220D",
      INIT_02 => X"0000000000000000000007FFE787FF1C00000000000000000000000000000000",
      INIT_03 => X"2801000000000000003805C00006AFCF966C8000000000000000000043600400",
      INIT_04 => X"000000000000000000000000000000000000000000001F200000040000003000",
      INIT_05 => X"CE50C000000000000C000002FA188000000000000000000000000FFF03EFE798",
      INIT_06 => X"00000000000000FCE00000000001E001800000002080000000001F800002D6FE",
      INIT_07 => X"00000000000000000001FFFF07FC031800000000000000000000000000000000",
      INIT_08 => X"1000000041000100000018000000918DD68C40000000000000000006F99F0000",
      INIT_09 => X"0000000000000000000000000000000000000000000000007F7000E000146002",
      INIT_0A => X"D644200000000000000000001000020000000000000000000003FEC3FFF80000",
      INIT_0B => X"0000000000000000C03F35C000C420072000000000200000301010000000F390",
      INIT_0C => X"0000000000000000001FF8FFFFC0000100000000000000000000000000000000",
      INIT_0D => X"0000000002180400313E800000007830D1440000000000000000000000000100",
      INIT_0E => X"00000000000000000000000000000000000000000000000000007580031A800C",
      INIT_0F => X"034100000000000000000000000000000000000000000880007CC00FF8CC0070",
      INIT_10 => X"0000000000000000000006E05801043C00000000040C00002000800000007689",
      INIT_11 => X"00000000000770000FF8E000C00E01F000000000000000000000000000000000",
      INIT_12 => X"0002000001000000400000000000001280EC8000000000000001000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000C1E040B4418C",
      INIT_14 => X"82EF6000000000000000000000000100000000000003380307F88068C03F03FF",
      INIT_15 => X"00000000000000000000074005B2800C400000000010000040080000000001A3",
      INIT_16 => X"00000000001340010FF00020807FC01F00000000000000000000000000000000",
      INIT_17 => X"00000000010000004000F0000030088706411000000000000000000000000400",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000064005E68438",
      INIT_19 => X"05C9B0020000000000000000000A0300000000000010000F3E4000C081FFF8F0",
      INIT_1A => X"00000000000000000000061001F16C780000000009000000400000000001CC0C",
      INIT_1B => X"0000000001C0033F7C000000C7017FC000000000000000000000000000000000",
      INIT_1C => X"000808000000000000000000000168800059DA00000000000000000000230E00",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000041001DF6DD1",
      INIT_1E => X"0099D7000000000000000000000800000007880000000781000000007FC0FF80",
      INIT_1F => X"00000000000000000000021001712D388010000001E000000010000000006238",
      INIT_20 => X"01F800000000FBC000000003FFFFFC4000000000000000000000000000000000",
      INIT_21 => X"800000000000081E00100000200000795E31E600000000000000000000100000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000030000FF39B1",
      INIT_23 => X"FA21F0A000000000000000000043000000E00000003000000000001FFFFFF03D",
      INIT_24 => X"0000000000000000000002000067F1800000001106000000001000000004A0C1",
      INIT_25 => X"00800000007800000008001F00FF007F00000000000000000000000000000000",
      INIT_26 => X"800000118000618000040000002A0701480BFFC80000000000000000020C0700",
      INIT_27 => X"00000000000000000000000000000000000000000000000000000200000BC51F",
      INIT_28 => X"0001FF58000000000000008018000000000000001007FF80000000000FFC0000",
      INIT_29 => X"000000000000000000000200000F123C000000010000100000060000001A0200",
      INIT_2A => X"000000037C0FE0000000C71E3FE001C000000000000000000000000000000000",
      INIT_2B => X"6000000000000200000718000750010006037FD8B800000000000000C1000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000030000060000",
      INIT_2D => X"04021FE0B078000000000002040000010000011F1C000000033FC71FF8000FFF",
      INIT_2E => X"00000000000000000000020000060064E000000040018080029E99C009406181",
      INIT_2F => X"000000000400000003FE010FF0003C1F00000000000000000000000000000000",
      INIT_30 => X"C0000000000040800009C000232076C0004239F29042800000000005780707D7",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000010000040078",
      INIT_32 => X"01C233FD383150000000000090E003C0000018000E00000001FF001FE000180F",
      INIT_33 => X"0000000000000000000001808C04804188000400000800800300D04022E18000",
      INIT_34 => X"003F380000000000000F80FFC1F8040000000000000000000000000000000000",
      INIT_35 => X"0C000400000001000301A9C025A60600010242FFED1039000000001C38C00000",
      INIT_36 => X"000000000000000000000000000000000000000000000000000000C182040003",
      INIT_37 => X"19023F1FF35E01400000013E388000000330000000000001780FE7E083F000C0",
      INIT_38 => X"00000000000000000000000071000406000004000000000003008E00138C08C0",
      INIT_39 => X"070000000000003FFC3FFC000703000000000000000000000000000000000000",
      INIT_3A => X"000002000000000000000E302B4018041A04082FAA4100DAE00031830007C007",
      INIT_3B => X"000000000000000000000000000000000000000000000000000000606D80041E",
      INIT_3C => X"670D0097F95C5A000000011E0481C0000000000000701F7338FF3EE087FFFC00",
      INIT_3D => X"0000000000000000000000E3A308020C000002000000000000001AC0CF600E18",
      INIT_3E => X"000000000010FF0007FFE000FFF0000000000000000000000000000000000000",
      INIT_3F => X"008000000000000000000820F8C00701E4100087FD4400030000073C00000100",
      INIT_40 => X"00000000000000000000000000000000000000000000000000000044B2E40000",
      INIT_41 => X"1611000A7F6F0400000018F000001F80018000C00001E70007FEC0007E000000",
      INIT_42 => X"000000000000000000000085C020000100C00000000000000000207EE6800003",
      INIT_43 => X"0100000000030FC107F8000F7C00000000000000000000000000000000000000",
      INIT_44 => X"000000000000000000008E09E61FE17FDE210000BFE00000000000C00087FE00",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000008BEC100000",
      INIT_46 => X"F42400005FFF8000000103000097FC000080000000037F83FFE0380000000000",
      INIT_47 => X"00000000000000000000000FF690000000000000000000000000061398000FFF",
      INIT_48 => X"03E0000001337E1FFF60FC800000000000000000000000000000000000000000",
      INIT_49 => X"00000000000000008020003E10FD00083064000017F0600000003C0081080000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000008A72020400",
      INIT_4B => X"E088000009FE3C0000001801800038C00000000003FC7EFFF073FE8000000000",
      INIT_4C => X"000000000000000000000128BD00000000000000000000000000009C603DFFFF",
      INIT_4D => X"0000000780F83F78E07F3F800000000000000000000000000000000000000000",
      INIT_4E => X"00000000000000000000037100110E000040000023FF420003000003F000FF00",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000003C3E8A8000",
      INIT_50 => X"00400000017FF7000780010020C000070000801CFF1FF83CF000F80004000000",
      INIT_51 => X"0000000000000000000000801EC54000000000000000000060800E608000EC00",
      INIT_52 => X"00000010FFFFFF7FFDF800000000000000000000000000000000000000000000",
      INIT_53 => X"00000000000000005C50298A0000000000800000005FF300010601007CC0FC00",
      INIT_54 => X"000000000000000000000000000000000000000000000000000000805FE04000",
      INIT_55 => X"00C00000002FF750000681003FC7F800008003C0FFFFFFFFFFE0000000000000",
      INIT_56 => X"0000000000000000000000822FF248000000000000000006FE00771C00000000",
      INIT_57 => X"1F8003C7FFFFEFFFC00000000000000000000000000000000000000000000000",
      INIT_58 => X"000100000000000686606E300000000006000000008BFA2F0030780087FFF8C0",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000007E94600",
      INIT_5A => X"100000000088FEF011FEF807C3FFF8C2FC0000FFFFFFFFFC0000000000000000",
      INIT_5B => X"00000000000000000000042807DCB6000000000000000006CC12B86000000001",
      INIT_5C => X"F8C0FF7FFF27E000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000040771C000000000400000000005FEED0E6FF81FBE000FDF",
      INIT_5E => X"000000000000000000000000000000000000000000000000000001280BBC4500",
      INIT_5F => X"4000000000101FD11FF07E3C3C00071FFC03FFD0FF07FC000000000010000000",
      INIT_60 => X"00000000000000000000021209BEA2000000000000000000000CE70000000000",
      INIT_61 => X"FF03FFC0FF011C00140000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000802BCC00000000010002000000083FFE36FBDC300083003E",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000020001DF2600",
      INIT_64 => X"0000000000001FFF1FFEEB156148003F07C3F000FF0000D70000000000000000",
      INIT_65 => X"00000000000000000000049400D6AB00803C0000000000008057180000000002",
      INIT_66 => X"0000FEE000000001070000000000000000000000000000000000000000000000",
      INIT_67 => X"001C00000000000081A470000000000400000000000007FFC5FF36E83E08003C",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000051000FD2000",
      INIT_69 => X"00000000000083FF40EF66389B920738183C1FFFF00033000000C00000000000",
      INIT_6A => X"000000000000000000000930017C150200000000000000008258000000000008",
      INIT_6B => X"00FC000F7F38FF00000000000000000000000000000000000000000000000000",
      INIT_6C => X"0F00000000000000830380000000001200000000000339FF89CF8C3D47F68E70",
      INIT_6D => X"00000000000000000000000000000000000000000000000000003E20013F5201",
      INIT_6E => X"0000000001037E7FE3FCFB27D080806080F000010FFC0100F800000000000000",
      INIT_6F => X"000000000000000000009230003C3180FF6000000000000085807A0000000020",
      INIT_70 => X"800000001FF80003FA0000000000000000000000000000000000000000000000",
      INIT_71 => X"00C00000000000009B806200000000400000000001E10F3FC0D0DDE053C08001",
      INIT_72 => X"00000000000000000000000000000000000000000000000000003110005E5A24",
      INIT_73 => X"000000000000998F9E26A2AE16B7000100001EFFFF00000001FFE00000000000",
      INIT_74 => X"000000000000000000001100000FD21020400000000000019630038000000080",
      INIT_75 => X"00017FC7C307C00003FF00008000000000000000000000000000000000000000",
      INIT_76 => X"106000000000000104601BFE00000100000000000000F6C7063783A9A2520030",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000F000002BE7E4",
      INIT_78 => X"000000000103FD9B3ED3001EF98A080080017F00010600003BF807F380000000",
      INIT_79 => X"0000000000000000000408000007451800C000000000000008807B3000000180",
      INIT_7A => X"800FF00000008000602000010300000000000000000000000000000000000000",
      INIT_7B => X"400000000000000008001A3D8000008002000000007FD28046E7881F0B6E3C01",
      INIT_7C => X"0000000000000000000000000000000000000000000000000001100000143F02",
      INIT_7D => X"0000000000FC08002BC418507C14080000780000000080000000000007FC0000",
      INIT_7E => X"0000000000000000000D040000013304FBF0000000000000880019E180000100",
      INIT_7F => X"01F8000000380080000000000080300000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\,
      ENBWREN => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(18),
      I1 => addra(16),
      I2 => ena,
      I3 => addra(17),
      O => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(16),
      I2 => enb,
      I3 => addrb(17),
      O => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized80\ is
  port (
    p_146_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized80\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized80\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized80\ is
  signal ena_array : STD_LOGIC_VECTOR ( 61 to 61 );
  signal enb_array : STD_LOGIC_VECTOR ( 61 to 61 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00003001FFFC80000000000DEDE600000000000000000000000000000701C000",
      INITP_01 => X"00000000000000000000000700000000FFFF00000000200000001FFF00000000",
      INITP_02 => X"0000000000000000000000000780C000000000000000800003FF803F90000000",
      INITP_03 => X"FFFB801C00000000000005FFC000000000000080004180000000000DDF9C0000",
      INITP_04 => X"000000000000380001FFE01FF000000000000000000000000000000000000000",
      INITP_05 => X"0000083F00338001FFFE00077BAC000000000000000000000000000003800000",
      INITP_06 => X"000000000000000000000000000000000080C0E1E07E000000000403FF000000",
      INITP_07 => X"00000000000000000000000000000000000000000000000001FFF00FE0000000",
      INITP_08 => X"00C07FE0FC07C000000003FF1FF0000000000001FCFF00001FFFFEF7FFD80000",
      INITP_09 => X"000000000000000000FFF801E000000000000000000000000000000000000000",
      INITP_0A => X"0000079800070000FFE7FFFFF790000000000000000000000000000000000000",
      INITP_0B => X"00000000000000000000000000000000FFFFFF81FFC080000000000718FFC000",
      INITP_0C => X"00000000000000000000000000000000000000000000000000FFF00040000000",
      INITP_0D => X"01FFF807FFFC0000000001E3FF027F00000003FF000000007FFFC7FFDC300000",
      INITP_0E => X"0000000000000000007FF000C000000000000000000000000000000000000000",
      INITP_0F => X"00000000000017007FFFFFEFEFE0000000000000000000000000000000000000",
      INIT_00 => X"00000000EE33330EAA424084CAAAEA0A0C0CA842424444222000000000000000",
      INIT_01 => X"2000002000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"2020202020202020204042402020202042422220202220200000000000000000",
      INIT_04 => X"904A02E8DB4CE44628460AA8C0B00E4242422020204242208686646442424242",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000002097D9EC02",
      INIT_06 => X"08082A2A2A2A28280A0A08080808E6E608E6C4A4A4A6A6646242202200002000",
      INIT_07 => X"2242222042424262646442424442000020C60A08C8A6C6E6A6A4A4A6C6C6E80A",
      INIT_08 => X"A6A4848484A4A4A6C6C6A4A4A484646442644442424262846462624242424242",
      INIT_09 => X"A68464646442424242222222220000002062E82A2A282A2A2A2A2A0808080808",
      INIT_0A => X"40606242202044666442422222222244C4E606E6E6E6E6C684A4E8E8E6C6A6A4",
      INIT_0B => X"4A4A28080808080808082A0808080808E6A4A4C6C6A484A6A6A4826060402020",
      INIT_0C => X"EAE8C8C6C6E8E6E6A64264664486A8A886A8A88686A6A6848484848462626284",
      INIT_0D => X"42424264642000424220204264A88620000000204242220000424240E80C0A0A",
      INIT_0E => X"A8A88664848484A6A6848686A8A8A8A8C8C8A8A8868686646442000020420022",
      INIT_0F => X"A6A68686868664868686868686868686648686868684A6A6A6A88684846486A6",
      INIT_10 => X"31EAEA50A8204020202040426264648466666666666464644244444444426464",
      INIT_11 => X"2000220000000EFD537573757575757553EE6666868886886488105531315353",
      INIT_12 => X"000000000000000000000000002082A408E6E4E4E6E6A4602020222222202020",
      INIT_13 => X"0000000000000000000000204264442020200000000000200000000000000000",
      INIT_14 => X"000000006433755313666084864284C40A0A8420202042424242422222200000",
      INIT_15 => X"0000000000000000000000000000002000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"6464646464644242626464646464848642222020222220000000000000000000",
      INIT_18 => X"2697E442089993080ACAC6022692640062848464424242222042424264426442",
      INIT_19 => X"646464424222202000000000000000000000000000000000000000000EB5AA46",
      INIT_1A => X"84A6C6C8E8EAE8E8E808E8E8E6E6E60808E6C6C6A6A4848464422222224284A6",
      INIT_1B => X"204042424222224242626262624220000084E6E6E8E8E8E608E6C6C6A6846464",
      INIT_1C => X"2A08E6E6E6E6C4C484A4A4848464626464624220424262624242424220222200",
      INIT_1D => X"A482826262424242222020202020000000002082E608E80A2A2A2A2A2A2A2A2A",
      INIT_1E => X"A4A4A4C4C4A2C4C4C6C4C4C4A48282A4A4C6E6E6E6E8E6C48686C8C6C8C8A684",
      INIT_1F => X"06284A484A4A4A4A4C4A2A2806E4062808C6A4A2A4C6C6A4C6C6E8082808E6C4",
      INIT_20 => X"C6C6C6C6E6E6E6E8868462626486A8C8C8C8C8A8A8A684646464626262624240",
      INIT_21 => X"2220444220206466202064000064220040000000004242202020622242EAC6E6",
      INIT_22 => X"64868686868686A6866486A8A88686A8A8A8A6C8A66442644220000022000022",
      INIT_23 => X"444464646464648686868686866464A68684868686A6A8868662426486646462",
      INIT_24 => X"7575303042202022000000000000000000002022222222222222222220206442",
      INIT_25 => X"00000000000020B9B95375757577757553531064668888886866AC3355535353",
      INIT_26 => X"0000000000000000000000000000000084E82A2A08C682626240000000000000",
      INIT_27 => X"4242424242424242424444444422200000000000000000000000000000000000",
      INIT_28 => X"000000000066339911AA0020A8A88484C8866220202020002020424464444242",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000020000000000000000000000000000000000000",
      INIT_2B => X"42424240424242426440424242424220224264A6A64200000000000000000000",
      INIT_2C => X"E2936E0224E42A0A04E426C4922E000020004264646464424220000000222220",
      INIT_2D => X"0A082A2A2A2A0A2A2A0A08080A0808E8E6E4C6C4A4A4A484A2826240A672720E",
      INIT_2E => X"E8E8E8C6A6A6A684C4E60808E6E6080808E8C6A462626264828484642020A42C",
      INIT_2F => X"22224242222222424242424242424242000020C608E6C6A6E6E60808080A0808",
      INIT_30 => X"2A2A4A2A2A2A0808E6C4C4C68420002242424242424222222242424240424242",
      INIT_31 => X"A6A6846462424242424242000000000000000000A42AE6E6C6E8E8E6E6E8080A",
      INIT_32 => X"080808E6C6A4A2C4E606082A2A2A08E4C4C4C4E6E6C686648464642042C8C8C8",
      INIT_33 => X"A4C4C6C6C6E6E6E808E8C6C6C6C6C6E64A2AE6A2A2A4C6E8080808E8E8E8E808",
      INIT_34 => X"C6C6C6C6C6C6C6C6C8C8C6C6C8C8C8C8C8C8C8C8C8C8C8C8C8C8C6C8C8C8C8E8",
      INIT_35 => X"002264202020424244646400002200004242000020644240202042202086E8E6",
      INIT_36 => X"8686866486A6A8A686A6A886846486A8A6A6C8CA868686644220000000000000",
      INIT_37 => X"22000020206264648664424286868664866486A8A88686868686648686868686",
      INIT_38 => X"979752CA20422042202000000000000000000000000000000000002000206464",
      INIT_39 => X"0000000000002055DB7575757597757553535310EEAA8888A88686CC33757575",
      INIT_3A => X"00000000000000000000000000000000000042A6C6C8A6A66486440020200000",
      INIT_3B => X"2222222222222222202000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000002000204042202020200000000000000000002020",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000020000000000000000000000000000000000000",
      INIT_3F => X"2222200020202022422020202022222244444442000000000000000000000000",
      INIT_40 => X"4206D906242404242626E208F964000200000020224242424222200022422020",
      INIT_41 => X"E8E6E60808080808082A2A0808082A2A2A2A2C2A0A0A0AEA08080A08E690FD99",
      INIT_42 => X"4C4C4C4A2A08C6E6080A0A0A0A0A0808C6A48282846462406284846422004084",
      INIT_43 => X"202022424242424222222022424242420000002084C6C6A6C8C8C6C6C6C8E80A",
      INIT_44 => X"E8E8E808080A0A0A2A2A2A0AE884422200000000000000000022222222222222",
      INIT_45 => X"A8A8A8A6A686868686868664420000000000020040C62A080808080808080608",
      INIT_46 => X"082C6C8E8E4CE8C6A6A686A6E84C6C8C6A28E6C6846444446464644264A6A6A6",
      INIT_47 => X"E8E6E6E6C4C4E6E60606E6E6E6E6E6E6E8080A0808080606080A0AE8E8E6E6E6",
      INIT_48 => X"C6C6C6C6E6E6E6E6C6C6C6E8E8E6C6C6C6C6C6C6C6C6C6E8E8E8E8E8E8C8C8E8",
      INIT_49 => X"424442202020426486644220424200006264200062A6A684422220220064EAE6",
      INIT_4A => X"A8A88686A8C8A8A6A6A8A8868486A8C8C8C8CAA8222042202020200000000000",
      INIT_4B => X"422020202064868684646242426464848486868486868686868686868686A8A8",
      INIT_4C => X"97530EA642424200000020202020202000000000002020200000202000202020",
      INIT_4D => X"0000000000000088FDB97597977597977553557710AAA8A8A8A8A88686A8EC30",
      INIT_4E => X"0000000000000000000000000000000000000020002020000000224464644220",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"4222002022202222222020202022222220000000000000000000000000000000",
      INIT_54 => X"4A006C97E622244606A2C6B5EA64864222000022222020224242202022222022",
      INIT_55 => X"4C4E2C0A2A2A2A08080808E6E606080808082A2A2A2A0A08082A4C6C482CD9FF",
      INIT_56 => X"E8E8E8E8EAC684C6C6C8C8E8EA0A0A0AC8A48284A6A684624242422222000000",
      INIT_57 => X"2020202020202022222222222222222220000000840A2A2808E8E80808E8E8E8",
      INIT_58 => X"E8E6E80808E6E6E606282828282A2A080808C6A4624220000000000000000000",
      INIT_59 => X"84868686868686868686868664222222000020000040A4C4C4C6E8E8E80A0A08",
      INIT_5A => X"08282A4C6E8E6E6E0808C480406084A408E8A684644242624264648686848484",
      INIT_5B => X"080606080808282A28484A4A4A2A282A0A0808284A4A282806E6C6C6C6E6E808",
      INIT_5C => X"E8E8C8C6C6C6C6C6C6C6C6C6C6C6C6C6A6A6A6A6A6A6A6A4A6A6A6A484848484",
      INIT_5D => X"220022200000426664202042442200004220224284C8C882002020220042C8E8",
      INIT_5E => X"646464648686A6A6A8A6A6A8C8A8A8C8C8864222000020202022222000002022",
      INIT_5F => X"6464644242424464848686868486846486866420428486868686868684868686",
      INIT_60 => X"CA75C820648686A8644422200000202020202000000000002000000000202022",
      INIT_61 => X"202000000000000052FD9795B997979777535375CA88AAAAAAAAAAAAA8A88866",
      INIT_62 => X"000000000000000000000000000000000020000000000000002064A684626464",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000002000000000000000000000000000000000",
      INIT_67 => X"2220202220202244222020000022222242846200000000000000000000000000",
      INIT_68 => X"DD04E250D92AC48282E895524040628444222242222022204242202242224242",
      INIT_69 => X"602C6E4C6E6E8E6E4C6E6E6E4C2A2A080808E6E6E6080808082A2A4A6A284EFF",
      INIT_6A => X"C6C6C6C6C6C6C6E8E8E8E8E8E8E8E8EAC6A6A6C6C6C6A4842220202022020000",
      INIT_6B => X"000000000000000020202020422220202200000020C42A4A2A0A080A0A080808",
      INIT_6C => X"2A2A2A4A4A282626C4C4C4C4E4E606E4E60628282A2A2A08C8C6A68484622020",
      INIT_6D => X"84848486868486866464646464424244222042220000844C280808C6C4E80808",
      INIT_6E => X"28280808080806060A2A4A4A2808E6C684646444424240626242626464646484",
      INIT_6F => X"C4C4C4E6E6E6E6082828282828284A6C6C4A280606E6E6E6E6E6C4C6E608082A",
      INIT_70 => X"A4A4A4A4A4A4A4A4A4A4C4C6C6C6C6C6C6C8C8C6C6E8C6C6C6C6A4A4A4A4A4A4",
      INIT_71 => X"000044220000222220224264420000204220426484C6C88400002222002084C6",
      INIT_72 => X"42426264626486A8C8A8A8C8CAC8A8A8C8844222004264644222000000000000",
      INIT_73 => X"86646442424244646284868686868664646464646484646486866486A6868664",
      INIT_74 => X"5275640020202242646464646464424222222222222020202022444444442242",
      INIT_75 => X"422000220000000064DBDD75979797977775755388A8CAAAAAAAAAAAAAAACAA8",
      INIT_76 => X"000000000000000000000000000000002000000000000042A4C8C6C6A4848284",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"2020204020204242202042424242424286866240604020020000000000000000",
      INIT_7C => X"FFB706E22EFDB94E90B494642000222042224242424242422042222242424442",
      INIT_7D => X"40082C2A4C2A4C4C4C4C6E6E4C4C6E90B2B2909070706E4C2A0A0AE808082AB4",
      INIT_7E => X"C6C6C6A4A4C6C6C6E6E6E6E6C6C6C6C6C6C6E808E8080808A6A4846262424220",
      INIT_7F => X"44422000000000000000000000000000000000204062C6A4A4A4A4A48484A6C8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_146_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_146_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(61),
      ENBWREN => enb_array(61),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[17]\,
      O => ena_array(61)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[17]\,
      O => enb_array(61)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized81\ is
  port (
    p_142_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized81\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized81\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized81\ is
  signal ena_array : STD_LOGIC_VECTOR ( 62 to 62 );
  signal enb_array : STD_LOGIC_VECTOR ( 62 to 62 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000000000000000000000000000060000003F80000010000000001E0FFE60310",
      INITP_01 => X"00000C000000000000000000000000000000000000000100007FF00080000000",
      INITP_02 => X"00003FC00000000000000000033FF80000000E0100FFFFFFFF7FFF83C7C00000",
      INITP_03 => X"0000000000000300003FF0C30000000000000000000000000000000000001F80",
      INITP_04 => X"00C01EFFFF001FFFFEFF000C2000000000000000000000000000000000000000",
      INITP_05 => X"000000000000000000000000007E00000000003FC00000000000000F80001F00",
      INITP_06 => X"000000000030000000000000000000000000000000000100001FF8C700000000",
      INITP_07 => X"CC018001F8070000000000020080FFFFF0000000000033DFFFFFF9CF5D000000",
      INITP_08 => X"0000000000000000000FFFE60000000000000000000000000000000080000000",
      INITP_09 => X"80E00000000000000FFF9DB000E0000000000000001E00000000000000000000",
      INITP_0A => X"000000000000000000000000000000183FF8C3FF000CF00000000000000F9FE7",
      INITP_0B => X"00000000000000000000001FE0000000000000001F800004000FF6F800000000",
      INITP_0C => X"F0FFFFF8DF8F00C00000000BFF0FFCFF800000000000000000019F0000000000",
      INITP_0D => X"0000000CFFFC00000003F8780000000000000000000000000000000000030000",
      INITP_0E => X"FE00FF007F00000000000000000030000000000000000000038000FFFFFFFFE0",
      INITP_0F => X"000000000000000000000000007F0000E007FFFFC000000F00000008FFFFF000",
      INIT_00 => X"08082A4C6C8E6C4A0A0808E8E60808E6E6E6E6C4C4E40606E6E6E808E8E8C6A4",
      INIT_01 => X"84646464646464646464424264424444442222220200400A6C2806C6C4A4A4E6",
      INIT_02 => X"A4A4C4E4E4C4A4A4E4C4A484A4C6E80AC6A68442222242426442426264646464",
      INIT_03 => X"E8C6C6C6C6C4C4C6E4E6E6E6E6E608284A4A4A2808E6E6E6E4E4E6C6C4A4A2A2",
      INIT_04 => X"828282A4A4A4A6C6C6C6C6C6C6C6C6C6E80808E6E6E6E6E6E6C4C4C6E6E6E6E6",
      INIT_05 => X"0020220000202000004222200000000020004286A68484420000000000002084",
      INIT_06 => X"868684648486A8A6A6A8C8A8A68686A8A8868686426464422000000000002020",
      INIT_07 => X"86646464424264646486A6868686868484646486868664846484868686646464",
      INIT_08 => X"B7A8004220202000002020202222424244444444444444646444644222424244",
      INIT_09 => X"84422020000000000010FDDB779799B977779753A8AACACACACAAAAACACACAEC",
      INIT_0A => X"00000000000000000000000000000000000000000020A408C6C6A4A4C6A48284",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"2220200000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"42424242424242222042426464424242242062E82A08C6A66464444222202022",
      INIT_10 => X"4C2EE8E4820CD775B494CA422200002020424242426242624242422242646422",
      INIT_11 => X"2A2C2A2A08082A08E608080A080808082A2A2C4C4C4C0A0808E8C8C8E8E60808",
      INIT_12 => X"E8E8E8EAE8EAE8E8080808080808080808080808082A4A2A4A2A2A2828282A0A",
      INIT_13 => X"E8C8C8C8C6A6A4844222220000000000000020A62C2A08C6E6E8E8E8E8E8E808",
      INIT_14 => X"A4A28280A2E60808E6E60808060828060808080808E8E6E6E6C4C4A4C4C6C6C6",
      INIT_15 => X"646464646464644442424222424464422222222222000040C4C4A4A4A6A6A4A6",
      INIT_16 => X"C4C6C6C4C4A48482404020202020406084646422224242424464646464646464",
      INIT_17 => X"C6C4A4A4C4C4C4C4E6E6E6C6C4C4C4E6E6E60808060608082808E6C6C6C6E6E6",
      INIT_18 => X"E8E8E8C6A6A4A4A4A4A4C4C4C4C6C6C4C6E6E6080808082A08E6C4C6C6E6C6C6",
      INIT_19 => X"22000000224422000022000000000000000000226440422200000000000020C8",
      INIT_1A => X"A6846486A6A8A886868686646464648486848486646442000000000000224464",
      INIT_1B => X"0020426464646464646464868686644286868664648486868686868664404286",
      INIT_1C => X"EA42202020200020202020200000000020202020202020200000200000202222",
      INIT_1D => X"8484622000000000004255FFDB99B99999777777ECAACACA0A0AECECCACA0E30",
      INIT_1E => X"000000000000000000000000000000000000000064C60828C68484A484628484",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"222220202000000064A6A6602000000000000000000000000000000000000000",
      INIT_23 => X"646242424242422022222220200000200020A6E8C6A482404242424242202222",
      INIT_24 => X"E6E608E8E8C4A462622020222242422020422220204242426242422242644442",
      INIT_25 => X"0808082A080808E8080A2A2A2A2A0A08E6E6C4C6E6E6E6E6E8E8E8E80A08E6C6",
      INIT_26 => X"2A2A2A2A08280808E8E6E6E6E6E6C6C6E8E6E808080808084A08080828282808",
      INIT_27 => X"C4E4E6E6E8E6E6E60606E6E6E6E6E6E6C4C6C6084A2808E8080808282A4A4A2A",
      INIT_28 => X"0AE8C6A4A2A2A2A2A4A4A6A6A4C6C6C4C6C6E60808282828E6E6E6E6E6C6A4A4",
      INIT_29 => X"62446464444444424242422242424242222222000000000082E8E6E608282808",
      INIT_2A => X"2A08E6A4A4A6C6C6C6A682826242000020222220404242404242646464644444",
      INIT_2B => X"C6C4C4C4C4C4C4C4A4C4C4C6C6C4C4E6C6A4A2A2A2C4E6E6E6E608082A2A2A08",
      INIT_2C => X"C6C6C4A4A4A4A4C6E8080808080808E6C6C6E8E8C6A4A4C6C6C6A6A6C6C6C6C6",
      INIT_2D => X"0000000000000000000000000000000000000000200000000000000000000084",
      INIT_2E => X"A68686A8A68686A68664424264868686848484A6846420200000000000002000",
      INIT_2F => X"000020204264A6A6644242646486646262648686646484648464648464426486",
      INIT_30 => X"6420644222000000000000000000000020202020202020202000000020222200",
      INIT_31 => X"84A684644200000020006475FFDBB9B9999777BB53CACAEC6C08E8EAEA0E3030",
      INIT_32 => X"0000000000000000000000202020000000000042CAEAE808C8A8A68686A6A6A8",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"222222222222000040E86E4CE864200000000000000000000000222222000000",
      INIT_37 => X"20222000000000000000000000000022A482A484846464426442424242422020",
      INIT_38 => X"EA0AE808280AC808C88262422222002222222200000000002020200020222042",
      INIT_39 => X"2A2A2A2A2A2A0A0A0A2A2A08080A0A080808080808E6E6080808E8E60828080A",
      INIT_3A => X"A6A6A48282A4A6C6E8E8E6E8E8E8E8E8E8E80808E8E80A2C4A0AE80A0A2A2A0A",
      INIT_3B => X"08080808E6E6C6C4E6E6E6E6C6C6C6A4C4C4C6A4C4C4C6C6E6C6C6C6C6C6C4C4",
      INIT_3C => X"E6E6E6E6E6C6C6E808E6E6C4A4C6E6E60808080808080A0A2A2A2A282808082A",
      INIT_3D => X"42424242424242442242422242224242422200222220000000A8C8C8E8E606E6",
      INIT_3E => X"0808282808C68462A2C4C4C6E808060684848464424222222220424242422222",
      INIT_3F => X"0808E6E60606E6E6C4C4C4C4C6E6E60806E4C4C6C6C6A6A4E4E6E6E6C4C4E606",
      INIT_40 => X"0AE6E8E8E6E8C6A4C6C6E6C6C6A6A4A6C6A6A6A4A48462624284A6C6C6A6A6A6",
      INIT_41 => X"0000000000000000000000002244200000000000000000000000002000000064",
      INIT_42 => X"4264A6A8868686846486646486A8A8A8A6644264866442200000000000000000",
      INIT_43 => X"8642422000428686648486646464646442646464646242424264646262646442",
      INIT_44 => X"0000204242424222222020000000000000000000000000000000224264A8E8EA",
      INIT_45 => X"A4A6A8A6644200000000008877FFFFDDDDBB9999DB970C70F7D24CC6C6503064",
      INIT_46 => X"0000000000000000000000000020000000000084EAC8A8CAEAC8C8A6C6E8E8E8",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"C6A4846262628484A4A4A4A48482628484848484646242402200000000000022",
      INIT_4A => X"22222222220202020020E86C4A6A28E4000000000000000000002086E8E8E6E4",
      INIT_4B => X"000000000000000020204264646284A4A6A46262624262646262624240424242",
      INIT_4C => X"E8E8C8C8C8C8E8E80C0C0AEAE8A68484A6A68464624220200000000000000000",
      INIT_4D => X"E8C8E8E80A0A0A0A4C6C6C4A2A28282808E6E6080A08E80A08E80808E6E6E6E6",
      INIT_4E => X"E6E6E6C6A6A48484A4A4A4A4A6A6A68484848484A4C4C4C4A6A6A6C6C6C6C8E8",
      INIT_4F => X"0AE8C6C6E6E8E8E8080808E6E6E6C6C6E8E8E8C6A6C6C6C6C4C6C6C6C6E6E6C4",
      INIT_50 => X"C6C6E6C6C6C6A6A6C6C6C6E82A08060608E6E60606062828482808E8E8080808",
      INIT_51 => X"202022222242424242424242422222222222222222200000002086A6A4C6E6C6",
      INIT_52 => X"E8C6C4C4E6E6E6C48484C4E60806E6E828280808E8C6C6C68664422200002020",
      INIT_53 => X"E6E606082828284A2808060806E6C4C40606E6E6C6E82A4C6C4A4A2828282806",
      INIT_54 => X"E6C4C6C6C4C6A4C684A6A68462426484A6A6A4A4A4A6C6C8C8C8EA0A0AEAEAEA",
      INIT_55 => X"0000000000000000000000224442202244200000000000000000000000000042",
      INIT_56 => X"4262648486866464648686868642426464848686642000002220000000000000",
      INIT_57 => X"6422224220428486646464646464646442424222446464426242424264646462",
      INIT_58 => X"20000000202022224242424242424242222222222222222244426442426486A6",
      INIT_59 => X"E8C8A6A6A6866442020000620C75DDFFFFFFFF50645092C690F7F9B550EA6400",
      INIT_5A => X"EAEAEA0A0A0A0A0A0AE8C8C6C6C64000000042C8EAC8C6C8C8C8EAE8EA0AE8E8",
      INIT_5B => X"4262646464846462646484A6C8C8CACACACACACAA8A8A8AAA8A8A6A8A8C8A8C8",
      INIT_5C => X"2C0A0AE8E8E8E8E8C8A6A6A6A684848442422020000000000000000020224242",
      INIT_5D => X"C6A6A6A6A6C6C6C6C6C6C6C6C6C6C6C6E8E8E6C6E8E8E8E8E8E8E80A0A0A0A2C",
      INIT_5E => X"2020202020200000000042A4A6C6C6A6422000000000000000000000204082A6",
      INIT_5F => X"64202042848686A8C88684A68684A4C6A4A48484424042626444422222424242",
      INIT_60 => X"A4A4A4A4A4A4C6C8C6C6C6C8E8C8C6C8C6C6C6C6C6C6A6A6A6A6846262648484",
      INIT_61 => X"8282A4A4A4C6C4A4C6E8E8E8E8E8E80A08E8E80A0A0A0A2CECCACACAA6646464",
      INIT_62 => X"C6E6E6E6C6C6C6C6C6C6C4C6C6C6C6C6A6A6C6C6C6C6C6C6C4C6C6C4C4C4C4A4",
      INIT_63 => X"06E6E6E6E6E6C6C4C4C4C4C4C6C6C6C6C6E6E6C6C6C6C6C4C4C6C6A4A4C6C6E6",
      INIT_64 => X"2808060606060606E6E6E6E608282828282A2A4C2A08E8E60628080808080828",
      INIT_65 => X"000000002020222222220020222200002222222200000000000082E606E6062A",
      INIT_66 => X"0606E4060606060608E8E6E606060606E6E6E8E8E6C6C6C60808E6A484846220",
      INIT_67 => X"06060606E6C4C4C60606284C6C4A282806060606062628484848280808E8C8C8",
      INIT_68 => X"C4A4C6C4C6C6A4A4C4C6C6C4C4E60808E8E8C6C6C6C6A6A48484848484848464",
      INIT_69 => X"0000000000000000000000002000002022200000000000000000000000000042",
      INIT_6A => X"64644242646464646442426486646486A8C8A664420020422200000000000000",
      INIT_6B => X"0000204444426484646264646242424264644220224464644242424242646442",
      INIT_6C => X"2220200000000000000000202222224242424242422222222020202000000000",
      INIT_6D => X"C8C8A6A6A68686644442204084EA72FBFFFFFFFD53EC6420602EB5950E642042",
      INIT_6E => X"0A2A2A2A2C4C4C6E6E4E4E4E702C4200000086EAC8C6C8E8EAC8C8C8C8E8C8EA",
      INIT_6F => X"84A4A48484848462828282A4C4A4A4A4A6A6C6C6C6A6C6C6E8E8E8E80A0AE8E8",
      INIT_70 => X"4C4C4C4C4C4C4C4E4E4E4C4E6E6C6C6E4E4C2C2C2A2A2C2C0A0A0AEAE8E8C8C6",
      INIT_71 => X"C6C4C4C6C6E8080808E8E6C6C6C6C6C6C6C6C6C6C6C8C6C60606284A4A4A4A4A",
      INIT_72 => X"22200000000000000202000000002266C6A4A4C6C6C6C6C6C6C6C6C6C6A6C6C6",
      INIT_73 => X"A66284C8EAC8A6C8A88484866484A4A4C4A6C6A6646284644242424222224220",
      INIT_74 => X"C6C6C8C8C6C6C6C6E8E8C6C6C6A4A4A4E6E80808E8E6C6C4C6C4C4C4C4C6C6C6",
      INIT_75 => X"848484626262626262646262626262628484828284A4A6C6C6C6C6C6C6C6C4C6",
      INIT_76 => X"E808080808060606E6E6E6E6E6E6E6E6E6C6C4C6E6C6A6A48484848262828482",
      INIT_77 => X"06060808080808E6E6E6E6C4C4C4A4A40606080828280606E8E8E6A6A4A4C6E6",
      INIT_78 => X"2828282828282826284A2A282828282806080808E6A482A4A4A4A4A4C6C6C6C4",
      INIT_79 => X"866442424242424222222000000000002020200000000000000062E404E4E4E6",
      INIT_7A => X"0806E4C2A2A2A4A484A4A4A4A4C6C6C6E6C6C6E6E6E6E6C46264A6C60A2A2A08",
      INIT_7B => X"060606E6E6C4A4A4A2A2C4C6E606082A08080606060606060608080606060608",
      INIT_7C => X"E6C4C4C4C6C6C4A4E6060808282A4A4AE8E6C6C4C6C6A482A4A4A4C6C6E8E8E8",
      INIT_7D => X"0000000000000000000000000000000000200000000000000000000000000084",
      INIT_7E => X"42646464646442644264868686A8A88664644220200020422200000000000000",
      INIT_7F => X"0000002242426486646464646462424242444200002022426464644242424242",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_142_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_142_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(62),
      ENBWREN => enb_array(62),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[17]\,
      O => ena_array(62)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[17]\,
      O => enb_array(62)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized82\ is
  port (
    p_138_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized82\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized82\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized82\ is
  signal ena_array : STD_LOGIC_VECTOR ( 63 to 63 );
  signal enb_array : STD_LOGIC_VECTOR ( 63 to 63 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000000000000FFFFFFFF00FFF807FFFFFFFF00000000000000010FC000000000",
      INITP_01 => X"FF00E000100001FFC000000001FFC007FFF803E003FFF80000000000000000BF",
      INITP_02 => X"00FFFE00000000000000000000000000000000000000000000000000000000E0",
      INITP_03 => X"07FFFFFFFFFFF93FFF0000000000000380000000000107FFFFFFFFFFFF603FF9",
      INITP_04 => X"000000000000000000000000B0000000FFFFF0003FF80000F8000000000FFE00",
      INITP_05 => X"F000000000000003FFFFFFFFFFFFFFE1FFFE0000000000000000000000000000",
      INITP_06 => X"FFFFFFF01F8808000FFF7C0000001E00383F001E8FFFC03E04FC03FF00000001",
      INITP_07 => X"FFFFF23FF1CE000008FF800000000021800000000000000000000000FFFFC000",
      INITP_08 => X"00007FFFE00000F000060000010001FFFC01FC000000038FC00E7FFFFFFFFFFF",
      INITP_09 => X"C00000000000000000000000F9C00000FFFFFFFF00FF810703800F48000000FC",
      INITP_0A => X"FFE0FFE0001F0001E1EFFF03FFFFFFFFFFFFFF0FFFEFFF000000000000000021",
      INITP_0B => X"0FFFFE0FC00F1F807800007C00000004C000600000000003E0000000000FFFFF",
      INITP_0C => X"FF003F00008FFFFFFEF8C0F80000000000000000000000000000000000F007FF",
      INITP_0D => X"00000000000000000000000000007E00000000FF10C1FC0FFFFFFE03E37FFFFF",
      INITP_0E => X"0000000000000000000000001FC3200F00FFFFC3FF03C7FF0000887FFFF00000",
      INITP_0F => X"03C1C07FE0000000FF003FFFFFFFFC000020E33FC00000001FFFC00000000000",
      INIT_00 => X"2222200000000000000000000000000000000000000000000200000000000000",
      INIT_01 => X"C8CAC8A664628686648442000040A60CEA866486109997B99775EC6420002042",
      INIT_02 => X"42424242202242426262626284640000002086A8A6C8EAEAA8A8C8C8CACAC8EA",
      INIT_03 => X"2A2A2A2A2A2A2A2A0A0A2A2A2A0A0808E6E6E6E8E8E6C6A48484626262626262",
      INIT_04 => X"082A2A2A08E6E6E6E6E6E6E6E6082A2A0A0A2A2C2C2A2A0A08282A4A4C4A4A2A",
      INIT_05 => X"2A0A0A0A2A2A2A4A2A2A2A0808080808C6C6C6A4A4C6C6E60808082A2A2A2A2A",
      INIT_06 => X"202020202222224222440200000020842A282828282828284A4A4A6C6C6C4C2A",
      INIT_07 => X"C6A4C6C8A6866466866486644264A8C8C6C6C6A4848486846242424240424240",
      INIT_08 => X"A4A4A6C6C6C6A6A4A4A4A4A4A6A4A4C6E6E6E6E6E6E6E6E606E6060808080608",
      INIT_09 => X"C6C8C8C6A6C6C6C684868686A6A68686A6C6C6A6A6A48484A4A4A4A4C6C6C6A4",
      INIT_0A => X"8484A4C6E6E808082828282A2828284A4A28280808E8E8C6C8A6A6C6A6C6C8C8",
      INIT_0B => X"08080808080808082A2A080808E8E8E8A2A2A4C4E6E80808282808E6C4A4A4A4",
      INIT_0C => X"C6C6C6E6E6E6E608082A2A28282808060808E6E6C6C4C4C6C4C4C4C6E608080A",
      INIT_0D => X"2A08E6C6A6848686C8A8A88686A6A68464422200000000000044A6C8E8E8E8A6",
      INIT_0E => X"C6C6E608E6E6C6C6C4C4E6E6E6E6E6E6C6C4C4C4C4C6E8082A0A0A0A0808282A",
      INIT_0F => X"2A2A282828282828E8E6E6C4C4C4E6E6260606E6C4C4C6C6E4E4E6E6E6C4A4A4",
      INIT_10 => X"E6C4A4C4A4C4A4A26262848484626060C4C4A4A4A4C6E8E8080808E6E8E8E8E8",
      INIT_11 => X"00000000000000000000000000202200002200000000000000000000000000A4",
      INIT_12 => X"6464646442424464426486644286868622422020222220200000000000000000",
      INIT_13 => X"0020002042426464424242424242424242220000000020204242644442424242",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"A8A886A686648464628688240000002042428464000000020000000000002000",
      INIT_16 => X"C6C6A4A4A4A48482848464626240000000428686A6A88464868686A6A6A6A6A8",
      INIT_17 => X"E8E8E8E8E8C6C6C608080A2A2A2A2A2A2A2C2C2C2A2C0AE6E8E8E8C6C6C6C6C8",
      INIT_18 => X"282828284A4A2828E80808E8E6C6E6E8E6E6082A2A2A2A2A0808080806E6E608",
      INIT_19 => X"08082A2A2A282828080808282A2A2A082A4A4A2A2A4A4A2A0808080808080808",
      INIT_1A => X"42426462424242424242202064C6E606E6C6C6C6E6080808282828080808082A",
      INIT_1B => X"0AE8E8A6626244446464648686868686A6C6A684646462644242202020446464",
      INIT_1C => X"A4A4A482A4A4A4A6A6A6A6A6C6C6C6C8C6C4C4C4C4C6E6E6E6C6C6E6E6E6082A",
      INIT_1D => X"284A4A4A4A4A2A28C6C6A48284A4A4A4A4A4C6C6C6E8E8E8E8E8C8C6C8E8C8C6",
      INIT_1E => X"4C4C4A4A4A4A4A4A28282A4A4A4A4A6C6C4A4A2808E6E608E6E6082A2A2A2A28",
      INIT_1F => X"C6C6E8E8E8082A2A080808080A0A2A2A4C4C2A2A2A4A2A2A282A4C4C4E4E4C4C",
      INIT_20 => X"86848484A4A6A6A4C6E6E6E60808080828080808080808E6E6E6E6C4C4A4C4C6",
      INIT_21 => X"284A4A4A08C4A4C4A4A4A4A4A4C4C4C4C6C6A684626262626264848686A6A6A6",
      INIT_22 => X"C4E60608262646482826060808E6E4C4C4E6E6C6C6A4A4A4A2A2A28282A4C4E6",
      INIT_23 => X"28282826264848484848484848482828484A2808E6C4C4A4A6A6A4A4A4C4C6E6",
      INIT_24 => X"08E60808E8E8E8C68282A4C6C6C6C6C6C6C6C4A4A4C6C6C6C6C6C6A6A6A6C8C8",
      INIT_25 => X"00000000000000000000000000000000000000000000000000000000000000C6",
      INIT_26 => X"4242422000206486866442648686644220422220200000200000000000000000",
      INIT_27 => X"A6A6644240424242424220224242424244200000202220202020224242424242",
      INIT_28 => X"0000000000000000000000000000000020202000000000000064C6C6A684A4C4",
      INIT_29 => X"A6A68486A6A6A6A684A6C8C8A440200000000000000000000000000000000000",
      INIT_2A => X"A4A4A4A4A4A4A4A6E6C6A4C6E6C6E6C6C6C8A684A6A66262A6A6A68484848484",
      INIT_2B => X"4A4A2A4A2A28082A0A2A2A28080808E6E6E6E6C6C4C6C6A4A4A4A48482626262",
      INIT_2C => X"282828282A4A4A4A4C4C4C4C2A0A080A2A28282828284A4A0A0A08E8E8E6E80A",
      INIT_2D => X"2A2A2A2A2A2A2A2A08082A2A2A2C2A08082A2C2A082A2A2A2A2A2A2A28280806",
      INIT_2E => X"22424444444422222222000020A6A4C6C6C6E6E6E6E8E6E8E8E8E6E6E6E6080A",
      INIT_2F => X"6C4A4A2AE8C6A684626464868684648462848664626242646464644444666642",
      INIT_30 => X"E8E8C6C4A4C4C6C6E8C8C6A6A6A4A4A482A4A4C4C6C6C6E6C6C4C4C6C6C6E608",
      INIT_31 => X"E6E6E6E6E808E8E82A2A2A080A0AE8C6A4A4A4A4A4C6080A0808060608060608",
      INIT_32 => X"06E6E6E60808080A080808080808080A0606E6E6E6E6E6E6E6E60808082808E4",
      INIT_33 => X"EAEA0A0A08E8E8E6E8E8080A0A0A0A0AE8C8C8C8C8E8E8E8E6E6E608080808E6",
      INIT_34 => X"8484826262626282848482A4C4E6E4E6E6E4E606060808E6C6C6C6C6C6A4A4A6",
      INIT_35 => X"8282C4E6060606284A28080808080828E6082A0A0808E6E6C4A26062626282A4",
      INIT_36 => X"E6C6E6082828284808E6E6E606E6E6C6E4E4E4E608E8C6C4A2A4A48262624220",
      INIT_37 => X"6A6A6A6A4A282806262626282828282808284A4848484A4A686A4828E6C6A4A6",
      INIT_38 => X"6C4A2A2A2A2A2C2C4A4A28282A2828080A08E8E6C6C6A4848484646242426464",
      INIT_39 => X"00000000000000000000000000000000000000000000000000000000000020E8",
      INIT_3A => X"002042422020424242202086A864400020424444422222420000000000000000",
      INIT_3B => X"06E8C68442422222222020202042424220000000202222422222202020202020",
      INIT_3C => X"00000000000000000000000000000020000000000000000020A406E6E6C6E606",
      INIT_3D => X"82A4A6E80AE8E8E80A082A4A4A2A0A0A0AE8E6C6A46242200000000000000020",
      INIT_3E => X"06082808E6E6E6082806E6E6060608E6E6E6C6C6E8E8E6C6C6C6E8E8E8C6C6A4",
      INIT_3F => X"2A2A2A0A08080A0A082A2A2A2A28282808080808E6E608E6E6E6080808080808",
      INIT_40 => X"2A2C2A2A0A2A2C2C2A2A4A4C4A2A2A4A4E4C4C2C2A2A2A080A0A080808080A2A",
      INIT_41 => X"0A08E8C6C4C6E6E6E8E6E6E8080808E8E6080A0A0A0A0A0A2C2C2C2A2A2A2A2A",
      INIT_42 => X"2220222222220002000000002084A6C6E6E6E6E6E6E6080A08E8E8E8080A0808",
      INIT_43 => X"2808282A2A08E8E6C6A6A4A4A6A6E80C2E50704E2C0AC6C6A6A6A68486866440",
      INIT_44 => X"E6E6E8E6E6E6E808E8E6E6C6C6C6C6C6E6E6E6E6E6E8E80808082A2A2A2A2A2A",
      INIT_45 => X"C6C6C6A6A4A48484C4C6C6E6E80808E8C6C6C6C6C6C6C6C6C6E6E6E6E6C6C4C6",
      INIT_46 => X"0A0A08E8E6C6C6C4C4C4A4828484826284A4C6C6C6C6E6E8080A0A08E8E8E6C6",
      INIT_47 => X"C4C4C6C6C6C4C4C4C6C6C6C6C6C6C6C6E608080808080A082C0A0A0A0A0A0A0A",
      INIT_48 => X"E6E6C6C6A4A4C6E8C6C6C6E6E8E6E6E6C4C4C4C4C4E6E6E6282808060806E6C4",
      INIT_49 => X"EAE8E8C6E6E6060606E4C4A4A4A4C6E6E6E6E8E608080808E606E6E608E6E6C6",
      INIT_4A => X"E6A4604062A6C8E82A2A2A484848484806E6C4C4C4C4E608C6C6C6C6E82A2828",
      INIT_4B => X"28484A6A6C6C4C4A2A2A2A2A282808080828282626282806284848484848484A",
      INIT_4C => X"0808060606E6E6080808E8E8E8E8E8C6C6C6C4A4A4C6C6A4C4C4C4A4A4A4A4A4",
      INIT_4D => X"00000000000000000000000000000000000000000000000000000000000000C6",
      INIT_4E => X"2022424220202022444242644220002000000022222000000000000000000000",
      INIT_4F => X"0606E68442422222224222222242424222202220202042424242222020202020",
      INIT_50 => X"00000000000000000000000000000000000000000000000062E606E4E6E8E806",
      INIT_51 => X"C6C6C4C4C4C4C4E6C6C6C6C6C6C6C6C6C6C6C6E6C6A6A6644222222000000000",
      INIT_52 => X"6C6C6E6E4C4C4A2A4A2A0AE80A0A0808082A282828282806E6E6E6E6C4C4C4C4",
      INIT_53 => X"284A4A28282A2A080608284A2828282A2A28282A08080808E8E8E8E8082A2C4C",
      INIT_54 => X"4C4C4C2A2A0A0A08082A2A2A4A4A4A4A4A4C6C6E6E6E6C6C8C8C8C8C8C8C6C4A",
      INIT_55 => X"0A0A0AE8E8E8EA0A080808E808082A4C4C2A0808080A0A0AC8C8C8C8C8EA0C2E",
      INIT_56 => X"C6A4A6A4A6C6A6C6C6C8E82A4C4A2A08E8E8C6C6A6A484A4C6C6E6E8E8E8E808",
      INIT_57 => X"0808082828060608080808E6C6E6E6E8082A6EB0F2F2B0AE4A2806C6C6E8E8C6",
      INIT_58 => X"C4C4E6E6E6E6E6E6E4E4E6E60608080808080808080808082A4A4A4A4A4C4A2A",
      INIT_59 => X"080606E6E4C4C4C4A4A4A4A4A4A4A4A4A484A4A6A4A4A4C4A4C6A4A4A4A4A4A4",
      INIT_5A => X"6666666464646464A4A484848484644264626284848484A4E6E6E6E6E6E60828",
      INIT_5B => X"0606E4E4E4C4C4C4C6A4A4A4A4A4A4C4E60606E6C4C6C6C68484848484848482",
      INIT_5C => X"C4C4C4C4C4A4A4A6C4C4C4C4C4C4C4C4E6E6C4A2A2828282A4A4A4C4E606E6E6",
      INIT_5D => X"E608080A08E8E8E8E6C4A6A686848484648484628284A4C6E60828484806E6E6",
      INIT_5E => X"6A48E6A6624020202062A4E6284A4826E6E6E6080828280606E4E4C6C6C6C6C6",
      INIT_5F => X"C6E6E6E606284A4A2A4A4A4A4A6A6C6C6C6A4A4A2A2A0AC88284A4C406284848",
      INIT_60 => X"E6C6E6E8E8E8E8E808080808E8E6C6C6A6C6C8E8E80A0A0A282A2A2A2A2A2A28",
      INIT_61 => X"00000000000000000000000000000000000000000000000000000000000020A6",
      INIT_62 => X"4262624220404242444220200000000022422222222200000000000000000000",
      INIT_63 => X"6462844200002242422222422222424442422222222222202022222220202042",
      INIT_64 => X"4220000000000000000000000000000000000000000000002062644242626484",
      INIT_65 => X"6E6C2A08082808E60808080808E6C4E60606E6E6E6E6E6E8282A28080AE8C6A4",
      INIT_66 => X"A4A4C6C6A4A4A6C808E8E8E80A0A0A2A282A4C2C2A2C4E2C2C4C4C4C4C4C4A4C",
      INIT_67 => X"0A08082A2A282828E8E8E8C6C6C6A6A4C4E6080808082808E8E6C6C6E6C6A4A4",
      INIT_68 => X"0A2C0AC6C4E80A0AEA0A0C2C4E4C2A4C2A0A08080808082A4C4C4A4C4C2A2808",
      INIT_69 => X"4E2C0A0A0A0A0A0A0808080A2A4C4C4C4C4C4E4C2A0A08E8C6C6C6C6C6E60808",
      INIT_6A => X"C6E6E606E6E6E6E60808E6E6C6C6E80A080A0A2A0A0AE8E8C8E8E8E80A0A2C4E",
      INIT_6B => X"C6A4828284A4C4E6E6E6C6C6C6A4C4C6C4A4826282A6C8E82A4A4A2806060606",
      INIT_6C => X"C4C4C4E6C6C4C4C6C6C4E6E6E6E6E6E6E6060606060606E6E6E6E6E8E6C6C6E8",
      INIT_6D => X"C4E6E8E8E8E8E6C6C6C6C6C6C6C6C4C4C6C6C6C6E6E6E6C6C6C6C6C6C6C6C6C6",
      INIT_6E => X"E6C6C6C6C4C4C6E6E4C4C4C4A4A2A2A2C4C4C4C4C4C4C4A4A4A4828284A4A4A4",
      INIT_6F => X"A4A4A4A4A48464426262626262646464626284846262628284A4C6C6A4A4C6C6",
      INIT_70 => X"2C2A2A2A2A2A2A2A4A2A2806C4826242424262A4C6E8E6E6E6E6E6E4E4C4C4C2",
      INIT_71 => X"C6A4A4A4A4A4C6C6E6C6E6E6E6C6C6E808E8E8E808E8E8E6E6082A4C4C4C4C4C",
      INIT_72 => X"686A6A6A4A482828E6C4A4A4C4E608280808E6E6E6282A2A4A48282626060606",
      INIT_73 => X"A4A4C4C4A2A2A4A40628284848482A2A4C4C4C4C4C6C6C6E6A28E6C6C6E60828",
      INIT_74 => X"E8E8E808080808080808E8E8E8E80808E8E808E8E6E6E6E6C6E6E6E808080A08",
      INIT_75 => X"00000000000000000000000000000000000000000000000000000000000042C8",
      INIT_76 => X"4242424242646464202020202020200020222200000000000000000000000000",
      INIT_77 => X"0000000000022200002020222020202022222022222222202020200020224242",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"E6E8E8080A0A2A0A080808082A2808282808E6C4A48464422020202020000000",
      INIT_7A => X"2806E4C4C4E4E6C4C6E6C6C6C6C4A4A4848484866442426482A4C6C6E8E8C6C6",
      INIT_7B => X"C6A6A4C6E8E8E8E8E8E808E8C6C6E8E80A0808E8E6E60808E8E8080A2A4A4A4A",
      INIT_7C => X"2A08082A2A2A2A2A0A2A2A2A2A2A2A4A0A2A2A4C2A08E8E8C8C8C6C6A6A6C6C8",
      INIT_7D => X"0808080A0A080808E8E8C6C6C6E6E6E6E6E608080A2A2A2C2A2C2C2A0808282A",
      INIT_7E => X"282606E4E4C4C4C6C4C4C6C4A4A4A484A4A4A4A4C6E8E8E8E8EAE8E8E8E8E8E8",
      INIT_7F => X"E6E6E6E6E6E606060806E6C4C4E6E6060606E6C6C4C4C6E6E608282828080808",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_138_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_138_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(63),
      ENBWREN => enb_array(63),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[17]\,
      O => ena_array(63)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[17]\,
      O => enb_array(63)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized83\ is
  port (
    p_134_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized83\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized83\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized83\ is
  signal ena_array : STD_LOGIC_VECTOR ( 64 to 64 );
  signal enb_array : STD_LOGIC_VECTOR ( 64 to 64 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"C01FFFFF0FFFFFFFFF0000000000001C000000000000000000000000003CE001",
      INITP_01 => X"0003DF3FF07CFC0003FF00000000000000000000000000000000000013000000",
      INITP_02 => X"00000000000001E000003E107ECFC000FFFBFF07FFFC80001FE01FFFFFFFFFF7",
      INITP_03 => X"0000000000000000000000000000F8E030079FFFC003FFFFFFE0006000E00000",
      INITP_04 => X"FFFFFFFE3FFF00F0000E1FFFFFFFFFFF7C07FFFC008003FD01FFFFFFF9FFFF00",
      INITP_05 => X"7FC000FFF800000007FFF1FFFF0178FFFF000000000010F003FF3FFFFFEF07FF",
      INITP_06 => X"FFFFFFF073F8FFFFFFFFF03F0000FFFF00000000000000000000000000000000",
      INITP_07 => X"C0F800000000F8071F801E3F0FFF3F0001FFFFFFF00FFF100000073CF8FFFFFF",
      INITP_08 => X"E0000000000000000000000000000000E07FC007FFF8000000FFFFFFFF83FFFF",
      INITP_09 => X"003EFFFFFF80FF80003800000007F7FFFFFFFFFF1FFFFFFFC0FFF37F77E000F0",
      INITP_0A => X"F0FF60033FFFFFFFFFFFFFFF7FFFFFFFF3FFF000000107FFFFFFFFFFCFFFF800",
      INITP_0B => X"FFFFFFFFF9E7FFE000000F4FFFFF00008C000000000000000000000000000000",
      INITP_0C => X"FFFFFFFFFFF10007FFFF3FC7FFFFC000001C381FFFFFF81FE000000007C7FFFF",
      INITP_0D => X"00000000000000000000000000003FC7D3C001F0017FFFFFFFFFFE00FE1FFFFF",
      INITP_0E => X"000E3E0F81FFFFFFF18000C001FDFF3FFFFFFFFFFFFFFFFC011E88083FFFFF00",
      INITP_0F => X"0FC3FFFFFCFFFFFFFFFFFFFFFFFFF1C007FFFFFFFFFFFFE0000000000FFF0000",
      INIT_00 => X"E8E8C6E8E8E8E8E8E6E608080808E6E6060806E6E6E6E6C4C4C4C4C4C4E4E606",
      INIT_01 => X"EAE8E8E8E8E8E8E8E6C6A4A4A4C4C6C6C6C6E6E6E6E8E8E8E6E6E6E6E6E6E8E8",
      INIT_02 => X"C4C4C4C4C4C4C4C6E6C4A4A4A4A4C4E6C4C6E6E6E6E6E6E6E6E6E6E8E8E8E8E8",
      INIT_03 => X"A4A4A4A2A282A4A48484848484626284C6C6C4A4A2A4C4C4C4E4E4C4C2C2C4E4",
      INIT_04 => X"84826282848484826282A4A4C4C6C6C6C6C6A6C6C6C6C6E6E6E6E8080808E8E8",
      INIT_05 => X"0606060606060626E6E6E6E6E6C6C6E6C4C4A4A4A4A4A4826262626262626262",
      INIT_06 => X"C6C6E6E6082848488A6A4828080808084A4A4828284A4A4A0808082828080808",
      INIT_07 => X"2C0AEAC8A6A4A4C4E4E6E606062626462626464826484A484A6C6C8C8C6A2806",
      INIT_08 => X"E8E8E808E8E8080AE8E8E8E8E8E6C6C6E4E6E6E6C6C4C4E6E8E8E8E8E8E8E8C6",
      INIT_09 => X"00000000000000220000000000000000000000000000000000000000000084C8",
      INIT_0A => X"6442202042424242202022224244422200000000000000000000000000000000",
      INIT_0B => X"0000000000000022002020200000000020202020202220202222222222446464",
      INIT_0C => X"848484848484A6A6A6A6A6A6A4A4A4A244444220000000000000000000000000",
      INIT_0D => X"84A4A6C6C6E82A2A2A28080828282808E8E8C6C6C6A684626462626462424244",
      INIT_0E => X"2A2A0808E8E8E8E8E40628282808E6E6280606060606E6E4C6C6A4A4C6C6C4A4",
      INIT_0F => X"C8C8C8C8C6C6C6C6C6C6E8E8E8E8080A0808E8080A080808E8E8082A6C8E8E8E",
      INIT_10 => X"2828080808080828282A2A2A2A2A280828082A2A2A2A2A2A2C2C0A08E80A0C2C",
      INIT_11 => X"C6C6E8080A0A0A2A0C0A0AE8E8E8E8E8E6E6E6082A2A2C4C6E6E6E6E6E4C4A2A",
      INIT_12 => X"282828282A2A2808060808080808E6E606E6E6E4C4E6E6E6C6C6C6C6E6E6C6C6",
      INIT_13 => X"06284A4A284848480608080806E604040606060606080606E4E6E6E6E6080808",
      INIT_14 => X"E6060606060606E60606E6E6080808082808E6C6C8C8C6C4C6C6C6E6E6E8E6E6",
      INIT_15 => X"C6C6C6E8E8E8E8E6E6E4E4E4E6E6E4E4E6E60606060606E6E6E6E606E6E6E6E6",
      INIT_16 => X"C4C4C4C6E6E6E6E6E6C6C6C6E8E8E8E8E6E6E6C6E6E8E808080808E8E6C6C6A6",
      INIT_17 => X"84A4A4C6C6C4C4C4E8E8C6C6A48484A4C4C4C4C4C4C6E6C4C4C4C4C4C4C6E6E6",
      INIT_18 => X"A2A4C6E6E8E8E8E6280808E6E6E6E4E4E6E6E4C4C4A4A4A4A2A2A2A4A2A28282",
      INIT_19 => X"4C2C2C2C2A0A2828080808E6C4C4C4C4C6C6C4C6C6C6C6C6E60606E6E6E6C4C4",
      INIT_1A => X"2808E6C4C4A4C4C4E6E6E6E6E6E608080608080808282828080828282A2A2A2A",
      INIT_1B => X"C4E82C2CEAA6A4A4A6A6A8A8CA0A4C6C08E6E40626284848282828486A8A8A8A",
      INIT_1C => X"C6C6C6C6C4C4C4C6C6C6C6C6C6C6C6C60808080808E6E6E8080808E8E8E8E8E6",
      INIT_1D => X"00000000000000000000000000000000000000000000000000000000002286A6",
      INIT_1E => X"4242224242424220002022222242222200002000000000000000000000000000",
      INIT_1F => X"2222000000000022222220000000002022422220202020002020202020224264",
      INIT_20 => X"0A08080808E8E8080A2A4C6E6E6E6E4C4C4C4A2A08080808C8A6848486866442",
      INIT_21 => X"E6E6E6E6E4E4E606080808282A2A08060A0A0A2A2A2C2A080808082A0808082A",
      INIT_22 => X"C6A6A6A6A6C8C8C808E8C6A4C6A6A4A6A4C6E8E8E8E8080A4A2808080806E606",
      INIT_23 => X"E8080A0A0808E6E6C6E6E6E6E60808080806082A2A080808282806060808E8E6",
      INIT_24 => X"4A4A2A2A2A2A4C6E6E6C4C4C4C4C6C6E6C4C4C4C4C4C4A4A2A4A282A2A2A2A28",
      INIT_25 => X"A4A4A4A4C4C4C6E6C6C6E8E80A0A08E8E8E8E8080A2A2A2A080A2A2A2A4C4C4C",
      INIT_26 => X"C6E808080808080606082A2A2A282828E8C6C6C6C6C6E8E828080606E6E6E6E6",
      INIT_27 => X"4A6A6C8C8C8C8EAE6A4A6C6C6C4A4A6A28282848282828284A4A4A2A080808E6",
      INIT_28 => X"2828280606062626080606E606080808E8E8E6E6E60808080808060608282828",
      INIT_29 => X"A2A2A2C4E6E606080606282828280808E6E60606062828080808082828080808",
      INIT_2A => X"E6C6C6C6C6C6C4C4C6C4A4C6C6C6C6C6E6E8E808E8E8E8E808080808E6C6C6E6",
      INIT_2B => X"2806262828060606C4C2A2A4A4A4A4A4A4A4A4A4C6C6C8C6C6C6C6C6C6C6C6E6",
      INIT_2C => X"2828282828280604A4A484A4A4E4E606E406060606E6E6E828282848484A4848",
      INIT_2D => X"A4A6C6E8E8080A2A4A2A2A2A2A2A4C4C2C2A0A08E8E8E808282A2A2828080808",
      INIT_2E => X"888A6A4A28E8C6A4A4C6C6C6C4C4A4A4A4C6C6C6A4A4A4A6A4A6A6A6A6A6A684",
      INIT_2F => X"EA0A0A28060404040204E6C6C8A8A8A68662426484A4C6E8080806060606082A",
      INIT_30 => X"84A4A6C6C6C6C6C6C6C6C6E8E8E6C6C6C4C6C4C6C6A4A4A4E6E6E8E8E6E6E6E6",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000428484",
      INIT_32 => X"2022426444422020000000000000000000002022002020000000000000000000",
      INIT_33 => X"EAEAA68464420000000000000020222222424222202222202020000000002020",
      INIT_34 => X"E6E6E6E6E6E6E6E8E8E6C6C6C6C6E8E84C4C4C2A2A2A2A0A4C2C2A2A2A2C2C0A",
      INIT_35 => X"28282828080808080808060608282A4A484A2808E6E6E8E8E6E6080806060606",
      INIT_36 => X"E8080A08E6C6082A4C4C0A080AE8C8C80808082A2A2A2A6C4A28484A4A4A4A4A",
      INIT_37 => X"2A4C4C4C4C4C4A4A082A2A2A28284A4C6C6C6C4A2A282828282A2808E6E6E6C6",
      INIT_38 => X"0808080A08E6E6E80A0A0A2A2A2A2A4C4C4C4C6C6C4C4C4A2A4C4C6E6E4C4C2A",
      INIT_39 => X"A4A4A4C4C6C6C6C6C6C4C4C4C6C6E6E6E8E8E8E8E8080808E8E808080808E8E8",
      INIT_3A => X"2A2A2A08E6C6C6A4C6C6E8E80A0A2C2C6C4C4A2A28080806E6E6E608E8E8E8E6",
      INIT_3B => X"84A4A4C6C6E8E80A6C4A4A4A6C6C8E6C4C6C6C6C6C6C6C6C6C6C6C6C4C6C4C4A",
      INIT_3C => X"E6E6E6E6060808060606080828282806C6E6062626260608E6C4C4C4A4A4A484",
      INIT_3D => X"E6E6E6060606060606E6E6E4C4C4C4E6E6E6E606060606E4E4E6060606060606",
      INIT_3E => X"C4C4C6C6E6E8E8E8E6E6C6C6C6E6E8E80808080808E8E8E6E6E6E6E6E6060808",
      INIT_3F => X"0606E4E4E4E6E6E62828280806E6C6C4A4A4A4A4A48482828284A4A4A6A6A4A4",
      INIT_40 => X"2A2A08080808282808E6E6C6E6E6060606060606060606080808080606282828",
      INIT_41 => X"644220204284C6EA4A2A2A2A2C4C4C6C6C4C4C4A2A2A2A2A4C2A2A2A2A2A0A0A",
      INIT_42 => X"06060626284A4A284848482606E6E6C4C4C6E6E6E6E6E6E6C6E6E6E6E6C6C6A6",
      INIT_43 => X"280604E4E4C4C4A4E40426484A2A28082C2CEA8442222222646686A8E8080826",
      INIT_44 => X"626284C6C6C6C6C6E8C6C6C6A4A4C6C6C8C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000020628684",
      INIT_46 => X"0020424222200000000000200000000000002022222220000000000000000000",
      INIT_47 => X"080A0AE8E8C86400000000000020202220424242424242224220000000002020",
      INIT_48 => X"E6060606E6060808280806E6C6C4A484C4C4E6E6E6E6E8E80A2A2A08E6E6E8E8",
      INIT_49 => X"0806E6E6E6E6E6E6080808282828282808282808E6E60808E808080808280808",
      INIT_4A => X"E6E6E608282A282826284A4A4A4A28080A0808082A2A2A4A28282828282A2A28",
      INIT_4B => X"2A2A28282A4A4C4A2A4A4A4A4A4A4A4A6C8C6C6C6C6C6C6C0A0A0A0808080828",
      INIT_4C => X"E8E8E8E8C6A6A48282A4A4A4C60808082A282808E6060808082A2A2A2A2A2A2A",
      INIT_4D => X"E8E8E6E6E6C6C6C6E6E6080808E6E6C4A4C6C6C6C4C4C4C4A4A4A4A4C6C6C6E8",
      INIT_4E => X"6C6C4C4C4C4A2A2808E8E6E6E6E6E6E808080A2A2A2A2A2A0AE8E8C6C6C6C6C6",
      INIT_4F => X"0000000000000000A4E62828060606E6080808282A4A4A2A4A6C6C8E8E8E6C6C",
      INIT_50 => X"0808E6E60628282806060606282828282828484826E6A6A6A686646442200000",
      INIT_51 => X"282A2A28280808082828282808060606082A2A2A2A2A08080A2A2A2A2A2A2A2A",
      INIT_52 => X"A2A2A2A4C4C4C6E6E6E6E6E6E6E6E606E6E6E6E6E608082A08080808282A2A28",
      INIT_53 => X"08080808E8E8080828484A282828280808080808E6C4A2A26262626262628284",
      INIT_54 => X"E80A2A0A0808080A48482828282A2A2808080606060606060808080606060606",
      INIT_55 => X"2808060828284A4A282806060606060608282828282828282A2A2A2A2A2A0808",
      INIT_56 => X"E6E80828284A4A4A484848484848484868484848484848484848484848484848",
      INIT_57 => X"66462608C8A6A8EC302E4E4C2A280806E62808C6A48462644220000242A40626",
      INIT_58 => X"646484A6A6C6C6C6C6C6C6C8C8C6C6C6C6C6C6C6C6C6E6C6C6C6C6C6C6E8E8E8",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000020626262",
      INIT_5A => X"0020200000002020002020200000000000202222000000000000000000000000",
      INIT_5B => X"08E8E6E6080AA600000000000000002022424242422222422220000000202020",
      INIT_5C => X"6C6C8E8E6C6C6C6C4A48484A2A2A2828E8E8E8C8C6C6A6A6A4A4A4C6C6C6E8E8",
      INIT_5D => X"A4A2A4A4A4A4C4C4E6C4E6E6E6E6E6E4A6C6C6E606060606E808E6E6082A0A0A",
      INIT_5E => X"0808080808E6E608080606E6E60608080628280606060626280806E6E6E6E6C4",
      INIT_5F => X"6E4C4A2A4A4C4C2A4A4A4A4A4A4A280806080828284A4A4A2C2C2A2A2A2A2828",
      INIT_60 => X"C6E8E8E8E80A0A0A2A0AE8C6E80A0A2A4C2C4C2A08080A08082A2A2A08084A6C",
      INIT_61 => X"080808E6C6C6C6E8E6E6E6E8E6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6A4A4A4",
      INIT_62 => X"080808082A4A6C8C6C6C6C6C4C4A4A4A2A2A2A2808E6E4E4C6E6E80808080808",
      INIT_63 => X"02020000000000000062C6282806E6E6C6E6080806E6E6E6E6E6E60606282828",
      INIT_64 => X"4C4C4A4A4A4A4A4A28280606062828282808E6A484644464848486A686846442",
      INIT_65 => X"080808080A2A4C4C6E6E6E6E4C2C2A0AE6E80A2A2A2A2A0A0A0AE8E8E8080A2A",
      INIT_66 => X"4A4A2A280606060628080606E6E6E606E6E6E6E6E4E6E6E6E6E6C6E4E6060808",
      INIT_67 => X"48684A4848486A68484828282828484A4828282828080808282828282828484A",
      INIT_68 => X"080808282A2806E6C6C8E80828282828282828282828282A6A48484848486868",
      INIT_69 => X"282A4A4A4A4A4A482A2A28282828280828282828080808E6E6E6E6E6E6E6E6E6",
      INIT_6A => X"A2C4E6E6E6E6E606E60808284A484A4A486A6A6A6A8A8A6A4C4A6A6A4A4A2808",
      INIT_6B => X"2A0AE80AE8E606282606E4C4A2A2A4A4C2C2C4E4E6E6E6080A2A2A08C4826262",
      INIT_6C => X"6442628486A6C6C6C8C6C6C6C6C6C6C8E8E80808080808080808E8E6E8080808",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000042A68464",
      INIT_6E => X"2022200000202220222220000020222220222000000000000000000000000000",
      INIT_6F => X"C4A4C6C6E6E8C864222000000000222242424220202020220000000000002020",
      INIT_70 => X"C4E60808082A4A4C4C4C2A2A2A2A2A2A282A280808080808E8C6C6C6C6C6E6E6",
      INIT_71 => X"C6C6E8E8E6E6E608E6E6E608080806E606E6E6E608E8E6C6C6E6E6E608E8C6C6",
      INIT_72 => X"282808282806062828080608082828060808060608080828060606080806E6C4",
      INIT_73 => X"6C6C4A4A6C6C6C6C6C6C6A6C6C4C4C6C4C2C2A2A2A2A2A2A2648482828080808",
      INIT_74 => X"E6E8E8E8E8E8E8084A4C4C2C2A08E80A080A2A2C2A2A2A0AC6E8080A08082A4C",
      INIT_75 => X"2A2A2A08E8E8E80A0AE8E8E8E8C8C8E8E8E6E6E6C6C6C6E80808E8E8E8E8E8E8",
      INIT_76 => X"06E6E8E8C6C6E60828282A2808082A2A2A2A2A2A4C4C4C2A28282A4A4A4A4A4A",
      INIT_77 => X"4464644242422220000040C64A4A08E8E6E60828282808E6C6E8E6E606080808",
      INIT_78 => X"E6C6E6E8082828282828284A4A4A4848E8A68644244442648684646484868464",
      INIT_79 => X"E6E6E6C6C4A4A4A4C8A6646262646464A4C4C4C4C6C6C4A484A4A4C6C6C6C6C6",
      INIT_7A => X"6A8C8C8C6A6A6A484828282828284A4A2A28280808080808080806E6E4E6E6E6",
      INIT_7B => X"C4C6C6C6E6082826060606262848484828282808082828284A4A6C8E8C6C6A6A",
      INIT_7C => X"2C2A0A2A4C4C4A4A2A2A4A4A4848282808060606E6E6E6080606E6E6C6C6A6A4",
      INIT_7D => X"284A4A28282828262A4A4A4A4A4A4A2A080808080A2A2A2C0A2A2A2A4A4A2A28",
      INIT_7E => X"282828080806E6E608284A6C4A2A2808284A4C4C2A2808082626262848482828",
      INIT_7F => X"A4A4C2E4042606060404E4C4E4E404240608282A2A2C2C0C4C4A4A4C6C6C6A4A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_134_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_134_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(64),
      ENBWREN => enb_array(64),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(13),
      I4 => \addra[16]\,
      O => ena_array(64)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(13),
      I4 => \addrb[16]\,
      O => enb_array(64)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized84\ is
  port (
    p_130_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized84\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized84\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized84\ is
  signal ena_array : STD_LOGIC_VECTOR ( 65 to 65 );
  signal enb_array : STD_LOGIC_VECTOR ( 65 to 65 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFBFFFFFE7FDF0FFF002003FFFF03000000000000000000000400000003",
      INITP_01 => X"00FF38FFFFFFFFFE0001FFFF90F800000003FF3FFFF1C7FFFFFC31BFF83FDF87",
      INITP_02 => X"FFE00000000000000000000001C0000009FFC1FFFF001FE0F8000000FFF00000",
      INITP_03 => X"0003FFFFFFFFFFFC1FFFFFFC0000FE80FBFE3FFFFFFFF30003F8FFFFFFF03FFF",
      INITP_04 => X"FFFFFFFFFFFF03F8000000000000000000077F83FFFFFFFF00C7FFFF60000000",
      INITP_05 => X"01FFFD87FFFFFFFFF000007C01FE01F01FF80000000000000000000000000000",
      INITP_06 => X"0000FFFC00FFFFFFE0003FFFFF0000000001FFFFFFFFFFFFFFE0FFF0037F1FF8",
      INITP_07 => X"0007E00000000000001FFF7FF0000000F07EFFFFFFFFFEFF0000000000030000",
      INITP_08 => X"0001FFFFFE1FC7FFC00781FFFFFE07FFFFF03FFF3FFFFFFFF00000000007C000",
      INITP_09 => X"FFFFFFFFFFFFFF83FCF800000003FFF8000000FD2000FFFFFFF000FFFE000000",
      INITP_0A => X"FFF80000007FFFFFFFFFFFECFFF8DFF80F001F000000000001FFFFFFF00FF000",
      INITP_0B => X"FF800000000003FFFFFFFFFFF80000000001DFFFFFF3E0000003001FFFFE1FFF",
      INITP_0C => X"800000F8000000000001FFFFF0000700FFE0007FFFFFFFFFFFFFFFFFFF01FFFF",
      INITP_0D => X"00001CFCFFFFFFFFFFFBFFFFFFFFFFFFF7180000001F03FFFFFFFFFFFFFFF33F",
      INITP_0E => X"7FFF800FFF0FFFFFFFFFFFFFFFFC000003C11FFFFF000007FFFFFFFFF0000000",
      INITP_0F => X"FF3C0F00003FC0073FFFFFFF000FFEDFFFE000000000001F0000077F80FF003C",
      INIT_00 => X"A48484846282A4C4C6C6A6A4A4A6A8C8A8C8C8C8C8C6C6A6A6A6A6A6C8EA0A08",
      INIT_01 => X"00000000000000000000000000000000000000000000000000000000A608E8C6",
      INIT_02 => X"2020000000000022222020000000202022200000000000000000000000000000",
      INIT_03 => X"E8C6E6E8E8E80808C88642000000000000222200000000000000000000202020",
      INIT_04 => X"E6E808E8E6C6C6C6E6E6E6C6C6E6080A4A6C6C6C4A4A4A4A2A2A2A2A2A2A0808",
      INIT_05 => X"0808E808282A2828EAC8C6E6084C6C6C6C6C4A4A4A2A2808C6C6C6A4A4A4C6E8",
      INIT_06 => X"4A4828280808080808082A2A2808282848282808080806E6E808080808060628",
      INIT_07 => X"4A4A4A2A2A2A082A0A2C4C4C4A2A2A2A4C2A2A2A2A2808280808080806E60628",
      INIT_08 => X"0808080808E8C6A6C6E8080A2A2A2A2A0A08E80A0A0A0A2C0AE8E8E8E80A2C2A",
      INIT_09 => X"0A2C4C4C4C6E6E6C6C6C2A080A0AEAE8E8E80808E6C4C40808E6080808080808",
      INIT_0A => X"48482828282A2A0808080808E6E6E6060808E8C6E60808282A0A080A2C4C2C2A",
      INIT_0B => X"42424242424242420420000022E86A482806282828282806E6E6080808060608",
      INIT_0C => X"08E6E608E6E6E8E6062628280AEAC8A684A8C8A8866464646464646442424242",
      INIT_0D => X"E6E4E4E4E6E4E4C4A4C6C6C6C4E6E60606060606060606060606060628282828",
      INIT_0E => X"8C8EAE8C8C8C6A48082A0808082A2A2A4A484A4A4A2A2A08282A2806060606E6",
      INIT_0F => X"86646284A6EAEAEA0A0A2A2A28060604E6E6060606E6E6E608082A4A4A6C8E6C",
      INIT_10 => X"082828284A4A6A6A4A4A2A08C6A6A686A6A68462624240424220202020000042",
      INIT_11 => X"2626484826E6E6E6C6C6A6A6A6A4A6C6A4A484646484A4C6E8E8E8C6C6C6C6C8",
      INIT_12 => X"4A6C6C4A4A4A4A28E6E6E4E6E6E6E6E6C4C4E40626264646262806C4A4A4C6E8",
      INIT_13 => X"E6C6E6E606E6E60606082A2A2A4C2A2A4C0AC6A6A6C6E828482806082A2A4A6A",
      INIT_14 => X"E8E8E8E8E8E8EA0A0808E8E8E8E6C6C6E6C6C4A4A4A4A6A6A4A4A6A684848282",
      INIT_15 => X"00000000000000000000000000000000002000000000000000000040A6E8C6C6",
      INIT_16 => X"2020000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"6E8E8E8E6C6C6C6C8C8C2AA42000002040626442000000000000000000002020",
      INIT_18 => X"4C2A2A2A2A2A2A2A282A2808E8C6C6A6C6E80A0A2A282828080806080A2C4C4E",
      INIT_19 => X"E6E6C6C6E6E80A2A486A6A4A08E6E6E6082A4C6C4C4C4C4C8C8C8E8E8C6A4A4A",
      INIT_1A => X"4A2A2A2A2A2A2A2A080828282808082848482806E4E40626E4C4C4C4A4A4A6A6",
      INIT_1B => X"0A2A2A2A08E80A2C2C2C2A2A2A2A08E8E6E6080A0A0A080A0808082A0A080A2A",
      INIT_1C => X"C6E6E6E6E6C6C6C6C6C6C6C6C6C6C6E80A0A0A0A0A0A0AEA0AEAEAEAE8E8E8E8",
      INIT_1D => X"E8E6E6082A080A2A2C2C2A0A0A2A2A4A4C4C4C6C6C4C2A08082A2A2A0808E8C6",
      INIT_1E => X"2828282A2A2A2A2A2A4C4C4C2A2A2A2A2A2A2A0A08080828080806060606E6E4",
      INIT_1F => X"22222220202020200022000000624C6A4A4A4A4A2A4A4C4C2A2A282A4A4A4A4A",
      INIT_20 => X"C40606E4E6E6C4E4E6E6C4A4A6A686848686A686646464644242424222222222",
      INIT_21 => X"EAEAE8C8C8E8E8E80808E6E6E606082828080606062828060808080606060606",
      INIT_22 => X"2A2A2A4C4C6E6E6E6E6E6C4A4A2828280606060808080808082A2A2A4C4C4C2C",
      INIT_23 => X"A6A6C6C6C6C6C8E8A8A6A6C8E80A0A0AE8080828282A2A4C0AEAEAC6C6EA2C0C",
      INIT_24 => X"626464848686A6A686A6A6868684646484868686644222220222244444424264",
      INIT_25 => X"8484A6A6A684646686644242424442426242202020204262A4C4A4A484826242",
      INIT_26 => X"4A6C6C6C6C6C6A4A4A4A2A2A28080606C6A48282A4C60A0C4A4A4A2A08E6A4A4",
      INIT_27 => X"6C6C6C6C6C4A4A4A6A6C6C4C6C6C6C4C482A2A2C4C4C4A6A6A4A28080808082A",
      INIT_28 => X"A4A4C4C6C6C4A482828484A4A484848486646484A6C6C6E8C6C6A4A484626284",
      INIT_29 => X"00000000000000000000004286A8C8EAC8C8C8A6A6A6A6A6C8C8A6A6C6C6A4A4",
      INIT_2A => X"2200000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"C4C6E8080A2A2A2A6A6C6C4C0AE8E8E8E8E8C682400000000000000000000000",
      INIT_2C => X"E8E6C6C6E6E8E80A4A4A4A4A282806E4A4A4A4A4C6E6E8082A2A0808E8E6C4A4",
      INIT_2D => X"26262606E6E6E6E6E6E6E6E6C6C4A4C4C4C4C4C4C4E6E6E6E60808080808E6E8",
      INIT_2E => X"2A2A4A6C6C8E8E8E4C4A2A2A2A2A080808082A2A2A282828284A4A2828080828",
      INIT_2F => X"E8E8E8C6C6C6E60A2A2A4A4C4C2A2A2A080808080806E6080AE8C6C6E80A0A0A",
      INIT_30 => X"86A6A6C6C6E80808E60808080A2A2C2CEAEAEA0A0A2C2C2C0A0A0A0A0AEAE8C8",
      INIT_31 => X"4A4A2A282A2A2A282A2A08E6C6C6C6C60808080A4E92B29250502E0AEAEAEAC8",
      INIT_32 => X"4C4A2A2A2A2A08080A4C6E7070706E4E6E6E7070704E4E4E92929290906E6E6E",
      INIT_33 => X"0000000000000000000000000000E82A28282A4A2A2A08084C4C4A2A4A6C8E8E",
      INIT_34 => X"28284A4A28060628E8C6A4848486868686846464424242422222222020200000",
      INIT_35 => X"0C0C0AE8C8E8EAEAC8CAC8A6848484A6E6E608082A4A4A4A0808080808082828",
      INIT_36 => X"C6C4A4A4C4C6C6E608282A2A2A2A2A4A282A2828080606080828280808080A0C",
      INIT_37 => X"2022424242424242402020202062A6C8080A2A4C4A2A2A08284A4A280806E4C2",
      INIT_38 => X"4242222222000020426284A6C6E60606C8C6C6C6A68464426262624242424020",
      INIT_39 => X"C6A68484A6A8A888666664422222426462626464646464848482826262626264",
      INIT_3A => X"2A2A2A4A4A4C6C6C6C4C4C4C4C2A2A2A4C4C4C2C2C2A08E8080808080A0A0A0A",
      INIT_3B => X"4E2C2C0AEAE8E8C8E8080A0A0A0A0AE808080A0C2C2C4C4C6C6C4A4A2A2A2A2A",
      INIT_3C => X"0A080808E6E6E8C6C6C6C6C6C6A4A4A48484A4A6A686A6A6C6C6A4C6C6A4A4A6",
      INIT_3D => X"0000000000002264C6C6E8080A080806080A2A2C2C2C2A0AE80A0A2C2C2C2A2A",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"E6E8E8E6E6E6E4C4A4A4C6C6E80A2A2A2A2A08E8C6A462400000000000000000",
      INIT_40 => X"C4A4A4A4A4A2A4C4C8C6C6C6E60808082A08E6E8E8C6A684C4C4C6E6E8E8E8E8",
      INIT_41 => X"2A2A2A08E6C6A4A442424262A4C4C6E6E6E6C6C4C4C4C4C4A4C4C4C4C4C4A4C4",
      INIT_42 => X"E8E80A2C4E709090B2B4D4B2906E4E4E6C6C6C2A08080A2A282828284A4A4A48",
      INIT_43 => X"0A0A0A2A2C2A0A0808080606E6E6E6E6E6E6082A4C4C2A4C4A2A282808080808",
      INIT_44 => X"9090B0B0B0AEAE8C6C6C6A28282806E4A6A6C6E6E80808082808080A0A0A0A2A",
      INIT_45 => X"2C2CE8A482A6C6C6A4C6C6E6E80808280AE8C6C6C6C8EA0A0A0A2A2C4E6E706E",
      INIT_46 => X"4A4A2808080808E6C6E6E8082A2A2C2C2C0AE8E8EA0A0C2E0A0A0A0A0A0A2C4C",
      INIT_47 => X"0000000000000000200000000000844C2A2A2A2C4C2A0A082A2A2A08082A4C4C",
      INIT_48 => X"4A4A4A4A2A4A2AE8868686868686646464644242424222222222000000000000",
      INIT_49 => X"08282A28282828082A2A2A2AE8C682824040626284A6C6E8080808082A2A2A4A",
      INIT_4A => X"C6E808E8C6C6C6E6A4C6C6C6C8C8E8E84A4A4A4A2A282828282A4A4A4C4C2A08",
      INIT_4B => X"866464648686A6A68484646442426264A4A4A4C4C6C6E6E6080808082A08E608",
      INIT_4C => X"424242422220202224446486A6EA2C4E8C6A684828282A2A280808080AE8C6C6",
      INIT_4D => X"484A4A4A2808E6E6082A2A2A08E8C6C484846464646240404242424222222222",
      INIT_4E => X"4C2A080808082A2A6C6A4A4A4C4C4C4C4C4C4C4C6C6A6A6A08E6C4A4C4E60808",
      INIT_4F => X"4C4A2A2A2A2A2A2A2A2A2A2A2A2A2A2A4C2C2C2C0A0A0A2A2A4C6E8E8E6C6C6C",
      INIT_50 => X"0A080806E6E6E8E8E6E8E8E8080A0A0A282A2A08E6E6C6C6C6C6C4C6E6E8E8E8",
      INIT_51 => X"60628284A4A6C80A282A2A4C4A2A2A2C2A2A080808282A2A2A0A080808080A08",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"C4C6E6E808080808E6C6C6A4848284A4C6E8E8082A2A0A08E8C6846242422000",
      INIT_54 => X"060606062828282A2A2A0A0808EAEAEA0A08E8080A0A08080C0A0A0808E6E4C4",
      INIT_55 => X"4C4C4C4C2A0A0A082A28282A2A2A4C4C2A2A2A280806082A060806E60606E6E6",
      INIT_56 => X"A6A6C6C8E8E6E6E6C6082A4C4A4A4A4C6E6E6E6E6E6E90B0B0AE8E6C6C6E6E4E",
      INIT_57 => X"080808082A2A2A280808060606E6E6C4A484848484A4A4A46464624242426466",
      INIT_58 => X"4C4C4C4C4E6E6E70B0D0B06C4A2806E4E6E6E608082808082628282A2A08082A",
      INIT_59 => X"E8E8E8E8E8C8C8C8E8E8C6C6C6E62828E8E8E8E8E8C6E6E8E8E8EA0A2C2C4C4E",
      INIT_5A => X"6C6C4C4A2A2A4C4C4C2A0808E8E8080A2A0A08E8E6E8E8E8E8E6E6C6C6C6E6E8",
      INIT_5B => X"0000000000000000200000000000202A0808E6080A0A0808080A2A2A0A2A2A2A",
      INIT_5C => X"4A4A08082AEA8442648486868464646444424242222220200000000000000000",
      INIT_5D => X"4A2828262828284A484A4A6A6A6C4A4A2A2A082A4A4A4A4A080808082A2A2A2A",
      INIT_5E => X"EAC8A6A6A6C6A6848484848484A6A6A6C6C6C6C6E8E80A0A08082A2A4A4A2806",
      INIT_5F => X"4C4C2A2A2A08082808E8C8C8CAEAE8E8C8C6C6C6C6C6E8E8E6C6A4C6E8E8C6C8",
      INIT_60 => X"28484A4A4A2A282AE8E8E6E6E6E6E608484828282A2A0A0A2E4E4E4E6E6E6E6E",
      INIT_61 => X"284A4A4A4A4A4A4A48482626486A6A4848482626484848480606060606282828",
      INIT_62 => X"6C4C4C6E6E8E6E6E4C2A0A0A0A0808082A4C6C6E6E6C6C6A6C4C4C2A2A4A4A4A",
      INIT_63 => X"6C6C8EAEAEAE8C6C4A2A08E6E6E4C4C4C6C6C6C6C6C6C6C6EA2C4E6E8E8C6C6C",
      INIT_64 => X"08080808E8E8E8E8C8C6A6A6A4A6C6A6A4C6E8E6E6060606C6C6C6C6E6E6E6C4",
      INIT_65 => X"A4C4C6C6C6C6C6C6E6C6C6C6C6C6EA0C2C2A2A2A2A2A2A282A2A4A4A2A2A0808",
      INIT_66 => X"000000000000000000000000000000000000000000000000004062A4A4828282",
      INIT_67 => X"0AE8E6C6C4C6E6E6C4C4C4C4C4A4A4A462828284A4C6E6E828282A2A2AEAA440",
      INIT_68 => X"28282A2A2A082A2A4A4A4A4A4C4A4A4A2A280806E6E60808E8E80A2A4C4C4C4C",
      INIT_69 => X"6E8E9090908E8E90AE8E8E8E6E4C4C2A2A28282A2A2808082A2A2A08082A2A2A",
      INIT_6A => X"2222202022426486C6C6E8082A2A2808E8C8A6A4C6E80A2A2A4C4C4C4C4C4C6E",
      INIT_6B => X"08080806E6062828E6E6E60806E6C4C282828284A6C6C6A4C6A4828262606040",
      INIT_6C => X"4A2A080808082A2A4C6E906E6E4E4C4C6E6E4C2A2A4A4A2A282808080A080808",
      INIT_6D => X"6A4A4A6A6A4A4A4A4A4A2A0808E808080806060828282828080828284A4A4A4A",
      INIT_6E => X"06284A4C4C4C4C4A2C2C2A0A0808080806284A4A4A4A280808082A4A4C4C4C4C",
      INIT_6F => X"000000000000000000000000000020E6E6E6E6080808E6E6080A2A2A0A08E8E6",
      INIT_70 => X"2808080AC8642244646462624242426242422222200000000000000000000000",
      INIT_71 => X"4C4C2A2A2A2A4C6E4C4C2A2A2A2A4C4E4E2C2C2A2C4C4C6E6C4C4A4A4A4A2A28",
      INIT_72 => X"4C4C4C4C2C2A0808E8E8E8C6C6C6C6C48484846284848484A6C6E8E6E6084A4C",
      INIT_73 => X"E8E8E8E8E8E808080606E6E6E8E8E808C8E8EA0A0A2A2A2A2A2808284C4C2A4A",
      INIT_74 => X"4A4A4A4A4A2A2808282828080808E6E6A4A4A4C6C8C68684C8C8A684A6C8C8A6",
      INIT_75 => X"28280808082828284A4A4A4A48484828282828282A2828280808082A4C4C4C4A",
      INIT_76 => X"2828484A6A4A4826E6E6E6E608082A4A484848280808080828284A2A28284828",
      INIT_77 => X"E8080A2C4C4C6C6C4C4C4C4C4C2C2A2A0AEAE8E8E8E8C8C6A6C6E8E808082828",
      INIT_78 => X"08E8E6C6C6E8E8EA2A2A2A2A08080A08E8E8E8C8C8A6A686C6E80A2A2A0AE8C6",
      INIT_79 => X"E6C6C4A4A4A4826062828282628284A4A4C4C6E8E8080808E808282808080A2A",
      INIT_7A => X"42200000000000000000000000000000000000000000202060A4E62828280606",
      INIT_7B => X"2A2A2A4C6C6E6C6C2C0A08E6E6E6C4C4A2A4A4C4C6A4A4C4C4E6E6E6C4C4C6C6",
      INIT_7C => X"C8C8C8C8A6A6A6C6C8C8C8E80A2A4A4C8E6C6C4C2A0A08E80808E808082A2A2C",
      INIT_7D => X"E8E80A08080A2A2C4C4C4C4C4C4C4C4C6C4C4C2A2A0A2A2C2A4C2A0808080806",
      INIT_7E => X"84A4A6A6A6A6C6C6C6E608082A082A2A2A28E8A442200000002064A6E80A0808",
      INIT_7F => X"2A2A4A2A08282808E8E808080606E6E6E6E6E6E606282808E8E6C4A4A48284A4",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_130_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_130_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(65),
      ENBWREN => enb_array(65),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(13),
      I4 => \addra[16]\,
      O => ena_array(65)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(13),
      I4 => \addrb[16]\,
      O => enb_array(65)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized85\ is
  port (
    p_126_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized85\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized85\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized85\ is
  signal ena_array : STD_LOGIC_VECTOR ( 66 to 66 );
  signal enb_array : STD_LOGIC_VECTOR ( 66 to 66 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00FFFFFF8FFF807FFFFFFFFFE00000000001FD7F0700FE07FFFFFFE783FFFFEF",
      INITP_01 => X"01FFF8000000000FFE0003FBC0000000FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFC0",
      INITP_02 => X"0003FFFC20000478FFFFFFF8C7FFFFFFFF1FE6000090FF07FFFFF0E000001FF8",
      INITP_03 => X"FFFFFFFFF003FFF7FFFFFFF0FFFFFFFFE178FFFFFFFFFFFEFFFFFFF6C0000000",
      INITP_04 => X"FFFFFC800700E1E01FFFFFF007FF81FFE000FF00FE00010107FF833FF3C00000",
      INITP_05 => X"C7E0FFFFFFFFFF0FE3FFFFFE000000000007F1E00FFFF80FFF3FFBF0FFFC0FFF",
      INITP_06 => X"F00003FC01F7F1CFC09FFE00F0004FFFFFFFFFFFFFEF23803FFFFFFF7FFFFFFF",
      INITP_07 => X"0007FFC00183FFCFDE79FFDC00F0000004FF47FF07FFE071DDFFFFFFF807F81F",
      INITP_08 => X"FFF0FFFFFFFFFFF8FFFFFF807FF8FFFFE3F803EFFFFFC0FFCFFFFFFC00000000",
      INITP_09 => X"0300601CFFFFFFF9FFFFFFFFFFFFFFF8FF00001FE000FFFFFFFFE3C000007FFF",
      INITP_0A => X"FFFF9FFFFFFFFFFFFFFFFF8438000000000FFFFFE1FFFFF001FFFFFFFF040000",
      INITP_0B => X"FFFFFFFFFF00007F00FDC0FFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFF",
      INITP_0C => X"001E7FFFF87FF0001DFC303FFFFFFC000000000000000000001FF807E0FFFF7F",
      INITP_0D => X"FFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF10000100000",
      INITP_0E => X"00078000000000000000000000FFF80E00FBE00000C003FFFFFC000FFFF10007",
      INITP_0F => X"FFFFFFFBF1FFFFF07FFFFFCC1C07FFFE3FFE0FFFFF400000FCFFF87FFFFFFFFF",
      INIT_00 => X"08E8C8C8E8EA0A08082A2A2A2C4E4E4E6C6C6C4C4C6C4C4A2A2A08E8082A2A2A",
      INIT_01 => X"282A280808282808282A2A2A284A6A6A4A28282828284A4A4C2A08E8E8080808",
      INIT_02 => X"E6E6E6E6E6060606E6E6E6E6E6E6E6E606060606040606E6E4E4E4E4E6060606",
      INIT_03 => X"0000000000000000002000000020C428060606060806E606E606060808080808",
      INIT_04 => X"2A2A2CC640204242626264644242424222222220200000000000000000000000",
      INIT_05 => X"0A2A2A2A2A0A0A0A2A2A2A2A4A4A2A0808282A282828282808080808284A4A4A",
      INIT_06 => X"2CEAC8EA2E4E504E6C4C4C4C2A2A2A280AE8E8E8C8C8C8C8E8080A0A2A080808",
      INIT_07 => X"626242426464A6C6060606082A2A0A0A2A2A2A2A2A2A2A2C2C4C4E709090906E",
      INIT_08 => X"282828484A4A4A482828282828080808082A4A282828282A2828E8C6E8EAC884",
      INIT_09 => X"484A2A2828284A6A4A4A4A4C4C4A4A4A28284A4C6C4C4A4A4A4A280808080808",
      INIT_0A => X"4A4A4A4A4A4A4A4C6A6A484848686A8A8A8A8A6A482806E60606080808284A4A",
      INIT_0B => X"6E4C2A2828284A4C6C8C8E8E8C8C8C8C8C8C8C8C6A4A28060A0A2A2A2A2A4A2A",
      INIT_0C => X"4C0AE8C6A6A6C6C6A4C6E8E8C6C4C4C4A6A4A4A4C6C6C6C6A4A6C6C6A4A48484",
      INIT_0D => X"4A28282A4C4C2AE6C6E8E8E8E6E6C4C4A6A4A6C6C6E608080828282808E8084A",
      INIT_0E => X"C88420200000000000000000000000000000202242426484C8E8E8E8082A2A0A",
      INIT_0F => X"C6C6C8E8E8E8E80A2C4C4E4C4C4C4C4C8E8C6A2A08C6C4C4A6A68484848484A6",
      INIT_10 => X"A4A4A4A4A6A6A6A4C4C4C4C6C6C6C6C6E8E8E6082A6E8E8E6A4A2A2808E8E8C6",
      INIT_11 => X"4A4A2A28282A2A08080A0808080808082A2A2A08E8E8E8C8080808E8C6E6E6C6",
      INIT_12 => X"C6C6E6E6E6E6E6E608E6E606E6E6E6E808284A4C4C2A2808C6A6A4C6E8082A4A",
      INIT_13 => X"4A28080808080A08C6C6E6082A4A4A4A080808E6E60806E6C4C4C6E6E6A6A4A4",
      INIT_14 => X"2A08E8E6E608282A2A2A2A28282828280808282A2A2A08084A6E8E6C6C6C6A6A",
      INIT_15 => X"060828282828282848282828282A4A282A4A4C6E4A08082A6C4C4A2A0AE8C6E8",
      INIT_16 => X"E6E606E6E6E6E6E6E6E4C4E4C4C4C4C4A4A4C4C4E608E8E6E808080808E6E6E6",
      INIT_17 => X"00000000000000000000000000A42A2828280806080828284A4828060606E6E4",
      INIT_18 => X"0808A44040646462644222222222222222200020000000000000000000000000",
      INIT_19 => X"062828280828282828282828282828282828484A4A4A482828080606E60606E4",
      INIT_1A => X"AEAEAE8E8C8C8C8C6C4C4C4A282A4A4A4A4A4A4A2828280806082828060606E6",
      INIT_1B => X"080808E8E6E6E606E808080606E6E8E82A4A6A6A4A4A2A0A0A0A2C4C4E6E708E",
      INIT_1C => X"08080808082A4A2A4C4C4C6C6C6C4A2808282A4A4A4A4A28284A4A4A6C6C4A28",
      INIT_1D => X"2808282A2A4A4A4A6A6A6A6A6A6A6A8C6C4A4A484A4A4A4A6A6A4A28E6C4C4C4",
      INIT_1E => X"08080808E8E6E6E6E8E8C6C6C4E60606060606282828282808080808E6080806",
      INIT_1F => X"D0D0B0D0B0AE8E8EAEB0B0B08E6C6C6CAED0F0F0CEAE8C6C4A4A4A4A4A484828",
      INIT_20 => X"06060606E8E8080A0808E8E8A482A4C6A6A68484A6C6C6C6E8C6C6E8E8E8E8C6",
      INIT_21 => X"E8E8E8E8E808080808080A0A2A2A280808E6C6A6A6C60606E6E6082A28080606",
      INIT_22 => X"282A0808080808E4E6E6E6E6E6E6C6C4A4C4C6E6E6E6E608E8E8C6C6C4C6E608",
      INIT_23 => X"060606E6E6C6C6A684A6A6A6C6C6E8E8082A4C4C4C2A2A28E8E8E6C6C6C6E6E8",
      INIT_24 => X"C6C6C6C6E8080A082A2A4C4C4A2A2A2808E8E6C6C6C6E80A4A6C6C4A4A4A2806",
      INIT_25 => X"E6E6E6082A2A2828080808080A0A0A0808080A0A0A0A2A2A4A2A2808E8E8E6C6",
      INIT_26 => X"C6C6E6E6E8080808E6E6E6E6E6E8E8E6062808E8E6E6E80A2A2808C6C6C4C6C6",
      INIT_27 => X"2A2A08282A4A4A4A4A2A2A08080A0A08082A2A082A2AE6E608E6C6C4C4C6C6C4",
      INIT_28 => X"06082A2A08080A0A2A2828280808E8E6C6C8E8E808080808080A0A0A0A2C4C2C",
      INIT_29 => X"062648484A6A6A28E4E606284A4A4A2A4A4A4A2A06E4062808080808E6E6E6E6",
      INIT_2A => X"E6E6E6E6060806060606284A282828282808060606E6E6E6E6E6E6E606060606",
      INIT_2B => X"624200000000000000000000826C6C4A4A2A2808E6E4E608080806E6E6E6E6E6",
      INIT_2C => X"A842002020424222222222204242200000000000000000000000000000226486",
      INIT_2D => X"080808E6E6E6284A4A4A4A282828060606082828282628286A8CAC8C4A2A0AEA",
      INIT_2E => X"2A2A4A4A4A4C6C8EACAC8C6C6A4A4A4A4A4A4A4A4A4A4A28E8E6E6E808082828",
      INIT_2F => X"0808E6E8E8080808080808E6E6E6E8EA08082A4A4C6C8C8C6C6C4A2A2A2A2A28",
      INIT_30 => X"E8080A2A2A2A2A0828282A2A4A4A6C6C6A48484A4A4A2A2A082A0808282A2A28",
      INIT_31 => X"C6E8082A2A4A6A6C6A4A4A4A2A284A4A6A4A4A4A4A6A6C6C6C6C8C8C6A4A2806",
      INIT_32 => X"8C6C6C4A4A4A4A4A282808E808080808E6E606E6E6E6082806E6E6E6E6C6C6C6",
      INIT_33 => X"D0D0F0D0CE8E6C4A4A4A6C8E90B08E6C2A4C8ED2F4F4F4F4D2B0AE8EAEAE8E8C",
      INIT_34 => X"08080808E8E6C6C6C4C4C4C6C6E8E8E6E808E8E60808082A0A0A2A2A2A0A0808",
      INIT_35 => X"0808E6C4C4C6E6E608E6E80828282808082A2A4A2A2808E6E8C6C6E8E8E8E8E8",
      INIT_36 => X"A4C4C4A6C6E8E8080A0A0808E8080A0A2A0A0808E6E6E6060806E6E6082A4A4A",
      INIT_37 => X"2A2A0808E6C6C4A4C4C4C4A4A4A48484848686A6A6E80A0A4A4A4A2A2A08E6C6",
      INIT_38 => X"2A28080808E6E6E6E6E6C4E6E60808060808080808E8E6E6E6E6E8080A08080A",
      INIT_39 => X"0808E8080806E606082808080808080808080808082A2A2A2C2A2A0A0A2A2A0A",
      INIT_3A => X"E8E6C6C6E60808062828080606062828060606E6E6E4C4E6E6060808E8E6E808",
      INIT_3B => X"E6E6E6E6E80AEAE82A0A080808080808E808E8E6E608082A6C6C6C4C4A2A2A08",
      INIT_3C => X"A4A4A4A4C4E6E6E606080A0AE8C6A68682A6C8C8C8C6C6C6E6E6C6C6C6E6E8E6",
      INIT_3D => X"0806E606060606E6E606060806E6E6062A28080808282A4A0808E6080808E6E6",
      INIT_3E => X"C4C4C4C4C4C4E60606E6E4E4E4E4060606062626060606060606E6E606060808",
      INIT_3F => X"866420000000000000000042E82828484A280808080808282C2AE6C4A2A2C4E6",
      INIT_40 => X"8664646444422222220000000020220000000000000000000000002064A6A684",
      INIT_41 => X"2A08E6E80A2A2A2A0A08282A4A4C6E6E4C6E9090906E4A0608084C6E6E2CEA86",
      INIT_42 => X"2A4A4C4A2A2A4A6CAEAEB0AE8C4A4A2A0808E8E6E6E8E8E80808082A4C4A4A4A",
      INIT_43 => X"4A2A08E6E6E8082A2A2A2A0808E8E8E8E8E6C6C6E6E80A0A080808E808082A4A",
      INIT_44 => X"E60608282A4A4C4C4A4A2A2808E6E8E82A2A2A4A4A4A28280808282A4A4C4A28",
      INIT_45 => X"08082A2A2A2A484A284A4A4A4A2A2828282828080808082A08E8E8C8C8C8E8E8",
      INIT_46 => X"8E6C6C4C6C6A4A4A0808080828282A2A4A4A282828284A4A4A2A282808E8E6E6",
      INIT_47 => X"6C6C8C8C8C8E6E6E6C6C4C0AE8C8E8EA4C6EB0B0D0B0B0B0D0D0B0AEB0D0B0AE",
      INIT_48 => X"C4C4E6E6E6C6C6C6E8E8C6C6A4C4C6E6E60808080606082808282A2A2A08282A",
      INIT_49 => X"4C4C4C4C4C6C4C4C4C4C4C4C4A4A4A2A2A4C0AA484C60A0A0808E6E6E4E4C6C4",
      INIT_4A => X"2A0A08E8E6E6E6E6E6E6E6C6C6C6E6E808282A4A4C4C4C4C2A2A0A2A2A4C4C4C",
      INIT_4B => X"0808282A4A4A4A28E6C6C4C4C4C4C4A284A6A6A4A4C6C6E6A8C8E80A2A2C2A2A",
      INIT_4C => X"2628282A2A28082A0A0808082A2A2A2A4A4A2A28282A2A2A2C2C2A2A0AE6C6C6",
      INIT_4D => X"080808080808080808280808080828280808080808282A4C4E4E4E4E4C4C2A28",
      INIT_4E => X"0A08080A0A2A0A0A0A2A2A2A282828282A28282A2A2A08080608080808E6E606",
      INIT_4F => X"82A4C6E6E6E40406C6C4C4C6E6E6E6E6E80808E8E6E6E6E8C6E6E6080808EAEA",
      INIT_50 => X"2A08060606282808C6C6C6E6E606E4C4A6A6A4848484A4A484848486A6A6A684",
      INIT_51 => X"E6E6E6E6E6C4E608280808080806080808080606060808086C4A28262628484A",
      INIT_52 => X"080808E8E6C4E6080808060608282828262626280608282828280606E6E6E6E6",
      INIT_53 => X"4422000000000000000040EA4C2A4A282A2A2A4C4C2A28282A2A2A2A4C2A2A08",
      INIT_54 => X"A6C80C2E2CEAC8C6888688864220200000000000000000000000446486868664",
      INIT_55 => X"8E8E6E6C6C6C6C8C4C4C4C4C6E6E90B4B69494727294522E0CC8A6A8EA0CECC8",
      INIT_56 => X"080808282A4C4C2A4A4C4C6E8E8E8E8E6C6C4A2A0808080A4A4A2A2A2A4C6E8E",
      INIT_57 => X"6C6C4C4A2A2A2A4A080808080A2A2A0A08E8E808080A0A0A0A2C4C2A2A2A0A08",
      INIT_58 => X"8E8E6C4A4A4A6C6C8E8E8E8E8E8C6C6C4A4A6C6C6C6C6C6C4C4C6C6C4C4C6C6C",
      INIT_59 => X"4A4A4A4A4A4A2828080806060608080808082A0A080808080808E8C8E80A4C6E",
      INIT_5A => X"906E6E4E4E4E4E4E504E6E8E6C6A4A4A6A6A6C8C8C6C6C6A4A2828282A4A4A4C",
      INIT_5B => X"6C8C8C8C8C8C6C6C6C6C6C6C4C4A4A6C6C8EB0B0AE8E6C6A0A2A2A4C4C6E6E6E",
      INIT_5C => X"08080808080A0A2A080A2A2C2C2A0A082A2A4C2C2A08E8E6E6E6E6080808082A",
      INIT_5D => X"E8E8E8E8E8E8E8E8060808060606E6080808A642202040A64C6E8E8E6C6C4A2A",
      INIT_5E => X"0808080A2A2A0808E6E6E6E6C6A4A4C4C4E6E6E6C4C4E4E4E8080A0A08080808",
      INIT_5F => X"080808284A6C6C6C6C4A4A2808080808082A4C2A2A2A2A2A2A2A08082A080808",
      INIT_60 => X"080808E8E6C6E6E808082A2A0808082848282828282A2A0AE8082A2A2A2A2A08",
      INIT_61 => X"C6C6C6C6C6A4A4A4C6E8E8080A082A0A082A2A0A08E6E6E8C6C6C6E6E8080806",
      INIT_62 => X"82828282828484A4648484A6A6C8C8E8C6C6C6E6E8E8E6E8E6E6E6C6C6C6C6C6",
      INIT_63 => X"88A8A8C8C8C8E6E8C6C6A4A4A2A4A2A2C4A4A4A282A4A4C6A6A4A4C4C4A48482",
      INIT_64 => X"4A4A4A4A4C4C2A2A4A4A4A4A4A2A2A2A4A2828080806E4C4A48462626284A684",
      INIT_65 => X"E6E6E6080806E6082A0808060808E6E6E6E60806E4C4C6E6C6E608080808282A",
      INIT_66 => X"08282A2A08E4C4C4E6080808284A2A284A282808E4C4C4C4C4C4C4C4C4C4C4C4",
      INIT_67 => X"22002244424040406040C428060808E6E608082A2A2A2A4A484A6A6A4A4A4A48",
      INIT_68 => X"A6A8A8A686848486A4A6EA0CE8C6A6A464846462422020002064868686866442",
      INIT_69 => X"8C8EAEAE8E8E8E8E908E6C6C4A4C6E909472300CCACAEC0EEACAA88686A8A8C8",
      INIT_6A => X"2A2A2A2A2A2A2C4C2C2A2A2A2A4C4C4CAEAEAE8E8C6C6C6C4C4A2A0808080A2A",
      INIT_6B => X"6C6C6C4C4C4A4C4C6E6E4C4C4C2A0808E8082A4C4C4A4A4A2A2A2A2A4C2A2A4C",
      INIT_6C => X"6E6C4C4C2A2A4A4C6C6C6C8EAEAEAC8C6C6A4A4A4A4A4A2A6A6C6C6C4A4A4A4A",
      INIT_6D => X"6A6A6C6C6C6C4A4A282A4A2A2A2828284A4A4A4A4A4A4A4A8EAED0F0D0CEAEAE",
      INIT_6E => X"C8C8C8E8E8082A4A4E4E6E8EAEAE8E8ED0D0B0AE8E6C4A4A4A4A6C8E8E8C6C4A",
      INIT_6F => X"F2F2F0D0CECECEAC8E6C6C8E8EAEAEAEAEAEAE8C8C6C6C6A4A4A4A4A4A4A2828",
      INIT_70 => X"2C2A2A0A080A0A0A08080808E8E6E606E8C6A4A4C6C8E8E8E8E6E6E6E8080808",
      INIT_71 => X"28282A4A4A6C6C6C4C2A0A2A2A08E8E884A6A684642000002040A6EA0C4E2C2C",
      INIT_72 => X"C6A6A4A6C6C6E6E80A08E8E8E8C6C6C6E6E8E8E6E8E80808282A2A4A4A4A2828",
      INIT_73 => X"C8C8A684628284A608082A2A08E80808080808E6C4C4C4C6E6E6E6E6E6E6E6E6",
      INIT_74 => X"A6A6A6A6A6C6C6E806080828080808282A28080808E6C6C6C4E6E6E6080808E6",
      INIT_75 => X"A4A4A4A4A48484A664846484A6C6C8C8C6C6C6C6C6C6C6C6C6C6C6C6C6C6C4A4",
      INIT_76 => X"A4A4A4A4A6A4A48240626284848462626282A4A4A4A4A4A4C4C4A46260628484",
      INIT_77 => X"E6C6C4A484848484C6C6E6E6E808080808E6E6C6A4A6A6A66062A2C2E4E4C4C4",
      INIT_78 => X"2A2A2A28080606082828282808080A0A28284A4A4A4A2A2A4A2A2A2808082A2A",
      INIT_79 => X"082A2A282808E6E4060808082A2A0A080808282A08C6A4A6E6082A4C2A2A2828",
      INIT_7A => X"2828284A4C4A2806E808E6C4C4E4C4C4A4A2A28282606060828284A4A4A4C6E6",
      INIT_7B => X"A6A4084E9090908E6E8EAE6C4A4A06E6E6E6E6E6080828284A4A4A4A28282828",
      INIT_7C => X"C8EAEC0C0C0CEAEAC4A4A4C6E8082A4C4C6C6C6C4C4C4C4A2A2A0A0A2A2A08C6",
      INIT_7D => X"E8082A2A0A08080A4A4C6C6C6C4A2A2A2A4C6E906E4C2C4E2C0AEAEA0E0EEAA6",
      INIT_7E => X"4C2A0808E8E6E8082A2A2C2C2A2A4A4C6E6E8E90908E6E6C6C4C2A08E8E8E8E8",
      INIT_7F => X"4A4A2A2A2A4C6C6E6E4C2A2A2C2C2A2A2C2A4C4E6E8E8E8E8E6E4C2808E6082A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_126_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_126_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(66),
      ENBWREN => enb_array(66),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(12),
      I4 => \addra[16]\,
      O => ena_array(66)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(12),
      I4 => \addrb[16]\,
      O => enb_array(66)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized86\ is
  port (
    p_122_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized86\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized86\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized86\ is
  signal ena_array : STD_LOGIC_VECTOR ( 67 to 67 );
  signal enb_array : STD_LOGIC_VECTOR ( 67 to 67 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"600FE00701FF003FFFFE000000030000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFF000003FFFC30001FFFFFFFFF07C000000000000000000007FF8007",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03C001801F7FF8F07EFFE003FFFFFF",
      INITP_03 => X"0F6000000000000000000000003FFFFFFF00FFF87F00C000FFEC00033E000000",
      INITP_04 => X"C000000FBFFFFFC7FE0030E000031FFFFFFFFFC00030D8003FFFE00000FFFFF8",
      INITP_05 => X"FFC607F803FFFBFC00D80003FFFFFE00FFFFFFFFFFFFFFFFFFFFFFFF80FFF83F",
      INITP_06 => X"FFFFC7FC003FFCE3F8FFC000000F000000000000000000017FF800000000FFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFF003FFFF00000007FFFFFFFFFCFE0FF03FFFFFFF",
      INITP_08 => X"0000000000401E009F80C3FFFF00007FFF8FFC3EFC1C3FFF8018000000000000",
      INITP_09 => X"FF000003FFFFFFFFE7F87FFFFFFF0007FFFFF83F7C07E3CFF07F00000000C000",
      INITP_0A => X"C03FE00000000F0FFFF880010000E003FFFFFFFFFF800FFFFFFFFFF7FFF0FFFE",
      INITP_0B => X"03FFFFFFFF83F700FFEE000000007FFF000000008003FFFBFE000003700F0000",
      INITP_0C => X"FFFFFFFFFE000007FFFFFFF787FFFFF800000003FFFFFFFFFFFFFFFFFC038000",
      INITP_0D => X"FFC0000000003000C000000000030000207FE370000000001FF800010001FFE7",
      INITP_0E => X"00000003FFFFFFFFFFFFFFFFFFF81F00003FFFFFFFFFE060FFFC000000003FFF",
      INITP_0F => X"E7FFFFFFFFFFF0047FE80000E000FFFCFFFFFFFFFFFFFF07FF80FFFFFFFFFF30",
      INIT_00 => X"8C8C8E8E8C6C4A284A4A4A2A2A2A2C2C4E6E90D2F2D2D0AE6C6C6C6C4C4A4A4A",
      INIT_01 => X"AEAE8C6C6C6C6C6C6E6E6E6C6C6E90B0D2D2D0B08E8C6C6C4C6C8CACAEAE8C6C",
      INIT_02 => X"CEAC8C6A4A4A28284A4A2A2A4A4C6C8C4A4A4A4A4A4A6C6C6C6C6C6C6C8EB0B0",
      INIT_03 => X"8E8E8EB0B0D0D2D2D0D0D0D0D0B08E8C6C6A4A4A4A6C8EB0D2D2D2D2D0B0B0AE",
      INIT_04 => X"E6E6E6E6E6E6E6E6E6E6E6E8E8E60608EAC6A4848284A6A6C6C6C6E6E8E8E8E8",
      INIT_05 => X"4A2A2A28080808084A2A0A2A2A6E4EA682C6C662626422000000000020A6E6E6",
      INIT_06 => X"C6C6C6A4A4C6E8080A0808080A0A0A0AE8E8E8E8E8E8C8C6C6E608282A4A4C4C",
      INIT_07 => X"EA0A0CEAC8A662402062A6C80A2A2A2A2A2A08E6C6C6C6C6A6A6C6C8E8080808",
      INIT_08 => X"A6C6C8E8E8080A08080808282828282A0AE8E8E8E8E6C6E6C6C6C6E8E80A0A0A",
      INIT_09 => X"62628284848262828464626262848484A4A4A4A4A4A4A6A6C6C4C6C6C6C6C6C6",
      INIT_0A => X"C6C6C4C4C4C4C6E6E6C4C4C4A4A4828282A4C6C4C4C4C4A4A4C6A6A484A68464",
      INIT_0B => X"4A4A4A4A4A280608E8E8E6C6E60808080606E6E6C6A48440626284C4C4C4C4C6",
      INIT_0C => X"A4C6E82A4A48484608080806062826060808082A2A4A4C4C6A4A4A48282A2A2A",
      INIT_0D => X"082A4A4A4A2A2828080808080808E6C4E4E60808E8C684828464646262626484",
      INIT_0E => X"4C6C6E6E6E6E2A08A6C8C6A6C6E8E8E882604040608284A6C8C8C8C8E8E8080A",
      INIT_0F => X"4C2A4C8EB0D0B08E4C6E6C8CAEAE8E8C4A4A2A08080808082A2A2A2C4C4C2A2A",
      INIT_10 => X"E8EAEAE8E8E8080A2C2C0A0A0A0A0A0A4A4C4C4C4A4A4A4A4C4C4A2A2A4A4C4C",
      INIT_11 => X"0A0A0A08E6C6C6C6E80A2A0A080A08E828080808282A2A2A4C4C0AC6A6C8E8E8",
      INIT_12 => X"08E6C4C4E6E6C4C4C6E6E80808080806E8080A2A2C4A4A2A2A0A080A0AE8E8E8",
      INIT_13 => X"6C4C4C2A2A2A08E6E6C4A4A4C6E82C4C4C0AE8C68462402080C4E6E6E6E6E608",
      INIT_14 => X"8E8E8E8E8E6E6C6C2A2A2A2A2A2A2A2A4C6E8E90908E8E8E9090908E6E6E6C6E",
      INIT_15 => X"6C6C8E8E8E6C6C4A6C6C6C6C6C6C6C6C6C6C6C6C8E8E8E8E6C6C4C4C4C6E6E8C",
      INIT_16 => X"D2D2D2F2F2F2F0D0AC8C6C4A4A4C6C6A4C4A4A4A4A4A4A2A4A4A4A6C6C6C6C6C",
      INIT_17 => X"704E2C2E4E7092B4D4F4D4D2D2D2D0AE6E4C2C2C2C4C4E4E8EB0B0B2B2D2D2D2",
      INIT_18 => X"E6E60808080806E6E6E4C4C4E6E6E6C4C4C4C6E6C6C6C6C6C6C6C6E6E6E6E6E6",
      INIT_19 => X"2A4A4C4C4C4A2A2A080808E8082CEA40A4A48442222220000000000020E84C28",
      INIT_1A => X"E8080A0808080808E6E6E6E6E8E6E6E60808E8E8E8E8E8E8A6C6C6E6E6E8E8E8",
      INIT_1B => X"2A2A080808080808E8E6C6C6C8E8E8A62A2A2A2A2A2A2A2A2826060808E8E8E6",
      INIT_1C => X"C4C6C6C6C6E6E8E8E6E808080A08080A0A0A0A2A2A2A2A4C2C0A0A0A0A0A2C2C",
      INIT_1D => X"A4A6A6C6C6C6C4C4C6C6C6C6C6C6C6C6A4A4C6C6A4A4A4A4C4C4C6C6C6C6C6C6",
      INIT_1E => X"84A4A4A4A4A4C4E6E6E6E6C6C4C4A4A2A6A6C6C4C4C4C6A484A4C6E8E8C6A462",
      INIT_1F => X"84A4C6E82A2A0806E60608E6E6E6C4C4C4C4C4A4A4A4A4A48684848484828284",
      INIT_20 => X"020000004062A6C808282A282828080606060628484848480808080808E8C6A4",
      INIT_21 => X"E6E608282A4A2A2A4A2A2828282A2A08082A2AE8A48284A6C6A6848462424040",
      INIT_22 => X"C4C4C4A4A4C4C6C6E8EA0C0AE8E8E8E80608E80808E6A4A4A4A4C4C4C4C4C4C6",
      INIT_23 => X"0A0A2A4A4C6C6C4C4E4C4A6C4C4CB08E8E8E6C4C2A2A2A2A0808E6E6C4C6E6E6",
      INIT_24 => X"848484A4A4A4C4E6C6C6C6C6C6E80808E8E8E80A2A2C4C4C4C4A2A2A0808080A",
      INIT_25 => X"4A282828282808E6E6E8E8E6E6E8E6C6E6E80A08E8E6C6C6060808E6C6C6A482",
      INIT_26 => X"08E8082A2A2A282A2A2A2A2A2A2A2A0808080808080808280808E6E6E608082A",
      INIT_27 => X"4C2AE6C6C6C6E6E6C6A4A6846262C4E6A482624220200000002062E82C0A0808",
      INIT_28 => X"08E8E8C6A6A6A8C80C0A0A2C6E90908E4C4C4C2A0AE8A6A6C6E82A4C6E6E6C6C",
      INIT_29 => X"2A4C6E8E90AEAEAEAE8E8E8E8E6C4A4828282A4A4A4C4C4C6A4A2A08082A2A4A",
      INIT_2A => X"D0AE6C4A2A4C4E6ECEAEAE8E8C6C6C6A4A4A4A4A6C6C6C6C6C4A4A2A28080808",
      INIT_2B => X"9270705050504E50303030507292B2B0906E6E70B2B4D4D4D0D2F2D0D0D0D0F2",
      INIT_2C => X"4C4C4C6C6E6E6E4C6C6C4C2A2A2A0A0A28282A2A2A0A08E8E6E6E8E8E8E6E8E8",
      INIT_2D => X"848484A4A6A6C6C80808E8080AE8844264646442200002000000000000844C6C",
      INIT_2E => X"A6C6A6A6C6E80A0A2A2A2A2A2A2A2A2A2A2A080808E808080A0A08282808E6C4",
      INIT_2F => X"082A2A28080828280A08E6C6E60808E6A6C6E8E8E80808082A0A0A0A08E8E6C6",
      INIT_30 => X"E6E6C6C6C6A4A4A6C6C6C6C6E8E8E8E80A0A0A0A2A2A2A2A2A2A2A0808080808",
      INIT_31 => X"EA0A0A080A0808280808080808E8E8E8E8E8E8E8E8E8E6C6C6A6A4A48282A4A4",
      INIT_32 => X"42424062628484A4868484A4A6C6C6C662628282826260404060A4C4C4E6E608",
      INIT_33 => X"C6C6C6C6E8E8E8E8E6E6E6E6E6E6E6E6C6C6C6C6C6C4C4C4A4A2828282828282",
      INIT_34 => X"2220200000000000002264A6084A4A28A8866464628284A4E6E6E6E6E4C4C6A6",
      INIT_35 => X"0808282A08C4C4E6282828280606082A4A2AE6A484A6A6A68484646462424242",
      INIT_36 => X"8282A4A6C6A68462A2E62A2A06064A6A4C6C4A4A4A08E6E6060606E6E6E60808",
      INIT_37 => X"2A2A4A4A28282A2A4A6C6C6C2A0A2C4C4A28E6E6E60808084A28282A2A28E6C2",
      INIT_38 => X"E8E8082A4C4C4A4C4A280A2A2C6E908E4C2A28282A4A4A6A6C6A4A4A4A2A2A2A",
      INIT_39 => X"2C4C4A2A2A08E8E8282A2A2A2A2A08E8E6E6E6E608080808082A2A08E6E6E6E8",
      INIT_3A => X"2C2C2C4E6E906E6E6E6E4C4C4C4C6C6C6E6C4C2A2A2A2C4C6C6C4C4C4C4A4A4A",
      INIT_3B => X"E8E6E6C6E8E8E8E6C6A4A48684A4C6C4868464422000000000000040C84E6E4C",
      INIT_3C => X"4A4A2A2AE8C6C6E8C6A68484A8EA0E0E0E0C0A0A0C2C2E2E2E2C2C2C4C4C4A28",
      INIT_3D => X"2C2C4C4C6C8CAEAEAEAE8E8E8E8E8EAE8C8C6C6C6C4A4A4A2A4A4A4A4A4C4C2C",
      INIT_3E => X"8E8E8E6E4C4C6C8E8EAEAEAEAE8E8C6C6A6A6A6A4A4A4A4A4A4A4A4C4C2A2A2A",
      INIT_3F => X"6C6C6C6E6E6E4E6E2E2C2C2E4E6E90B0B0B0B090B0B0AEAE8E6C6C6C6C6E8E8E",
      INIT_40 => X"86A6A686A6A6A6A6A6C6C8C8C6C6A4A4A4A4A482A4A4A4A4A4C6C6C6C6E6E8E8",
      INIT_41 => X"08E8E6C6C6C6C6C6A6E6E60808E864A4E684424220202000000000000000C6E6",
      INIT_42 => X"0A0808080A08E6C4C6E6E8080808E8C6C6E80A2A4C6C4C4C4C4C2A2A2A2A0A2A",
      INIT_43 => X"0A080A2A2A08080808E8E6E82A2C2C2A4C2C2C2A0A08E8E8E8E8082A0A0A0AEA",
      INIT_44 => X"4A4A2A2A2A280806E8C6C6C6C4C6C6E6E6C6E6E8E8E8E8E8EA0A0A0A0A0A2A2A",
      INIT_45 => X"0AE8E808080A0C0C08E6C6A4A484A4C60606E6E6E6E60808062A2A28082A4A6A",
      INIT_46 => X"C8A686A8A8A8A8AAEA0EECCACACACACAC8C8C80A0C0C0AC8E8E8E8E8C6C6C8EC",
      INIT_47 => X"C4C4C4C4C4C4C4C6E6E6E6C6C6C6C6C6E6C4C4C4A4A4A4A4C4A4C4C4A4A482A4",
      INIT_48 => X"422222222220200000000000000042A82A08E6E6C8886666848462406284A6C6",
      INIT_49 => X"2A2A2A08E6E6E6E6E808282806082828E8C4A4C6C8A484626242424242424242",
      INIT_4A => X"E80A2A2A0806E4C4A282A4A6E80A2C2C4A4A2AE6C6E808080808E6E608284A4A",
      INIT_4B => X"2C2A2A4C4E6C6C6C6C8C8EAE8C6C6C4A2A28080808E8E8C6E6E6082A4C6E6C4A",
      INIT_4C => X"6C6C4C4A2A2A2A2C4C4C4C6C6C4A0806E8E8E8C8C6A6A6A6A6A6A8C8EA0C0C0C",
      INIT_4D => X"4C2A08E8E8082A4C6C6C4A2A08E8C6C6E80A2C2C4C4E8EB0D0B0B0AE8E8C6C6C",
      INIT_4E => X"90909090706E6C4C2C4E6E6E6E6E4C4C2A0A0A2A2A2A4A4A6C6E6E6E8E908E6C",
      INIT_4F => X"0806080828080808C6C4A4A6C6A4A4C6A4848462422000000000000000642AB0",
      INIT_50 => X"4C4A4A2A4A4C4C4A2A2A0808E6E6C6E808082A4C6C4A4A4C6C6C4A6A6C4A08E6",
      INIT_51 => X"2828282A4A4C4C4C6A6A6C6C4C6A6C6C8E8EAEAE8E8C8C8C8C6C4A08E608082A",
      INIT_52 => X"4A2A2828282828280AE8C6C6A6A4846484A6C8EA0A0A2A2A0C2C2C2A2A2A4A4A",
      INIT_53 => X"06082A4A4C6C6C6C4C6E6E8E8E8E8E8E8C6C4A28284A6C8C8C8C6C6A6A4A4A4A",
      INIT_54 => X"C6C6A4A4A4C4C4C6C6C8C6C6C6C6E8E8080808E8E8E8E8E6E8E8E8C6E6E8080A",
      INIT_55 => X"2C2C2C2C2C4C4C4C2C2A2A2A4AEA42E60884424242424222002000000000A408",
      INIT_56 => X"C6C6E8E8E8E8E8E8E8E8E6E6E6E6C6C6C6C6E8E808080808E8E8E6E8080A0A2A",
      INIT_57 => X"0A0AE8C8C6C6C6E8E6E8080808080808080808E8E8E6C6C6C6E6E8E8E6E8E8C8",
      INIT_58 => X"E6080808E6E6E6E6C6C6E8E808080808E8E8E8E8C8C6C6E6C6C6E6E8E8E8E8E6",
      INIT_59 => X"2E502E2E0C0C0CE8E6C6C6C6C6C6A6C4C6E6C6A6A4A4A684C6C6C6C6C8E80808",
      INIT_5A => X"0AC8A684646484A6A8A88688CAEC0E0E4E2C4E704C0A0A2C2A2A080808E80A2C",
      INIT_5B => X"E6E6E6E6E6E6E6E6E6E6E4C4C4A4A4A4C4C4E6E6C682604040426484848484A6",
      INIT_5C => X"42222242422222000000000000000020E64C6C484A4A4A6A4A4A280808282806",
      INIT_5D => X"282A4A4C4A4C4C4A282A08E6262808E6C6E6C6C6A48284846462424240424242",
      INIT_5E => X"6C6C8E8E8E6E4C0A08E8C6A4C6E8082A6C4C2A08E8082A08E8E8E8C6C6E8E8E8",
      INIT_5F => X"E8E8E8E6E6E6082A0A2A4A4C6C6C4C4A4A4A4A4A4A2A2A080A082A2A2A4C6E6E",
      INIT_60 => X"4C4C4C2A2A08E8E8C6C6C6A4C6E80A0A08E8E6C6C6E8E8E8C8A6A4A4A484A4C6",
      INIT_61 => X"4C4C4C2C0A08080A4C4C6E6E4C2A2A4A2A2C2A2A2C6E90B2D4F6F8F6D2B0B08E",
      INIT_62 => X"8E8E6C6C6E8E8E6E6E6C6C6C8C6C6C8E6C6C6C6E6E6E8E8E6E6C4C4C4C4C4C4C",
      INIT_63 => X"84A6C8C8E8E8E8E8E8C8A6A6A6A6848484646242222000000000000000000AD0",
      INIT_64 => X"08E8E8E6E608282A6C6C6C6C4C2A2A4C908E8E8E6C4A2A2A4C4A4C6E2CC86464",
      INIT_65 => X"8E6E6C4C4C4C6C6C4C2A2A2A2A2A4C6C4A4A4C6C6C6C4A2828280808E6080808",
      INIT_66 => X"6C6C6C4C4C2A08E6E6E6C6C6C6C6C6C6A6A4A4848284A4A4A4A4C4C6E6082A2A",
      INIT_67 => X"6E6E6E9090908E6E6E4C4C4A2A4C4C4C6E8E8E6E6E6E6E6E6C6C6C4C4C4C4C4C",
      INIT_68 => X"E8C6C6A6C8C8C6A6C6C6E6E6E8E8E80A2A2A4C4C4C4A4C4C0A0A0AE8E8080808",
      INIT_69 => X"E6E6E6080808080808284A284CC820E8E884424442424242222200000000600A",
      INIT_6A => X"A4A4A4A4A4A4C6C6E6E6E6E4C4C4C4A4A4A4C4A4A4A4C4C6C6C6C6C6C6E6C6C6",
      INIT_6B => X"C6E80AE8E8E8E8E8E80808082A2A2A0A080808E8E8E80808E8080808E6E6E6C6",
      INIT_6C => X"C4A4A4A4A6C6A6A6C6C6E6E6E8E80808E6E6C6C6C4A4C4E6C6A6A6A6A6C6C6C6",
      INIT_6D => X"0C0CC8A686A6C6E6E8C6C6A6A4C6E6C6A6A6A6A4A4C4E6E684646262424062A4",
      INIT_6E => X"6264622020424242848484848462626482C40808E6E8E8C6C6C6A6A6E8EAEAEA",
      INIT_6F => X"06080808080828280806E6E6E4C4E6E6E6C6C4C6C6E8E8C8A6A4846242422242",
      INIT_70 => X"2222202022222222002000000000000040C44A4A282828282828280806060606",
      INIT_71 => X"28284A4A4A4A4C4A6A4A2A2A4A28E6E6E6E8C6A4848484846242424242424242",
      INIT_72 => X"D0AE8C6A4A4A2A0A08080808082A2A2A2A0C0AEAC8EAEAC8E80A0AE8E8E8E8E8",
      INIT_73 => X"A2C4C6C6C6C6A4A2C6E6082A4C4C4C4A6C6C4A6C6C6C6C6C4C4C4C4C4C4C6E70",
      INIT_74 => X"6E4C2A2C4E6E6E6E4C4C2C0A08E8C6C6C6E6E6082A2A0808E8C4A4C4C4C4A4A2",
      INIT_75 => X"6C6C4C4C2C2A2A4C2A4C4C4C4C6C6E8EB0909090B2B28E6C2A2A2C4E8EB0B290",
      INIT_76 => X"4C4A2A2A4C6E8E908E8C6C4C4C2C2C2C6E6C4C4C4C4C6E6E6E6E6E6E6E4C4C4E",
      INIT_77 => X"44648686A6A6A6C6A6A6C6C6A6A6848464624242220000000020200000002C8E",
      INIT_78 => X"2A2A4A4C4C4A4C6C6C6E8E6E6C6C6C6E8E8E8E6C4A280808E8E8080AA6422044",
      INIT_79 => X"2A2A2A2A2A2A280808E6C6C6C6C6E6E608082A28080808082808080808082828",
      INIT_7A => X"4A2A4A4A2A2A2C2C6C4C4A2A2A2A2C2C6C6C4C4A2A2A0808E8E8E8E8E808080A",
      INIT_7B => X"B292906E6E6E6E6E4C4C4A4A4C4C4C4C2C4E6E909090908E8E8E8E8E8E6C4A4A",
      INIT_7C => X"280608E8E8E8E6C4C6C6E6E6E6E6E8E8080808080808282A080808080808E8E6",
      INIT_7D => X"E606060606080606080606E6086420C8A46242424242422220220000000020E8",
      INIT_7E => X"4A4A2A2A2A2A4A4A2A2A2A282A2A0A082A2A0808E6E6E6E8E8E6E6E6E808E8E6",
      INIT_7F => X"280808E6E6060808282828282828282808080808082828282A2A2A2808282A2A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_122_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_122_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(67),
      ENBWREN => enb_array(67),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(13),
      I4 => \addra[16]\,
      O => ena_array(67)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(13),
      I4 => \addrb[16]\,
      O => enb_array(67)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized87\ is
  port (
    p_118_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized87\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized87\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized87\ is
  signal ena_array : STD_LOGIC_VECTOR ( 68 to 68 );
  signal enb_array : STD_LOGIC_VECTOR ( 68 to 68 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"E3FFFFFF7FFFFCFFFFF1800000001FFFFFFF9802F3800003C1001018E77FFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFF7FFFFFFFF03FFFFC00000003007FFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFF1E003F00001D00000000001FFFFFFFFFFFFFFFFFFF7FD00000E21FFE0F",
      INITP_03 => X"80000007FFFFFFFFFFFFFFFFFFFFC1FFFFF000001FFF787FFFF1000000000000",
      INITP_04 => X"0FFFFFFFFFFFFFFFFFF00000001C04FFFFFFFFFFFFF81FFFE3FFFFFFF003FFFF",
      INITP_05 => X"0000000000FFF81F00C000000000001FFFFFFFFE1FCC00001FF0000000060000",
      INITP_06 => X"FFFFFFFFFFFF7FFFFFFFFFFFFFC007FFF8000007FFFFFFFFFFFFFFFFFFFC07FE",
      INITP_07 => X"FFFFFFFFFFEFC17E02F0000EE00E008000F00001FFFFFFFF03B000001F7803FF",
      INITP_08 => X"FF800007FFFE1FFFFFFFFFF7FFFFF8FF00000001FC06FF01FF000000000003FF",
      INITP_09 => X"000000000FFFFFC7FF00000003FFE3FFFFFFFFFFFFFFFFFF71FFFEFFFFFFFFFF",
      INITP_0A => X"00003001FC1E00C0FF0100000000013FF0FFFFFE0FFFDFFFF8F000000001F380",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFF8000FFFFFFFFFFE7FFFF7FFFFFFFC",
      INITP_0C => X"03FFFFFF3FDF38C3FFFF0008FFFF000001FFFFFFFF0000040000000001E80000",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000004FDFC3C0000E0000000000FF",
      INITP_0E => X"FF4100FFF80000004000000000002000FFFFFFFFFFFFF00003FFFFFFFFFFFFFF",
      INITP_0F => X"F000000FE78FC01FF81C000000000079FF7FFFFF3E8FFC003C0FF9FC70FFFFFF",
      INIT_00 => X"2A0A08E6E6080808E80A0A0A080A2A2A0808080A0808082A2A28080808080808",
      INIT_01 => X"2C0AC8C6C6C4E406A4A4A482A2C6E8C6C4A2C408E8E8E8C8E6C6E80A0AEAEAEA",
      INIT_02 => X"4C4A2A08E6E606280AE8C6E6E6C682608282A4826062848284A6C6A4C6EA0C0A",
      INIT_03 => X"0808080808282828080606080606060608E6E60808E8E6C684626284C6EA0AEA",
      INIT_04 => X"202020000020202220222222220000000020C64A4A2828280608282808060828",
      INIT_05 => X"0828282A2A2A280828284828E6C6E6080AE6A482848464626262424242422220",
      INIT_06 => X"E808082A4A2A28284A4A2A2A0808080608080A080808E8E8082A2A2828080808",
      INIT_07 => X"080808E8C6E80A0A2A4C4C2A2A2A4C6E2C2A2A2A2A4C4C4C2A2A2A2A2A080808",
      INIT_08 => X"906E6E4C4C6E8E9090D2F4D48E2806284C2C2A2A2A2A2A4C4C4C4C2A2A280808",
      INIT_09 => X"D2B0B08E6E6E90B2D2D2B0906E6E4E6E8E6E6C6C8E9090906E4E4C4C4C4C6E90",
      INIT_0A => X"E8E8E8E8E8E6E6E6E80A2C4E7090908E4C4C2C2A0A0A2C4E8E8E8E8E8E8E90B0",
      INIT_0B => X"6442424464648686A8A8C6C6C6A6846262424242200000002020220000420A06",
      INIT_0C => X"4A2A2A0AE8A68464A6E80A4C6E8E8EAE8E8E8E8E8E8E6C6C2C2C4C4E4C2AE8C6",
      INIT_0D => X"E6060808080808080808080A2A2A2A2A2A2A2A2A4C4C4C4C6E4C2A2A4A4C4A4A",
      INIT_0E => X"4C4C4A4A2A2A2A2A6C4C4C4A2A0A0808284A6C6C6C6C4A4A4A4A2A2A08080808",
      INIT_0F => X"90906E6E6C6E6E6E8E8E8E6E6C6C4C4C2A2C4C6C6C6E6E6C6C6C6C8C8C6C6C6C",
      INIT_10 => X"4C2A08E6C4E608E6A4C4E606080808080A0A0808080808E8E8E8E8E808080808",
      INIT_11 => X"E6060606060808080808E606C84264C8626242424242422220202000000000A6",
      INIT_12 => X"4A282828484848282A280808080808282828282808282A2A4A4A2A2A28282828",
      INIT_13 => X"28284A6C6C6C4A4A4A48284A4A4A4A4A2A4A4A4A6C6C6A4A6C6C6C4C4A6C6C6A",
      INIT_14 => X"0020204264A6A6A6C6E6C6A4A4E6E8E6E6E8E808080808080828284A4C4A2A28",
      INIT_15 => X"A6C6E6082808E808C8C6C6C6C6E6E6C4424284C6E6C4C4A48484624020000000",
      INIT_16 => X"848284C8EAC8C6E8E6E6284A4A080808E8C6A6A6646262628484826060628484",
      INIT_17 => X"080606060606060606060628282828280606060606080606E6E6E608082A08E6",
      INIT_18 => X"2022422242424264646242444444220000000040646462828282A2C4E6E6E6E6",
      INIT_19 => X"2A2A2A2A4C4C4C2A2A4C4C08C6C6E808E6C6A4A4848464626464626262424242",
      INIT_1A => X"A6C6E82A4C4C6C8E8E906E6C2A2A0808E606060806E6E6E6E60828484A4A2828",
      INIT_1B => X"2A2A2A0A08080A0A4A4C4C2AE6A4A4A2A6C6C8E8C6C6C4C4C4E6E6E6E6E8C6C4",
      INIT_1C => X"D2D4D4D2B08C4A484A4A4C6C4C2A082A2A08E8E8E8E6E606282A4C6E8E90906E",
      INIT_1D => X"8E8E8E8E6E6C6E6EB0D2D2D2B2704C2A6E8EB0B0908EB0B0B08E6E4C08084C8E",
      INIT_1E => X"2E2C0C0A2C4C4C6C6E4C2A282A4A6C8EB0B2906E4C2A2A4C8E8EB0B0B0908E8E",
      INIT_1F => X"0CE8A48464424464666484A6C6846262424242422000000042222200200A6E8E",
      INIT_20 => X"8C8C4C2AE8C8C8A6C8C8C8C6C6C6082A4C4C4C6C6E8E90B09090909090B0B08E",
      INIT_21 => X"2A0808E8E6E608084A4A2A4A4A4A6C6C4C4C4A4A2A2A2A2A0A08082A4C4C4C6C",
      INIT_22 => X"8C8E8E8E8E6C4A4A2A2A2A2A08E8E6E6C6E6E8082A2A4C6C8E8C6C6C4A4A2A2A",
      INIT_23 => X"8E8E8E8E8E8E909090906E6E4C4C4C6E4C4C4C6A6C6C8E906E4E4C2A2A2A2A4C",
      INIT_24 => X"A68484826082C6C6A4C4E6080808E6E6C6C6C6E8E808E8E80808080808080808",
      INIT_25 => X"2A2A2808080808080608284AC62084A462424242424242222020200000000040",
      INIT_26 => X"4C4C6C6E6E6C6C4C4A4A2A2A2A28282828280808080A0A2A2828282828282828",
      INIT_27 => X"A4C4C4E60608284A4A4A28282A2A28082828282A2A4A2A28282A2A2A4A4C4A4A",
      INIT_28 => X"626284A4C6E6E6C4A2A4C4C4E60808E68482828262628282A4A4A4C6C6C6A484",
      INIT_29 => X"42A6E6082A4C50302C2A2A08E6E6E6C6E6E6E6C6A4826242A2C6E8E6C4A48462",
      INIT_2A => X"E6E6E82C6E6E4A2A2A08E8E60808E8E8E6E6E8C6C6C8C6A4A8A6A68484848462",
      INIT_2B => X"060606060606060808060628484A6A6A48282626284A4A2846484828280808E6",
      INIT_2C => X"86648666646442426464644242646442222000000224240284A4C60A2A2A0806",
      INIT_2D => X"E6E6C4C4C4E6E6E6080AC8A6C6E8C6C6C6C6C6A6846262624262628486A6A686",
      INIT_2E => X"C6C6C4C4C4C4C6E808082A2A4A2A2A080808080808E8C6A4A4C6E60828280808",
      INIT_2F => X"E6E6E6E6E8C6C4A4A4C4A6A4846262626484A6A6A6A6A4A4A4C4C6C4C6E6E6C6",
      INIT_30 => X"282A6C8EB0D0D0AE8E4A28080808E6C6C6C6C6E6E8082A2C4C2A0808080808E6",
      INIT_31 => X"B0B0B0B0B09090704E4E90B4F6F4D28E6E90B2D4D2B08E8E8C6C4C4C2A2A2C2C",
      INIT_32 => X"704E2C4C8EB2D2D0D0D0B0B2927250304E6E70504E4E4E4E90B0D2D4D4D4D2B2",
      INIT_33 => X"8E9090904EEAA664202042848464424242624222202022224222220060909090",
      INIT_34 => X"6A8C8C6C6C8C8E8C2A08E8E8E8C8A6A6C6C6C6C6E80A2C4CB0B0D2B2906E6E6E",
      INIT_35 => X"4E4E4E2C2A0A2A4C6C6C6C6C6C6C6C8C8E8E6E6C4A2A2A2A2C4C4C6C4C4A4A4C",
      INIT_36 => X"6C6C6C6C6C6A6C6C2A2A2A08080A0A2AEA0A0A0A2A4A6C8EAEAE8E8E6E6C4C4C",
      INIT_37 => X"6A6C6C6C6C6C6C4C2A2A0A0A0A0A2A4C90B0D2D2D2B08E8E6C4C4C4C4C4C6C6C",
      INIT_38 => X"2040C64C4C2A2A08E808080606E6E6C6C4A4C4C6E6E808080808080A2A080808",
      INIT_39 => X"E6E6E6E6E6E6060828E808088440848462424242424242222020200000000000",
      INIT_3A => X"080A2A4C4C4C4C6C6C6C6E6E6E6C4C6A4A4A2A08080808282828280808080606",
      INIT_3B => X"C6C6C6C6C6C6C6E608080808E6E6C6E6E6E6C6E6E6E6C6C6C6C6C4A4C4C6E608",
      INIT_3C => X"0A0A0AE8E6E6E6E6E6E8E8E8080808E6E8E8C6A6A4A4C6C606E6E6E6E6E6E6E6",
      INIT_3D => X"84C6C6E6E6E80AEC0A080806E6E6C6C6E6E8E8E8E8E8E8C6C8E8E8E80A0A0AE8",
      INIT_3E => X"4A4A2806062628482A2806E6082A06060606E6E6C6C4C406E6082A2A282808E6",
      INIT_3F => X"4A4A4A282808080808080806282848484A4A4A4A28282848282A282828484A4A",
      INIT_40 => X"644264646464424242646464426464644442220000840A4A6E6C6C6C6A6A4848",
      INIT_41 => X"08080808082A0808E8C66484C8C6C4E6E8C6846242628484A6A6A6A6A8A8A686",
      INIT_42 => X"2A2A2A2A2A0AE8C6C4C6C6E6E60808E808282A4A4A4A2A08E8E8E6C6E6E6E808",
      INIT_43 => X"E8E8E8EAE8C6A4A4A484846464848482A4A4A4A4C6C6C6C6E8E8E8E8E8E8E808",
      INIT_44 => X"2C4C4C4C6C8ED2F4F4F2D2B08C6C4A282A2A2A2A08E8E6E60808080808080808",
      INIT_45 => X"D6F6D4B2904E4C2C4E4E4E70B2D2B2906E6E6C6C6E90B2906E4C2C0AE80A0A2A",
      INIT_46 => X"B2906E6E90B2D2F4F8FAFDFDFBB650EACAEAEC0E30729496B6B4B4B2B2B2B2D4",
      INIT_47 => X"8E90908E6E9090B24EEA846242402020202020000000002020000020C4B0B0B0",
      INIT_48 => X"2A4C4C4C4C4A4A2A2A280A2A4C4C2C2C2C2C0A0A0A2C2C4C4C4C4C6E6E4C4C4C",
      INIT_49 => X"E8080A0AE8E8E8082A2A2A2A2A08080628080808080808E60608282806060808",
      INIT_4A => X"8E6C4C4A2A4A4A4C6C4C4C4C4A2A2A2A4A4A4A2A4A4A4A4A4A4A4A2A2A2A0A0A",
      INIT_4B => X"6C8E90B0B0906E6E2C2C4C4C4C6C6C6C6C6C8E90906E6E6E8E8EB0B0D0B0B0AE",
      INIT_4C => X"000042C8E8E80A2A2A2A2A4A4A4A4C2A2A0A08E6E6E608080808080808080808",
      INIT_4D => X"0808080808080808E6A6A4804266846464624242424222222020202002000000",
      INIT_4E => X"C6C6E6E60608082848484A4C4C4A4A4A6A4A4828282828260806E6E4E6080808",
      INIT_4F => X"A6A4A4C6C6C6C6C6C6C4A4A4C6C6C6A6C4C4C6C6C6A6A6A4848464648484A4A4",
      INIT_50 => X"E6C4A4A4C4C4A6A4C6E6E8E8E8E8E80808080808E6E6060608E8E6E6E8E8E6C6",
      INIT_51 => X"2A08082A08C6E6E82A2A0808E6C4C6C6C68462402222222220204082A4C6E6E8",
      INIT_52 => X"E6A4A4E82A28282848482808282806060806E8080A0808280808082A2A282A2A",
      INIT_53 => X"48282808E6E6C4C408282A2A484A4848284A4A4A4A4A4A4A2A28282808080AE8",
      INIT_54 => X"864242424464424464446464646464646464422200006208E6E60628284A4A2A",
      INIT_55 => X"080808282A2A2828A68484A6C8C6C606A684848486A8C8E8C8C8C6A6A6A6A6A6",
      INIT_56 => X"0808082A2A2AE8C6C6C8E8082A2A0AE8C8E8E8E6C6C6C6C60808E6C6C6C6C6E6",
      INIT_57 => X"84848484A484848484848484A6C6E6E6E6E80808E8E8E8E8C8C6C6C6E8E8E80A",
      INIT_58 => X"0C2C2C2C4E6E9090D0AEAEAE8E8E908E6C4C4A2A2A2A2A0808080808080AE8C6",
      INIT_59 => X"B29290906E4E2CEAE80A0A0A0A2A2C4C6E90B2906E4C2C0A2C0A0A0AEA0A0A2A",
      INIT_5A => X"4A4C4C4C4C4C6E90B0909092B4B6D8F8B896967494B6B6B696B6D8D8D6B4B4B4",
      INIT_5B => X"B2B2B2B2B0D0D2F2F4F4F4922ECA86646464424244444444444466EAB0AE8C6C",
      INIT_5C => X"4C4C4C4C2A0A0A2A2A2C6E8E8E8E8E8C6C4C2A2C4C6E4C4C2C2C4C70B2B2D2D2",
      INIT_5D => X"2A0A0A0A0A2A2C2C0A0AE8E8E8E808082A2A2A0808080A0A4A4C6C6C8E8E6E6E",
      INIT_5E => X"4C4C4C4C4C4C2C2A4A4A2A4A4A4C6C6E6E4C4C2A2A2A2A2A2A0A0808080A0A0A",
      INIT_5F => X"6E6E6E6E4C2C2C2C6C8EB0D2F4F4F4F2B08E4C2A080A4C6E90B2B292906E6E6C",
      INIT_60 => X"004220A6C6C8A806080808E808E8C8C6C6E8E8E6E6C6C6C6C6C6C6E6E6C6C6E8",
      INIT_61 => X"E8E8E6E6E6E6E6E862C8844064A6A68484646242424222222022424220202222",
      INIT_62 => X"08082A2A2C2E0E0CECECCAA8866464666464624242424264A4C6E6E6E808E6E6",
      INIT_63 => X"C4C6E6E6E6E6E6060808080606080808060828282808080808080808282A2828",
      INIT_64 => X"06282A2A4A4A4A280608282808080808E8E8E6C6C6C6C6C6E6E6E6E6E6E6C6C4",
      INIT_65 => X"484A6C6C4C2A082A2A2A4A6C8C8C6C4AC6A4846422222202424284E808E6A6C6",
      INIT_66 => X"C8E80828284848260606E6062828060682A2062806E6E8E80808E8C6A2A4082A",
      INIT_67 => X"E8C6C6C6C6C80A0A0C0C0C0C0A2A2C4E4A4A4A2A4A4A4A2A48484A4A4C2A0A0A",
      INIT_68 => X"A6A6846442446464646464646464646442624242422020444A2A26282A2A2A28",
      INIT_69 => X"866484A4A4C6C8A46486A6E80A0A08E8E8C6C8C8A6A6C8C8A8A8C8A8A6868686",
      INIT_6A => X"E808E8E808082A2A2A08E6080A0808082A08E8C6E8E82A4C4A08C6A6A6A6A6A4",
      INIT_6B => X"E8E8E8C6A6A4848262624242424244648486A6A6A6A6C6C8EAE8A6A6C8C8C6C6",
      INIT_6C => X"8E8E8E6C6C4C4C2A2A4C4E2C2C6EB2B2D2D2B0908E8E6C6A4A2A08C6C6C6E8E8",
      INIT_6D => X"6E6E70909292909090906E4C2A0A080A4C8EB0B090909070B0B0B0906E6E6E6E",
      INIT_6E => X"4E2C2C6E90B2D2D2B2B0906E6E90D4F6F8D6B492704E0E0E0C0C0C0C2E4E7070",
      INIT_6F => X"F8F8F8F6F6F6F4F4F6F6F6F6F6F6F4F4B2B2B2D4F4F4F4D4B2D2F6F8F8F6B492",
      INIT_70 => X"B0B0D0D0F2F2D0CE6C4A4A4A4C4C6C6C6E6E8EB0B0D0D2F2F4F4F2D2B0B0B0D2",
      INIT_71 => X"C8C8C6C6C6E808082A2A2A4A4A2A2A2808080A4C6E8E8E6C6C4C4A4A6C8C8EAE",
      INIT_72 => X"2A2A2A4C8EB0B0B0B0AE8E6C4C4C4E4E6C4C2A0AE8C8A6A6A6A6A8C8C8C8C8E8",
      INIT_73 => X"6E6E6E6E6E8E8E8EB0B08E6E6C6E6E4EAEB0B08E8E8E8E6E8E8E8E8E8E8E6E4C",
      INIT_74 => X"4240846084828082C4C6C4C4C4C6C6C6E6E808E8C6A4A4C4E6E6E6E6C6C4A4A4",
      INIT_75 => X"E608C6C6C6C6C862A6A664628484848464624242422222222042424222202022",
      INIT_76 => X"282A4A2A08E8C6A464648486A8CAAAA8C8C8C8C8A6868484A4C6C6C6C6C6C6C6",
      INIT_77 => X"2808080808080806E808E8E8E6E6E808E8E8E8E8E6C6E8E82A2A2A2A2A2A4C4C",
      INIT_78 => X"E6080806E6E6E6E6062828282828282808080808080808080808080808080808",
      INIT_79 => X"C4E608080808E6A2A6C8C8C6084C6A4A6A6A6A6C28E4E6080C0C0A080808C6A4",
      INIT_7A => X"E8E80808080808E808E6C4E4284A280828082A4A2A06E4C2C4A4A48282A4E8E6",
      INIT_7B => X"06060608282A2A08E608082A2A2828282A080808082808080808080808080808",
      INIT_7C => X"848686866444424464444464444444444442222222220000C408062808E8E606",
      INIT_7D => X"4A2808080AA86464A8C8EA0A0C0AEAEAEAC686846486A8A8A8A6A8A686868684",
      INIT_7E => X"4C4C2AE8EA0A0C0C0AE8C6E80A2C4C4C2A0AE8A6A4A4C6E8E8C6C60A6E8EAEAE",
      INIT_7F => X"082A0A08E8E8E6C6C6C6C6A6A6A4848464868686848484A4C6C6A6C80A0A0A0A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_118_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_118_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(68),
      ENBWREN => enb_array(68),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[16]\,
      O => ena_array(68)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[16]\,
      O => enb_array(68)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized88\ is
  port (
    p_114_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized88\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized88\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized88\ is
  signal ena_array : STD_LOGIC_VECTOR ( 69 to 69 );
  signal enb_array : STD_LOGIC_VECTOR ( 69 to 69 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFF7FFFFFFFFFE07F7FFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFF9FFFF",
      INITP_01 => X"303FFF07F0FF07F01EC3FFFF00001FF800FFFFFEFF00FFE3FC0000003EFF811F",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF820000000000078",
      INITP_03 => X"FFFFFFFFFFFF80030000000017FFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFC001C0000000000001FFF8FFFFF00083DFFFC0000001003FFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFF",
      INITP_06 => X"00F87FFE00007F0E3FFF1E3CF81FFFFFFFFBFFFF0EFFFC00000000000BFFFFFF",
      INITP_07 => X"FFFFFFFFFF07FFF0FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFF80000000000000000",
      INITP_08 => X"FFFBFFF8000FFF3FE000000009FFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFF9FFFF",
      INITP_09 => X"FFEFFFFFFFFF00000000000000000000001F600400FFFF1E7FFFF800FE0FFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFEF801F3FFFFE1FFF03FFFFFFFFFBFFFFFFE0FF00F03F3FFF",
      INITP_0B => X"0307FE70600018FFFF1FFFFF00007FFFFFFFC0000803FFE0E000000000FFFFFF",
      INITP_0C => X"FF80FFFF03FCE1C10000000FFFFCFFFFFFFBFFFFE0C000000000000000000000",
      INITP_0D => X"FFFF8001FFFFFF80000000000007FFFFFFFFFFFF7FFFF87FE07F083FFFF0FFFF",
      INITP_0E => X"7FF81FF2FFF8F801FFC07BFFFC1FE00000FFFF8C000000C0FFFFEFFFC01FFFFF",
      INITP_0F => X"FFFFFFFE07FFFF3FFFFFFFFFFFFBF8FFFFFFFFFFBF800000000000FFFF1FFD30",
      INIT_00 => X"8E6C6C4C4C4C4C2A4A4C4C2A08E8E8082A2A4C6C6C6E6E8E8E6E6E4C2C2A2808",
      INIT_01 => X"4C4E6E6E90909090D0D2D2D2B0B0B0B0D0D0D0AEAE8E6C6C4C4C4C2A080A2A2C",
      INIT_02 => X"FCFAD8D6B2906E6ED2D2D2B08E6C4A2A2A2A2A4A2A2A0808E8E8080A2A4C4C4C",
      INIT_03 => X"B0B0D2D4F4F6F6F6F4F4F2D2D0AE8C6C4C6C8EB2F4F6F6F6F6F6F6F6F6F8F8F8",
      INIT_04 => X"AEAE8E8E8E8E8EB08E8E8E6E4C4C6C6C4C4C4C4C4C4C4C4C4E4E6E6E6E909090",
      INIT_05 => X"E8082A4C4C2C2A08E8080A2A2A2A2A0A08082A2A4C6C6C6A2A2A4C6EB0B2B0B0",
      INIT_06 => X"92929090908E8E6C8C8C8E8C6C6C4C4C4C4E4E6E6E6C6C6A2A0808E8E8E8C8C8",
      INIT_07 => X"2A4A4C6C6E8EB0B2D0D0B0AE8E6C2A08E80A0A2A2A4C4C4C6E6E6E8E90909090",
      INIT_08 => X"64404C080A2A28EA2A2A2A2A2A2A2A2A08E8E6E6E6E8E808E6E6E60808080808",
      INIT_09 => X"0A0C0C0A0A0CC884846262848462848264624242222222222042624242424242",
      INIT_0A => X"4A4A2A2808080808E8C6C6C8E8E8E8EA0A2A0A0A0A0A0A2C0A0A0AEAEAEA0C0C",
      INIT_0B => X"C6C6C4A4A4C4C6C6060608282A2828260A0A0A0A0A0A0A0A2A4C4E4C2A0A0AE8",
      INIT_0C => X"C4E6E6E6C4C4C6C6E6C4C4A4C4C4E6E6E6E6E606060606060608080808E6E6E6",
      INIT_0D => X"C4C6E80A2C4E2AE60808C6A4C6E80A2C6C6C6C4A486A6A28082A282826282828",
      INIT_0E => X"28080806E6E6E6E62828060608284A4AEAEAC6C4E608080A282A2A08C6A4A4C2",
      INIT_0F => X"E6E80808E8E8E6C4E6E8082A2A2A2A2A2A2A2A2A2A2A0808EAE8E8E6E6080808",
      INIT_10 => X"646464646464646464646244424242422222222222220200820A08080AE8E6E6",
      INIT_11 => X"2A08080A2CE8A4A6EAEA0AEAEAEACACAC8C8C8C8A8A8C8C8A6A6A6A686868684",
      INIT_12 => X"6E6E4C2A4A6C6A482A4C4C4C4E4E4C2A4C4C2A2A0A0A0A080A0A0A0A0A0A0A2C",
      INIT_13 => X"4A4A282A4A4C6E4E6C4C4A2A4A6C6E6C4C2A0A082A4C4C4C4C4A4A6C6E6C6C8E",
      INIT_14 => X"6C6C8C8C6C28284A4A4A2A4A4A4A4A4A2A2A2A4A4A4C4C6C6C4C4C6C6E8E8C6C",
      INIT_15 => X"2A2A4C4C4C4C6E6E8EB0B0B0B0908E906E6C6C6C6E6E6C4C4C4C4C4C4C6E6E6E",
      INIT_16 => X"D2D2D4D4F4F4F6F6F4F4F4F4F2D0AE8C4C4C4C6A6A6A4A4A2A2A280808080808",
      INIT_17 => X"D0B08E8E8E8EB0D2D2D2D2B2B0B0B2B2B0B0B2D2D2D2D2D2B2B08E6C6C6E90B2",
      INIT_18 => X"4C4C4A2A2A2A2A2C6C6C6C6C6C6C6C6C8C8C8C6C6C6C6C4C2C2A2A4C6EB0B2D2",
      INIT_19 => X"6C6C6C8E8EB0B0B0B08E6C4A4A2A4A4A4A4A4A6C6C6C8C8C4C4A2A2A2A4A4C4C",
      INIT_1A => X"909090908E8E6E6E8E8E8E8E6C6C4A4AE8E8E8082A6CAED0D0D0B0B08E6E6E4C",
      INIT_1B => X"6C4C4C4A4A4C4C6C4C6C8EAEB0D0D0B08E8E6C6C4C2C2C2C2A2A2A2A2A4C4C6E",
      INIT_1C => X"4240C44CE628480808282A2A2A2A2A2A2A2A2A0808082A2A2A2A282828080808",
      INIT_1D => X"CAA8C8A6C8C64062626262848484846262424220202020226284846262624262",
      INIT_1E => X"2A2A2A2A2A2A2A0A2A2808282808080808E6E6E6E6E6E6E6E6E6C6C6E8EA0A0C",
      INIT_1F => X"082828282828282A2606082A2A4C6C8C8C8E8E8E8E6E6C4A6A6A8A8C8C8E8E6C",
      INIT_20 => X"E6E6E6C4C4C6E80AC8C6A4A4A4C4C6E8E6E808080808080A2A2A4A4A4A2A282A",
      INIT_21 => X"2A0A2C2C2C0A08282606A262424222424242648684646464A4C6A6A4C6C6C4C4",
      INIT_22 => X"0A2A2A0AE8E8E8E8CACAA88484A6A6C808E8A484A4C606284A08E6082A280628",
      INIT_23 => X"2A4C6E6E4C4C2A2A0A0A0A0808E8E8E808282A2A28282A4A4C4C2A2A0A0A0A0A",
      INIT_24 => X"64646462646464626242424244424222424222222022220020EAE8C4C4C6C608",
      INIT_25 => X"666666646464A80A0A0AEAE8E8E8E8E8A4A6C8A8A8C8A6A6A686848464646464",
      INIT_26 => X"6E90904E2A2A2A2A8EB0906E4C6C6C6C6C6C4A2A2A4A2A282A0AE8C684624222",
      INIT_27 => X"8E8E6C2A08082A2C8E8E6E6C4A6C6C8E8E8E8C6C6A6C6C8C4E4E6C6E8E8E9070",
      INIT_28 => X"6C6C8C8E8E8E8EB0D0CEAE8C6C6C6C6C6E6E6E8C8C6C6A6A6A4A484A6A8C8C8C",
      INIT_29 => X"4C6E8E8E8E8E90B0D0D0D0AEAE8E8EB0B2B2B2B2B0906E4C8C8EB0B0AE8E8C6A",
      INIT_2A => X"28282A2A4C4C4C4C8E8E8EB0B0B08E6C4C4C4C4C6C6C4C4A2A2A0A08E8E80A0A",
      INIT_2B => X"F4F2D2B08E8C6C8C6E8E6E6E6C6C6C6E8E8E8E8E8E8E8E8E6C6C4A2828080608",
      INIT_2C => X"2828082A2A2C2C0A4A6C6C6C4C6C8C8C8E8EAEAEAEAE8E8C6C4C2A2A4A8ED2F4",
      INIT_2D => X"F4F2F2D0AEAEAE8ED0D0D0D0B0AE8C6C6C6C6C6C8C8C8EAECEAE8C6C4A2A0808",
      INIT_2E => X"D4F4F4F4F4F4F4F4D4D4F6F6F4D4D2B2906E4C2A2C4C6E90B0B0D2F2F4F4F4F4",
      INIT_2F => X"B2929090706E6E6E8EAEB09090707070504E4E7092B4D6D6B6B6B4B2B2B2D2D4",
      INIT_30 => X"224220E828C42A280808080806060606060808080808080808080808282A2A4A",
      INIT_31 => X"A6A6848684404042426484846464846262624242426242426284646262424262",
      INIT_32 => X"EAE8E8E80A0A0AE84C2A080828282828080808080808E6E6E8E6E6E8E8E6E6C6",
      INIT_33 => X"6C6A4A4A4A4A4A4A2A2C2C2E0CEA080828282828282828282A2A2A2A4C4C2C0A",
      INIT_34 => X"282A280808E8E6C6C6C6E608080808282A0A0A0A0A2A2A2A4A4A2A4A4A4A4A6C",
      INIT_35 => X"E6E608080A08064A6C6C6C6E6E4C4A28C4C4E628080808E8E4E6082A2A08E6E6",
      INIT_36 => X"E6E6C6A4622000022222244444446466C608286A6A4A4A28A48282C62A2A08E6",
      INIT_37 => X"C6C6C6C6C4C4E6E80608080808E8C6C4E6080A0808080A2A4A280808080A08E8",
      INIT_38 => X"4444422242444442444242444422222242222020002222000084A4A4C6E8C6C6",
      INIT_39 => X"8464644422426464A8A8C8CAEAEAE8C68486A686A6A886868666644442426464",
      INIT_3A => X"8E6C4C4C4C4C4C2C4A6C8E8E8E8E8E8E7070706E4E4E2C2C2C2A080808E8C6A6",
      INIT_3B => X"6C6C4C4A2A2C2A0A2A2A4C4C2A4A4C4C8EB0D4D4D4D4D2B2F4F4F2F4F4F4F2D2",
      INIT_3C => X"2A0A0A08E8E80A2A8C8E8E8C6C4C4A4A4C4C6C6C6A6A6C8CAED0D0AE8C6C6C6E",
      INIT_3D => X"08284C6C6E8E8E8E8E8E8E8E6C4C4C6EAEB0D0AE8C8C6A48282A4A4A4C4C4C4A",
      INIT_3E => X"28282A2A2A2A2808E6C6C6C6E82A4C4E6C4C4A4A2A2A280808080808E8E8E8E8",
      INIT_3F => X"4A4A6C6E909090B0B0B0B0B0AE8E8C8C8E6E6C6C6C4A4A4A4A6C6C6C6C4C4A2A",
      INIT_40 => X"4A4A4A4C4C4C4C2C2C2E4E2E0CEAE80808082A2A4C6C6C6C6C6C6C4C4A2A2A2A",
      INIT_41 => X"B0B0B0B0B0906E6E4C4C2A2A2A2A0A0A2A2A4C4C4C4C4C6C8C8EAEAE8E6C4A4A",
      INIT_42 => X"F4F6F6F4F4F4D2D0B292909090B2D2D2F2F2D0B08E8E8E8E6E6C6C6C8EB0B0D0",
      INIT_43 => X"9092B2D4D4D4B4B2D2D2D2B2906E2C0AEAEA0A4E72B4D6F8FAFAF8F8F6F6F6F6",
      INIT_44 => X"422022404AC6A64A080808080808282A2828282A4A4A4A4A4A4A4A2A28280808",
      INIT_45 => X"08080AC620002202426464626262646462424242424242204262424242424242",
      INIT_46 => X"84846282828282A2C4C4C6E608082A2A0808080808080808E8E8082A0A080828",
      INIT_47 => X"6C6C4A4A4A4A4A4A4C4C2C2A0AE808282A2C4E50504E4E4E4C4C2C0A08E8C6C6",
      INIT_48 => X"082A2A08080A08E6C6C6C8E80A08082A2A2A2A2A2A2A4A4C4C4A4A4A4A4A4A6A",
      INIT_49 => X"E40828282A2A28282C2C4E707090908E4A06284A06A2C4E6C6E6E8E6E6C6C6E8",
      INIT_4A => X"A8C8C8C6C4C4C4E628282A4C4E4C4C6C08282A4C4C6E6E6CE8C6E808080808E6",
      INIT_4B => X"64648484A6A4A6C6E6E6E80A0A0A0A0AEA0A0AEAC8C8C8C8E8E8E8E8E808E6C4",
      INIT_4C => X"2222222220222222222202000000000000000000000000002084C6C4A4C6A4A4",
      INIT_4D => X"A6846242424220200000224486A8A6A622648664646464646444444422224242",
      INIT_4E => X"8E8E90906E6C6C8E6E4C0A08082A2C4CCACAEAEACA8866666686868686A6A686",
      INIT_4F => X"4C4C4C4C9092906E2A0A08E8082A4E70B2D2D4F4F4F4D4D2B09090B0B090906E",
      INIT_50 => X"2A2A0A0AE8E8E6C6C6E8082A2A2A2A28E6E6082A2A4C6C6E6C8CAE8E6C4C4C2C",
      INIT_51 => X"0808080828280808080A0AE8E8C6A6A606286C6C6C6C4A28C8C8C6A6A6C6E8EA",
      INIT_52 => X"28282828282828282A28080808E8080A484828080808082A4A4A2A2A08080808",
      INIT_53 => X"E6C4A4A4C4E82A4C909090B0B08E8E8E6C6C6C4C4A4A4A4A4A4A4A4A4A4A4A2A",
      INIT_54 => X"4A4A4A4A2A282808284A4A2A2A0806E6C6C6E80808284A4A6A6A6A6A4A4A2A2A",
      INIT_55 => X"080808E8080A0A0A0AE8E8C8C6C6C6A6C8E8EA0A0A0A0A08E6E8080828484A4A",
      INIT_56 => X"D4F4F4F4F4D2D2B0906E6E6E6E6E6E6E6C6C6C6C6C6C6E6E908E6E6C4C2A2A28",
      INIT_57 => X"282A2A2A2A2A2A2A2C4C6EB0D0D0AEAE4C4C4A4A4C2A2A2A6C6C6C6E6E8E8EB0",
      INIT_58 => X"4222022062EA40E80A08080A080A2A2A2A2A2A280808082828282A2A4A4A4A4A",
      INIT_59 => X"08082CC640422200224264626242424244424242424220204242424242424242",
      INIT_5A => X"C6C6E6E808E8E6E6C6C6E6E6E6E608082A2A2A4C4C4C4C2A080808E8C6C6C6C6",
      INIT_5B => X"8C8CAEAE8C6A6A6A4A4A4A484A4A6C6C2C0AEAC8A686A6C8A6846242202062A6",
      INIT_5C => X"C6C8E8E8E8E8C6A464626284A4A4C6C6E4060828282828284A4A4A4A6A6C6C6A",
      INIT_5D => X"2A4C6C4A28280808E6E6E60A2C4C90B0B0904C08082A2A282828484A4A280808",
      INIT_5E => X"E60808E6E6E6C6A6E8A6646466866464A6C6E80808E8C6A628282A2A2A2A2A08",
      INIT_5F => X"A4A4A4C6E8E8080AEAEAEAEAEA0A0A0C0C0C0A0A0A0A0AE8E80A2C0CEAE8E8C8",
      INIT_60 => X"6262848484846262424242426262626284848484646262626484C4E6E6E8C6A4",
      INIT_61 => X"4466868886646686A6A684646464646464868484A6A6A6A6A6A6C8C8A6848484",
      INIT_62 => X"6E4C0AE8C6A6C8EA2A08E6E8E8E8C6C6A68684A6866464644446466666664646",
      INIT_63 => X"2A2A2A080608282A4C4C6E4C0AE80A2C4C6E6E6C6C6C8EAED2B0B09090909090",
      INIT_64 => X"2A2A4C6C6E8E6E4C0A2A2A2A2A08E8E80808082A4C4C2A2A0828282A2A2A0808",
      INIT_65 => X"E8E8E8E6E6E6E6E6E6E6E6E6E6C4C4C4A4A4A6C6C6C6C6C6A6C8C8EA0A0A0C2C",
      INIT_66 => X"C6C6C6E6E6E8082A282828282806E6E6080808E8E8E8E8080806E6E6E6E6E808",
      INIT_67 => X"2A2A2A2A2A28282606E6E6E6E6E6E6E606060606060608080606060606060808",
      INIT_68 => X"4A4A4A4A2828284A4C4E4E2CEAC8A6C8080A2A2A2A4A4A6C8C8C8C8C8C8C6C6A",
      INIT_69 => X"080808E8E6C6C6C6E606080808080806E8E8E8E808E8E6E6E6E8082A2A4A4A6A",
      INIT_6A => X"E8080A2C4C6E90908E8E6E6E6E6E6E6E4E4C4C2A08E6E6C4E6082A4A2A2A2A2A",
      INIT_6B => X"4A2A2808080808084A6C6C6C6C6C4C4C2C2C2C4C4C6E6E6C4A4A482828080808",
      INIT_6C => X"2020200000846020E6C6C6E6E80808082828282A2A2A2A2828282A2A2A4A4A2A",
      INIT_6D => X"82A4A4E8E8E8C882002042424242422000000000000000000020202022222222",
      INIT_6E => X"4A4A4A4C6C6E6E6E6E6E6E6C6C6C4A484A4A4A2A28282A0806E6C4A484828484",
      INIT_6F => X"6A6A4A4A4A4A2A2A2A4A4A4A4A4A282806E6E6C6C6A4A4C4C6A6A6A68686C60A",
      INIT_70 => X"0C0CEAEAEAEAC8C8C8C6C6082A2A2A2A0A08080808080808282A4A4A4A6A6C6C",
      INIT_71 => X"2A082A4A4C6E7050505050507070502E4A4A08E6082A282A2A2A2A4A4A080A0C",
      INIT_72 => X"4444424062A2A4A2C4A48262426284A4A4C4E6E4C4A482840608E6C4E6C6C6E8",
      INIT_73 => X"84A6A6C6C6C6C6C60606060606080828080828282A2A2A0808E6C6C80C0ECC88",
      INIT_74 => X"6E4A2A4C4A08E6C6C6E6E80808282828080808E8E6C6C4A484A4A2C4C4A4A4A4",
      INIT_75 => X"080A4C6E6C4C4C4C4A28E6A6848686A8E80A0A0808E80A2C6C6E8E908E8E8E8E",
      INIT_76 => X"0808080A0A0A0A080606082A0AE8E8E6082A2A2A08E8C6C6C8C6C6C6C8E8EA0A",
      INIT_77 => X"E6284A4A4A4A4A4A2A282A2A28E6C4C4C6C8E80A0A082A2A2A2A2A08E8E808E6",
      INIT_78 => X"2A2A0A0808080808E8E6E6284A484A4A4A2A08080806E606E8E80808E6E6E6E6",
      INIT_79 => X"A4A4C4C4C6C6C6E6C6C6A4A4A4A4A4A4A6C6C6E8E8C8C8C808082A4C4C4C4A4A",
      INIT_7A => X"08E808080806062608E6E6E8E8A68262404020406284A4A4A4A4A4A4A4A4A4A4",
      INIT_7B => X"6C8C8CAEAECECECE8C8C6A482828282828282828280808080606060608080808",
      INIT_7C => X"08060606060606062626060808E8080A0C2C2C0C0AE8E8E80808080808282A4A",
      INIT_7D => X"28282A4A4A4A4A4A28282828282828282828262828484A4A4848482828282808",
      INIT_7E => X"C8A6C6C6E8082A4C6C8C8E8E8E6C6C6A6A6A6A6A4A2A0A0AE8E80808282A2A4A",
      INIT_7F => X"282A2A2A2A2A2A2A2A2A2808282A2A2A4A4A4A4A4A6C8E8EAE8E8E6E4C2A0AE8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_114_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_114_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(69),
      ENBWREN => enb_array(69),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[16]\,
      O => ena_array(69)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[16]\,
      O => enb_array(69)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized89\ is
  port (
    p_110_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized89\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized89\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized89\ is
  signal ena_array : STD_LOGIC_VECTOR ( 70 to 70 );
  signal enb_array : STD_LOGIC_VECTOR ( 70 to 70 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00001F80007F0FF9FFFFFFFF038FFFFFFFFFFFFFFFFFFFFFFE00100000FFFFFF",
      INITP_01 => X"FFFFFFE7FF800000000003FFFFF3800000000000FFF0FFC7FE00000FFFFFFFF0",
      INITP_02 => X"FFE077FE000FFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFE1FC1F",
      INITP_03 => X"8000000000000F3FE0000007FFFF87F000071FFFFFC11FE001FFC11F7FFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFE0000000003FFFFC7FE001",
      INITP_05 => X"F37F9FFF1B83807FFFFFE0027FFFFF0787F0003FF00087FFFFFF7FFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFC01FFFFFFFF0FFFFF80F10000000000780000000000180FFF",
      INITP_07 => X"FFE0003F0FFFD0003FFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"000787F8000000000008FF8007FE80003FFF007FF9070007FFFFF7FFFFFC3FFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF307FF00",
      INITP_0A => X"07800000FFFF13FFFFFCF01FFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFE0FFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFF807FFFFE0000070000000000020000000001FFFFF800",
      INITP_0C => X"80FF7FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFF001C00000000FF000007FFFFFFFE0000000001FFFFFFFF7FF0000000FFFF",
      INITP_0E => X"FFFEFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF7F",
      INITP_0F => X"F8001FFFFFFFFFFF8FFF000000070000003FF17FFFFFFFFFFFFFFFE01FFFFFFF",
      INIT_00 => X"0000000000206286282806060608080828282828282828284A2A4A4A4A4A4A4A",
      INIT_01 => X"06060608080806E6E8C6A6A6A4A4A6C8C6E8E808E8E6C4A24222200000000000",
      INIT_02 => X"4A2A2A2A2A2A4A6C6C6E6C6C6C6C6C8C4A4A4848482626262626282828280606",
      INIT_03 => X"4A4828282848486A4A4A2A2A2A2A2C2A4C4A6A6C6C4C4A4A4A4A282A2A2A2A2A",
      INIT_04 => X"E8E8E8E6E6E6080808E8E8E80A0A2A4A4A4A4A28282828280828282828284A4A",
      INIT_05 => X"280808082A4C4C4C4E4E4E6E4E4E4E4C28284A4C4A4A4A6A4A4A4C6E6E4C4A2A",
      INIT_06 => X"646262A4A6A4C4C6E606082828060608E6E6E6E6060608282A2A2A0A08E6E608",
      INIT_07 => X"64848464646444426464A4C6E6E8E8E8E8E6E8082A28282808E6A4A482626264",
      INIT_08 => X"6C6C6A2808082A2A4A4A6C4A28284A4A2A2A08080808282628282808E6A48484",
      INIT_09 => X"6C4A2A4A6C4C08C4A4A4A4A4848486A6C6C6A6A6C8C8A8868688C8EA0A2C4C4A",
      INIT_0A => X"282A4C4A2A2A28282A4A2A2AE8E6E6E80808080808282A2A4A08E6C6E6286A8C",
      INIT_0B => X"A4A4A4A4C6C6E8E8C6A6A4A6A6A6A6A6A4A4A4A4A4A6A6A6C6C6C6C6E8E8E8E8",
      INIT_0C => X"282828282808080808080806E6E6060608E6E6E6C6C4C4C6A6A6A68484848484",
      INIT_0D => X"84A4A4A4A4A4A6C6E6E6E6E6E6E6E6E6E6C6C6C6E6E606062828282828080806",
      INIT_0E => X"6A4A4A4A2828260606E6E4C4C4A4A4A4A4A482606082A4A4A4A4A4A4A4848486",
      INIT_0F => X"2A2A2A2A2A4A6C6E8E8E8E8C8C8CAED0AE8E6C4A28280808280806E8E808284A",
      INIT_10 => X"0606060606060606060606E4E4E4E606060606080806E6E6E6E6E80808282828",
      INIT_11 => X"484828284A4A6A6A6A6C6A6A4A28060606060606060606060606060606060606",
      INIT_12 => X"6A6A4A4A6C6C8C8C8C8C8C8C6C6C6C8C6C6C4A4A4A4A4A6A6A6A4A4A2A282828",
      INIT_13 => X"28484A484828282828282A2A4A4A4C4C4C4C4A4A4A2A2808284A6C8C8C8C8C8C",
      INIT_14 => X"2828282828286A6A4A4828282828280608082828282828280806E6E6E4E6E6E6",
      INIT_15 => X"6A4A4A4A28282A2A2A2A28282A2A2A2A8C8CAEAEAED0AEAEAEAE8C6C4A4A2828",
      INIT_16 => X"A6A6A6A8A6A6C6C6C6E6E8E8084C4C2A2A4C4C4C4A4C4C6E8C8EAEB0AEAE8C8C",
      INIT_17 => X"0A0A0A0A2C4C4C4C4A2A08E6C4C6C6C6E6082808E8082A4C4C2A2A2A2A0A08E8",
      INIT_18 => X"E608080808282A2808080808080828282628282828280808080808080808282A",
      INIT_19 => X"A2A4C4C4C6E6E80808080808080A08080808E8E8E6E6E808E6E6E60808080808",
      INIT_1A => X"4C2A08080806082A0A08E6E6E6E6E608E6E6E6082A2A2A2A4A4A28E6C4A28284",
      INIT_1B => X"A4A4A484828284848282A2C4E6080806E6E6E82A2A2A2A4C8C8A6A6C6A4A4A4A",
      INIT_1C => X"4A4A4A4A4A4A4A4A4A28280806082A2A06E8E8E8E808080628280606E6C4A4A4",
      INIT_1D => X"4C4A08E8E8E8E8E8C6C6C6A4846262620000202022222020426486A6E8082A2A",
      INIT_1E => X"84A4A6A4A4A6A6A6C4C6C6C6C6C6C6C6E6E6E6E808080808C6E6282A2808082A",
      INIT_1F => X"0AE8E8E8C6C6C6C6C6E8EAE8C6A4A4A4C6C6C6C6C6A6A4A4A684848484848484",
      INIT_20 => X"282828080808E6E6E6080A2A2A2A2A2A080808E6E6E6E6E6E6E6C6C6E6E8E808",
      INIT_21 => X"8282A2A4A4A4A4C6C6E6E6E6E6E6E6E6E6E608080808282A2808060808282828",
      INIT_22 => X"8C6C6C6C4C4A4A48060606E6E6E6C4C4E6E6E6E6E6E6E6C4C4C4C4A2A2828282",
      INIT_23 => X"E8E8082A2A2A2A2A4A4C6C4C4A4A4C6C6C6C6C6C6C4C4C4C4A4A2A0A080A4A6C",
      INIT_24 => X"08282828282808080808082828282A2A28280828080808080808080808080606",
      INIT_25 => X"6C6C6C4C4A2A2A4A4A2A2A2A0808080828284A4A4A2A4A4C2A2A2A2A08080808",
      INIT_26 => X"6C6C6C6C6C6C8C8C8C8C8C8C8A8CACAC6C4A4A2A4A4A4C6C4C4C4A4A6A6C8C8C",
      INIT_27 => X"6E6E6C6C4C4C2A2A0A2A2A4A4A6A6A6A6C8C8C8C8C8C6C6C6C6C8E8E8C8C8C8C",
      INIT_28 => X"8C8C6C6C6C4A4A4A4A4C4C6E8E8E8E8E4C4C4A4A4C6C6E6E6C6C6C6C6C6C6C6C",
      INIT_29 => X"CECECEAE8C8A6A484848282826262626E80808082A2A2A2A6A6A6A6C8C8E8E8E",
      INIT_2A => X"28484A2AE8C6A684C6C6C6C6C4C6E8E808E6E6E6E60808084A4A6C6C8C8EAEAE",
      INIT_2B => X"08E8C6C6C6082A2A4A2A2A08E8C6C6A4A6C8E8C6A4A6C6E6C6E80A2C4C4C2C0A",
      INIT_2C => X"E606282828282828484848486A6A6A4A484A282808080808E8E8E8E8E808080A",
      INIT_2D => X"28282828280606060808080808080808280606E4C4C4C4C4E6E6E6E6E6E606E4",
      INIT_2E => X"E6E6E60808E8080A0AE8C4C4C6E8080808E6E6E6E6E6E6E6E404060604040404",
      INIT_2F => X"08060808E6E60808E80808282828080608E6E6060808282A4A4A4A4A4A282604",
      INIT_30 => X"64648484A6A6C6E8E6E6E60808E6E6C46284A6EA0A2A28060A08080808080808",
      INIT_31 => X"868686846464424242424242422222226062628282A2A4A4C4C4A4A4A6A6A684",
      INIT_32 => X"A4A4A4A4A4A4C6C6C6C4C6C6C6C6A4A48484828282828282C6084A4A28E6A6A6",
      INIT_33 => X"08E8E6E6E6E6E6E8282A4A28E6E4E606C6C4A4A2A2A4C4C6C4A4A4A4A2A4A4C6",
      INIT_34 => X"4C4A2A0808080808E6E6E6E60808082A4A2A2828080808082808060608080808",
      INIT_35 => X"E6E6E6E6E6E6E8080A2A2A2C2A2A2A2A2A2A4C4C4C4C6C6C2C2C2A2A2C4C4C4C",
      INIT_36 => X"8E6C6C6C8E8EAEAE8E8E6C6A4A4A4A4A282A4A4A4A4A4A4A2A2828280806E6E6",
      INIT_37 => X"2A4A4A4A4A4A6A6A6C4C4C4C4C4C4C4C6C4C4A4A4A4C6C6EAE8E8E8E8EB0B0AE",
      INIT_38 => X"2A2A28280606082808080808282828282828280828282A4A4A4A4A4A4A4A4A28",
      INIT_39 => X"6C4C2A080606284A4A4A4A4A2828282828282828280808082828282808080808",
      INIT_3A => X"AEAE8E8E8C8C8C8C8C6C6C6C6C4C2A0A4A2828080808082848484A4A6C6E6E6E",
      INIT_3B => X"6A6A6A6A6A6A4A4A486A6A4A4A2A2A2A4A4A4A4C4C4A4A2A4A4A6C8C8EAEAEAE",
      INIT_3C => X"0808080808080808E6E6E6E6E6080808080808282A2A282828282A2A2A2A2A2A",
      INIT_3D => X"E6E608082A2A2A2A4A4A6C8E8E8E8E8E6C6C6A6A4A484A4C4A4A4A4A2A282808",
      INIT_3E => X"EAEAEAEA0A2C4E706E6E6E6E6C4C6E8E2A06E406E4E4C4C4A4A4A4A4A2A4C4C4",
      INIT_3F => X"6A6C6C6C6E6E6C4C4C4A28E6C4C4A4A4A6A4A4826284A4A4A4C6082A4C4C4C6E",
      INIT_40 => X"28486A6C4A2828284A4A28060606E6E4E6E606060628486828484A4A4A4A4A6A",
      INIT_41 => X"4C4C4C4C4C4C2A2A2A2A28282828282A28282A0AEA0A2C2C2A4C4C4C2A4A4A28",
      INIT_42 => X"2828282806E6E606E6E6C4C4E6080808E6E6E6C4C4A2A2A484A4C6C6E6082A4C",
      INIT_43 => X"E6E6082A2A2A4A4A2A082A2A2A2A2A0AC6A6A6A6A6A6A6C6E808082A4A4A4A48",
      INIT_44 => X"6484A6C8E8080A2A2A2A2A2A2A2A08E606E6E6C4A482626284A4C6E8E8E8E8E8",
      INIT_45 => X"A4A4A4A4A6C6C8C6E6E8E8E808E8E6E6080808282828262806E6C4A4A4846462",
      INIT_46 => X"E6E6C6C4C4E6E6E6C8C6C6A4A4A4C6C6C6C6C4A4A4A4C4C4C6C4C4C4C4C6A6C6",
      INIT_47 => X"E6E6E6C4C4E6E6E6C4C4E6E6E608080808E8C6C6E60808080808080806E6E6E6",
      INIT_48 => X"06080606E6E60606E6E6E6E6E60606060606060608282828E6E6E6E6E6E6E6E6",
      INIT_49 => X"4E4C4C4C4C2C2A2A2C2C2A2A2A2A2A2A0A2A2A2A2A2A2A2A0A0808080808E6E6",
      INIT_4A => X"F4F2D2D2B0B0D0D08E8C8C6C6C8C8E8E8E8E8E8E8E8E8E8EB08E8E8E8E6C4C4C",
      INIT_4B => X"6C6C8C8C8C6A6A6A4828282828280A0A0808082A2A2A2A2A2C2A2A0A2C4E90B2",
      INIT_4C => X"282A4A4C4A4A28282828284A4A282826282A4A4A4A4A4A4A6A6A6A6A6A6C6C6C",
      INIT_4D => X"4C4C4C2A2A4A4A4A484A4A4A4A4A6C6C6C4A4A2A2828282808080808E6E6E6E6",
      INIT_4E => X"F0D0D0CEAEAC8C8C6A6A6A4C4C2C0A0A282A4C4E4E4C2C2C2A2A2A2A2A4A4A4A",
      INIT_4F => X"060828284A4A4A4C4A6C6C6C4A4A4A4A6C6C6A6A6A6A4A4A2A28284A6A8CAED0",
      INIT_50 => X"4A4A4A4A4A4A4848282806E6E6E6E6E606080808282828282828280808080808",
      INIT_51 => X"4C4C4C4C4C2C2A2A4A4A4A6C6C4C4A4A4A2A2828282808082A2A2A2A2A4A4A4A",
      INIT_52 => X"AEB0D0B0AEAEAE8C8E8E8E8EB0B0B0B0B08EAEAE8E8C8E6E4C6E6E706E4E4E4E",
      INIT_53 => X"6C6A4A2A0AE8E8E8EAC8C8A6A6A6A6A6C6C6E80A2E5070909090908E6C6C6C8E",
      INIT_54 => X"4A4A6C8C6C4A4A6A6A6A6A484A4A2828282A4A6C8CACAECED0D0CEAE8C8C8CAC",
      INIT_55 => X"2A2A2C2C2A2A2A2A4A4A2A2A2806E6E606060808E8E8E8E8C8E8EA0A2C4C6E6E",
      INIT_56 => X"060828282828284A2828282828280606C4E4E606E6E608082A4A2A2A0A2A2C2C",
      INIT_57 => X"C6C6E6E8E80808080AE6A4A4A4A6A4A4C4C6C6C6A4A4C4E6A6A4A4A4C6C6C4C4",
      INIT_58 => X"08082A4C6C6C6C6C6E6C4A4A2A2A2A284828280808C6C6C8C6A4A4C4C4A4C4C6",
      INIT_59 => X"A4A6C6C6C6A6A4A48486A6C8C8C6A6A6C6C6A6A6A6A6A6C8C6C6C6C6C6C6E608",
      INIT_5A => X"A4A4A4A4A484A4A4A4A482828284A4C6C6C6C6C6E8E808E8C6C6A484A4A4A4C4",
      INIT_5B => X"A2C4C4E4E6060606E6E6C4C4C4C4C6C4C4C4C4C6E6E8E6E6C6C6C6C6C6C4A4A4",
      INIT_5C => X"060828282828284A2A2A2828280606E4E4E4E4E4E4E6E4E4C6E6E6C4C4C4A4A2",
      INIT_5D => X"0A2A2C2C2C2A0A080808080A0A0A0A0808E8E8E8E8E8E8E8E808080828080806",
      INIT_5E => X"282A4C6C8E8EAEAED0D0D2D2D2D0B0B08E8E6E8E8E8E8E9090908E8E6E6C4A2A",
      INIT_5F => X"0828282A4A4A4A4A68686A6A6A4A482808082A2A2A4A4A4A2A08080808080808",
      INIT_60 => X"2A2A4A4A4A4A4C4C6A6A6A6A6A6A6A6A2828282828484A6A6A6A6A6A6A4A4848",
      INIT_61 => X"6C6C6E8E8E8E8E6C4C4A2A2A2A2A4C4C8E8E8E6C6C4C4A4A6A4A4A4A4A4A4A4A",
      INIT_62 => X"6A6A8C8C6A6A6A6A6A8CACAECECCCCCCAC8C8C8C6C6C8C8C6C4C4A4A4A4A6A6A",
      INIT_63 => X"2A2A4A4A2A282A2A282828282828282A0808E8E8E8080808282A2A4A4A6A6A6A",
      INIT_64 => X"2A4A4C6C8C8C8C8C8C6C6A4A4A280808282A2A2A4A6C6C8E8E8E8E8C8C8C8C8C",
      INIT_65 => X"F2F4F4F4F4F2F2F2B08E8EB0B0D2D2D28E908E6C4A4C2AE8C6C6C6C4C4C6E6E8",
      INIT_66 => X"AEAED0F0F2F4F4F2D2D2B2B0B09090B0D2D0D2D0D0D0F2D2F2D0B0AEB0B0D2D2",
      INIT_67 => X"0AE8A6848484A8CA4C6E90B0B08C4A28E808082C2C2E7092B2B2B0908E8E8E6C",
      INIT_68 => X"A4A4A4A2A4C4C4C4C4C6E6E6E6E6E6E60808282A2A2A2C2C4C6C6E6E6E4C2A0A",
      INIT_69 => X"2828080606060606E606082A4A4A2A2826260606E6E6C4C4848464848484A6A6",
      INIT_6A => X"C6C6C6C4C4C4E608062828282828260628282828280808282626484848282828",
      INIT_6B => X"E6E6E6E8E6E6E8E8E8C684826262628262626262626282A4848484A4A4A4A4A4",
      INIT_6C => X"2808082808080808284A4A6C6C4A28080A0A0A28282828282A282828280806E6",
      INIT_6D => X"0606060606060606C6C6E6E8E8E8E8E8C6A6A4848484A6A6E8E8E8E8E808080A",
      INIT_6E => X"C6C6C6C6C6E6E8E8C4C4C6C6C6C6A4A4626262626262648482828484A6C6E4E4",
      INIT_6F => X"082A2A08284A4C4C6C6C6C6A4A482828E6E6E6E6E4C4C4C4C4C4E6080808E8E6",
      INIT_70 => X"2828282A2A28282A4A4A4A4A4A4A4A4A2A2A2A2828080606E606082828280808",
      INIT_71 => X"2A2A2C2C2C2A0A0A0A0A2A2C4C4C2A2A0A08E8080A0A0A0A2A2A2A2A2A2A2A2A",
      INIT_72 => X"0808082A4C6C6E6E8C8C8E8EAE8E8E8E6C4C4A4A4A4A4C4C4C4C4C6C6C4C4C4C",
      INIT_73 => X"0808062828484A4A8A8A8C8C8C8C8C6A4C4C4A4A4A6C6C8E8C4848686A6A4848",
      INIT_74 => X"6E6E6E6C4A4A2828484A4A6A6A6A6A6A4A4A4A4A484848482828284848282828",
      INIT_75 => X"484848282A4A4A4A6C6C6C6C6C6C6C4A4A4A4A4A4A4A4A4A4A2A2A0A0A2A4C4C",
      INIT_76 => X"2A2A2A08E6E6E6E808284A6C6C8E8EAE8E8C6C4A6C6C6C6C8C8C8C8C6A6A4A4A",
      INIT_77 => X"282828484848482848484828280808E80606060628284A4A2A4A4C6E6E6C4A48",
      INIT_78 => X"A8C8EA0A2A2A2A2A4A4A4A4A4A4A4A4A2A4A4C6C6C6C8C8E8E8E8E8E6E8E8E8E",
      INIT_79 => X"2A4C4C4C6E90B0D2D2D0B0AE8EAEB08E6C6E6C4C4C6E4C2A4C2C08E8C6A6A8A8",
      INIT_7A => X"684828284C6E4E0E4C2A2A4C4C2A2A2C6E6E6E6C6C8E8E6C6A4A482848484828",
      INIT_7B => X"A4848484848484A4C6E80A2C2C2C2A2A08082A0AEAC8E80AE80A0A2C4C4C2C2A",
      INIT_7C => X"62626282A4A6C6A4E6E6E6E6E6060628C4C4A4A484826262606282848484A4A6",
      INIT_7D => X"08E8E8E80A0A0A0A08080A2A2A2A2828E6C4A484828262626040406242406260",
      INIT_7E => X"4A4A4A4A482828060828282A4A4A4A4A282A2A2A4A4A48280808080806060606",
      INIT_7F => X"2A28080806E6E6E6E6C6C6C6C6C6C6E8E6E6E608080808082848484848282848",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_110_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_110_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(70),
      ENBWREN => enb_array(70),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[16]\,
      O => ena_array(70)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[16]\,
      O => enb_array(70)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_1\ : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    enb : in STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ <= \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_1\ <= \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"12240000000000000000181F800000E00000000070100461FE8D727040160000",
      INIT_01 => X"000000000000000000000000000000000000000000000000001700000008C003",
      INIT_02 => X"00000000180001833B4A30119010000030780000077C0000000000000000F000",
      INIT_03 => X"0000000000000000002D000000016E0D484A00000000000000801FFD00000070",
      INIT_04 => X"0000000076F80000060000000003F00000000000000000000000000000000000",
      INIT_05 => X"9D21000000000000030012B600000099480000E01000D28117F8002F30862000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000034408",
      INIT_07 => X"70000000000025D81FD4E05807C6380000000000600004000F00000000030000",
      INIT_08 => X"0000000000000000001B000000068012A69E8000000000000000008000000081",
      INIT_09 => X"0001000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"738480000000000000004B00000001800300000000000B78979124D1390C0000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000020000",
      INIT_0C => X"1D240000000193F909F81A4800181C000018000001F800000000000000000000",
      INIT_0D => X"00000000000020010020000000000402E269C0000000000000001E0000000080",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"5C70E0000000000000000000000000010004000030008EF0A0A001F41A000000",
      INIT_10 => X"0000000000000000000000000000000000000000001000D000A0020000000002",
      INIT_11 => X"42020000200088E6411C00280200000000000000000000000000000000000000",
      INIT_12 => X"000000000000019800800000000008060942E0000000000000000000000000C2",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"8B3100000000000000000000000001E4801080000000BDE0CB2CC01A00000000",
      INIT_15 => X"00000000000000000000000000000000000000000005010000E001C000000005",
      INIT_16 => X"0001380000014CE14043C000FCC0040000000000000000000000000000000000",
      INIT_17 => X"00000000000047314C0009F00002840033F5C0000000000000000000000001F9",
      INIT_18 => X"7FFFFFFF00000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0576C00000000000000000000000019F3A00020000096D8640000000333FFC00",
      INIT_1A => X"00000000000000000000000000000000000000000007003E3180090360008400",
      INIT_1B => X"70B2E00000294EBC180028C8F71E00001C1FFFFF800000000000000000000000",
      INIT_1C => X"00000000000000060291888000C02601E0F9004000000000000000000000019C",
      INIT_1D => X"0003C0FFF8000080000000000000000000000000000000000000000000000000",
      INIT_1E => X"E03E40000000000000000000000001983B48C8001C215F46F72099F729E00000",
      INIT_1F => X"0000000000000000000000000000000000000000000140B60019D8640F000202",
      INIT_20 => X"36AC2A0000001714C00F8238A77DE003000000FFF80FF8000000000000000000",
      INIT_21 => X"0000000000803AA00018C02130000302059DA002800000000000000000040118",
      INIT_22 => X"0000000000FFE000000000000000000000000000000000000000000000000000",
      INIT_23 => X"E069D800800000000000000000040018FF523F0C000043A491029D3B33DB5883",
      INIT_24 => X"0000000000000000000000000000000000000000000C0004E609824030000001",
      INIT_25 => X"9E10090100036BE5916A0F32FEF91F800000000007F800000000000000000000",
      INIT_26 => X"000000000006000C120B8ED181000001F074E0008F0000000000000000000000",
      INIT_27 => X"0000000007000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"1060220480000000000000000000000096FF070100C377658130000405043EE0",
      INIT_29 => X"000000000000000000000000000000000000000000E26F80120C8B5080000001",
      INIT_2A => X"04FA30E000005069861020600500E36400000000000000000000000000000000",
      INIT_2B => X"0000000000047F8006008B518000022018217000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"78316C81000000000000000000000000013F4030000C8F490000000225CCC824",
      INIT_2E => X"00000000000000000000000000000000000000000052CF7F86009B7180000000",
      INIT_2F => X"01E3E21C001C7A490040000A9E259E84000000000000000000000000001C0000",
      INIT_30 => X"000000000063843E9C001A10800000001F0C2E01000000000000000000000000",
      INIT_31 => X"001800FFFFFFC000FC0003FFFF7F00FE00000000000000000000000000000000",
      INIT_32 => X"04420620000000000000000000000000010996830000A4CB1200DB2F5381D117",
      INIT_33 => X"000000000000000000000000000000000000FC000062901D2201994080000000",
      INIT_34 => X"10C02A25E3A1011268201428C08B0D16FFFF003F000000000000000000000000",
      INIT_35 => X"3C0800707003308006019C31C000001C00060A00800000000000000000000010",
      INIT_36 => X"00000000000000000000000000000000000000001C0000000000000000000000",
      INIT_37 => X"030603A040010000000000000000000030D90C0C7C5E51D2A0008E76D0880E90",
      INIT_38 => X"00CF0108000000000000000000000000050000030812FE00800000386CC7800C",
      INIT_39 => X"080001021A639FFF80008E189D51C18B00000000000000000000000000000000",
      INIT_3A => X"1084CFFC019CFB18008F81816C00803080018172080000000000000000000020",
      INIT_3B => X"0000000000000000000000000000FF0000001021000000000000000000000000",
      INIT_3C => X"03F1829835C0000000000000000000C80000202304D88C040000001D49121503",
      INIT_3D => X"00C180C0100000000000000000000000017800078942FD21300181006C780000",
      INIT_3E => X"06D86D88C0841E84004010406060545300000000000000000000000000000000",
      INIT_3F => X"84C0DC00C423E870403858100C0000004003418A000800000000000000000004",
      INIT_40 => X"00000000FF000000FF0000000000FF000000008C1F0000000000000000000000",
      INIT_41 => X"C0DE875A280000000000000000000060024C210309E8800CC01810511080B212",
      INIT_42 => X"22FE0000870000000000000000000000042A00E0702B4C001003834180008019",
      INIT_43 => X"000401004822009C020010000B91EB300000000000000000FF00000000000000",
      INIT_44 => X"037800003E0AAA7F9FF8607BF86000000F024DC0000700000000000000000061",
      INIT_45 => X"000000000000000000000000000000000000E020280000000000000000000000",
      INIT_46 => X"C00CFD3F9F013FFC00000000000000039E7C080410123E0343904E8010A489B0",
      INIT_47 => X"F3C0188080000000000000000000000080600000079B46A0000789A46C07FE77",
      INIT_48 => X"002032060743FB80CC8401900023008400000000000000000000000000000000",
      INIT_49 => X"0D54000061ADC04000F00524007FFEFFCC0E77CDC801581CF030000000000000",
      INIT_4A => X"00000000000000000000000000000000FC3FFF20033F00000202010000000000",
      INIT_4B => X"F8417801094001FC00023C2000400300C00F012100C8143261140010C24247A0",
      INIT_4C => X"00009FE000B00166780200C00000000086B000000976928800003101237FFFFF",
      INIT_4D => X"3E601C04083010D60C4880043170F92000000000000000000000000000000000",
      INIT_4E => X"80B00000018D136000009C4DA395FEFF4F19FC0B0800030C100320BB8001F000",
      INIT_4F => X"000000000000000000000000000000003F8000F8183C00E08309000000010084",
      INIT_50 => X"FFE495760901124980020E83C0101100003F63E107E5CA830106001308162920",
      INIT_51 => X"0E0FFE3C0000FC21FEA10043000F04880DB0000000D904600000030258AF1FFF",
      INIT_52 => X"80C6000003C9822FF391E0080030144800000000000000000000000000000000",
      INIT_53 => X"07B80000007002E00000F0081868F9FFFFD1BEC4C1045B100007007F42808000",
      INIT_54 => X"00000000000000000000000000000000040007C000000026FD00FC0100016089",
      INIT_55 => X"03F79B09A1008011680100984EBDC0000020000F8DFFFC363CC00BF840511248",
      INIT_56 => X"80000041000000000016000100002088019800000150311000001C78307DFEC0",
      INIT_57 => X"00000000C1FE36032F09011F5281914000000000000000000000000000000000",
      INIT_58 => X"06980000007032310000018E603D60FFFE06CDAA0900F56050801C7CCCB10000",
      INIT_59 => X"0000000000000000000000000000000000901018FE000F0003D9FC8000010188",
      INIT_5A => X"FFF057561900503834035700582018000007BCC01C7FE3831C123F40E089A420",
      INIT_5B => X"1E3E01120000007030BB387FC010808A2190000001400F30000000F6D51D1FDD",
      INIT_5C => X"F8010000000C7E99D5E500F80001BF00000C0249010000000000000000000000",
      INIT_5D => X"23980000006403218180007460467EFFE6FF19B41400803880D0058C0C103C00",
      INIT_5E => X"00000182A000000000000000000000000619BF83C00000003C61FC000720343A",
      INIT_5F => X"FFF7EC12000021352C0001C8190680133842000000C1FFFC8008000003402800",
      INIT_60 => X"800181003F31FF8014007FFCF000180248900000001C000800000F113C415FFF",
      INIT_61 => X"18F0000000304FF974D00700FFA5100000088BF14C0000000000000000000000",
      INIT_62 => X"089000000128169E000000312E34C600001FE3E6040020ACEDF61C041B3C0000",
      INIT_63 => X"00006401360000000000000000000000F000013C038000000000001FC800803C",
      INIT_64 => X"FF00D188C800001E020E00420161C00387D80000001E8D8390001F0000C2E700",
      INIT_65 => X"FFFCE07D0F80C00EF78F04000C000000169800000020483CC00000132022401E",
      INIT_66 => X"10340000000F23F9F681B107FF0E090000239900DA0000000000000000000000",
      INIT_67 => X"149000000060C33800000016C09BDBFEF0FC066110000012401BFC090C8409F8",
      INIT_68 => X"004C600064000000000000000000000042B800330001FF00001FFFFC20000030",
      INIT_69 => X"00E1D21B02000042227EC3E264E0C1DFE3180000001F104FFCA333FBFF7BF200",
      INIT_6A => X"67018000FF4C1EFE600060407F9200001090000000708197F00000361059BFFF",
      INIT_6B => X"1C8C0000008001B9EB07F3FFFFE70400000800000E0000000000000000000000",
      INIT_6C => X"339000000041377FF80000000D4D77FC70009844860000050080799004213060",
      INIT_6D => X"004220000000000000000000000000003FE1FE0F3F78E1FE7FE1017FFDDFFE00",
      INIT_6E => X"FFF93E26000001A310530C1F1C80167FF36000000000F8C76542999EFFE73C00",
      INIT_6F => X"843E0027C7E1BE0343F0C13C79FCF3FC3390000000610CFBFC00007179C758FF",
      INIT_70 => X"03F0020000000000E5301EAFFDFFC9E0068A000003E1C1000000000000000000",
      INIT_71 => X"C010000000001BDBFE00000267E65E000001CF082D4100A73031000067402001",
      INIT_72 => X"00C4C6000024810000000000000000001F2F60F0C03F7F0C003C73FE79FE780C",
      INIT_73 => X"00000FC3CBA60080900800006000173880258200000000301E296012FFFFE541",
      INIT_74 => X"9FE00E1C79E0780F1800000F3F0FFFD8C110000000406FDBFFC380089238A006",
      INIT_75 => X"FC9EF1000000003887A0003CFFFFF95C009FE180185CC1000000000000000000",
      INIT_76 => X"C300000000C06FD8000000D220395FFFC03C016800000050841800000080040C",
      INIT_77 => X"122A6000004600000000000000000000E0F20E0FCDFC1F0007E000000037FFF0",
      INIT_78 => X"004078DE881200400004000030600C8360C2380000000084F77E4008FFFFFF5E",
      INIT_79 => X"F08200018881C6F801C390070003809C8600000000004FDBF600005C001A0CC7",
      INIT_7A => X"78213C00000000833BB46004CC1C03ED060F8000079100000000000000000000",
      INIT_7B => X"04000000000086DAFF80005E01042F9000000ED8004600D8280E0000304002CC",
      INIT_7C => X"0021F30E018111000000000000000000FFE0000898D01E06C0000000F8007804",
      INIT_7D => X"18000F1C002500A8E104800002000490017E3C000000000401E20002C4E1F893",
      INIT_7E => X"FD32400E00008360FC00001880800E852400000000007D9887000004A3642EF0",
      INIT_7F => X"11009C000000000C01E00800F2001F9B00B81000003018000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\,
      ENBWREN => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6C2000000004D93B8000000883946FFFFFFF0680009300007846000020020000",
      INIT_01 => X"196F020790BC4C000000000000000000FFA20006008800383F00003000006004",
      INIT_02 => X"0001FF80009700527E6400000100024C99E01E00000000C00DA680000E3FE36D",
      INIT_03 => X"DFBE0000C9F1398080FE40030418000468200000002102039F7E000D44960000",
      INIT_04 => X"08D8390000000000822600000FFC8EBE8C68EC0B789C37400000000000C00000",
      INIT_05 => X"5E200000002006400000003900EF64000000030000061EF03C66000000400204",
      INIT_06 => X"B9B1F9FF813C08B000000000000000003FF60002000000040C0118F3F2F8C024",
      INIT_07 => X"00000044001961823F72000000200007D8C15900000000008094580016000019",
      INIT_08 => X"FFF60403E03F00CB02FF9818FFF03E059A200000002363440000003994CF7EC0",
      INIT_09 => X"0011880000000000C507840037FF7FC1BBF9E178817D033C0000000000000000",
      INIT_0A => X"B020000000090B400000003A187F55C1000000400024422038FE000000200100",
      INIT_0B => X"386FF77FFF7F103C0000000000000000FFFE040100023FE3C626FF081FFFFFC4",
      INIT_0C => X"0000012000318460073A00000002010787802800000000008D398C8017C100B8",
      INIT_0D => X"FBF60009FBC0F860FB000140000FC1FB4440000000301B400000003B0AB35000",
      INIT_0E => X"060C0D0000000000180A66301080809FA47FFFF7FDFFCC22C100000000000000",
      INIT_0F => X"6440000000701136000000319EFD70000000191C001000A27CE2000000023F82",
      INIT_10 => X"243FFFF039FF4080E000000000000000077C3C00C3F000180073800000013103",
      INIT_11 => X"FFE0032300008000C30E0400400000803046ED0000000000980C339013FF7F77",
      INIT_12 => X"C07C3C00E8330F9DDEE0BF7818001806E04000000057D833FF0000349F5977FF",
      INIT_13 => X"0A02C500000000001A1638641F80017DEF3FFBFFF1FF40060000000000000000",
      INIT_14 => X"9240000000176E100003FF14B052F00000DFFBA0000180221C26000000180180",
      INIT_15 => X"8DA3FF9FE77040110000000000000000F9EC00806FFFFF9C80FF801C79F80C00",
      INIT_16 => X"000000E9820008BD80020000C01819804A51C200000000001C060A9C00000000",
      INIT_17 => X"22FC80007FFFF08F803FF783C00F798258800000001870A000000014F653F000",
      INIT_18 => X"09C08A00E7DFB800940B26E20AC007F05AF3FFFFAFFECC400F805F0CE56231EF",
      INIT_19 => X"C1040000001B022000000020DF0EA200000001AFE400003602020000801C7D4A",
      INIT_1A => X"526FF7F661FFFE01213C00FF16F4910018088000217EFC0101000FE3FC30403C",
      INIT_1B => X"000000197FE0003F18020000800003820000419F000380FF140FFFCF84C7000F",
      INIT_1C => X"1F88000020190FF00904C00007FFE01281800000003B7560000000064CE2A000",
      INIT_1D => X"68006200090001FF840CE731F6E00003EAE39FF0EFFFFB1C0938009C121C1E18",
      INIT_1E => X"BC000000007FA506000000028F6CA0000000002103FE3F3FC0160000C0000786",
      INIT_1F => X"45883FF87FFF7F030107CF00EC460E00F000C0001FFF01FC01FECE000002F8C1",
      INIT_20 => X"0000001FFF3FFCCFC0060000C0000386000071180007FF0080041FE93DF88F00",
      INIT_21 => X"F8F801C0084FFE1FF80003079FE000FD490000000029C020FF0000239F110000",
      INIT_22 => X"000278003800FF83E016EE80600007FF2B47FFE003FFFF80204FFF647D018E80",
      INIT_23 => X"02000000003ACA40003FFF631FC12FC00000003FFF08C041FE060000E00C0182",
      INIT_24 => X"88EFFF6009FFE18C1111FCD990018400FFF0F8004B86FFC7F6D8020000030000",
      INIT_25 => X"F7E0003C7FE70001CEC40000F80A008000004E60001800008803E1D626000000",
      INIT_26 => X"FE3FFFFC80390007FFFF800000000001A6000000002AD4400000000BFF490003",
      INIT_27 => X"0000002180003EFF04241F83BEFE00001C4EF9F848BFC0470604000202C09400",
      INIT_28 => X"900000000189A880000000087F33000000007FE3FC718010203C00007E0A0080",
      INIT_29 => X"58FFF0FEBE7E00018001F80001000FFF07FFFBF031E01FF00006FE7FE0000000",
      INIT_2A => X"000000318F981D10003C00007EA701800000090080400000080BDE80CE000018",
      INIT_2B => X"E01BCE0183FCC0003FE0000D0E36000038000000023AA5180000001B31922000",
      INIT_2C => X"00001FF000000000000BC08014020024A36FFEFFF84EA00DB38277F183000FFF",
      INIT_2D => X"0000000006010283800000366196600000000039F0000F10000400002FF20180",
      INIT_2E => X"025FFFFFFFFD9FC10180380FF8000FFF1C807FF000FFFFC00003FFC180FE0F0E",
      INIT_2F => X"000000277CC1E0180000000007FE01000000002100980000000398003AE00000",
      INIT_30 => X"0007003E800EBFFF8003FC279F0106C000000000063C04000FE003B6EE004000",
      INIT_31 => X"00000007000C0000080000002AF03C10BEE3FFFDC83F9FE099401FFF30000FDF",
      INIT_32 => X"00000000001161000000003FA27A4000000000200701033C0018000003FFF300",
      INIT_33 => X"3F7FFFFFCF1F7E001B7E0003F0000DDFFFE0788FF801E07FFFF00020FF7EF000",
      INIT_34 => X"0000003F3800001E0F98000083FFF30000001F00000E0000210000001E000001",
      INIT_35 => X"F00370E7FFB07C007FFF03FA8C0801E000000000000B20000000003F3806DF40",
      INIT_36 => X"000011E0013A08000780690026000000FFFFFE7F6E3FFC403B18000000000DFF",
      INIT_37 => X"00000000000482000000002F3B64404BE000003F3C00000F6EA0000081F3FB00",
      INIT_38 => X"3C7F06FF083CE1DC3F1887C000000CF887F01F300FC400F007FF7FFF03940000",
      INIT_39 => X"0FFFFF0003E00F1FFFF000000107EE000000193C0030001803C0348020000000",
      INIT_3A => X"837FE0E7C3FF8007C0003FFF04FFEE0000000000000684000000032FC16CC000",
      INIT_3B => X"0000130EF000000000201C0004000007BFFF2BFFAFFF7E06322001EE000001FF",
      INIT_3C => X"00000000000004000000802FA4E0000000000000000000CBFFF0000020800200",
      INIT_3D => X"FFFC3FFEFFFF7F2000000007800000010007FCC07FFCE10000E000F82781FF38",
      INIT_3E => X"000000000000000BF1C000003C000200000080010C0010000010803F80000007",
      INIT_3F => X"FFC0EFDEC00F7000000FE00018780000780000000000140000000036B4900000",
      INIT_40 => X"00000301C0007FFF2AEFD6B7E2800007FFFE2FF9FFFE0C302140000380006000",
      INIT_41 => X"000000000000000000000031BB958000000000000000000BD0E000007C008400",
      INIT_42 => X"FFFF3FFFFFFA1F6403000000000070007FFFF000E00137933C01BC00003F8200",
      INIT_43 => X"000000000000000746C000003E0004000000300000E0000005F7C14FF00000F6",
      INIT_44 => X"001F3FF00380E77640000300C7FFDF0C01FFFF000000000000000011FB489800",
      INIT_45 => X"000031F80000000003FBFECFCC000007F7BF5FE7FFF29C4D0E00002000001800",
      INIT_46 => X"703CC7FFF0000000000000192E870F000000000000000005CE0000001E001000",
      INIT_47 => X"7F08F3FFFFF7FF8180A20000000601C0DF800346FFFE8060003C000FE0002400",
      INIT_48 => X"00000E0000000001608000003E0BE80000000001FF1E000007FBFA6B98000003",
      INIT_49 => X"099F1F00FE3FFF8C1C0FC00004078001C6000E00FF7000000000000024A80003",
      INIT_4A => X"00C000000000000007B6FBFDC40000008E3E7FFFFFFFBEF383820018800D8000",
      INIT_4B => X"0C60CC1F7FFDF0000000001DB23800000000000000000000000000001F28E000",
      INIT_4C => X"207E7FFF7FFFFFF607000009800D0000C080990E87F9E7400001800F07000000",
      INIT_4D => X"000000000000000000000000170E500000000000000000000209FB7590000000",
      INIT_4E => X"C02001C02007011E0000780038000000000041FFC38FF4000000000C10A20000",
      INIT_4F => X"0000000000000C000100FFD998F80003003E17EFEDFF7FE0080200081E070000",
      INIT_50 => X"0000788178FCC6000000000498E400C000000000000000000000000009142000",
      INIT_51 => X"FFFFFAFBE5BFFE000806000FEE827C00EF7F89000100743080003FFE00000000",
      INIT_52 => X"0000000000000000000000000A40C000000400000000800000007BE028030000",
      INIT_53 => X"3FE1841800F0042C000007FFC8000000000026803F0180030000000281440000",
      INIT_54 => X"003000000000700001B03FC0B0000002F1F9FF887FBFF800010400000103F800",
      INIT_55 => X"000008066431C000FDDC000623880000000018000000000000000000040CC008",
      INIT_56 => X"008EBFDFEFFBEF002020000200FC009F33C1C1E3E03C1C07000004C37F000000",
      INIT_57 => X"00000000000000000000000000000000000000000000074000301B63F0000002",
      INIT_58 => X"E0003EF0FC8DE004FFE007F8EFF80000000004E7FCFF800007FFFFF550080000",
      INIT_59 => X"0000000000000000017B1A1DB000000003807FFFFFF7D00001C044020F180139",
      INIT_5A => X"00000E98080F8C0027C37F7E018A000000000000000000000000000000000000",
      INIT_5B => X"00F6C7FF0FFFC00001080603F8000000C37D3F071FC0C0100F38003F001FE000",
      INIT_5C => X"00004000000000000000000000000000000000000000000000BF9403A7000000",
      INIT_5D => X"017FC007F83E0000000001E7BC003EC0000003F805C79C001CFC037C84508000",
      INIT_5E => X"0000000000000061004FA80080380000803E04DE03F7C3000010020000007F00",
      INIT_5F => X"0000000000003F807FFC03E7276000000000C000000000000000000000000000",
      INIT_60 => X"E07E9C38CFFFF600000018000000000F8001F0000103C00000000160E3F6001E",
      INIT_61 => X"000016000000000000000000000000000000000000000100804FE000400000E0",
      INIT_62 => X"00E019C0000000000000000003FF7F03FC00177F3FFFFFFFE33FFEF022E00000",
      INIT_63 => X"00000000000000000007F88300000000001CE7F1DFE0B40000000001F0000780",
      INIT_64 => X"04FF197FFF80131013FF015C3800000000003000004000000000000000000000",
      INIT_65 => X"03043211FF8F18000000000081FE30060000001F808000000000006F80000030",
      INIT_66 => X"00008000005800000000000000000000000000000000079D0009E0E300000000",
      INIT_67 => X"84018000F80F00000000006838A2FFFFF0002000008FF3FFFFE6F90FCD800000",
      INIT_68 => X"0000000000000FE770133B6600000007836020003F4F9C0000000000B4300013",
      INIT_69 => X"87F66000000C02038EF8191BFFF800000000C000002E000C8000000000000000",
      INIT_6A => X"030004041C78780000080000000007FF0FD803FE8009F80000000020001C83EF",
      INIT_6B => X"01980000000000010C1FCFFFE0000000000FF3DFFFFC19FFFC01F60800000023",
      INIT_6C => X"003E39F01F6110E000000011C007EF6000037007FF002060003FFEF0000D1FC0",
      INIT_6D => X"00001F0FFEC413E7C007F60000000000100000040809F000000000000003CC00",
      INIT_6E => X"7C0008C03800000000000039F8C078001C8000000001000001C00E1CFF7F7FFC",
      INIT_6F => X"00000000183F00000000000084FF800F0001080080001E1E00000000FF6F3808",
      INIT_70 => X"B00302000000F0FFFFF700FFF803FEFFFFFC3800000037BFF0425E9000000000",
      INIT_71 => X"FFC000001800039FC1E0003E037C000FFCFE07F00739F897237F600400012010",
      INIT_72 => X"F8FFFEC3C0602C1FD060000000000000000000006067000000000000800003FF",
      INIT_73 => X"071F7E3FF8BFF13FFF8007E4000F0083A01CC002000C87F37C7FFFFFFFF33FF1",
      INIT_74 => X"C0000000038E000000000000BE0B0003070FE00731800000F8000003000DFC41",
      INIT_75 => X"FC18000420040F03FFFE7F000FF9C3F3FFFFE2000000E080CA30000000000079",
      INIT_76 => X"F8073EF09C000C001BE7388000000079FC3FE01E8FFF801400FC03E9C0C00001",
      INIT_77 => X"FF73F33F013A4C3C1F9FC0000000007160000000001C1000000000017FFFFC00",
      INIT_78 => X"000007FFF0001FF0000FF000778007FF1E030800000103CF00007FFFFFF91FC3",
      INIT_79 => X"20000000000000000000000000000400FFFC002003FF8106E0830E4CE3FC07C8",
      INIT_7A => X"D9E023C6A7FEE03BFFF7C0E7FE7F7FFE763FFEE7FF7F5E0000801E0000000041",
      INIT_7B => X"03F3E407F00EBE803880007800000000008000000004003B8000000000031FFE",
      INIT_7C => X"1CE026C8018F7CFFC0F807FC0000000080000000000000000000000000101F7E",
      INIT_7D => X"00000000010000001000861C00000211830003F0F003FC7E7FFFFF03E7FFFFFE",
      INIT_7E => X"0000000002000000000000013FCFF00F007FFF83788707C00100FE3FFFE00C00",
      INIT_7F => X"80C3E03F000007FDFF800FFBFFFFFC000FF3E0FFC040000C7F1FC00000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\,
      ENBWREN => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => addra(18),
      I1 => addra(16),
      I2 => ena,
      I3 => addra(17),
      O => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(16),
      I2 => enb,
      I3 => addrb(17),
      O => \^device_7series.no_bmm_info.sdp.cascaded_prim36.ram_t_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized90\ is
  port (
    p_106_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized90\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized90\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized90\ is
  signal ena_array : STD_LOGIC_VECTOR ( 71 to 71 );
  signal enb_array : STD_LOGIC_VECTOR ( 71 to 71 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFC0007FFFFFFE0FFFF87F0C0000007FFFF04FECFFFFF",
      INITP_01 => X"07FFE00007FC1E0001FFFFC00FFFFFFF003FFFFFFFF000FFFFFFFF00FFFFFFFF",
      INITP_02 => X"F83FFF01FFF000103F00070FF000FEFFFF8F1FFFFFFFFFFFFFFF80000F008000",
      INITP_03 => X"3FFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFF",
      INITP_04 => X"FFFFFFFFF7FFFFFFFFF0FFFFF83FFFF0FFFFF89121FF70000001FF00FFFFFFFF",
      INITP_05 => X"FFCFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF080CE3FFFC1FFFFF00180308001FFF",
      INITP_06 => X"FF83F807FFF00000000300FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFF811F000D3FFFFFCF0FE0000101FFFFFFFFD9FFFFFC001FFFFFE3FFFFFFFF",
      INITP_08 => X"003FFFFFFFC7E7FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFF83077FFFFFE13F100FF00C0100FFFFFFE01000000403FFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFF0FFFFFFF801F83FFFFFFFC000C1FF8FFFFFFC0000827F",
      INITP_0B => X"FE0000FFFFFFFFFE00003FFF83C000FFE1FF0FFFFFFFFFFFFF1FFFE0FFFFFFFF",
      INITP_0C => X"3FFFFFF3FFFFE3FFFFFFFFFFF8000003FFE3FFFFFFFF0007FFFFFFFFFEFFFFFF",
      INITP_0D => X"808003FFFFFC7FFFFFFFFFFCFFFFFFE3FFFEFFFFFFFFFFFFFFFFFC8FFFFFFFFF",
      INITP_0E => X"F0E7FFFFFFFF0C07FFFCFFFFFFFFFFFFFFF807FFFFEFFFFE701FFFFE63FE0000",
      INITP_0F => X"FFFFFFFFFFFC3FFFFFFFFFE000FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFC7FBFF",
      INIT_00 => X"08282A2A080808E60606E6E60808082A4A4A4A4A4A4C4C4C6C6C6C6C6C6C4A4A",
      INIT_01 => X"E6E6E6E6E608080828280606060606060606060608080806E6E4C4E6E808E8E8",
      INIT_02 => X"08080806E6E4E4E60808E6E8E8E8C6A4A4C6C6A4A4A2A4C4A4A4A4A4A2A2A2C4",
      INIT_03 => X"2A2808E6E6E6E6E6082A2A08080808084A4A4C4C4C4A2A2806E6E4E6E6060828",
      INIT_04 => X"C4C4C6E6E8080808080808080828282A2A2A4A4A4C6C6C6C2828282A4A4A4A48",
      INIT_05 => X"4C4C4C4C2A2A2A2A2A2A2A2A2A2A2A2A4C2A2A0A0808E8E8E6E6C4C4A4A4A2A2",
      INIT_06 => X"4A280808082A4A4A4A4A4A4C6C6C6E6E6C6C6E6E6C4C4A4A2A2A4A6C6C6C6C6C",
      INIT_07 => X"28282848484A6A6A484848484848282828282828282828280606264848484A4A",
      INIT_08 => X"0608284A6A6C6C4C4C4C4C4C6C6C8E8E8E8E6C6C4A282828282A2A2A4A4A4A28",
      INIT_09 => X"6C6C6C4C4C4C4C4C8C8CAEAEAE8C8C6A6C4A482828282808E8C8A6A6A6A6A6C6",
      INIT_0A => X"2A2A280808080A0A2A2A0A0AEAEAEAEACACAA8A6A8C8C8E808284A8CAEAEACAC",
      INIT_0B => X"A4C4C6E6E6E6E6E6E6E60808282828260808080808080808080808080808282A",
      INIT_0C => X"86A8C8E82A2A4A4A2A4A4C6C6C6C6C6C4C6C6C6C8E8E8E8E8CAEAE8C8C8C8C8C",
      INIT_0D => X"C4E6E6E6E8E8E808282A4A4A286A6C6A8CAED0D0B08E6C4C4C08A68466666846",
      INIT_0E => X"86A8C6C6E62A4C6E2C0A08080808E8E8A6C6E8082A2A06E4C6C6C6C6E8E6C4C4",
      INIT_0F => X"A4A4A4C6E60828282828280806060606080808E8A8A6A6C6A6A6A6A484848484",
      INIT_10 => X"C6C6E6E606060606C6C4A4A4C6E6E4E408E6E4E6E6E4E4E4E6E4C4C4C4C4A4A2",
      INIT_11 => X"4C4C4C2C2A2A2A2A0A0A2A2A0806062608E6C6A6A4A6C8E8C6C6C6C6C6A6C6E8",
      INIT_12 => X"4A4A4A4A4A4A2A0A2A2A4A4C6C6C4C4C4A2A2A2A4A6A6C6C6C6C6C4C4C2C2C2C",
      INIT_13 => X"4A4828280628280606E6E6E808080808E8E6E60828284848484868484A4A4A48",
      INIT_14 => X"08080808E6E6E6C6C4E6E6E6E8E8E6E808082828282808E8082A2A4A4A4A4C4A",
      INIT_15 => X"C6E6082A2A2A2A08E8E8E8E8E6C6C6C6C6C6E6E6E6060808E8E8E6E808080808",
      INIT_16 => X"282A4A4C4A2A4A4C4A280808E8C6A6A4A4A4C6E6E8E6E8E8C6E6E606E6C6A6A6",
      INIT_17 => X"4828282808C4A282C2E60808082808080606060828280606E8E8E8E8E8E8E808",
      INIT_18 => X"E8C8C6A4A4C6C6C6E6E6E6E6E6E6080808080808282A4A4A2A08060608284A4A",
      INIT_19 => X"4A4A4A6C6C6C6C6C4C4C2A2A282A4A4C6C6C4C4C2A2A2A2A2A2A0A0AE8E8E8E8",
      INIT_1A => X"AC8C8C8C6C6A6A482A28080808282A2A6A4A4A4A4828484A4A4A4A6A4A4A4A2A",
      INIT_1B => X"2A2A2A082A2A4C4C6E4C2A080808282A48484A4A6A6A6C6C6C6C6C6C6A6A6C6C",
      INIT_1C => X"2A2A4A4A4A4A2828080A0A0A2A4A4C6C8E8EB08E8E6E6C4C4C4C4E6E6E6E6E6C",
      INIT_1D => X"4A48280808082A2A4A4A4A4A484A4A6A4A4A4A4A4A4A4A4A4A4A2A2A2A4A4A4A",
      INIT_1E => X"2828484A4A28080808284A4A4C4A28060808080808282828080808282A4A4A4A",
      INIT_1F => X"E6E6282A4A4A2A2A2A2A28282A2A28282828284A4A6A6A6A2808E6E6E6E60808",
      INIT_20 => X"4A4C4C4C6C6C6E6E6E8E8EB0B0D0D0D2D0D0D0D0D0D0D0D0AECECECECECECECE",
      INIT_21 => X"A2C4E6E6C4C2C4E6C2E4E4E4C4E6E60606284A2A2A08080AA8A8A8A8AACAEAEA",
      INIT_22 => X"E8EA0AE8E8E8E80A2A080A2C2C2C2C0AE80C2C0CA8846262C4A2A2A4A4C4C4C2",
      INIT_23 => X"0608280808060606080808080A2A4A4A4828282A0AEAEAEC0CEAEA0AE8C4E608",
      INIT_24 => X"0808080808E8E8E8E6E6080808080606080828080808080808080808E6E6E6E6",
      INIT_25 => X"2C2A2A4A4C4A2A2A08080808E6E6C6C6060628282828282808080A0A0A0A0A0A",
      INIT_26 => X"6E6E4A08E608082A2A2A2A2A4A2A2A4C6C4A2808282A2A2A484A2A2A0A2A4C6C",
      INIT_27 => X"060808080828282A2A2A28082A4A4A28080606080808080808082A4A4C4C4C6C",
      INIT_28 => X"E8E8E6E606E6E4C284A4A4A4C4E6E6E6E6E6E608080606282828282828282828",
      INIT_29 => X"08082A2A28282828E8E8E6E6E8E8E8E6E6E6E80808E6E6C4C6C6C6E6E6E80808",
      INIT_2A => X"0A080A2A2A2A4C4A08082A4A2A08E6C4A6C6E80A2A2A4A4A2A28282A2A2A2A08",
      INIT_2B => X"4A4A482828282626C4C4C4E608E6E6C4C4C4E6E60808E6E6080808E6E6E60808",
      INIT_2C => X"28282828282828282A0A08080808282A4A4A4A6A6A6848462828282808082A2A",
      INIT_2D => X"282A2A28284A4A4A6C4C6C6C6C4C4C4C4A4A4C4C4A4A4A6A2A2A2A2A2A0808E6",
      INIT_2E => X"2A2A2A0A080828484A4A6A6A6A4A4A4A4A4A2A2A2A2A2A2A2828284A4A4A2828",
      INIT_2F => X"6C6C4C4A2A2A2A2A2A08E8E80A0A2C4C6C6C6C4A2A2A4C4E4E4C6C6C8C6A6A6A",
      INIT_30 => X"46464848282828282828282828282828282A2A2A2A2C4C4C4C4C4C4C4C6C6C6E",
      INIT_31 => X"4A4A4A4A4A4A6C6C6C6C6C6A4A4A4A4A4C4C4A4A4A4848264646686666464646",
      INIT_32 => X"6A6A6A6A4A2AE8C6A4A4C4C6C6E60626080808282A4A4A4A4A4A6A6A6C6C6A6A",
      INIT_33 => X"08082A2A4A2A2A282A2A4A4A4A4A4A4A484848484A6A6C6C6C6C8C6C6A6A4A4A",
      INIT_34 => X"6E6E6E6C6C4C4C4C6C6C6E6E6C6E8E8E8E90909090909090B0B0B2B2B2D2D2D2",
      INIT_35 => X"A2A2A2A2C4C4C4C4A4C6E6E4E4E40606E6E6E6C6C4A6A6A606284A4C6E8E8E8E",
      INIT_36 => X"6C4A0806082A4A4C4A282806E4C4C2C2A2A282604060808282828282608082A2",
      INIT_37 => X"282828280806082808E6E6C4C4E608280606080808C6C6C6C6A4A4C4E6082A4C",
      INIT_38 => X"0808080808080A0A080808082A2A2A2808080808080808080808080808060808",
      INIT_39 => X"A2C4E606080808282806060606080A2A080808080808080A0A0A0AE8E8E80808",
      INIT_3A => X"082A2C4C4E4E2C2A282A2A2A2A2C2C4E6E6E6E6E4E0AE8C68464422020406284",
      INIT_3B => X"282828282828282628082A2A2A2A4A4A8C8C6C6A484828282806E60606E6E608",
      INIT_3C => X"6260404062628484C6C6C6E6E6E6E606E6E6E6C4C4E6E6062828282828060606",
      INIT_3D => X"0808080828284A4A2A08E6E608082828E6E6E6E608080808060606E6E6C6A484",
      INIT_3E => X"E6E4C4C4C4C4C6C6C6C6C6E80808E808E8E80808080A2A4C4C2A280806080808",
      INIT_3F => X"4A4A4A4A4A4A4A4A080808080808080808E6E6C4C4E6E608E6E6E608082A2A2A",
      INIT_40 => X"080808082828080606060608080A0A0A28284A4A2A2A2A0A0A08080808080828",
      INIT_41 => X"080808282A4A2A28282A4A4A4A4A4C4A2A2A4C4C6C6C6C8E6E6E4C4C2A2A0808",
      INIT_42 => X"2A2A2A4A4A6C6C6E4E4C4C4A4A4A4A28282828282A2A280808082A2A2A282828",
      INIT_43 => X"4C4A4A4A4A4A4C4C4A4C4C2A2A0808082A2A4C4C4C6C6E8EAE8C8C8A6A6A4A4A",
      INIT_44 => X"06060606060606062828282828284A4A4A2A0808E6E606080808082A2A4C4C4C",
      INIT_45 => X"4A6A6C6C4A4A2A2A2A2828284A4A4A4A2A2A2A2A4A4A4A4A4A4A4A4848282626",
      INIT_46 => X"4A4A4848484828280808E8E8E8082A4A282808E6E606062828282A2A2A2A4A4A",
      INIT_47 => X"A4A4C4C4C4C4C6E6E4E60606282828284A4A4A4C4C6C4A4A4A4A4A4A4A4A2A4A",
      INIT_48 => X"2A2A4A4C4A2A4A4C2A2A08080808080A2A2A4A4A4C4C6C6C6C6C6C8E8EAEB0B0",
      INIT_49 => X"E6E6C6C4E6E6E6C6A4C6C6A4846464648484A4C6E606E6E6E6E6E6E6E6E60828",
      INIT_4A => X"060606060606060628484848282828484A2A08E8E6E6E6E6E6E6E608E6E6C6C6",
      INIT_4B => X"E4E4E4E60606E6E4E4E4E6E6E6E6E606E6E6C4C4A2A2C4E60606060606080606",
      INIT_4C => X"E6E6060808080808E6E6E606E6E6E6E4E6E6E6E60606060608080606E6E4E4E6",
      INIT_4D => X"E60628282828284A4A48482828284A4C2A2A2A2A2A2A2C4C2A2A2AE8E6E6E606",
      INIT_4E => X"2A28282828280606062626284C6E4E0C0AEAE8E8E8EA2C4EE8E8E8E8E8060604",
      INIT_4F => X"28282828282828282808080808060608486C8EAEAEAEAEAEACACAC8C6C6A4A4A",
      INIT_50 => X"C6C6A484846264648484A6EAEAC8C8C808E8E8E6E8EA0AE8E608080806060808",
      INIT_51 => X"06E6E6E608284A4A28280606060628282A28080828282A2A282828280808E8C6",
      INIT_52 => X"0606E6E6C4A4A4A4A4A4A4A4C4C6E6E60606E6C6C6C6E80A4A4A4A2828080808",
      INIT_53 => X"C4E6082A4A4C4A4A4A2A2A2A2A2A2A2A4C4C4C4C4C4C4C4A2A2A28282A2A0806",
      INIT_54 => X"4A4A6A6C8C8C6C4A4A4A280808E8E8E8E8E8E8E8E8E8E80A0A0A0A0A08E6E6E4",
      INIT_55 => X"2A28282A4A4A4A4A2A0A0808E8E6E8E8080808082828280828484A6C6C6C6C6C",
      INIT_56 => X"4C4A4A4A4A4A4A2A2C2A0A082A4A6C6C4C4C4C4C4A4A4A4A0A0A0A2A2A2A2A2A",
      INIT_57 => X"0808282A4A4A4C4C6E8E908E4C2A2A2A2A2A2A4C4C6C6E8E8E8E8E8E8E6E6E6E",
      INIT_58 => X"2A2A4A2A2806062608082A4A4A4A4A4A4A4A2A2A2808282808080808080A2A0A",
      INIT_59 => X"284A4A4A2A2A2808E8E8EA0A0A0A0A0A2A4A4A4A2A2A0A2A2C2A08E6E6E6E6E8",
      INIT_5A => X"0A2A2A4A4A6C4A4A4A2828080808082A4C4C4C2C2A2A4A4A4A4A4A2A08080606",
      INIT_5B => X"080606E6E6E6E6062828282A2A2A2808E6E6E6E608082828282808080608282A",
      INIT_5C => X"06E6E4E6E6E606060806E6E6E6C6C6C4C4C4C4C4C4C6E6E828284A4A6C6C6C6C",
      INIT_5D => X"C4E6E6E6E6E6E6E6C6C6A48464624242A2C40628280606060606060606060606",
      INIT_5E => X"080808282808080808280606082828282828282A2A2A2A2A4A282828280808E8",
      INIT_5F => X"4A282808080806E6E6E6E4C4C4C4E4E4A6A4A4A4A4C4C6E828284A4A2A282828",
      INIT_60 => X"06080808080806E60808282A2A2A2A2A282A2A2A2A28282828284A4A4A2A2828",
      INIT_61 => X"484A4848284848482848484A48284A4A282828282A4A4C4C2828280606282828",
      INIT_62 => X"8E6C48484848486A4A4848284C6E4E0CEAC8C8E8EAE8E6C6CACACACAEA0A0A2A",
      INIT_63 => X"2A08080808080808282808E6C4E6080808282A4C6C6C8E6CB0B2D2B2D4D6B492",
      INIT_64 => X"0626282808E8E6E6848484A6A8A8A8CAEAEAEAEAC8C8C8EACACACACAEAEC0C0C",
      INIT_65 => X"2A2828282A2A28284A6C6C6C4A4A4A4A4A2A2A28080608282A08080808080806",
      INIT_66 => X"2A2C4C6C6C6C6C6C4C4A280806082828282808E6E6E8080A2A2A2A2828080808",
      INIT_67 => X"E8E8080808080808282A4A4C4A4A4A2A08082A2A2A4A4A4A4A2A2808E6E60808",
      INIT_68 => X"4C4C6C6C6C8E90B0B0B0908E8E6C6C4C2C2C2A0A080808080808080808080808",
      INIT_69 => X"4C4A2A2A2A2A4A4A6C6C6C6C6C4A4A4A280808080808E6E606E6E6E8080A2A4C",
      INIT_6A => X"8E8E8E6E6E6E6C6C4A4A4A2A28280A0A2C4C6E8E6E6C6C4A2A2A2A0808082A2A",
      INIT_6B => X"2A2A2A2828280808082A2A28080808E80808082A2A2A28280A0A2A2C4C4C4C6E",
      INIT_6C => X"0A2A2A080606282A2C2A2A2A2A4A4A4A4A4A4C4C4A4A4C4C2A0808E6E6E6080A",
      INIT_6D => X"2A2A2A28282A2A2A2A2A4A4C4C4A2A2A2A2A2A2A08080A2A0A0808080808E8EA",
      INIT_6E => X"6A6A6A6A6C6C4A4A4A4A4A4A2A08E6E6E608082A2A2A2828484A4A4A4A4A4A4A",
      INIT_6F => X"08E6E6E6E6E6E6E606E6E6E6E6E6C6C6C4C4C4C4C4E6282A4A4A4828284A4A6C",
      INIT_70 => X"E60606E6E6E6060806060606080808E6C4C6E6C4C4C4C4C4A4A4A4A2A4A4C6C6",
      INIT_71 => X"E8080A08E8E6C6C6C6E6E60808284A4A4A4A4A6A6A6A6A6A08080606060808E6",
      INIT_72 => X"4828282828282826080808E60808080828282A2A2A2A2A2A284A4A4A4A2808E6",
      INIT_73 => X"4A4C4C4A4A4A4A4A4A2A2A0808E6E6E6E6E6E6E6E8080808062828280808282A",
      INIT_74 => X"282808080808080808080808282A4A4A2A2A2A2A2808080828282A4A4A4A4C4C",
      INIT_75 => X"4A4A4A48484A4828282828060606E6E62828280828282828282A280808282828",
      INIT_76 => X"4C2A28282828282828282828282A2A2AE6C6E6E80808C4C2A2A4C6E6E8082A4A",
      INIT_77 => X"2A2A0808E8E6E6E6082A2AE6E6082A2A2A2C4C6E90909090B2D4B2706E6C4C4A",
      INIT_78 => X"6A6A4A4A482828282806E6E6E6080A2A2C2A2C2C0AE80A2C4E2E2C2C2C4C4C2A",
      INIT_79 => X"282A2A2A2A2828282828282A4A4A4A2A282A4A4A282828280808060828284A4A",
      INIT_7A => X"E60808284A4A6C8EAEAE8C6A4A28280808080608080806062828282828282808",
      INIT_7B => X"2A2A0A0A0A0808082A4A4C4C4C4A2A280808080606062828282A2A2A2A080808",
      INIT_7C => X"A6A6A6A4A4A4A6C82A4C6EB0D2F2F4F4F2F2D0AE6C6C4C2A48482828282A0808",
      INIT_7D => X"08080808282808082828282A4A4A4A4A4C6C6C4C2A2A2A2A280808E6E6E6C4E4",
      INIT_7E => X"6A6C4C2A2A2A2A4A284A4A4A2A08E8E8E6E8084C6E8E8E8C6C6A4A2808080808",
      INIT_7F => X"0808082A2A4A4A4C2A4A4A4A4A4A4A2A2A2A2A2A2A2A0A2A2A28282828282848",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_106_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_106_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(71),
      ENBWREN => enb_array(71),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[16]\,
      O => ena_array(71)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[16]\,
      O => enb_array(71)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized91\ is
  port (
    p_102_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized91\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized91\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized91\ is
  signal ena_array : STD_LOGIC_VECTOR ( 72 to 72 );
  signal enb_array : STD_LOGIC_VECTOR ( 72 to 72 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFF8FFFFFFFFFFFFFFFF8703FFE0FFFFFFFFFCFFFFFFFFBF07FFFFFFFFFF",
      INITP_01 => X"FFFFFFFE01FF7FFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFF",
      INITP_02 => X"FFFFFC03FFFFFFFFFC0007FFF03FFFFFFFFFFFF07F0007FFE000FF00000FFFFF",
      INITP_03 => X"FFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFF0F03FC0E03FFF",
      INITP_04 => X"FFFFFFC03E003FFEFFFFFFFFFF01FFFFFFFFFFFF00FFFFFFC1FFFFF83FFFFF01",
      INITP_05 => X"FFFFFFFFFFFFFFFFFDFEF8FF8F3FFFFFFE0000000FFFFFFFFFFFF8FFFFFFFFFF",
      INITP_06 => X"FF3FF0E3FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"F00007FF03FFFFFFFFFFFE1FFFFFFC03FFF3FFFFCFF87FFFFFFFFFFFFFF0F9FF",
      INITP_08 => X"FFFFFFFFE81FFFDFFFFFF9FE01FFDFFFFFF7FE1FFFEFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFF9FEFFFFFFFFFFFFFFFFFF01FFF07CFF000F03FFFFE3FFFC7C1E03FF",
      INITP_0A => X"FFFFFFF038E03FE7FFFFFFFFFFFFFFFFFC07FFFFFFFC003FC1C7F03FC0FFFFF3",
      INITP_0B => X"0FFFFF0FFF80FFFFFFE00FFC0C0000077FFFFFFFFFB8477FFFFC70FFFFF0FFFF",
      INITP_0C => X"FFE1FF07FFFFC3E1FFF8F0FFFFFFF0FFFFC07FFFB8007F7FFFFFFFFFFFFFFFE0",
      INITP_0D => X"FFFFFFFFFFF800E0FC001F3EFFFFFFFFFFFFE6FDFF47F00003FF03FFFCF0FFFF",
      INITP_0E => X"FFFFFE7FFFFE00FFFFFFFFFFFFFFFE0F00FFFFFFFFFFF81FFFDFFFFF00000000",
      INITP_0F => X"FFFFFFFFFFFFFFFF000F8000FFFFF83F3FE7FFFFFFFFFF007FFFFFFFFFFFF83F",
      INIT_00 => X"4C4C4C2A2A2A2A2C4E4C4C2C2A2828282808080808282A4C4C4C4C4C2A2A2A08",
      INIT_01 => X"2A2A2A282A2A2A2A06E6060828282808E8E8E8E6E8082A2A2A2A2828282A2C4C",
      INIT_02 => X"48280808080AEAEA06060606060606082A2A2A0A080806060628284A4C6C6A4A",
      INIT_03 => X"0808082828484A4A6868686A4A4848282A2A2A2A08082A2A2A2A4A2A2A2A2A4A",
      INIT_04 => X"06E4C2C4E82A2806E4E4E6E6E6E6060628284A6C6C4A4A4A080808E8E6E6C4C4",
      INIT_05 => X"4C4A2A2A0A08080828282A4A2828484A2A0A0806262626262828484848482626",
      INIT_06 => X"0606282806060608082828282828284A4A4A4A4A4C4A4A4A2A2A4A2A28080808",
      INIT_07 => X"282A2A2A2A2A4C4C2A2A4C4C6C4C4C4C4A4A4A28282806060606060606E6E4E4",
      INIT_08 => X"28080808080808080808080808080808080808080808082A2A2A2A2828282828",
      INIT_09 => X"06060606060828284A2A2808080806080608080808080806E6E8E8E8E8080A0A",
      INIT_0A => X"4A4A4A4A4A4A484A4A4848482826260628060606282828282828280606060606",
      INIT_0B => X"2A2828282A2A28282A4A4C4C2A4C4C4C4C4A4A4A2A28284A6C8E8E8E8C686868",
      INIT_0C => X"080808080828282A484848484A48484828282828282828282828262628484828",
      INIT_0D => X"060608080808282A2808E6E6E60606060608282A4A4A4A4A482826060808080A",
      INIT_0E => X"E6E6E6C4C6E6E8088C8CAE8E6C4A2806E608082A2A2A4A4A0828282828280806",
      INIT_0F => X"06080828282A0A0A282A2A2A2A282808080808082828282A2A2A2828280808E6",
      INIT_10 => X"84A4A6A6A4A4A4A484A4C6E82A4A6C8ED0D0F2F2F2D2B0AE8C6A6A6A4A4A2808",
      INIT_11 => X"060808E6C6C4C4C6C6A6A4A4C6C6C6E8280808282A2A2A0AC6A684848484A4A6",
      INIT_12 => X"C608284A4A2A0808E8E8E8E8E8E8E8E8E6E6E6E6E60606084848282808080808",
      INIT_13 => X"4C4A2A2A2A2A2A2A6A6C6C8C8C8C8C6C2A28282808082A2A4A4A2808E8E6C6E6",
      INIT_14 => X"6C6C4A08E6C6A4A4C4C6082A4C4C4C4C4C4C4A2A280808084A4C4C6E8E8E6E6E",
      INIT_15 => X"282828080808E6E6E8C8C6C6C8E8C8C6E8E6E6E6E80808284A4A6A6C6C6C6C6C",
      INIT_16 => X"282808080808080608080828282828282828080A2A2A28280808082A0A080808",
      INIT_17 => X"4A4A4A4A6A6A6A6A48686A8A8C8C6A6A6C6C4C4A2A08E6E6C6E6E6E6E8E8080A",
      INIT_18 => X"2808E6C4A4C4E4E4060606E6E4E4E6E6E6E6080808082A2A6A6A6C8C8EAEAE8E",
      INIT_19 => X"280606060808082806060606E8E6C6C604062806E4C4C4C6C6E6060606060808",
      INIT_1A => X"06E6E6E6E6E60808284828282848484A4A482828282848484A4A2A2828282828",
      INIT_1B => X"4C2A0A082A2C4C4C2C2C2A2A4A4A4A2C6C6C6C6C6C8E6C6C4A48282828282828",
      INIT_1C => X"082A2A2A2A2A0808082A2A2A2A080A2A4C4C2C2A2A2A2A2A0A2A2C4C4C4C4C4C",
      INIT_1D => X"2828260606060606060828282A2A2A2A2A4A4A4A2A2A2A2A2A2A0A0808082A2A",
      INIT_1E => X"6C6C8EB0AEAEAEAEAE8C8C8A6A6A6A4848484828262828282848484868686848",
      INIT_1F => X"06062628282828282808082A2A4A4A4A4A4A4A4A2A280606E4E6064A8E8E6C6C",
      INIT_20 => X"E6E6080808282A2A4A4A4A4A4A4A4A4A4A4A6A6A4A282626E8E8E8E8E8E6E808",
      INIT_21 => X"0606E6E6E6E6E606060606060608282A28080606060628286A4A482806E6E6E6",
      INIT_22 => X"E8E8E6E6E6E6E6E808282A4A4A4A28280806080828284A4A4A4A282606060606",
      INIT_23 => X"46262606060606080808282A2A4A4A2A08082828082828282A28282808080808",
      INIT_24 => X"2A28282828282828E8E8C8C6C4C6E608082A2A4C8EB0F2F4F4F4F4D2D2B08C6A",
      INIT_25 => X"2A2C2C2C0A0A2C4E2E4E4E4E4E2C2C4E4C2C2C2C4E4E4C2C4C2C2C2C0C0A0A0A",
      INIT_26 => X"C6E8082A282808E8E8E6C6C6C6C6E6E8C6E80A0A0808082A2A2A2A2A080808E8",
      INIT_27 => X"B08E6E4C4C2A2A0A2A2A4A4A4A4A4A4A4A4A4A2A282808080606E6E6C6C6A6A6",
      INIT_28 => X"28282A2A2A2A0A0A2A2A2A2A2A2A2A2A2C4C4C6C6C4C2C2A2A2A0A2A4A6C8E90",
      INIT_29 => X"2828282A2A2A2A0A282A2A2A2A4A4C4C4C2A280808E6E6E80808080606062828",
      INIT_2A => X"E8E8E8EA0A0A0808080808080606060828282A2A2A28282808080808080A2A2A",
      INIT_2B => X"2A2A2A2A2A0A08E8C8C8E8C6C6C4A4A4C2C2C4C4C4E4E6E6C6C6C4C4C6C6C6C6",
      INIT_2C => X"06E4E6E808080828E6E8080A2A2A28282A4A4A4A4A4A4C6C6C6C8EAEB0AE8E8E",
      INIT_2D => X"48484A4A2806E606080606082A0806E608282A2808E6E6E60608284848262648",
      INIT_2E => X"6A6A6A6A6A6A6A4A2828284A4A6A6A6A6A6A4A484848486A6A6C6C4C4A4A4848",
      INIT_2F => X"4C4C2A2A2A2A2A2A0A2C4C6C6E6C4C4C0A0A0A0A082A2A4A4A6C6C6C6C6C6C6C",
      INIT_30 => X"2A2A0808082A2A2A2A2A2A2A0A0A0A0A0A0A0A2A2A2A0A0A0A0A0A2A2A2C4C4C",
      INIT_31 => X"8C8C8A8A6A684848284A28282828484A6A6A6A6A6A6A6A4A482828284A4A4A48",
      INIT_32 => X"082A2A4C4A4C6C4C6A6A8A8A6A6A6A48484828262828080828284A6A8C8C8C8C",
      INIT_33 => X"080808080828282828080828282848484A2A28282A2A2A2A4A4A2A2A2A282828",
      INIT_34 => X"48484A482828282828282A4A4A4A48282828284A6C4A4A4A4A28282828080606",
      INIT_35 => X"2828080808060606060828282A28280608080808080828280808282828282828",
      INIT_36 => X"2E2C2C2A2A282828080828284A4A6A6A4A2806E606082828284A4A6A4A4A2828",
      INIT_37 => X"F2F0AE8C4A280808E6E60608082828282A2A0808E6E6E6E6060606E6E4E6082A",
      INIT_38 => X"2A2828282828282828280808E8E8E8EA0A0A0A0A08E8E8084C8EB2F4F4F4F4F2",
      INIT_39 => X"2A2C4E9292500C0A2C2E2C2C0C0A0A0A2C2C2C2C2C2C0C0A0A0A0C2E0E0C0A0A",
      INIT_3A => X"0A08E8E8082A4C6C6C6A4A2806C6C6C6E80A2C4C2C2A2A2C2C2E4E4C2C2A2A2A",
      INIT_3B => X"4A4A2A2A2A2A2A0A080A0A0AEAE8082A4C4C4C4C6C6C6A4A4A2A28082A282828",
      INIT_3C => X"6C6C4C4A2A2A2A2C4C4C6C6C4C4C2C2A0A0A2A280808E6C6A6C6C6C6C4E6082A",
      INIT_3D => X"2A2A280808080808060606082A4A4A2828282828080808E8E8E8E80808282A4A",
      INIT_3E => X"E6E6E8E8E8E80808080808280808080806060606060828482828080828282828",
      INIT_3F => X"04060606E6C6C6A6A4A4C6C4C6C6E6E6C6C6C6C6E808082808082A2A2A2A2A0A",
      INIT_40 => X"AC8C8C8E6E6E6E6C4E4E6E8EB0B0D2F2B2B2B2B2B0B0AEAEAEB0D2D2D2D2F2F2",
      INIT_41 => X"AEAE8E8C8C6C6C6A2A2A2A2A2A2A4C6CAEAEAEAEAEAEAEAECED0B0B2B2B0B0B0",
      INIT_42 => X"6C6C6C8C6A4A4A28060606E608082A2A2A2A4A4A6C8C8E8E8C8C8C8C6C8CACAE",
      INIT_43 => X"2A2A2A4C4C4C4C4C4A2A0808EA0A0C2E6C4C4C2A2A2A08E6E8E8E808282A4A6C",
      INIT_44 => X"E6C6C6C6C6C6E80A28080808080A0A0A0808E8080A2A2C4C2A2A2A2A2A2A2A4A",
      INIT_45 => X"2A2C4C4E4E90904C4A282808282A2A4C4C4C4C2A06E4E60606060628280806E6",
      INIT_46 => X"080806E606E6E6E6E6E6E6060626282828280808280828280806E6060828282A",
      INIT_47 => X"060608080806062626282828282828282A2A2828282828282828484A4A4A4A48",
      INIT_48 => X"E60606080606E6E6E6E6E608280808E8C6A4A4C6E6E6082A4A4A282828080606",
      INIT_49 => X"4A28080808080808060606E6E6E60606060828284A4A4A4A6A4A4A4A2806E6E6",
      INIT_4A => X"E8E8E8E8E8C8C8C8A6C6C6E808080808E6C6C4A4C6E608080808082A4A6A6A6A",
      INIT_4B => X"8EB0F4F6F6F4D28E6A480806E6C6C6E8E60808080808E8E808080A2A2A080808",
      INIT_4C => X"060608282A2A28280A0A0828282828284A4A4A4A4A2A0808C6A6A6A6A6C8EA0C",
      INIT_4D => X"4E4E2C2C2C2C2C2C2E4E4E2C2A2C2C0C28282A2A2A2A2A2A0C0C0A0A0A0A2A0A",
      INIT_4E => X"2A28080808E8E80A2C2C2C2C2C2A08E8082A2A2A2C2C2C0C2A2A2C2C2C2E4E50",
      INIT_4F => X"08080828282808080808080A0A0A0A0A282828080808282A4A4A4A4A4A4C4C2A",
      INIT_50 => X"0606E6C6A4A4C6C8080808080808282A4A282828282A2A2A2A0A0808E8E60808",
      INIT_51 => X"6A28E6A482A2C4062806E6E6E60808280A2A0A08E8E8E8C6E6E6084A4C4C2A08",
      INIT_52 => X"2808282A2A282A4A4C4C2A280806E6C4828262626284A6C8E6E606284A6A6A6A",
      INIT_53 => X"060808080808E6E6E6E6E6E6E808080808282A2A282828282828282828280808",
      INIT_54 => X"D0D0D2D2B090908E6C6C6E8E8EB0B0D0F0D0D0AEAEAECED0AE8E6C4C4A4A6C6C",
      INIT_55 => X"2A2A4A4C6C6E6C6C6C4C2A2A28282828082A4C6E8E8E90B0AEAE909090B0B0B0",
      INIT_56 => X"E8E8080808E8E8E80A0A08E8E6C6E6E6E6E8080808282A2A0A0A08E8E8080A2A",
      INIT_57 => X"6C6C4C4C4C4C4C4C2C2C2C0C0A0A0808082808082A2C4C4C2A080808E6E6E6E6",
      INIT_58 => X"060608080808282808080808E6E6E6E80808082A2A2A2A2A2C2A0808082A2A4C",
      INIT_59 => X"08080808082A2A28280808080806E6E6E8082A28E4C2E2E40606060606060606",
      INIT_5A => X"282606060606060606E6060606E6E6C6E606E6E6E6060606E6082A28082A2A2A",
      INIT_5B => X"E60828282828282A4A4A4A4A4A4A28282828484A484828282828282828282828",
      INIT_5C => X"E6C6E6E60808E8E6C6C6C4A462422202000000002042646284A4C6E6E8080828",
      INIT_5D => X"8C6A4A4828282828080606E6E6E6E6E6E6E6E6E608080806060608280806E6E6",
      INIT_5E => X"2828080808082A2A0AEAE8E8E8E8E8E8080808080808080A2A2A4A4A6C6C8C8C",
      INIT_5F => X"426486E84EB4F6F8F8F6D4B08C6A4A282A08080808080808E8E8E8E80808082A",
      INIT_60 => X"28282A4A4A4A2A28282A28284A4A4A4A4A4A4A4828282828282806E6C4A46260",
      INIT_61 => X"4E4E4E4C2C2C2C2C2E4E4E2C0C2C2E2E4E4E4E2E2E2E2C2C0A0A0A0A2A2A4C4C",
      INIT_62 => X"06E6080808E6C4A4A4A4A4C6E8E8E8E8E608282828282828E80A0A0A0A0C2C2E",
      INIT_63 => X"080808282828282A0808E6E6E6E6E6E6E60608080808080806080828282A2A2A",
      INIT_64 => X"08082A2A28080606080808080808282808080808E8E8E8E80606082828282808",
      INIT_65 => X"08282A2A2A2A4A4C2A2A2A0808E6E6E626260606E4E4E6E60808282A28282828",
      INIT_66 => X"4A6A6C6C6C6C6A4A4A4A28080A0A0C0C2A0AE8E8E8E80A0A0A0A0AE8E8E8E80A",
      INIT_67 => X"0606060606282828080808E6E6E6E6060808080828280808E8E8E8E8E8080A2A",
      INIT_68 => X"2C2C4E4E0C0AEAEA2A080808E6E6E6E6280808080A2C4C6E8E8E8E8E8E8E8E8C",
      INIT_69 => X"E6E6C4C4E6E6082A4A2A2A2A2A2A2808C6A6A4A4C6E808082A2A4C4C4C2A2A2A",
      INIT_6A => X"2A2A2A2A28080808E606E6E6E406060808080806E6C4A2A2A2A4A4C6E6E6E6E6",
      INIT_6B => X"8E8E8E6E6E4C4C2A484A2A2A2A2A2A080A0A0AE8EA0A0CEA0A0A0A2A0A0AEA0A",
      INIT_6C => X"06060808082828282A282828282828080808080808082A2A2A2A2A2A4C4C4C6E",
      INIT_6D => X"080806060606E4E4E4E4E4E4E4E4E4E4C4E4E60606060626E6E60606060606E6",
      INIT_6E => X"282826262628282828484A4A28E68260828284A4A4C6E6E82A2C2AE8C6C6C6C4",
      INIT_6F => X"2A4A6A6A6A6C4C4C4A2A2A4A4A4A4A4A28282848484A4A482A28282848484848",
      INIT_70 => X"C6C4C4C4A4A4828280806060200000002040424060A4E6C42020426486A6C8EA",
      INIT_71 => X"AEAEAE8C8C6A48282806E6080808080828280808060606060606060606060604",
      INIT_72 => X"2A2A4A4A4A2828282A282828080808280A0A2A2A08E8E6C6C6E6E6082A4C6C8E",
      INIT_73 => X"E6E6C6C6C6C6C6C8082A4C8CAEAEAE8E6C4A2A08080808082A0A080808080808",
      INIT_74 => X"482828260628284A4A4A4A4A484848484A282808060606E4E6E6E6E606080828",
      INIT_75 => X"080808080608082A082A2A2A2A2A2A2A2A2C2C0A0A2C2C2C2A2C4C4C4C4C4C4C",
      INIT_76 => X"2A2A080808282A2A2A2A0808080808E8C6A4A4A4A4C4C6E60806060606060606",
      INIT_77 => X"2A2A280808082828282808060606060608080808080808E8E808080808282A2A",
      INIT_78 => X"6C4C4C6C6C6C4A482A2A2A2A2A2A28280808080806E6E6E6E6E606282A4A4A2A",
      INIT_79 => X"EA0C4E9090909090706E6E4C4C4A2A2A4A4A4A4A2A2A0A0A0A0A2C4C4C4C4C4C",
      INIT_7A => X"6E4E4C4C4C4C4C4C4C6E6E9090B29090704E2C2C2C2C2C0AE8C8CACAC8A88686",
      INIT_7B => X"E6E8080828282828080806E6E6060608282828282828080608082A2A2A2C4C4C",
      INIT_7C => X"26486A6A4A4A4A6A6A4A6A6C6C8C8C8C4A2A080808E8E6E6E6E6082A6C8EB0B0",
      INIT_7D => X"E6E6E6E6E6E6C4C4E6E6E6E6060808280AC682404040626262828484A4C6C6E6",
      INIT_7E => X"2A2A0A2A2A2A2A2A4A4A4A484828282828282826060606080606060606060604",
      INIT_7F => X"28282A4A4A4A2A2A0A2A2A2A4C6C6A4A4C6C6C4C4C4C4C2A2A2A2A2A2A0A0A2A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_102_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_102_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(72),
      ENBWREN => enb_array(72),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra[16]\,
      O => ena_array(72)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb[16]\,
      O => enb_array(72)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized92\ is
  port (
    p_98_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized92\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized92\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized92\ is
  signal ena_array : STD_LOGIC_VECTOR ( 73 to 73 );
  signal enb_array : STD_LOGIC_VECTOR ( 73 to 73 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"3F80FEE003F80000FFFFE0000001FFFEFFFFFFFFFFFFFFC1FFFFFFFFFFFE36FF",
      INITP_01 => X"0FFFFFFFFF7FFF8001FFFE1FFFFFFFFFFFFFFFF8FFFF9C07FFFFFFFFFFFFE000",
      INITP_02 => X"FFFFFFFFCFFF81FFFFFFFFFFFF7FFFFFFE06FFFFFFFFFFFFE01CC00000FFE000",
      INITP_03 => X"FFFFFFFC7FFFF83FFFFFFFFFFFF800000FFC00800000E0007E00830007FFFFFF",
      INITP_04 => X"FFFFC3FFFFFFFFFFFFFFF8000003F100F3FFFFFFFF00FFC00000000060000700",
      INITP_05 => X"00FFE0003E0004187FF10F0003FFC07FFFFFFFFFFFFF0000FFFFF07C7FFFFFFF",
      INITP_06 => X"FFFFFFFFFFFF7FFFFB000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF81F00",
      INITP_07 => X"FFFFFFFCFFFF08003BFF01C01CFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001FFF8",
      INITP_08 => X"FFFFFFFFFFFFFFC3FFFFFFC1FFFFFFE0003FFF00801007FFFFFFFFFE7FFFE0FF",
      INITP_09 => X"EF38FFFF83FFFFEFFFFFFE00000007FFFFFFFFFFEFE7FFFFFFE3FFE7C37FFFFF",
      INITP_0A => X"0003FFC0011FCFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFE03F79FF01C0FFFFC007",
      INITP_0B => X"FFFFFFFFFFFCFFFFFFFFFFE7FC7F1FFFFFFFFFFFFFFFFFFFFFFFEFC007FF03F8",
      INITP_0C => X"3FFFFFFFFFF10FFC00000007FFFF03FF88001FFFF83FFFFFF03F18001F7FC0C0",
      INITP_0D => X"FFFFFFFFFFFFFE7FFFFFFFFFC7FE00FF9800FFE000FFFFFFFFFF0FFCFFFFFFFF",
      INITP_0E => X"E1E7C81EFC1FFEFFFF03C1014000C000F8FFFFFFFF3FFE3FFFFFFFFE80601FF3",
      INITP_0F => X"00000FFF00FFFFFFFFFFFFF03FF1FFFFFFFFFFFFFFFC020018C007FFE3FFFF8C",
      INIT_00 => X"080808080808080808080808080806E6E6E80808E80808E8080808082A2A2A2A",
      INIT_01 => X"0606060606060606060606060606060626060626282828280828282826060608",
      INIT_02 => X"2A28282828080808282828282808080828282808080628284A28E6C4A4C4E606",
      INIT_03 => X"080606284A4A2A2828280828282A28282A2A2828282828282A2A2A4A4A4A4A48",
      INIT_04 => X"8282828282A2C4C4A4A4A4A4C6C6E80A0C2E4E2E4C6E9292727272704E2C0AE8",
      INIT_05 => X"284A6A6C6C6C4C4A4826262628262626060606E4E4E4E4E4A4A4848282828484",
      INIT_06 => X"C6E6E6E6E6E606082828280606E6E6E6E8E8E6E6E6C6C6A4A4A4A4A4A4C6E6E8",
      INIT_07 => X"C6E82A6E8E8C684606E4C4A4A4A4C4E628282A2A2A0808E6080808E8E8E6E6E6",
      INIT_08 => X"6A6A6A6A4A2A28282828484828282808080808E8E6E6E6E6E6C6C4A4848484A4",
      INIT_09 => X"26282828282828284A4A4A4A482828282828280606060626282A2A2A2A2A2A4A",
      INIT_0A => X"2A2A4C4C4C4C4C6C6A6A6A4A4A48282806E6E6080A0AE8E8E6C6C4C4E6060808",
      INIT_0B => X"2A2A2808282A2A2A28282828282828280808080808080808082A080808E8E8E8",
      INIT_0C => X"6A6A4C4C2A0A08082A2A2A280808080828282828282828080A08080A2A2A2A2A",
      INIT_0D => X"426264A4C6C6E80A4C4C6C8EAEB0B0B0B090906E4E0C0AEAE8C6E6082A4A4C4C",
      INIT_0E => X"4E4E2E2C2C2C2C2CEE0E30505070707050707294949492702EEAC8A8A8A88686",
      INIT_0F => X"E8E8E8E80808080A2A2A2A2A4C4C6E6E4C4C4C4C4C4C4E4E4E4E4E4E4E4E4E4E",
      INIT_10 => X"A4A4A6C6C6C6E6E8082A4A6C6C6C6A6A4A2808E6E6E6E6C4A6A4848484A6C6C8",
      INIT_11 => X"080806E6E6E6E6E6E4E6E6060606E6E40606E6C6624020202020202020406262",
      INIT_12 => X"6C4C4A4A4A4A28284A4A6C6C6C6E4C2C08282828262628282808080808082828",
      INIT_13 => X"08282808080808E6A6C8C8E8E80808E60628284A4A4C6C8E8E8E8E8E8C8C8C8C",
      INIT_14 => X"2A2A2A2828280606E608080808082828080828282A2A2A282828282828282828",
      INIT_15 => X"0828282828282828080806060628282848484848282808282A2A2A2A2A2A2A4C",
      INIT_16 => X"0806E6E606080808082A2A2A4A2A2A0A2AE6C4C4C4C4E6062606060608284848",
      INIT_17 => X"4A2A080A0A2A2A28080808080828282808080808080828080606282828282828",
      INIT_18 => X"62628484C6084C4C2C0C2C2C4E4C4C4C4E4E4E4E2C2C4E709292908E8C8A8A88",
      INIT_19 => X"E8082A2A280806E6E8C6C6C6C6A6C6C60AEAE8C6C4C60A2CE8C6A4A4A6A68462",
      INIT_1A => X"A4A6C6E8E8E6E6E6C4C4C4C4A4C6C8E8080806E6E6C4C4A4A4A4A4A4A4A4C4C4",
      INIT_1B => X"424284E82A6CAED08C6C6C4C2A08E6E6E4E4E6E6E6E6E6E806E6E6C6C4C4C4C4",
      INIT_1C => X"28282A4A4C4C4C4A2A2A4A2A08E6C4C4C4A4A4C4C6C6C4C4E6E6E8C8C6A48484",
      INIT_1D => X"2828282A2A2A2A28080808080808080828282828280808282828282828282828",
      INIT_1E => X"E608282A2A4A4A6C6A6A6A6A4828060648484A2808E8E6E6E8E80A0A0A0A0808",
      INIT_1F => X"080808282A2A2A282828080A0A0808082A2A4A4C4A4A4A4C6C6C6C4A2A08E8C6",
      INIT_20 => X"E60608E8C6A4A4A4C4C6E6E8E8E6E6E8E6E6E6E6E6080808E8E8E6E6E6E6E8E8",
      INIT_21 => X"E8C8A8A68684A4C4A8A8C8C8E8C8A684424242200000000020202040406284A4",
      INIT_22 => X"2C4E4E4E4E4E4C2AE8C8A6A6A6A6C8CA0C2C2C2C0A0A0A2A2C0AE8E8E8E8E8E8",
      INIT_23 => X"0A0A0A08E8EA0A0A2A2C2C4C4C4E4C4C2C0C0C0C2E52727270504E2E2E2E2E2E",
      INIT_24 => X"42424242424242424082A4C6E6E8082A28280806E6E6E606E6E6C4C4A4846464",
      INIT_25 => X"282828282828282828060606060606062648482808C664200022222242424242",
      INIT_26 => X"F4F4F4F4F2D0AEAC6A6A6A6A4A2A280808082A2A2828282A2A2A280808060606",
      INIT_27 => X"2A282808082A2A2A2A2A4A4A4A2A2A2C2A08E8E6E8E808082A4A4A6C8EB0D2F4",
      INIT_28 => X"E8080A2A4A2A282A28280808080828284A48282828484A4A0606262828280828",
      INIT_29 => X"0608282828282A28280808060606080628282808E6E6C4C4E606080A0A08E8E8",
      INIT_2A => X"28060606062828280C2C2C2C2C4C2C2CC862406486866464A6C6A68484A4C6E6",
      INIT_2B => X"4C6E7072726E6C6A4A4A2A2A4A4A4A4A4A4A4A48484828282626060606060608",
      INIT_2C => X"86868684A6C80A4C4A482808080606060604E4E4E4C6C6E6E60628284A6A6A6A",
      INIT_2D => X"E60628284A4A4A4A28280606E6E4E606E6E8E8E808080808C8EAEACAA8866666",
      INIT_2E => X"C6E6082A2A0806E4E6E6E8E8E8C6C6C6C6E6E6E6E606E6E6E6E6E60606E6E6E6",
      INIT_2F => X"C6C6A482626286CA90D2F4F4F2D08C68282806E6E6E4C4C4E4E4C4C4C4C4C4C4",
      INIT_30 => X"2A2A2A4A4A4A2A280808080808E6E6E6E6E6E6062A4A2A28E6E6E6E6E6E6E6E6",
      INIT_31 => X"2A2A2A2A2C2C0A0A28282A2A2A28282828282A2A2A2A28082828282A2A2A280A",
      INIT_32 => X"2C2A4A4A4C4C6C6C6C6C4C4A2A2A2A28082A4C6C6C6A4A4A2A2A2A2A28282828",
      INIT_33 => X"080828282A2A4A4C4A2A2C4C4C2C2A2A282A4C6C6C6C8E8E6C8E8E6E6E4E4E2E",
      INIT_34 => X"828284A4A4A4C4C6C6E6E8E6E6C4C4C4C6E6E6E6E608080828282A2A2A2A2828",
      INIT_35 => X"2808080A08E80606E6E6C6C6C4A4A4A464848684648686646464646442426264",
      INIT_36 => X"7070707070704E2C2A2A282808060606E80808282808080808082A4C2A280828",
      INIT_37 => X"282A2A4A2C2C2A2A2A2A0A0808080808080A2A2A4C4C4C4C6C6E8E90906E6E6E",
      INIT_38 => X"4242424262628284C4C6E6E6C4E4E60628282828282828282826260606E4C4A4",
      INIT_39 => X"482828484A4A4A484A48282828282826282604042828C6842020202020202042",
      INIT_3A => X"6E709092B4B2B2D2F2F0CEAE8C8C8C8C6C6C4A4A2828282A2828282828282828",
      INIT_3B => X"4C2A0808080808080A2A6ED2D2D0D0F2B2906C6C6C6C6C6A2A0A0A0A2A2C2C2C",
      INIT_3C => X"82A4C6080A08E8E628280808282A0A08282828282828282A2A28282A2A2A2A2A",
      INIT_3D => X"E6E6060606E60608282A4A4A4A282604E6E4C4E6E6E6E6080608E8C6A6A48282",
      INIT_3E => X"08080808060606060808082A2A2A2C2CE6A4A4E80CEAA6620042424262A4C6C6",
      INIT_3F => X"90909292908E8C8C6C4C4A282828484A6A6A6C6C6C6A6A6A282606060608E8E6",
      INIT_40 => X"E80A2C0C0A0A2A284646482828282828080808E8E8E8E8E808080A2C4E507072",
      INIT_41 => X"060606060626484828282808060606262626262628282828282828282A2A08E6",
      INIT_42 => X"08E6E6E6E4E4E4E4C4E6E606E6E6C4C4C4C4C4E6E60808282828282828080606",
      INIT_43 => X"E6E6E6C6C6848464A4E84C8ED0F2F2F2D0AE8C6A48280606E6E6C6C6E6E8E8E8",
      INIT_44 => X"0A0A0A082828282808080806080808082A2A280808082828482806E6E6E6E6E8",
      INIT_45 => X"4C4C4C4C4A2A2A0828282A2A2A4A4A6C4A4A4A4C6C4C6C6C2808E6E6E6E8E808",
      INIT_46 => X"4C4C4C4C4C4C4C4A2A2A2A4C4C2A2A2A28484A6A6A8C8C8C2A08C4A4A4C6082A",
      INIT_47 => X"08080806060828282A2A2A2C4C2A2A2A2A2A2A4A4A4C6C6C6C6C6C6C6C6C6C4C",
      INIT_48 => X"0A08E8E8E8E80608E80808282808080A282A2A2A4A4C4C6C6C6C6C6C6C4A4828",
      INIT_49 => X"2A2A4A4A4A4A4C4C2A2808E8E8E80A0A6C6C8C6C6C6C4A48260606E6E608282A",
      INIT_4A => X"2E2E0CEA0A2C4E4E2E0C0AE8E8080808080808284A4C6C4C4C4C6C6C4A4A4A4A",
      INIT_4B => X"4C4C4C4C4C4C4C4C4C4A2A2A4A4C4C6C4A6A6A6A6A684848686A6A6A6A6A6C6C",
      INIT_4C => X"62628282C4C4E4E6E6E6E6E6E6E6E6C4C6C6C6C8E80A0A082828484A6A684826",
      INIT_4D => X"4A2A2828282A2828284848282828484A0A0A2826262806C44240404042626262",
      INIT_4E => X"08E8C6C6E6E808284A4A4A4C6C8EAECE8C8A6A6A6A4A48282A0806E608282A4A",
      INIT_4F => X"4A2808E608080808E8E82A4C2CE8C8EA4A4A6C6C6C6C6C6C8C6A4A2828080808",
      INIT_50 => X"08082828282828280608282A2A2A2A2A0A0AE8C6A4A4A4C4E6E6E6E8E80A2A2C",
      INIT_51 => X"E608080808E6E6060608284A4A4A2806C4C4A4A4A4C4E6284A28C6826284A6C6",
      INIT_52 => X"4E4E4C2C0A0A2A2C6A48484A4A4A4A4A4A2806E6C4A2A2A4A6C8082A2A4A4826",
      INIT_53 => X"4C2A2A4A6C8EAEAC6C6C4A4A4A4A4A4A28282828284A4A6C8C8C6C6E8E706E4E",
      INIT_54 => X"686A4A282828262606282808E8E8080A280808082A0808080A0A0A2A2A2A2A2A",
      INIT_55 => X"0808080828484848484828282828060606282828282828280626282828486A6A",
      INIT_56 => X"C6C6C6E6E6E8E808E8E8E80808080A0A0A08E8E8082828282828080606080808",
      INIT_57 => X"C6C6C6C6C6C6C6C6A6A6A6A6C6E82A4AACCECECEAE8C6A6A2808E6E6C6C6C6C6",
      INIT_58 => X"C6E6E8E8E60606060808082828280808E8E8E8E8E8E808080608080806E6E4C4",
      INIT_59 => X"6A6A6A6A4A482826080A0A0A0A0A2A2A280808E6080A2A2A2A08E6C4C4A4A4A6",
      INIT_5A => X"4C4C4C4C4C4A2A4A2A2A4C4C4C4C6C6C4C4A2A2A2A0A0A0A484A6A4A4A4A4A4A",
      INIT_5B => X"08080808282A2A2A4A2A2A2A2C2A4A4C4C2C2C2C4C4C4C4C4C4C4A4A6A6A6A4A",
      INIT_5C => X"4A4A4A4C2A08E8E6E606082828080606E8E8E8080A2A2A082828082828282808",
      INIT_5D => X"2C4C4C6A6A6A4C4C4A4A2A2C2C2C2C2C4A4A4A2A484848486A4A08E6E608082A",
      INIT_5E => X"2C2C2C4C4E6E6E6E8E6C4A2A2A08E8EA0A0A2C4C4C4C4C6E6E4C4C4C4C4C4C2A",
      INIT_5F => X"2E2C2C2C2A2C4C4C4A6A6C6C8E8E8E6C4C4C4C4C6C6C6C8C6C6C4C4A2A2A2A2A",
      INIT_60 => X"A4A4E60606282806E6062648262606260606E6C6C6C6C6E80808E6E6C6C6A6A6",
      INIT_61 => X"4A2A2A0AE8C6C6A4E4E606082828284AE6E6E60808E6E6E6C4A2A2A4C4C4A4A4",
      INIT_62 => X"0806060806E6C4C4E6E608082828282A484A4A4A4A2A28282A2A2828284A4A4A",
      INIT_63 => X"06E6E6E80AE8E6C4E4E4E6C4A4C6E8C6E8E6E6060628282A4A2A280608282A4A",
      INIT_64 => X"280808080808080808082A2808060608E8E6C4C4E6E608080608282828262626",
      INIT_65 => X"C6A4A4A4A484846484A4A6A6A686868684644242226284A4C4E6E6E6E6080828",
      INIT_66 => X"90B2B2B2B2906C4C2A080808E8E8E808E8E8C8E8080A2828282828282828E8C6",
      INIT_67 => X"E6E608282A4A4C4C4C4A2A08080A2C4C6C6C6C6C6C6E6E6E8E9090B2D2D2D0B0",
      INIT_68 => X"06062828282A2C2C4C2A2A080808080808082828282846482828282828280806",
      INIT_69 => X"2828282828484A4A6A6A6A6A8A8A6A48E4E4C2E406080808080808080808E8E6",
      INIT_6A => X"E6C6C4C4C4C4C4E606060606082A2A4C4A4A4A4A4A4A2A2A2A2A080606060808",
      INIT_6B => X"08E6E60808E8E6E6C4E6E6E6E6E8E8EA0A0A2A4A4A4A4848282806E6E6E6E6E6",
      INIT_6C => X"0808E8E8E80808082A2A4A4A4A2A08E6A484828284A4C6E60606080828080806",
      INIT_6D => X"4E4C4C4C6E6C4C4A4A4A4A28280808082A2A2A2A2A2A4C4C6C6C6C6A4A282828",
      INIT_6E => X"4A4A4C6C6C4C4A4A4A4A6C6E6E6E6E8E8E6C6C6C4C2A08E8E80A2C6E6E6E6E6E",
      INIT_6F => X"08080808080808080808082A2A4A4A6A4C4C4A2A2A2A4C6E6E8E6E6C6C4A4A4A",
      INIT_70 => X"08E8E8E8E8E8E8E8E80A0AEAE8E8E8C6C8E8E80A0A0A2A2A4A4A2A08E6E80A0A",
      INIT_71 => X"CCCECEAC8C8E6C6C6A6C8C6C6C4A2A08282828280808080A4A4A4A4A2A0808E8",
      INIT_72 => X"48484A4A2A282828E8E808082A2A2A4A4A6C4C2A080808E8E6E8082A4C4C4C6C",
      INIT_73 => X"6E6E4C2C0AE8E8E828282828282A2A2C4C4A4A4A4A4A4A6C4C4A2A2A28282828",
      INIT_74 => X"E80AE8C6A6844222404060A2C4C6C6C62806A460404042626262424242222222",
      INIT_75 => X"6C4A4A4A28060606C6C4C4E4E4E606260808E6C4C4C4E608C8A6A4A4A4C4E608",
      INIT_76 => X"082828282808E6E6E6E6E6080808082828080808080808E62628484A4A4A6A6A",
      INIT_77 => X"060608E6E6E4E406060608E6E60808080606E6E606E6E6C6E6E6E608080808E6",
      INIT_78 => X"060606E6E6E6060606060608080808282808060608282A2A2AE8E6E60808E6E6",
      INIT_79 => X"E6E6E60606E6E6E60606E6E4C4C4E6E6E6E6C6C6E60626262A2A4C2C2A0A0808",
      INIT_7A => X"F4F4F2F2F2D0AE8C6A4A28280806E6E4A4A4A4C6E6E606E6C6C6C4E4E4E4E4E4",
      INIT_7B => X"2828282828282826282808080808282A4C4A2A2A2A2A2A2A2A2A4C6E8EB0F0F2",
      INIT_7C => X"E6E60808080A0A0A2A080808E8E8E8080A08082A2A2806060606060608282828",
      INIT_7D => X"282828282828282828484848486A6A6A4A2A2828282A2A2A08080606E6E6E6E6",
      INIT_7E => X"E6E6C6C4C6C6C6C606060606082828284A4A4A4A4A4A28280828282828280808",
      INIT_7F => X"A4C4C6C4A482A4A4C6A4A4A2A4C6E6E8E6E6E6E606282A2A2828282828282606",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_98_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_98_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(73),
      ENBWREN => enb_array(73),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra[16]\,
      O => ena_array(73)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb[16]\,
      O => enb_array(73)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized93\ is
  port (
    p_94_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized93\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized93\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized93\ is
  signal ena_array : STD_LOGIC_VECTOR ( 74 to 74 );
  signal enb_array : STD_LOGIC_VECTOR ( 74 to 74 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFE0FFFFFFFFFFFFFFFF003FCFE3C03E0",
      INITP_01 => X"00FFFF01FFFE00000007FF83FFFFC0FFFFFFFC7FFFFFFFF810071BFCF8FFC000",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFF0007FFFFFFF400000007F00FFFFFFFFFFFEFC0001BFE1",
      INITP_03 => X"1E001FFFFFFEF8FF001FFF03FFFFE000FFFFFFFFF87FFFFF8FFFFFFFF007FF1F",
      INITP_04 => X"FF80000010F838FFFF01FFFE0003FF3FC038FFFCFFFFE0E00078F00FFC000080",
      INITP_05 => X"E0000001FFFF1FFFFFFFFFFFFFCF000FFF81FFFFFFFFFFFFFFFFFFF801FFFF7F",
      INITP_06 => X"FE7F07FFFF3C00E01FFFFFFFFFFF03600000FFFF7FC700FFFFFFFE1FFFF3E000",
      INITP_07 => X"3FFFE0FFFFFFFFFFFFFFFFFCFFFFFFFF8000007F3FFFE00FF000FFFFC003FF1F",
      INITP_08 => X"FBFFC000FCF600FFFFFFFFFFC3F800FFFFE18002FFFFFFFFFFFFFFFFFFC00FC0",
      INITP_09 => X"007F00FFFFFFC03FC0003FFFF807FFFFFC3FFFFBE03FFF0FFE007FF07FFFCEFF",
      INITP_0A => X"FFFE1FFC0FFFFFFFFFFFFFFFFFC00000FFFFFF7FFFFFFFFFFFFFFC0000FFFFFF",
      INITP_0B => X"80007FC0FCFFFFFFFF0000000DFFFFFFFFFFFC01E00101FFFFFFFF0F7FFF8003",
      INITP_0C => X"FFFFFFFFFFFC03FFFFFFFEC3C007FFFFFFFFC03FFFFFFFF8000F1FFFF01FFFE7",
      INITP_0D => X"7FE3FF000001FF3FFFFF0FEF8FC3F83FFF1C1C6F000FFFFFF3FFFFFFFFE00000",
      INITP_0E => X"FFFFFFFFF01FFFFF3FFF07C701FF03FC04E000010FFFFFFFC0000003980007FF",
      INITP_0F => X"E007FC00F01FC03FF0FFFFFFFFF103FF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFC1",
      INIT_00 => X"08060606060606E4C6E606060606C6C4A2A2A4C6E6E80828080808E6E6E6C4C4",
      INIT_01 => X"8E6E4C4C4C4C4C6C4C4C2A08E8E6C6C6C8E8E8E8E8E80A0A0A2C2C2C2A08E8E8",
      INIT_02 => X"AE8E8C6C6A4A4A484A4A4C4C4C4C6C6E6A6C6C8E8E6E6E4C4C4C6C6E6E8E8E8E",
      INIT_03 => X"2A080808080806E6E4E6E6E8080828282A4A4A4A2A2A2A2A4A4C4C6C6C8E8EAE",
      INIT_04 => X"2A2A08E8E80A0A0A080A0A08080A2A28282A4A4A4A4A4A4A6C4C2A2828282A2A",
      INIT_05 => X"4E4E4C2A2A282A2A4A4C6C6E6E6E4E4E6C6C6C4A2A08082A2A2A4A4C6C4C4C4C",
      INIT_06 => X"4A280808080808080808080808082A4A6C6C6E6C4C2A28280808284A6C8C8C8A",
      INIT_07 => X"48484A4A282828282628280A0808082808282848484A4A4A4A4A282828484848",
      INIT_08 => X"0626280606E6E6E808080828262626262828E684624220204040404040424242",
      INIT_09 => X"E6E6E808E6C6C4C4C6C6E6E6E6060404E4E6E60606E60608262628280606E6E6",
      INIT_0A => X"08282806082828082A2808080808080828280808282828280606060606E6E6E6",
      INIT_0B => X"282808082A4A4A2A2808082828284846282828280606E6E6E606060606080828",
      INIT_0C => X"2826282826060606080808080808282A0806E4C4C4C4E6E82626042626262626",
      INIT_0D => X"E4C2E2E4E4E4C4C4A4C6C6E6E80A0A0A4C4E4E4C2808282808E8E8E6E6E60808",
      INIT_0E => X"4A6C90D2F4F4F4F2D0B08E4A280806E6E4E4C4C4C4E4E4E2C4C4C4C4E4E4E4E6",
      INIT_0F => X"E6E6E6E6E6E6E6E608284A6C6C6A4A4A2828282828280806E8E6C6C6C6C6E808",
      INIT_10 => X"C8E8E8E8E6E6C6C6E6E6E6E6E6E6E80808E8080A2A2A2A08060606E6E4E4E606",
      INIT_11 => X"0606060606060608080806060608282A4C4C4C4A2A0806E6080808060606E6E6",
      INIT_12 => X"E6E6E6E6E8E8E8E8060606060606060626282828282808060828282828282828",
      INIT_13 => X"E4E4E4E4C4C4E4E6E8C6C6C6E6E8E8E6A4A4A484848486A6E808082828280806",
      INIT_14 => X"080808080828282808080606060606080808080828282828E608E8E6E6C6C4C4",
      INIT_15 => X"4A4A4A2A2A4A4A4A2A2A2A0AE8E6C6A4A4C6C6E6E8E6E6E6E606082828282828",
      INIT_16 => X"AE8E8E8E8C6A484848484848486868688A8A8C6C6E6E4E4E6C6C4A4C6C6C6C6C",
      INIT_17 => X"2A2A2A2A2A2A4A4A2C2C0C0C0A0A0A2A4A6A6C8E8E6C6C6C2C2C2C4A4A4C6C8E",
      INIT_18 => X"28080808E8E8E8E8C4C4C4C6E62A4A4A2A2A2A2A08080A2AE6E6E608282A2A4A",
      INIT_19 => X"0AEAE8E80808284C8C8C8C8C8C6C6C6A6C6C6C6C6C6C6E6E4E4E6E6E4C2A0806",
      INIT_1A => X"2828080806E6E6E4E60608080808080808082A4C6C6C8C8CAEB0B08E8E8C6C4A",
      INIT_1B => X"48484626262648484A4A2C0C0C2C2C4C4E6E6E6C4C4C4A2A080808282A282828",
      INIT_1C => X"0406262626262828282606282848484A6A4A28E6A48484846442422222222222",
      INIT_1D => X"A4C4C6E8C8A48282A2A4C406282A28482A28282828080606E6E6E6E6E6E60606",
      INIT_1E => X"080806060628282828080828280808E8080A2C0A08E6E6E6080808082A2A0A08",
      INIT_1F => X"C4C4E62A6E4E08A2424040628282A4C6C2C4E606264848482828280606060606",
      INIT_20 => X"484848482606E6E6C8C8C8C6A6848484C4C4C4E6E6E8E8E80AE8E8A682628284",
      INIT_21 => X"E4C4C4C4C4C4A4A4E4284A2A06E4C4E60C2E2E0AC6A4A2A4A4A4C4E606284848",
      INIT_22 => X"282A4A4C4C4C4C6E8EAEB0AEAE8C6C4A2A2806E6E4E4E4E4040606E4E4E4E6E6",
      INIT_23 => X"0806E6E6E6C6C6C6C6E6080806E6E6C406060828284A4A4C6A4A2A2A0A08E8E8",
      INIT_24 => X"C6C6C6C6C6C6C6C6C6C6E6E6E8E808082A2A2A2A28080806E6E6060828080628",
      INIT_25 => X"2828060606060608E6E6E6E6E6E6E608060828282828282A28282A4A282806E6",
      INIT_26 => X"C4C4E606E6E6E6E60606060606E6E4E4E4E4060606E6E6E60806062828282828",
      INIT_27 => X"060606060828080806E6C4A4A482626282828262624242424262A4C4C6C6C4C4",
      INIT_28 => X"A4A6A6A6A6A6E80A6A6A6A6A6A4A48282828080828260606E606080808080808",
      INIT_29 => X"6C6C6C6C4C4C2A2A28280808282A2A2A4A6A6A6A6A6A48482828080606E6E6C4",
      INIT_2A => X"6A6A6C8C8C6C6A6A482828284846464626262828484868686A4A4A4A4A4A4A2A",
      INIT_2B => X"2A2A2A282828282808E8E8C6C8E8E80A2A2A28282A2A4C4C4C4C4C4C4A4A4A4A",
      INIT_2C => X"08282A2A2A2A0A080808E8E8082A2A2AE8E8C8C8C8C8C8C8C8C6C6E808080808",
      INIT_2D => X"28284A6C8C6C6C8C6C6C6E6E6C6C6C6C6A6C6C6C6C6C4C4C0A0A0A0A28282828",
      INIT_2E => X"28282A2A2A282828282A2A2A08080808E6E6E6084A4A8C8ECEF0F0AE8C4C2A08",
      INIT_2F => X"282806E4E4C4C4C4806040404284A4C6C8C8C6C6C6C6A484828284A4C6E8E808",
      INIT_30 => X"6A6A6A4A2828282828282808E8E608284A2808C4A4A4A4C6A6A6A4A4A4A4A4A4",
      INIT_31 => X"2828282828060628260606060628282806060828282806E4E6E6E60608282828",
      INIT_32 => X"E6060828282808082806E6E6E6080808EAEAEAE8C6C6C6E60606060608282808",
      INIT_33 => X"C4E6E6E6E6C4C2A2848484A4A4A4C6E82A2A0806060404042826060628280606",
      INIT_34 => X"28484848484A4A2C4A28080606060606E6E6C4C6E6E80808E60608E6C4C4C4A4",
      INIT_35 => X"E6E6E82A2C4E504E4A4A4A4A6C6A28264E4E2A08060608080808082828282848",
      INIT_36 => X"4828280808080808EAEA0A080808E6C4C4C4C4C6E6E6E6E86C6C28E4C4E6E6E6",
      INIT_37 => X"48482826260606E6E608282828280606E6E6E6E6E608082A0A0A0A0C0C0A0A0A",
      INIT_38 => X"0606E6E6E6C6C6C6A4A4C4C6E6E60606484A4A4A28280606C4E6E6282A2A2828",
      INIT_39 => X"28280806E6E6E6E6E8E6E6E8E6E6E6E60808282A2A2A4A4A4A4A4A2A28280606",
      INIT_3A => X"E4E40606280606060606060606060608080808E6E6C4C4C4C6C4E6E606060828",
      INIT_3B => X"08E8E8E6E6C6C6C6E4E4E6E6E6C6A484A2A4C4C4C6C6C6C6E608284A48280604",
      INIT_3C => X"060808080808282A4A6A6A6A6A6A4A4828080828282828282828282828282828",
      INIT_3D => X"4A4A4A6C6C4C4C4C4C4A2A2808082828484848486A6A6A6A684828280808E6E6",
      INIT_3E => X"AEAEAEAEAEAEAE8E8E8E8E8E8C6A6A6A48484A4A4A4A4A4A6A6A6C6C6C4C4A4A",
      INIT_3F => X"E8E808082A2A4A4A4C4A2A2A2A2A2A2A2C0C0AEAE8E8EAEA0A2C4C6E90B0B0B0",
      INIT_40 => X"4C4C4C2A2A2A08080808E8E8E8E8E8C8E6E6E6E8080808080A0AE8E8E8EAEAE8",
      INIT_41 => X"4A4A4A4A6A6A6A6A4C2A2A2A4C4C6C6C6E8E8E8E6C4C4A4A4C4C4C4C6C6C6E6E",
      INIT_42 => X"2C4C6E706E6E6C6C4C6E6E4C2C2C2C2A4C4A2A2A2A2A28084A6A8C8C8C8C8C6C",
      INIT_43 => X"4C4E6E6E6E4E4C2C0E0C0CEAEAECEC0C0CEAEAE8C8C8C8C8C8C8C8EAEAEA0AEA",
      INIT_44 => X"4E2CE8C6C4C6082A6A6C4C2C0AE8E6E6E6E6C6C6C6C6C6C60606060606282848",
      INIT_45 => X"484848484848686A6A6A484828280806060628284A4A282848484A6A6C6C6C4A",
      INIT_46 => X"080608282806E6E606060806E60806E6C6C6C6C6C4C4E6E6060828080608282A",
      INIT_47 => X"0606060404E40608062828484A4A28282808E8C6A4A4A4C4C4C4E6E6E6E6E6E6",
      INIT_48 => X"E60608282A4C4C4C48482626262626260806E6E6060606E60606060606082808",
      INIT_49 => X"2A2A2A2A2A2A08C6C6C6C6C6C6C6C6E6E60606262828280648282606E6E6E6E6",
      INIT_4A => X"0A0808E8C6A48484C6E82A4C6C6C4C4A6C6C8E8E8C6A4828E8E8E8E8082A4C2A",
      INIT_4B => X"4A4A4A4A2808E6E6E6E606060828282806080806060606262808080808E60808",
      INIT_4C => X"2828280606E6E6C6A4A4C6E6E606060626484A6A6A4A4A48280808082828282A",
      INIT_4D => X"0606E6E6E6E6E6E6C4A4C4C4E6E6E6E6E6E606282A4A4A4A4A4A280808082828",
      INIT_4E => X"2A2806062626262628282828080606060606E6E6E6C6E6E6E8E8080808080808",
      INIT_4F => X"E6E6E6C4C4C6E6E6E6082A4C6E4C2A08E6E6C6C4C4C4E6E6082A4A6A8A6A6A6A",
      INIT_50 => X"A6A6A6C6C8C8E8E80808282A4A4A4A4A2A282826262806060606060606060606",
      INIT_51 => X"2828280806080808082A4C4C2A282828080808080808E6E6E6C6A68464646464",
      INIT_52 => X"B0D0D2F4F4F4F4F4F4F2D0AE8C8C8C8CAC8C6C6C4A4A4A4A4A4A4A4828282828",
      INIT_53 => X"0A080A2A2A4C6E6E6E6E6E6E6E8E6E6E4C4E4E4E4C2A0A08E8082A2A4C6E8E90",
      INIT_54 => X"2A2A2A2A2A2A2A2A0808E8C8C8C8C8C8E6E6E6E6E8E8E8E8E8E8C8C8E8EAEAEA",
      INIT_55 => X"0C0C2C4C4C4C6C6C4C4A4A2A2A2A2A284A4C6C6E6C6C6C6C4A6C6C6C4C4C2C2A",
      INIT_56 => X"A6A6C8C80A0A2A2A2C2C2C2C2C2C2C2C4C4E6E70909270502C2C4C2A2A0A0A0C",
      INIT_57 => X"4E4E6E7070704E4E50504E4E4E2C0CECEAEAE80A0A0C0C2E4E4E4E2E2C0AE8C6",
      INIT_58 => X"E6080A2C4C6C6A6A28080A0C30504E4C08E6E6E8E8E8E8C6C6C6C4C4C4E60828",
      INIT_59 => X"08282A4A4A482828484848484A4A28282828280606282808E8E8E6E606082828",
      INIT_5A => X"280806E6E4C4C4C4C4E6E6E4C4E4E606E6E6E6C6C6C6E8080A2C4C2C2A080808",
      INIT_5B => X"06062626260606060A2A28282828080606082A2C0A0AE8E8E8E6E6C4A2A2E60A",
      INIT_5C => X"A4A4C4E80808E808464868484828282808282828282828260606080828060606",
      INIT_5D => X"2A2A2A4C4C6E4E2CE8A6826262828484A4A4C4C6C4C4C4C4E4E6E6C6C6C4A4A4",
      INIT_5E => X"0C2E50704E0CEAEA082A4A6C6C4C4A4C8EAED0D0CEAEAC8C2A0808082A4A4C6A",
      INIT_5F => X"08E6E6C6C4A482606084A6C8C8C8A6A6E6284C8E8E6C4A280606E6E6C6C6C8C8",
      INIT_60 => X"28280806E6E6E6E6E8E6E606060606060808080828282828280806E6E6060808",
      INIT_61 => X"C4C4C4C4C4C4C4C4E6E6E6E606060606E6E6E606060628282828060808082828",
      INIT_62 => X"8C6A482808060808080808282828282808060606060606080808080806E6E6E6",
      INIT_63 => X"482828262626060606060606282828260808E8E6E6E6E6E6E6E608284A4C6C6E",
      INIT_64 => X"2A0AE8C6C6C6E6E6E6E6C4C4E6082A2A4A4A4A4848484828080808082828282A",
      INIT_65 => X"2A28282808080606060828282808080808282A2A2A0808E80608E8E8E8E80A2C",
      INIT_66 => X"4A4A4A6C6C4C4A4A4A4A4A2A2808E6C668686888A8E828284A4A2A2808080828",
      INIT_67 => X"0808080A2A2A2A2A4A4A4C4A4A4C4A4A6C6C8C8C8C8C6C6C2C2A2A2A2A4A4A4A",
      INIT_68 => X"2A2A2A2A4A4A2A2A2A2A0AE8E8E8E8E8E8E8C8C8E8E8E8E8E6E8E8E8E8E8E8E8",
      INIT_69 => X"2E0C0C0AEAE80A0A0A0A0C2C2E2E2E2E2C2C2C4C4C4C4C4C4C4C4A2A2A2A2A2A",
      INIT_6A => X"EAC8A68484A6C8E8EAEAEAEA0A0C2E4E2E2E2C0C0C0C2E2E2E304E2E2E0E1010",
      INIT_6B => X"70704E2C2C0C0A0AC8C8E80A0A0AEAEAE8E8EA0A0A0AEAEAEA0A0AEA0C0C0C0C",
      INIT_6C => X"08E8E8E80A0A2A0A0A0AEAC8E8E806260606060808E6E6E6E4E6060626262626",
      INIT_6D => X"08280606062648484A2A080606060606E6E6E6E606060806060606E606060808",
      INIT_6E => X"E6E4E4C4C4C4C4A4A2A2A2C4C4E4E6062404060606060606E6E6060628282826",
      INIT_6F => X"E60806060606082A2E4C0AE4C4E4082A2A0A08082A282604C4C4C4E4C4C4E4E6",
      INIT_70 => X"0AE8E80A0AE8C4E4C4A4A4A484848484A4C4C4E6E60606060606060606262626",
      INIT_71 => X"2A06E6E4C4C6C6C4A68464848464646484A4C8E8C8C6A4A46262626282C6082A",
      INIT_72 => X"E8C6C6E6082A6EB2D0D0F0F0F0AE6C4A0A0A2A4A4A6C6C8ECEAE8C8E8C6C6A6A",
      INIT_73 => X"E6E6E6E6E808E8E8080808E8C6C6C6C6A6A6C6C8C8C6A4A4A4A4A4A6C6E8E808",
      INIT_74 => X"E8E6E6E6E4E4E6060606060606080808E8E6C6C4C4E6080A062828080606E6E6",
      INIT_75 => X"E8E80808080806060606060606060606E6E6E6E6E60606060606E6E6E6060606",
      INIT_76 => X"26282806E6C6C6C6C6C6E6284A6A6A6A6A4A4848282828282828060606060606",
      INIT_77 => X"284A4A4A4A4828284628282828282A28484A4A4A4A2A08060606060606060606",
      INIT_78 => X"2828282808062626060606062828280626486A8A8A8A6A4A2A08E6E6E6E6E808",
      INIT_79 => X"4A2A4A4A4A4A4A4A6A4A48484848482826262606060608082628282828282828",
      INIT_7A => X"4C4C4C4A4A2A2A284A4A4A4A4C4C4C2C2A2A0A08080A28282A2A2A2A2A2A2A2A",
      INIT_7B => X"E8E8E6E6E8E8E8082A2A4C4C6C6C6C4C4C4C4A4A4A4A4A4A4A4A4C4C4C4C4C4C",
      INIT_7C => X"0A0A2A282A2A2A2A2A2A0808E6E6E606E8E8C8E6E8E808080808080808080808",
      INIT_7D => X"4C2A080AE8E8EAEA0A0A0A0C2C2C2C2C2C0A0A08080808080A0A2A2A2A2A2A2A",
      INIT_7E => X"0A0C0C0CECECCACACACAEA0C0C2E2E4E300EEAC8A6A6C8C8CAEA2C4C6E6E4E4E",
      INIT_7F => X"0C0C0CEAEAEACACAEAEAEAECEC0C0C0C0E0E0E0C0C0CECECEAEAEACACAECECEC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_94_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_94_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(74),
      ENBWREN => enb_array(74),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra[16]\,
      O => ena_array(74)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb[16]\,
      O => enb_array(74)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized94\ is
  port (
    p_90_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized94\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized94\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized94\ is
  signal ena_array : STD_LOGIC_VECTOR ( 75 to 75 );
  signal enb_array : STD_LOGIC_VECTOR ( 75 to 75 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_90_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_90_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(75),
      ENBWREN => enb_array(75),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(15),
      I3 => addra(14),
      I4 => \addra[16]\,
      O => ena_array(75)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(15),
      I3 => addrb(14),
      I4 => \addrb[16]\,
      O => enb_array(75)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized95\ is
  port (
    p_86_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized95\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized95\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized95\ is
  signal ena_array : STD_LOGIC_VECTOR ( 76 to 76 );
  signal enb_array : STD_LOGIC_VECTOR ( 76 to 76 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_86_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_86_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(76),
      ENBWREN => enb_array(76),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[16]\,
      O => ena_array(76)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[16]\,
      O => enb_array(76)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized96\ is
  port (
    p_82_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized96\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized96\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized96\ is
  signal ena_array : STD_LOGIC_VECTOR ( 77 to 77 );
  signal enb_array : STD_LOGIC_VECTOR ( 77 to 77 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_82_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_82_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(77),
      ENBWREN => enb_array(77),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[16]\,
      O => ena_array(77)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[16]\,
      O => enb_array(77)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized97\ is
  port (
    p_78_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized97\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized97\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized97\ is
  signal ena_array : STD_LOGIC_VECTOR ( 78 to 78 );
  signal enb_array : STD_LOGIC_VECTOR ( 78 to 78 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_78_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_78_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(78),
      ENBWREN => enb_array(78),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[16]\,
      O => ena_array(78)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[16]\,
      O => enb_array(78)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized98\ is
  port (
    p_74_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized98\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized98\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized98\ is
  signal ena_array : STD_LOGIC_VECTOR ( 79 to 79 );
  signal enb_array : STD_LOGIC_VECTOR ( 79 to 79 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_74_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_74_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(79),
      ENBWREN => enb_array(79),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      I3 => addra(15),
      I4 => \addra[16]\,
      O => ena_array(79)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(13),
      I2 => addrb(14),
      I3 => addrb(15),
      I4 => \addrb[16]\,
      O => enb_array(79)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_wrapper_init__parameterized99\ is
  port (
    p_70_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized99\ : entity is "blk_mem_gen_prim_wrapper_init";
end \SDPR_blk_mem_gen_prim_wrapper_init__parameterized99\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_wrapper_init__parameterized99\ is
  signal ena_array : STD_LOGIC_VECTOR ( 80 to 80 );
  signal enb_array : STD_LOGIC_VECTOR ( 80 to 80 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => p_70_out(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => p_70_out(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(80),
      ENBWREN => enb_array(80),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(13),
      I4 => \addra[16]\,
      O => ena_array(80)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(13),
      I4 => \addrb[16]\,
      O => enb_array(80)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity SDPR_blk_mem_gen_prim_width is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of SDPR_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end SDPR_blk_mem_gen_prim_width;

architecture STRUCTURE of SDPR_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.SDPR_blk_mem_gen_prim_wrapper_init
     port map (
      DOUTB(0) => DOUTB(0),
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOUTB(0) => DOUTB(0),
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOUTB(0) => DOUTB(0),
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized10\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    enb : in STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized10\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\,
      DOUTB(0) => DOUTB(0),
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized100\ is
  port (
    p_66_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized100\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized100\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized100\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized100\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_66_out(8 downto 0) => p_66_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized101\ is
  port (
    p_62_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized101\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized101\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized101\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized101\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_62_out(8 downto 0) => p_62_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized102\ is
  port (
    p_58_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized102\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized102\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized102\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized102\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_58_out(8 downto 0) => p_58_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized103\ is
  port (
    p_54_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized103\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized103\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized103\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized103\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_54_out(8 downto 0) => p_54_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized104\ is
  port (
    p_50_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized104\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized104\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized104\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized104\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_50_out(8 downto 0) => p_50_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized105\ is
  port (
    p_46_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized105\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized105\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized105\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized105\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_46_out(8 downto 0) => p_46_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized106\ is
  port (
    p_42_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized106\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized106\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized106\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized106\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_42_out(8 downto 0) => p_42_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized107\ is
  port (
    p_38_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized107\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized107\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized107\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized107\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_38_out(8 downto 0) => p_38_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized108\ is
  port (
    p_34_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized108\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized108\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized108\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized108\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_34_out(8 downto 0) => p_34_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized109\ is
  port (
    p_30_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized109\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized109\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized109\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized109\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_30_out(8 downto 0) => p_30_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized11\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    enb : in STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized11\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\,
      DOUTB(0) => DOUTB(0),
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized110\ is
  port (
    p_26_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized110\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized110\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized110\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized110\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_26_out(8 downto 0) => p_26_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized111\ is
  port (
    p_22_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized111\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized111\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized111\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized111\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_22_out(8 downto 0) => p_22_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized112\ is
  port (
    p_18_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized112\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized112\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized112\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized112\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_18_out(8 downto 0) => p_18_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized113\ is
  port (
    p_14_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized113\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized113\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized113\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized113\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_14_out(8 downto 0) => p_14_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized114\ is
  port (
    p_10_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized114\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized114\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized114\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized114\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_10_out(8 downto 0) => p_10_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized115\ is
  port (
    p_6_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized115\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized115\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized115\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized115\
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_6_out(8 downto 0) => p_6_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized116\ is
  port (
    p_2_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized116\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized116\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized116\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized116\
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_2_out(8 downto 0) => p_2_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized12\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized12\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized12\
     port map (
      DOBDO(1 downto 0) => DOBDO(1 downto 0),
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(1 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized13\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized13\
     port map (
      DOUTB(0) => DOUTB(0),
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized14\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized14\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized14\
     port map (
      DOUTB(0) => DOUTB(0),
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized15\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized15\
     port map (
      DOUTB(0) => DOUTB(0),
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized16\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized16\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized16\
     port map (
      DOUTB(0) => DOUTB(0),
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized17\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized17\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized17\
     port map (
      DOUTB(0) => DOUTB(0),
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized18\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized18\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized18\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized18\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized18\
     port map (
      DOUTB(0) => DOUTB(0),
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized19\ is
  port (
    p_390_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized19\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized19\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized19\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized19\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_390_out(8 downto 0) => p_390_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      DOUTB(0) => DOUTB(0),
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized20\ is
  port (
    p_386_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized20\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized20\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized20\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized20\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_386_out(8 downto 0) => p_386_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized21\ is
  port (
    p_382_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized21\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized21\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized21\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized21\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_382_out(8 downto 0) => p_382_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized22\ is
  port (
    p_378_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized22\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized22\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized22\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized22\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_378_out(8 downto 0) => p_378_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized23\ is
  port (
    p_374_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized23\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized23\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized23\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized23\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_374_out(8 downto 0) => p_374_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized24\ is
  port (
    p_370_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized24\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized24\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized24\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized24\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_370_out(8 downto 0) => p_370_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized25\ is
  port (
    p_366_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized25\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized25\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized25\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized25\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_366_out(8 downto 0) => p_366_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized26\ is
  port (
    p_362_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized26\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized26\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized26\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized26\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_362_out(8 downto 0) => p_362_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized27\ is
  port (
    p_358_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized27\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized27\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized27\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized27\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_358_out(8 downto 0) => p_358_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized28\ is
  port (
    p_354_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized28\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized28\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized28\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized28\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_354_out(8 downto 0) => p_354_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized29\ is
  port (
    p_350_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized29\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized29\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized29\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized29\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_350_out(8 downto 0) => p_350_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized3\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      DOUTB(0) => DOUTB(0),
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized30\ is
  port (
    p_346_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized30\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized30\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized30\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized30\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_346_out(8 downto 0) => p_346_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized31\ is
  port (
    p_342_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized31\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized31\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized31\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized31\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_342_out(8 downto 0) => p_342_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized32\ is
  port (
    p_338_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized32\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized32\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized32\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized32\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_338_out(8 downto 0) => p_338_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized33\ is
  port (
    p_334_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized33\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized33\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized33\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized33\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_334_out(8 downto 0) => p_334_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized34\ is
  port (
    p_330_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized34\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized34\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized34\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized34\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_330_out(8 downto 0) => p_330_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized35\ is
  port (
    p_326_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized35\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized35\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized35\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized35\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_326_out(8 downto 0) => p_326_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized36\ is
  port (
    p_322_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized36\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized36\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized36\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized36\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_322_out(8 downto 0) => p_322_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized37\ is
  port (
    p_318_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized37\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized37\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized37\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized37\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_318_out(8 downto 0) => p_318_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized38\ is
  port (
    p_314_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized38\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized38\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized38\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized38\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_314_out(8 downto 0) => p_314_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized39\ is
  port (
    p_310_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized39\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized39\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized39\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized39\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_310_out(8 downto 0) => p_310_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized4\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      DOUTB(0) => DOUTB(0),
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized40\ is
  port (
    p_306_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized40\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized40\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized40\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized40\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_306_out(8 downto 0) => p_306_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized41\ is
  port (
    p_302_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized41\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized41\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized41\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized41\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_302_out(8 downto 0) => p_302_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized42\ is
  port (
    p_298_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized42\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized42\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized42\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized42\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_298_out(8 downto 0) => p_298_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized43\ is
  port (
    p_294_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized43\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized43\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized43\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized43\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_294_out(8 downto 0) => p_294_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized44\ is
  port (
    p_290_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized44\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized44\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized44\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized44\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_290_out(8 downto 0) => p_290_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized45\ is
  port (
    p_286_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized45\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized45\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized45\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized45\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_286_out(8 downto 0) => p_286_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized46\ is
  port (
    p_282_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized46\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized46\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized46\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized46\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_282_out(8 downto 0) => p_282_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized47\ is
  port (
    p_278_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized47\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized47\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized47\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized47\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_278_out(8 downto 0) => p_278_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized48\ is
  port (
    p_274_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized48\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized48\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized48\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized48\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_274_out(8 downto 0) => p_274_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized49\ is
  port (
    p_270_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized49\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized49\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized49\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized49\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_270_out(8 downto 0) => p_270_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \doutb[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \doutb[0]\(0) => \doutb[0]\(0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized50\ is
  port (
    p_266_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    enb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized50\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized50\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized50\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized50\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_266_out(8 downto 0) => p_266_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized51\ is
  port (
    p_262_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized51\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized51\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized51\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized51\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_262_out(8 downto 0) => p_262_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized52\ is
  port (
    p_258_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized52\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized52\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized52\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized52\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_258_out(8 downto 0) => p_258_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized53\ is
  port (
    p_254_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized53\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized53\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized53\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized53\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_254_out(8 downto 0) => p_254_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized54\ is
  port (
    p_250_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized54\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized54\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized54\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized54\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_250_out(8 downto 0) => p_250_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized55\ is
  port (
    p_246_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized55\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized55\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized55\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized55\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_246_out(8 downto 0) => p_246_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized56\ is
  port (
    p_242_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized56\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized56\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized56\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized56\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_242_out(8 downto 0) => p_242_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized57\ is
  port (
    p_238_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized57\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized57\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized57\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized57\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_238_out(8 downto 0) => p_238_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized58\ is
  port (
    p_234_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized58\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized58\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized58\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized58\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_234_out(8 downto 0) => p_234_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized59\ is
  port (
    p_230_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized59\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized59\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized59\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized59\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_230_out(8 downto 0) => p_230_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    enb : in STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\,
      DOUTB(0) => DOUTB(0),
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized60\ is
  port (
    p_226_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized60\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized60\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized60\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized60\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_226_out(8 downto 0) => p_226_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized61\ is
  port (
    p_222_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized61\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized61\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized61\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized61\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_222_out(8 downto 0) => p_222_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized62\ is
  port (
    p_218_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized62\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized62\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized62\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized62\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_218_out(8 downto 0) => p_218_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized63\ is
  port (
    p_214_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized63\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized63\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized63\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized63\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_214_out(8 downto 0) => p_214_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized64\ is
  port (
    p_210_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized64\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized64\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized64\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized64\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_210_out(8 downto 0) => p_210_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized65\ is
  port (
    p_206_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized65\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized65\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized65\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized65\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_206_out(8 downto 0) => p_206_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized66\ is
  port (
    p_202_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized66\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized66\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized66\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized66\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_202_out(8 downto 0) => p_202_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized67\ is
  port (
    p_198_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized67\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized67\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized67\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized67\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_198_out(8 downto 0) => p_198_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized68\ is
  port (
    p_194_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized68\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized68\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized68\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized68\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_194_out(8 downto 0) => p_194_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized69\ is
  port (
    p_190_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized69\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized69\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized69\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized69\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_190_out(8 downto 0) => p_190_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    enb : in STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\,
      DOUTB(0) => DOUTB(0),
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized70\ is
  port (
    p_186_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized70\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized70\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized70\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized70\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_186_out(8 downto 0) => p_186_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized71\ is
  port (
    p_182_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized71\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized71\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized71\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized71\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_182_out(8 downto 0) => p_182_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized72\ is
  port (
    p_178_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized72\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized72\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized72\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized72\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_178_out(8 downto 0) => p_178_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized73\ is
  port (
    p_174_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized73\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized73\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized73\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized73\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_174_out(8 downto 0) => p_174_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized74\ is
  port (
    p_170_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized74\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized74\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized74\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized74\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_170_out(8 downto 0) => p_170_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized75\ is
  port (
    p_166_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized75\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized75\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized75\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized75\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_166_out(8 downto 0) => p_166_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized76\ is
  port (
    p_162_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized76\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized76\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized76\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized76\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_162_out(8 downto 0) => p_162_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized77\ is
  port (
    p_158_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized77\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized77\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized77\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized77\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_158_out(8 downto 0) => p_158_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized78\ is
  port (
    p_154_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized78\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized78\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized78\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized78\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_154_out(8 downto 0) => p_154_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized79\ is
  port (
    p_150_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized79\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized79\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized79\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized79\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_150_out(8 downto 0) => p_150_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    enb : in STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\,
      DOUTB(0) => DOUTB(0),
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized80\ is
  port (
    p_146_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized80\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized80\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized80\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized80\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_146_out(8 downto 0) => p_146_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized81\ is
  port (
    p_142_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized81\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized81\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized81\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized81\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_142_out(8 downto 0) => p_142_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized82\ is
  port (
    p_138_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC;
    \addrb[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized82\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized82\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized82\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized82\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \addrb[17]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_138_out(8 downto 0) => p_138_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized83\ is
  port (
    p_134_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized83\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized83\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized83\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized83\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_134_out(8 downto 0) => p_134_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized84\ is
  port (
    p_130_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized84\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized84\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized84\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized84\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_130_out(8 downto 0) => p_130_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized85\ is
  port (
    p_126_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized85\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized85\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized85\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized85\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_126_out(8 downto 0) => p_126_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized86\ is
  port (
    p_122_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized86\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized86\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized86\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized86\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_122_out(8 downto 0) => p_122_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized87\ is
  port (
    p_118_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized87\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized87\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized87\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized87\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_118_out(8 downto 0) => p_118_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized88\ is
  port (
    p_114_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized88\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized88\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized88\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized88\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_114_out(8 downto 0) => p_114_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized89\ is
  port (
    p_110_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized89\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized89\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized89\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized89\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_110_out(8 downto 0) => p_110_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    enb : in STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\,
      DOUTB(0) => DOUTB(0),
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized90\ is
  port (
    p_106_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized90\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized90\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized90\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized90\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_106_out(8 downto 0) => p_106_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized91\ is
  port (
    p_102_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized91\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized91\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized91\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized91\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_102_out(8 downto 0) => p_102_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized92\ is
  port (
    p_98_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized92\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized92\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized92\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized92\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_98_out(8 downto 0) => p_98_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized93\ is
  port (
    p_94_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized93\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized93\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized93\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized93\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_94_out(8 downto 0) => p_94_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized94\ is
  port (
    p_90_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized94\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized94\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized94\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized94\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_90_out(8 downto 0) => p_90_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized95\ is
  port (
    p_86_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized95\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized95\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized95\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized95\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_86_out(8 downto 0) => p_86_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized96\ is
  port (
    p_82_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized96\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized96\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized96\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized96\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_82_out(8 downto 0) => p_82_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized97\ is
  port (
    p_78_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized97\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized97\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized97\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized97\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_78_out(8 downto 0) => p_78_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized98\ is
  port (
    p_74_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized98\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized98\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized98\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized98\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_74_out(8 downto 0) => p_74_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \SDPR_blk_mem_gen_prim_width__parameterized99\ is
  port (
    p_70_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[16]\ : in STD_LOGIC;
    \addrb[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \SDPR_blk_mem_gen_prim_width__parameterized99\ : entity is "blk_mem_gen_prim_width";
end \SDPR_blk_mem_gen_prim_width__parameterized99\;

architecture STRUCTURE of \SDPR_blk_mem_gen_prim_width__parameterized99\ is
begin
\prim_init.ram\: entity work.\SDPR_blk_mem_gen_prim_wrapper_init__parameterized99\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \addra[16]\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \addrb[16]\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      p_70_out(8 downto 0) => p_70_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity SDPR_blk_mem_gen_generic_cstr is
  port (
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of SDPR_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end SDPR_blk_mem_gen_generic_cstr;

architecture STRUCTURE of SDPR_blk_mem_gen_generic_cstr is
  signal p_102_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_106_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_10_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_110_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_114_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_118_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_122_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_126_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_130_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_134_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_138_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_142_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_146_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_150_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_154_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_158_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_162_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_166_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_170_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_174_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_178_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_182_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_186_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_18_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_190_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_194_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_198_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_202_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_206_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_210_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_214_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_218_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_222_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_226_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_22_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_230_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_234_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_238_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_242_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_246_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_250_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_254_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_258_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_262_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_266_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_26_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_270_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_274_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_278_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_282_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_286_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_290_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_294_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_298_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_2_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_302_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_306_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_30_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_310_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_314_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_318_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_322_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_326_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_330_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_334_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_338_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_342_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_346_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_34_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_350_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_354_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_358_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_362_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_366_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_370_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_374_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_378_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_382_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_386_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_38_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_390_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_42_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_46_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_50_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_54_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_58_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_62_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_66_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_6_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_70_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_74_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_78_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_82_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_86_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_90_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_94_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_98_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram_doutb : STD_LOGIC;
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
begin
\has_mux_b.B\: entity work.\SDPR_blk_mem_gen_mux__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\(0) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\(0) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_1\(0) => ram_doutb,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_10\(0) => \ramloop[17].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_11\(0) => \ramloop[16].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_12\(0) => \ramloop[15].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_13\(0) => \ramloop[14].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_14\(0) => \ramloop[19].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_15\(0) => \ramloop[18].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_2\(0) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_3\(0) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_4\(0) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_5\(0) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_6\(0) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_7\(0) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_8\(0) => \ramloop[12].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_9\(0) => \ramloop[11].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(0) => \ramloop[6].ram.r_n_0\,
      DOBDO(1) => \ramloop[13].ram.r_n_0\,
      DOBDO(0) => \ramloop[13].ram.r_n_1\,
      DOUTB(0) => \ramloop[3].ram.r_n_0\,
      addrb(6 downto 0) => addrb(18 downto 12),
      clkb => clkb,
      \^doutb\(11 downto 0) => doutb(11 downto 0),
      enb => enb,
      p_102_out(8 downto 0) => p_102_out(8 downto 0),
      p_106_out(8 downto 0) => p_106_out(8 downto 0),
      p_10_out(8 downto 0) => p_10_out(8 downto 0),
      p_110_out(8 downto 0) => p_110_out(8 downto 0),
      p_114_out(8 downto 0) => p_114_out(8 downto 0),
      p_118_out(8 downto 0) => p_118_out(8 downto 0),
      p_122_out(8 downto 0) => p_122_out(8 downto 0),
      p_126_out(8 downto 0) => p_126_out(8 downto 0),
      p_130_out(8 downto 0) => p_130_out(8 downto 0),
      p_134_out(8 downto 0) => p_134_out(8 downto 0),
      p_138_out(8 downto 0) => p_138_out(8 downto 0),
      p_142_out(8 downto 0) => p_142_out(8 downto 0),
      p_146_out(8 downto 0) => p_146_out(8 downto 0),
      p_14_out(8 downto 0) => p_14_out(8 downto 0),
      p_150_out(8 downto 0) => p_150_out(8 downto 0),
      p_154_out(8 downto 0) => p_154_out(8 downto 0),
      p_158_out(8 downto 0) => p_158_out(8 downto 0),
      p_162_out(8 downto 0) => p_162_out(8 downto 0),
      p_166_out(8 downto 0) => p_166_out(8 downto 0),
      p_170_out(8 downto 0) => p_170_out(8 downto 0),
      p_174_out(8 downto 0) => p_174_out(8 downto 0),
      p_178_out(8 downto 0) => p_178_out(8 downto 0),
      p_182_out(8 downto 0) => p_182_out(8 downto 0),
      p_186_out(8 downto 0) => p_186_out(8 downto 0),
      p_18_out(8 downto 0) => p_18_out(8 downto 0),
      p_190_out(8 downto 0) => p_190_out(8 downto 0),
      p_194_out(8 downto 0) => p_194_out(8 downto 0),
      p_198_out(8 downto 0) => p_198_out(8 downto 0),
      p_202_out(8 downto 0) => p_202_out(8 downto 0),
      p_206_out(8 downto 0) => p_206_out(8 downto 0),
      p_210_out(8 downto 0) => p_210_out(8 downto 0),
      p_214_out(8 downto 0) => p_214_out(8 downto 0),
      p_218_out(8 downto 0) => p_218_out(8 downto 0),
      p_222_out(8 downto 0) => p_222_out(8 downto 0),
      p_226_out(8 downto 0) => p_226_out(8 downto 0),
      p_22_out(8 downto 0) => p_22_out(8 downto 0),
      p_230_out(8 downto 0) => p_230_out(8 downto 0),
      p_234_out(8 downto 0) => p_234_out(8 downto 0),
      p_238_out(8 downto 0) => p_238_out(8 downto 0),
      p_242_out(8 downto 0) => p_242_out(8 downto 0),
      p_246_out(8 downto 0) => p_246_out(8 downto 0),
      p_250_out(8 downto 0) => p_250_out(8 downto 0),
      p_254_out(8 downto 0) => p_254_out(8 downto 0),
      p_258_out(8 downto 0) => p_258_out(8 downto 0),
      p_262_out(8 downto 0) => p_262_out(8 downto 0),
      p_266_out(8 downto 0) => p_266_out(8 downto 0),
      p_26_out(8 downto 0) => p_26_out(8 downto 0),
      p_270_out(8 downto 0) => p_270_out(8 downto 0),
      p_274_out(8 downto 0) => p_274_out(8 downto 0),
      p_278_out(8 downto 0) => p_278_out(8 downto 0),
      p_282_out(8 downto 0) => p_282_out(8 downto 0),
      p_286_out(8 downto 0) => p_286_out(8 downto 0),
      p_290_out(8 downto 0) => p_290_out(8 downto 0),
      p_294_out(8 downto 0) => p_294_out(8 downto 0),
      p_298_out(8 downto 0) => p_298_out(8 downto 0),
      p_2_out(8 downto 0) => p_2_out(8 downto 0),
      p_302_out(8 downto 0) => p_302_out(8 downto 0),
      p_306_out(8 downto 0) => p_306_out(8 downto 0),
      p_30_out(8 downto 0) => p_30_out(8 downto 0),
      p_310_out(8 downto 0) => p_310_out(8 downto 0),
      p_314_out(8 downto 0) => p_314_out(8 downto 0),
      p_318_out(8 downto 0) => p_318_out(8 downto 0),
      p_322_out(8 downto 0) => p_322_out(8 downto 0),
      p_326_out(8 downto 0) => p_326_out(8 downto 0),
      p_330_out(8 downto 0) => p_330_out(8 downto 0),
      p_334_out(8 downto 0) => p_334_out(8 downto 0),
      p_338_out(8 downto 0) => p_338_out(8 downto 0),
      p_342_out(8 downto 0) => p_342_out(8 downto 0),
      p_346_out(8 downto 0) => p_346_out(8 downto 0),
      p_34_out(8 downto 0) => p_34_out(8 downto 0),
      p_350_out(8 downto 0) => p_350_out(8 downto 0),
      p_354_out(8 downto 0) => p_354_out(8 downto 0),
      p_358_out(8 downto 0) => p_358_out(8 downto 0),
      p_362_out(8 downto 0) => p_362_out(8 downto 0),
      p_366_out(8 downto 0) => p_366_out(8 downto 0),
      p_370_out(8 downto 0) => p_370_out(8 downto 0),
      p_374_out(8 downto 0) => p_374_out(8 downto 0),
      p_378_out(8 downto 0) => p_378_out(8 downto 0),
      p_382_out(8 downto 0) => p_382_out(8 downto 0),
      p_386_out(8 downto 0) => p_386_out(8 downto 0),
      p_38_out(8 downto 0) => p_38_out(8 downto 0),
      p_390_out(8 downto 0) => p_390_out(8 downto 0),
      p_42_out(8 downto 0) => p_42_out(8 downto 0),
      p_46_out(8 downto 0) => p_46_out(8 downto 0),
      p_50_out(8 downto 0) => p_50_out(8 downto 0),
      p_54_out(8 downto 0) => p_54_out(8 downto 0),
      p_58_out(8 downto 0) => p_58_out(8 downto 0),
      p_62_out(8 downto 0) => p_62_out(8 downto 0),
      p_66_out(8 downto 0) => p_66_out(8 downto 0),
      p_6_out(8 downto 0) => p_6_out(8 downto 0),
      p_70_out(8 downto 0) => p_70_out(8 downto 0),
      p_74_out(8 downto 0) => p_74_out(8 downto 0),
      p_78_out(8 downto 0) => p_78_out(8 downto 0),
      p_82_out(8 downto 0) => p_82_out(8 downto 0),
      p_86_out(8 downto 0) => p_86_out(8 downto 0),
      p_90_out(8 downto 0) => p_90_out(8 downto 0),
      p_94_out(8 downto 0) => p_94_out(8 downto 0),
      p_98_out(8 downto 0) => p_98_out(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.SDPR_blk_mem_gen_prim_width
     port map (
      DOUTB(0) => ram_doutb,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      ena => \ramloop[7].ram.r_n_0\,
      enb => \ramloop[7].ram.r_n_1\,
      wea(0) => wea(0)
    );
\ramloop[100].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized99\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[12].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[12].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_70_out(8 downto 0) => p_70_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[101].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized100\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[12].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[12].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_66_out(8 downto 0) => p_66_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[102].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized101\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[12].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[12].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_62_out(8 downto 0) => p_62_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[103].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized102\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[12].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[12].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_58_out(8 downto 0) => p_58_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[104].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized103\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[12].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[12].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_54_out(8 downto 0) => p_54_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[105].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized104\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[12].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[12].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_50_out(8 downto 0) => p_50_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[106].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized105\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[12].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[12].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_46_out(8 downto 0) => p_46_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[107].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized106\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[12].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[12].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_42_out(8 downto 0) => p_42_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[108].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized107\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[12].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[12].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_38_out(8 downto 0) => p_38_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[109].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized108\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[12].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[12].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_34_out(8 downto 0) => p_34_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[10].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ => \ramloop[10].ram.r_n_1\,
      DOUTB(0) => \ramloop[10].ram.r_n_2\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(1),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[110].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized109\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[12].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[12].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_30_out(8 downto 0) => p_30_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[111].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized110\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[12].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[12].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_26_out(8 downto 0) => p_26_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[112].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized111\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[12].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[12].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_22_out(8 downto 0) => p_22_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[113].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized112\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[12].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[12].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_18_out(8 downto 0) => p_18_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[114].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized113\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[12].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[12].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_14_out(8 downto 0) => p_14_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[115].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized114\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[12].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[12].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_10_out(8 downto 0) => p_10_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[116].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized115\
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => ena,
      enb => enb,
      p_6_out(8 downto 0) => p_6_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[117].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized116\
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => ena,
      enb => enb,
      p_2_out(8 downto 0) => p_2_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[11].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized10\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ => \ramloop[11].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ => \ramloop[11].ram.r_n_1\,
      DOUTB(0) => \ramloop[11].ram.r_n_2\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(1),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[12].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized11\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ => \ramloop[12].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ => \ramloop[12].ram.r_n_1\,
      DOUTB(0) => \ramloop[12].ram.r_n_2\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(1),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[13].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized12\
     port map (
      DOBDO(1) => \ramloop[13].ram.r_n_0\,
      DOBDO(0) => \ramloop[13].ram.r_n_1\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(2 downto 1),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[14].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized13\
     port map (
      DOUTB(0) => \ramloop[14].ram.r_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(2),
      ena => \ramloop[7].ram.r_n_0\,
      enb => \ramloop[7].ram.r_n_1\,
      wea(0) => wea(0)
    );
\ramloop[15].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized14\
     port map (
      DOUTB(0) => \ramloop[15].ram.r_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(2),
      ena => \ramloop[8].ram.r_n_0\,
      enb => \ramloop[8].ram.r_n_1\,
      wea(0) => wea(0)
    );
\ramloop[16].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized15\
     port map (
      DOUTB(0) => \ramloop[16].ram.r_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[9].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(0) => dina(2),
      wea(0) => wea(0)
    );
\ramloop[17].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized16\
     port map (
      DOUTB(0) => \ramloop[17].ram.r_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[10].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[10].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(0) => dina(2),
      wea(0) => wea(0)
    );
\ramloop[18].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized17\
     port map (
      DOUTB(0) => \ramloop[18].ram.r_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[11].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[11].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(0) => dina(2),
      wea(0) => wea(0)
    );
\ramloop[19].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized18\
     port map (
      DOUTB(0) => \ramloop[19].ram.r_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[12].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[12].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(0) => dina(2),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOUTB(0) => \ramloop[1].ram.r_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      ena => \ramloop[8].ram.r_n_0\,
      enb => \ramloop[8].ram.r_n_1\,
      wea(0) => wea(0)
    );
\ramloop[20].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized19\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[7].ram.r_n_0\,
      enb => \ramloop[7].ram.r_n_1\,
      p_390_out(8 downto 0) => p_390_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[21].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized20\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[7].ram.r_n_0\,
      enb => \ramloop[7].ram.r_n_1\,
      p_386_out(8 downto 0) => p_386_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[22].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized21\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[7].ram.r_n_0\,
      enb => \ramloop[7].ram.r_n_1\,
      p_382_out(8 downto 0) => p_382_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[23].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized22\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[7].ram.r_n_0\,
      enb => \ramloop[7].ram.r_n_1\,
      p_378_out(8 downto 0) => p_378_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[24].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized23\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[7].ram.r_n_0\,
      enb => \ramloop[7].ram.r_n_1\,
      p_374_out(8 downto 0) => p_374_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[25].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized24\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[7].ram.r_n_0\,
      enb => \ramloop[7].ram.r_n_1\,
      p_370_out(8 downto 0) => p_370_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[26].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized25\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[7].ram.r_n_0\,
      enb => \ramloop[7].ram.r_n_1\,
      p_366_out(8 downto 0) => p_366_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[27].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized26\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[7].ram.r_n_0\,
      enb => \ramloop[7].ram.r_n_1\,
      p_362_out(8 downto 0) => p_362_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[28].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized27\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[7].ram.r_n_0\,
      enb => \ramloop[7].ram.r_n_1\,
      p_358_out(8 downto 0) => p_358_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[29].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized28\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[7].ram.r_n_0\,
      enb => \ramloop[7].ram.r_n_1\,
      p_354_out(8 downto 0) => p_354_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOUTB(0) => \ramloop[2].ram.r_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[9].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      wea(0) => wea(0)
    );
\ramloop[30].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized29\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[7].ram.r_n_0\,
      enb => \ramloop[7].ram.r_n_1\,
      p_350_out(8 downto 0) => p_350_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[31].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized30\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[7].ram.r_n_0\,
      enb => \ramloop[7].ram.r_n_1\,
      p_346_out(8 downto 0) => p_346_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[32].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized31\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[7].ram.r_n_0\,
      enb => \ramloop[7].ram.r_n_1\,
      p_342_out(8 downto 0) => p_342_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[33].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized32\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[7].ram.r_n_0\,
      enb => \ramloop[7].ram.r_n_1\,
      p_338_out(8 downto 0) => p_338_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[34].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized33\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[7].ram.r_n_0\,
      enb => \ramloop[7].ram.r_n_1\,
      p_334_out(8 downto 0) => p_334_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[35].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized34\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[7].ram.r_n_0\,
      enb => \ramloop[7].ram.r_n_1\,
      p_330_out(8 downto 0) => p_330_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[36].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized35\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[8].ram.r_n_0\,
      enb => \ramloop[8].ram.r_n_1\,
      p_326_out(8 downto 0) => p_326_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[37].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized36\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[8].ram.r_n_0\,
      enb => \ramloop[8].ram.r_n_1\,
      p_322_out(8 downto 0) => p_322_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[38].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized37\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[8].ram.r_n_0\,
      enb => \ramloop[8].ram.r_n_1\,
      p_318_out(8 downto 0) => p_318_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[39].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized38\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[8].ram.r_n_0\,
      enb => \ramloop[8].ram.r_n_1\,
      p_314_out(8 downto 0) => p_314_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized2\
     port map (
      DOUTB(0) => \ramloop[3].ram.r_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[10].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[10].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      wea(0) => wea(0)
    );
\ramloop[40].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized39\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[8].ram.r_n_0\,
      enb => \ramloop[8].ram.r_n_1\,
      p_310_out(8 downto 0) => p_310_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[41].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized40\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[8].ram.r_n_0\,
      enb => \ramloop[8].ram.r_n_1\,
      p_306_out(8 downto 0) => p_306_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[42].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized41\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[8].ram.r_n_0\,
      enb => \ramloop[8].ram.r_n_1\,
      p_302_out(8 downto 0) => p_302_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[43].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized42\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[8].ram.r_n_0\,
      enb => \ramloop[8].ram.r_n_1\,
      p_298_out(8 downto 0) => p_298_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[44].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized43\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[8].ram.r_n_0\,
      enb => \ramloop[8].ram.r_n_1\,
      p_294_out(8 downto 0) => p_294_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[45].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized44\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[8].ram.r_n_0\,
      enb => \ramloop[8].ram.r_n_1\,
      p_290_out(8 downto 0) => p_290_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[46].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized45\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[8].ram.r_n_0\,
      enb => \ramloop[8].ram.r_n_1\,
      p_286_out(8 downto 0) => p_286_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[47].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized46\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[8].ram.r_n_0\,
      enb => \ramloop[8].ram.r_n_1\,
      p_282_out(8 downto 0) => p_282_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[48].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized47\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[8].ram.r_n_0\,
      enb => \ramloop[8].ram.r_n_1\,
      p_278_out(8 downto 0) => p_278_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[49].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized48\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[8].ram.r_n_0\,
      enb => \ramloop[8].ram.r_n_1\,
      p_274_out(8 downto 0) => p_274_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized3\
     port map (
      DOUTB(0) => \ramloop[4].ram.r_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[11].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[11].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      wea(0) => wea(0)
    );
\ramloop[50].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized49\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[8].ram.r_n_0\,
      enb => \ramloop[8].ram.r_n_1\,
      p_270_out(8 downto 0) => p_270_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[51].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized50\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      ena => \ramloop[8].ram.r_n_0\,
      enb => \ramloop[8].ram.r_n_1\,
      p_266_out(8 downto 0) => p_266_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[52].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized51\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[9].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_262_out(8 downto 0) => p_262_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[53].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized52\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[9].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_258_out(8 downto 0) => p_258_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[54].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized53\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[9].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_254_out(8 downto 0) => p_254_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[55].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized54\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[9].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_250_out(8 downto 0) => p_250_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[56].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized55\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[9].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_246_out(8 downto 0) => p_246_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[57].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized56\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[9].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_242_out(8 downto 0) => p_242_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[58].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized57\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[9].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_238_out(8 downto 0) => p_238_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[59].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized58\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[9].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_234_out(8 downto 0) => p_234_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized4\
     port map (
      DOUTB(0) => \ramloop[5].ram.r_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[12].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[12].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      wea(0) => wea(0)
    );
\ramloop[60].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized59\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[9].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_230_out(8 downto 0) => p_230_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[61].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized60\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[9].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_226_out(8 downto 0) => p_226_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[62].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized61\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[9].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_222_out(8 downto 0) => p_222_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[63].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized62\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[9].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_218_out(8 downto 0) => p_218_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[64].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized63\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[9].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_214_out(8 downto 0) => p_214_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[65].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized64\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[9].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_210_out(8 downto 0) => p_210_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[66].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized65\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[9].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_206_out(8 downto 0) => p_206_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[67].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized66\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[9].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_202_out(8 downto 0) => p_202_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[68].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized67\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[10].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[10].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_198_out(8 downto 0) => p_198_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[69].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized68\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[10].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[10].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_194_out(8 downto 0) => p_194_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[6].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized5\
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \doutb[0]\(0) => \ramloop[6].ram.r_n_0\,
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[70].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized69\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[10].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[10].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_190_out(8 downto 0) => p_190_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[71].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized70\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[10].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[10].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_186_out(8 downto 0) => p_186_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[72].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized71\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[10].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[10].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_182_out(8 downto 0) => p_182_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[73].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized72\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[10].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[10].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_178_out(8 downto 0) => p_178_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[74].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized73\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[10].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[10].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_174_out(8 downto 0) => p_174_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[75].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized74\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[10].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[10].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_170_out(8 downto 0) => p_170_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[76].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized75\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[10].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[10].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_166_out(8 downto 0) => p_166_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[77].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized76\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[10].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[10].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_162_out(8 downto 0) => p_162_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[78].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized77\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[10].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[10].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_158_out(8 downto 0) => p_158_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[79].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized78\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[10].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[10].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_154_out(8 downto 0) => p_154_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[7].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ => \ramloop[7].ram.r_n_1\,
      DOUTB(0) => \ramloop[7].ram.r_n_2\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(1),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[80].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized79\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[10].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[10].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_150_out(8 downto 0) => p_150_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[81].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized80\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[10].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[10].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_146_out(8 downto 0) => p_146_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[82].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized81\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[10].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[10].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_142_out(8 downto 0) => p_142_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[83].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized82\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[10].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[17]\ => \ramloop[10].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_138_out(8 downto 0) => p_138_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[84].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized83\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[11].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[11].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_134_out(8 downto 0) => p_134_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[85].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized84\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[11].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[11].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_130_out(8 downto 0) => p_130_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[86].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized85\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[11].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[11].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_126_out(8 downto 0) => p_126_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[87].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized86\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[11].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[11].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_122_out(8 downto 0) => p_122_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[88].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized87\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[11].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[11].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_118_out(8 downto 0) => p_118_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[89].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized88\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[11].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[11].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_114_out(8 downto 0) => p_114_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[8].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ => \ramloop[8].ram.r_n_1\,
      DOUTB(0) => \ramloop[8].ram.r_n_2\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(1),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[90].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized89\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[11].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[11].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_110_out(8 downto 0) => p_110_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[91].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized90\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[11].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[11].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_106_out(8 downto 0) => p_106_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[92].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized91\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[11].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[11].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_102_out(8 downto 0) => p_102_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[93].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized92\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[11].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[11].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_98_out(8 downto 0) => p_98_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[94].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized93\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[11].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[11].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_94_out(8 downto 0) => p_94_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[95].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized94\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[11].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[11].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_90_out(8 downto 0) => p_90_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[96].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized95\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[11].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[11].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_86_out(8 downto 0) => p_86_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[97].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized96\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[11].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[11].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_82_out(8 downto 0) => p_82_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[98].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized97\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[11].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[11].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_78_out(8 downto 0) => p_78_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[99].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized98\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[16]\ => \ramloop[11].ram.r_n_0\,
      addrb(15 downto 0) => addrb(15 downto 0),
      \addrb[16]\ => \ramloop[11].ram.r_n_1\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(11 downto 3),
      p_74_out(8 downto 0) => p_74_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[9].ram.r\: entity work.\SDPR_blk_mem_gen_prim_width__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_0\ => \ramloop[9].ram.r_n_1\,
      DOUTB(0) => \ramloop[9].ram.r_n_2\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(1),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity SDPR_blk_mem_gen_top is
  port (
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of SDPR_blk_mem_gen_top : entity is "blk_mem_gen_top";
end SDPR_blk_mem_gen_top;

architecture STRUCTURE of SDPR_blk_mem_gen_top is
begin
\valid.cstr\: entity work.SDPR_blk_mem_gen_generic_cstr
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(11 downto 0) => dina(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity SDPR_blk_mem_gen_v8_4_1_synth is
  port (
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of SDPR_blk_mem_gen_v8_4_1_synth : entity is "blk_mem_gen_v8_4_1_synth";
end SDPR_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of SDPR_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.SDPR_blk_mem_gen_top
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(11 downto 0) => dina(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity SDPR_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 18 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of SDPR_blk_mem_gen_v8_4_1 : entity is 19;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of SDPR_blk_mem_gen_v8_4_1 : entity is 19;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of SDPR_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of SDPR_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of SDPR_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of SDPR_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of SDPR_blk_mem_gen_v8_4_1 : entity is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of SDPR_blk_mem_gen_v8_4_1 : entity is "134";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of SDPR_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of SDPR_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of SDPR_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of SDPR_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     16.946578 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of SDPR_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of SDPR_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of SDPR_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of SDPR_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of SDPR_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of SDPR_blk_mem_gen_v8_4_1 : entity is "SDPR.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of SDPR_blk_mem_gen_v8_4_1 : entity is "SDPR.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of SDPR_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of SDPR_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of SDPR_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of SDPR_blk_mem_gen_v8_4_1 : entity is 400000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of SDPR_blk_mem_gen_v8_4_1 : entity is 400000;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of SDPR_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of SDPR_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of SDPR_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of SDPR_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of SDPR_blk_mem_gen_v8_4_1 : entity is "GENERATE_X_ONLY";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of SDPR_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of SDPR_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of SDPR_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of SDPR_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of SDPR_blk_mem_gen_v8_4_1 : entity is 400000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of SDPR_blk_mem_gen_v8_4_1 : entity is 400000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of SDPR_blk_mem_gen_v8_4_1 : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of SDPR_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of SDPR_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of SDPR_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of SDPR_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of SDPR_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_v8_4_1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of SDPR_blk_mem_gen_v8_4_1 : entity is "yes";
end SDPR_blk_mem_gen_v8_4_1;

architecture STRUCTURE of SDPR_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  rdaddrecc(18) <= \<const0>\;
  rdaddrecc(17) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(18) <= \<const0>\;
  s_axi_rdaddrecc(17) <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.SDPR_blk_mem_gen_v8_4_1_synth
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dina(11 downto 0) => dina(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity SDPR is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of SDPR : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of SDPR : entity is "SDPR,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of SDPR : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of SDPR : entity is "blk_mem_gen_v8_4_1,Vivado 2017.4";
end SDPR;

architecture STRUCTURE of SDPR is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 19;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 19;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "134";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     16.946578 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "SDPR.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "SDPR.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 400000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 400000;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "GENERATE_X_ONLY";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 400000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 400000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.SDPR_blk_mem_gen_v8_4_1
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => dina(11 downto 0),
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => NLW_U0_douta_UNCONNECTED(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(18 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(18 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(18 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(18 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
