{"version":3,"file":"78_interface_with_clock_reset.sv.map","sources":["../veryl/78_interface_with_clock_reset.veryl"],"names":["","interface","veryl_testcase_Interface78",";","logic","clk","rst_n","modport","slave","(","input",",",")","endinterface","module","veryl_testcase_Module78","veryl_testcase_Interface78.slave","intf","x","always_ff",".","begin","if","intf.rst_n","=","0","end","else","1","endmodule"],"mappings":"AAAAA,AAAAC,UAAUC,0BAAYC;IACTC,MAALC,KAAUF;IACLC,MAALE,KAAUH;;IAEdI,QAAQC,MAAMC;QACLC,MAALL,KAAUM;QACLD,MAALJ,KAAUN;IACdY;AACJC;;AAEAC,OAAOC,wBAASN;IACEO,iCAAdC,IAAgCjB;AACpCY,CAAET;IACSC,MAAHc,CAAQf;;IAEZgB,YAAUV,SAACQ,IAAIG,CAACf,GAAGM,UAAEM,IAAIG,CAACd,KAAGM,EAAES;QAC3BC,KADiBC,YACRF;YACLH,GAAEM,EAAEC,CAACtB;QACTuB,IAAEC,KAAKN;YACHH,GAAEM,EAAFN,KAAKU,EAACzB;QACVuB;IACJA;AACJG"}