<h1 align="center">ğŸ”Œ SystemVerilog UART Transmitter & Receiver</h1>

<p align="center">
  <img src="images/uart_banner.png" alt="UART System" width="700"/>
</p>

<p align="center">
  <b>ğŸ“¡ A fully synthesizable UART core built in SystemVerilog â€” with clean RTL, testbenches, automation scripts, and waveform verification.</b>
</p>

---

## ğŸ“˜ Introduction

This project implements a **UART (Universal Asynchronous Receiver/Transmitter)** system in **SystemVerilog**, developed for simulation and integration into FPGA or ASIC designs. It includes both **transmit (Tx)** and **receive (Rx)** modules, a **parameterized baud rate generator**, **testbenches**, and **automated simulation scripts** using Vivado.

This project follows a **professional hardware design structure**, making it a great learning resource or portfolio project for VLSI, RTL, and FPGA engineers.

---

## ğŸ§  Key Features

- âœ… Modular Transmitter (`uart_tx.sv`)
- âœ… Modular Receiver (`uart_rx.sv`)
- âœ… Parameterized Baud Rate Generator
- âœ… Synthesizable RTL Code
- âœ… Fully Functional Testbench (`tb_uart.sv`)
- âœ… Simulation-ready with Vivado TCL script
- âœ… Professional GitHub Structure

---

## ğŸ“ Folder Structure

