<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>STUR (SIMD&amp;FP) -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/stur_fpsimd.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/stur_fpsimd.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">STUR (SIMD&amp;FP)</h2><p id="desc"><p class="aml">Store SIMD&amp;FP register (unscaled offset). This instruction stores a single SIMD&amp;FP register to memory. The address that is used for the store is calculated from a base register value and an optional immediate offset.</p><p class="aml">Depending on the settings in the <a class="armarm-xref" title="Reference to ARM ARM section">CPACR_EL1</a>, <a class="armarm-xref" title="Reference to ARM ARM section">CPTR_EL2</a>, and <a class="armarm-xref" title="Reference to ARM ARM section">CPTR_EL3</a> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.</p></p><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">x</td><td class="r">0</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr><tr class="secondrow"><td colspan="2"></td><td colspan="3"></td><td></td><td colspan="2"></td><td class="droppedname" colspan="2">opc</td><td></td><td colspan="9"></td><td colspan="2"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">8-bit<span class="bitdiff"> (size == 00 &amp;&amp; opc == 00)</span></h4><p class="asm-code"><a id="STUR_B_ldst_unscaled" name="STUR_B_ldst_unscaled">STUR  <a href="#bt" title="8-bit SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Bt></a>, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>{, #<a href="#simm" title="Optional signed immediate byte offset [-256-255], default 0 (field &quot;imm9&quot;)">&lt;simm></a>}]</a></p></div><div class="encoding"><h4 class="encoding">16-bit<span class="bitdiff"> (size == 01 &amp;&amp; opc == 00)</span></h4><p class="asm-code"><a id="STUR_H_ldst_unscaled" name="STUR_H_ldst_unscaled">STUR  <a href="#ht" title="16-bit SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Ht></a>, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>{, #<a href="#simm" title="Optional signed immediate byte offset [-256-255], default 0 (field &quot;imm9&quot;)">&lt;simm></a>}]</a></p></div><div class="encoding"><h4 class="encoding">32-bit<span class="bitdiff"> (size == 10 &amp;&amp; opc == 00)</span></h4><p class="asm-code"><a id="STUR_S_ldst_unscaled" name="STUR_S_ldst_unscaled">STUR  <a href="#st" title="32-bit SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;St></a>, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>{, #<a href="#simm" title="Optional signed immediate byte offset [-256-255], default 0 (field &quot;imm9&quot;)">&lt;simm></a>}]</a></p></div><div class="encoding"><h4 class="encoding">64-bit<span class="bitdiff"> (size == 11 &amp;&amp; opc == 00)</span></h4><p class="asm-code"><a id="STUR_D_ldst_unscaled" name="STUR_D_ldst_unscaled">STUR  <a href="#dt" title="64-bit SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Dt></a>, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>{, #<a href="#simm" title="Optional signed immediate byte offset [-256-255], default 0 (field &quot;imm9&quot;)">&lt;simm></a>}]</a></p></div><div class="encoding"><h4 class="encoding">128-bit<span class="bitdiff"> (size == 00 &amp;&amp; opc == 10)</span></h4><p class="asm-code"><a id="STUR_Q_ldst_unscaled" name="STUR_Q_ldst_unscaled">STUR  <a href="#qt" title="128-bit SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Qt></a>, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>{, #<a href="#simm" title="Optional signed immediate byte offset [-256-255], default 0 (field &quot;imm9&quot;)">&lt;simm></a>}]</a></p></div><p class="pseudocode">boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(opc&lt;1>:size);
if scale > 4 then <a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()">UnallocatedEncoding</a>();
bits(64) offset = <a href="shared_pseudocode.html#impl-shared.SignExtend.2" title="function: bits(N) SignExtend(bits(M) x, integer N)">SignExtend</a>(imm9, 64);</p><p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Bt></td><td><a id="bt" name="bt"><p class="aml">Is the 8-bit name of the SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dt></td><td><a id="dt" name="dt"><p class="aml">Is the 64-bit name of the SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Ht></td><td><a id="ht" name="ht"><p class="aml">Is the 16-bit name of the SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Qt></td><td><a id="qt" name="qt"><p class="aml">Is the 128-bit name of the SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;St></td><td><a id="st" name="st"><p class="aml">Is the 32-bit name of the SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP></td><td><a id="xn_sp" name="xn_sp"><p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;simm></td><td><a id="simm" name="simm"><p class="aml">Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.</p></a></td></tr></table></div><p class="syntax-notes"></p><div class="ps" psname="commonps"><a id="commonps" name="commonps"></a><h3 class="pseudocode">Shared Decode</h3><p class="pseudocode">integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
integer t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);
<a href="shared_pseudocode.html#AccType" title="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}">AccType</a> acctype = <a href="shared_pseudocode.html#AccType_VEC" title="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}">AccType_VEC</a>;
<a href="shared_pseudocode.html#MemOp" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp</a> memop = if opc&lt;0> == '1' then <a href="shared_pseudocode.html#MemOp_LOAD" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_LOAD</a> else <a href="shared_pseudocode.html#MemOp_STORE" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_STORE</a>;
integer datasize = 8 &lt;&lt; scale;</p></div><div class="ps" psname="commonps"><a id="commonps" name="commonps"></a><h3 class="pseudocode">Operation</h3><p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckFPAdvSIMDEnabled64.0" title="function: CheckFPAdvSIMDEnabled64()">CheckFPAdvSIMDEnabled64</a>();

bits(64) address;
bits(datasize) data;

if n == 31 then
    <a href="shared_pseudocode.html#impl-aarch64.CheckSPAlignment.0" title="function: CheckSPAlignment()">CheckSPAlignment</a>();
    address = <a href="shared_pseudocode.html#impl-aarch64.SP.read.0" title="accessor: bits(width) SP[]">SP</a>[];
else
    address = <a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a>[n];

<ins>if !postindex then
</ins><del>if ! postindex then
</del>    address = address + offset;

case memop of
    when <a href="shared_pseudocode.html#MemOp_STORE" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_STORE</a>
        data = <a href="shared_pseudocode.html#impl-aarch64.V.read.1" title="accessor: bits(width) V[integer n]">V</a>[t];
        <a href="shared_pseudocode.html#impl-aarch64.Mem.write.3" title="accessor: Mem[bits(64) address, integer size, AccType acctype] = bits(size*8) value">Mem</a>[address, datasize DIV 8, acctype] = data;

    when <a href="shared_pseudocode.html#MemOp_LOAD" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_LOAD</a>
        data = <a href="shared_pseudocode.html#impl-aarch64.Mem.read.3" title="accessor: bits(size*8) Mem[bits(64) address, integer size, AccType acctype]">Mem</a>[address, datasize DIV 8, acctype];
        <a href="shared_pseudocode.html#impl-aarch64.V.write.1" title="accessor: V[integer n] = bits(width) value">V</a>[t] = data;

if wback then
    if postindex then
        address = address + offset;
    if n == 31 then
        <a href="shared_pseudocode.html#impl-aarch64.SP.write.0" title="accessor: SP[] = bits(width) value">SP</a>[] = address;
    else
        <a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value">X</a>[n] = address;</p></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3
    </p><p class="copyconf">
      Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/stur_fpsimd.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/stur_fpsimd.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div></body></html>