ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/LAB7_1March/Question2_Gate_level/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/LAB7_1March/Question2_Gate_level/q_gate.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/LAB7_1March/Question2_Gate_level/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/LAB7_1March/Question2_Gate_level/q_gate_tb.v 
ncelab -work worklib -cdslib /home/student/Vatsal_58_VLSI/LAB7_1March/Question2_Gate_level/cds.lib -logfile ncelab.log -errormax 15 -access +wc -status worklib.q_gate 
ncelab -work worklib -cdslib /home/student/Vatsal_58_VLSI/LAB7_1March/Question2_Gate_level/cds.lib -logfile ncelab.log -errormax 15 -access +wc -status worklib.q_gate_tb 
ncsim -gui -cdslib /home/student/Vatsal_58_VLSI/LAB7_1March/Question2_Gate_level/cds.lib -logfile ncsim.log -errormax 15 -status worklib.q_gate_tb:module 
