

================================================================
== Synthesis Summary Report of 'crc24a'
================================================================
+ General Information: 
    * Date:           Mon Jun 12 14:34:28 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        a9crc
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |           |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ crc24a                            |     -|  0.32|      189|  1.890e+03|         -|      190|     -|        no|     -|   -|  171 (~0%)|  1805 (3%)|    -|
    | + crc24a_Pipeline_VITIS_LOOP_25_1  |     -|  3.89|       50|    500.000|         -|       50|     -|        no|     -|   -|   56 (~0%)|   64 (~0%)|    -|
    |  o VITIS_LOOP_25_1                 |     -|  7.30|       48|    480.000|         1|        1|    48|       yes|     -|   -|          -|          -|    -|
    | + crc24a_Pipeline_VITIS_LOOP_32_2  |     -|  1.32|       26|    260.000|         -|       26|     -|        no|     -|   -|   56 (~0%)|   819 (1%)|    -|
    |  o VITIS_LOOP_32_2                 |     -|  7.30|       24|    240.000|         1|        1|    24|       yes|     -|   -|          -|          -|    -|
    | + crc24a_Pipeline_VITIS_LOOP_45_4  |     -|  1.55|       50|    500.000|         -|       50|     -|        no|     -|   -|    9 (~0%)|  311 (~0%)|    -|
    |  o VITIS_LOOP_45_4                 |     -|  7.30|       48|    480.000|         1|        1|    48|       yes|     -|   -|          -|          -|    -|
    | + crc24a_Pipeline_VITIS_LOOP_49_5  |     -|  1.30|       26|    260.000|         -|       26|     -|        no|     -|   -|   14 (~0%)|  398 (~0%)|    -|
    |  o VITIS_LOOP_49_5                 |     -|  7.30|       24|    240.000|         2|        1|    24|       yes|     -|   -|          -|          -|    -|
    | + crc24a_Pipeline_VITIS_LOOP_60_6  |     -|  3.93|       26|    260.000|         -|       26|     -|        no|     -|   -|    9 (~0%)|   93 (~0%)|    -|
    |  o VITIS_LOOP_60_6                 |     -|  7.30|       24|    240.000|         2|        1|    24|       yes|     -|   -|          -|          -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| a         | both          | 8     | 1      | 1      |
| c         | both          | 8     | 1      | 1      |
| last      | both          | 8     | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------------+
| Argument | Direction | Datatype         |
+----------+-----------+------------------+
| a        | in        | stream<bool, 0>& |
| c        | out       | stream<bool, 0>& |
| last     | out       | stream<bool, 0>& |
+----------+-----------+------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| a        | a            | interface |
| c        | c            | interface |
| last     | last         | interface |
+----------+--------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                               | DSP | Pragma | Variable | Op  | Impl   | Latency |
+------------------------------------+-----+--------+----------+-----+--------+---------+
| + crc24a                           | 0   |        |          |     |        |         |
|  + crc24a_Pipeline_VITIS_LOOP_25_1 | 0   |        |          |     |        |         |
|    add_ln25_fu_774_p2              | -   |        | add_ln25 | add | fabric | 0       |
|  + crc24a_Pipeline_VITIS_LOOP_32_2 | 0   |        |          |     |        |         |
|    add_ln32_fu_1747_p2             | -   |        | add_ln32 | add | fabric | 0       |
|  + crc24a_Pipeline_VITIS_LOOP_45_4 | 0   |        |          |     |        |         |
|    add_ln47_fu_473_p2              | -   |        | add_ln47 | add | fabric | 0       |
|  + crc24a_Pipeline_VITIS_LOOP_49_5 | 0   |        |          |     |        |         |
|    add_ln49_fu_465_p2              | -   |        | add_ln49 | add | fabric | 0       |
|    tmp_3_fu_535_p49                | -   |        | add_ln55 | add | fabric | 0       |
|  + crc24a_Pipeline_VITIS_LOOP_60_6 | 0   |        |          |     |        |         |
|    add_ln60_fu_90_p2               | -   |        | add_ln60 | add | fabric | 0       |
+------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------+------+------+--------+----------+---------+------+---------+
| Name     | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+----------+------+------+--------+----------+---------+------+---------+
| + crc24a | 0    | 0    |        |          |         |      |         |
|   p_U    | -    | -    |        | p        | ram_1p  | auto | 1       |
+----------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------+-------------------------------------+
| Type      | Options        | Location                            |
+-----------+----------------+-------------------------------------+
| interface | axis port=a    | ../codes/crc.cpp:10 in crc24a, a    |
| interface | axis port=c    | ../codes/crc.cpp:11 in crc24a, c    |
| interface | axis port=last | ../codes/crc.cpp:12 in crc24a, last |
| pipeline  | II=1           | ../codes/crc.cpp:26 in crc24a       |
| pipeline  | II=1           | ../codes/crc.cpp:33 in crc24a       |
| unroll    |                | ../codes/crc.cpp:36 in crc24a       |
| pipeline  | II=1           | ../codes/crc.cpp:46 in crc24a       |
| pipeline  | II=1           | ../codes/crc.cpp:50 in crc24a       |
| pipeline  | II=1           | ../codes/crc.cpp:61 in crc24a       |
+-----------+----------------+-------------------------------------+

* Inferred Pragmas
+------------------------------+-----------------+----------------------------------------+-----------------------------+
| Source Pragma                | Inferred Pragma | Options                                | Location                    |
+------------------------------+-----------------+----------------------------------------+-----------------------------+
| pipeline ../codes/crc.cpp:33 | array_partition | dim=1 type=complete  variable=dividend | variable dividend in crc24a |
+------------------------------+-----------------+----------------------------------------+-----------------------------+


