# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: D:\_PolySU\Proj_ASE\Proj_ASE\DE10_Lite_Neopixel_IP\Neopixel_IP.csv
# Generated on: Mon Jan 20 02:05:45 2025

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clk,Input,PIN_P11,3,B3_N0,PIN_P11,3.3-V LVTTL,,,,,
color_led[5],Input,PIN_F15,7,B7_N0,PIN_F15,3.3-V LVTTL,,,,,
color_led[4],Input,PIN_B14,7,B7_N0,PIN_B14,3.3-V LVTTL,,,,,
color_led[3],Input,PIN_A14,7,B7_N0,PIN_A14,3.3-V LVTTL,,,,,
color_led[2],Input,PIN_A13,7,B7_N0,PIN_A13,3.3-V LVTTL,,,,,
color_led[1],Input,PIN_B12,7,B7_N0,PIN_B12,3.3-V LVTTL,,,,,
color_led[0],Input,PIN_A12,7,B7_N0,PIN_A12,3.3-V LVTTL,,,,,
commande,Output,PIN_V5,3,B3_N0,PIN_V5,3.3-V LVTTL,,,,,
Rst_n,Input,PIN_B8,7,B7_N0,PIN_B8,3.3-V LVTTL,,,,,
write_led[3],Input,PIN_C12,7,B7_N0,PIN_C12,3.3-V LVTTL,,,,,
write_led[2],Input,PIN_D12,7,B7_N0,PIN_D12,3.3-V LVTTL,,,,,
write_led[1],Input,PIN_C11,7,B7_N0,PIN_C11,3.3-V LVTTL,,,,,
write_led[0],Input,PIN_C10,7,B7_N0,PIN_C10,3.3-V LVTTL,,,,,
