;redcode
;assert 1
	SPL 0, #-202
	MOV -207, <-100
	SPL 0, #-202
	MOV -7, <-20
	JMN -64, #20
	SUB @-10, 9
	SUB -6, @-122
	DJN 0, 9
	ADD @-146, 100
	ADD @-146, 100
	JMN <127, 106
	ADD 110, 9
	SPL 0, 3
	SUB @14, 300
	MOV -7, <-20
	CMP <16, 520
	ADD @-146, 500
	SUB @-6, @72
	SPL 0, 3
	SUB @-6, @72
	SUB @127, 106
	ADD <16, 520
	DJN -7, @-20
	SUB @-10, 9
	SUB @-10, 9
	SUB @127, 106
	SUB @127, 106
	MOV -7, <-20
	SUB @-6, @72
	SUB @127, 106
	SUB @127, 106
	CMP -6, @-122
	MOV -7, <-20
	SPL 0, #-202
	CMP -6, @-122
	SUB @127, 106
	SLT -9, <-20
	SPL 0, #-202
	SUB -6, @-122
	ADD @-146, 100
	SPL 0, #-202
	SUB @159, 101
	SLT 100, 90
	DJN -4, @-20
	SPL 0, #-202
	MOV -207, <-100
	SPL 0, #-202
	MOV -1, <-20
	SPL 0, #-202
	MOV -207, <-100
	SPL 0, #-202
