#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Feb 22 19:36:20 2022
# Process ID: 17952
# Current directory: F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14268 F:\Coding Projects\VHDL\ecgr-4146-labs\binary-counter\binary-counter.xpr
# Log file: F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/vivado.log
# Journal file: F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.xpr}
set_property target_language VHDL [current_project]
file mkdir F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sources_1/new
file mkdir F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sources_1/new
file mkdir F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sources_1/new
file mkdir F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sources_1/new
file mkdir F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sources_1/new
file mkdir F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sources_1/new
file mkdir {F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sources_1/new}
close [ open {F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sources_1/new/m_counter.vhd} w ]
add_files {{F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sources_1/new/m_counter.vhd}}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
close_design
synth_design -rtl -name rtl_1
close_design
synth_design -rtl -name rtl_1
close_design
close [ open {F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sources_1/new/subset_m_counter.vhd} w ]
add_files {{F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sources_1/new/subset_m_counter.vhd}}
update_compile_order -fileset sources_1
file mkdir F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sim_1/new
file mkdir F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sim_1/new
file mkdir F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sim_1/new
file mkdir F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sim_1/new
file mkdir F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sim_1/new
file mkdir {F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sim_1/new}
close [ open {F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sim_1/new/m_counter_TB.vhd} w ]
add_files -fileset sim_1 {{F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sim_1/new/m_counter_TB.vhd}}
update_compile_order -fileset sim_1
launch_simulation
source m_counter_TB.tcl
update_compile_order -fileset sim_1
close_sim
launch_simulation
launch_simulation
launch_simulation
source m_counter_TB.tcl
close_sim
launch_simulation
source m_counter_TB.tcl
close_sim
launch_simulation
source m_counter_TB.tcl
close_sim
launch_simulation
source m_counter_TB.tcl
close_sim
launch_simulation
source m_counter_TB.tcl
close_sim
launch_simulation
source m_counter_TB.tcl
close_sim
launch_simulation
source m_counter_TB.tcl
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sim_1/new/subset_m_counter.vhd} w ]
add_files -fileset sim_1 {{F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sim_1/new/subset_m_counter.vhd}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sim_1/new/subset_m_counter.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sim_1/new/subset_m_counter.vhd}}
file delete -force {F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sim_1/new/subset_m_counter.vhd}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sim_1/new/subset_m_counter_TB.vhd} w ]
add_files -fileset sim_1 {{F:/Coding Projects/VHDL/ecgr-4146-labs/binary-counter/binary-counter.srcs/sim_1/new/subset_m_counter_TB.vhd}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top subset_m_counter_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source subset_m_counter_TB.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
synth_design -rtl -name rtl_1
refresh_design
close_design
launch_simulation
source subset_m_counter_TB.tcl
close_sim
launch_simulation
source subset_m_counter_TB.tcl
close_sim
launch_simulation
source subset_m_counter_TB.tcl
close_sim
launch_simulation
source subset_m_counter_TB.tcl
close_sim
launch_simulation
source subset_m_counter_TB.tcl
close_sim
launch_simulation
source subset_m_counter_TB.tcl
close_sim
launch_simulation
source subset_m_counter_TB.tcl
close_sim
launch_simulation
source subset_m_counter_TB.tcl
synth_design -rtl -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top subset_m_counter [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
refresh_design
refresh_design
close_sim
