#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Aug  8 16:35:46 2018
# Process ID: 7412
# Current directory: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.runs/synth_1
# Command line: vivado -log kernel_seidel_2d.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source kernel_seidel_2d.tcl
# Log file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.runs/synth_1/kernel_seidel_2d.vds
# Journal file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source kernel_seidel_2d.tcl -notrace
Command: synth_design -top kernel_seidel_2d -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7492 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1292.809 ; gain = 82.895 ; free physical = 569 ; free virtual = 10803
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:170]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:173]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:176]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:180]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:182]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:184]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:186]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:188]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:190]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:194]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:198]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:202]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:213]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:221]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:225]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:227]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:231]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:234]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:237]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:240]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:243]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:245]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:247]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:249]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:253]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:259]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:270]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:272]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:274]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:276]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:278]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:280]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:282]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:284]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:286]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:288]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:290]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:292]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:294]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:296]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:298]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:300]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:302]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:306]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:308]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:310]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:312]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:314]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:316]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:318]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:320]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:322]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:326]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:328]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:330]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:332]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:334]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_bkb.vhd:11' bound to instance 'kernel_seidel_2d_bkb_U1' of component 'kernel_seidel_2d_bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:397]
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_bkb.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_ap_dadd_3_full_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_ap_dadd_3_full_dsp_64/synth/kernel_seidel_2d_ap_dadd_3_full_dsp_64.vhd:59' bound to instance 'kernel_seidel_2d_ap_dadd_3_full_dsp_64_u' of component 'kernel_seidel_2d_ap_dadd_3_full_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_bkb.vhd:59]
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_ap_dadd_3_full_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_ap_dadd_3_full_dsp_64/synth/kernel_seidel_2d_ap_dadd_3_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_ap_ddiv_20_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_ap_dadd_3_full_dsp_64/synth/kernel_seidel_2d_ap_dadd_3_full_dsp_64.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_ap_dadd_3_full_dsp_64' (27#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_ap_dadd_3_full_dsp_64/synth/kernel_seidel_2d_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_bkb' (28#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_bkb.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 22 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_cud' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_cud.vhd:11' bound to instance 'kernel_seidel_2d_cud_U2' of component 'kernel_seidel_2d_cud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:412]
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_cud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_cud.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 22 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_ap_ddiv_20_no_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_ap_ddiv_20_no_dsp_64/synth/kernel_seidel_2d_ap_ddiv_20_no_dsp_64.vhd:59' bound to instance 'kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u' of component 'kernel_seidel_2d_ap_ddiv_20_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_cud.vhd:59]
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_ap_ddiv_20_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_ap_ddiv_20_no_dsp_64/synth/kernel_seidel_2d_ap_ddiv_20_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 20 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_ap_ddiv_20_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_ap_ddiv_20_no_dsp_64/synth/kernel_seidel_2d_ap_ddiv_20_no_dsp_64.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_ap_ddiv_20_no_dsp_64' (34#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_ap_ddiv_20_no_dsp_64/synth/kernel_seidel_2d_ap_ddiv_20_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_cud' (35#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_cud.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_dEe' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:32' bound to instance 'kernel_seidel_2d_dEe_U3' of component 'kernel_seidel_2d_dEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:427]
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_dEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:45]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_dEe_DSP48_0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:6' bound to instance 'kernel_seidel_2d_dEe_DSP48_0_U' of component 'kernel_seidel_2d_dEe_DSP48_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:56]
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_dEe_DSP48_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_dEe_DSP48_0' (36#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_dEe' (37#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:45]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_dEe' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:32' bound to instance 'kernel_seidel_2d_dEe_U4' of component 'kernel_seidel_2d_dEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:439]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_dEe' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:32' bound to instance 'kernel_seidel_2d_dEe_U5' of component 'kernel_seidel_2d_dEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:451]
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d' (38#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:33]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized14 has unconnected port B[10]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized116 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized116 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized116 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized116 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized116 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized114 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized114 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized114 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized114 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized114 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized108 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized108 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized108 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized112 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized112 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized112 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized110 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized110 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized110 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized100 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized100 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized100 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized102 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized102 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized102 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[63]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized98 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized98 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized98 has unconnected port SCLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1406.434 ; gain = 196.520 ; free physical = 227 ; free virtual = 10477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1406.434 ; gain = 196.520 ; free physical = 236 ; free virtual = 10484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1406.434 ; gain = 196.520 ; free physical = 236 ; free virtual = 10484
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 6247 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.xdc]
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDE => FDRE: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1699.887 ; gain = 2.000 ; free physical = 134 ; free virtual = 10210
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1699.887 ; gain = 489.973 ; free physical = 251 ; free virtual = 10330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1699.887 ; gain = 489.973 ; free physical = 251 ; free virtual = 10331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_3_full_dsp_64_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1699.887 ; gain = 489.973 ; free physical = 251 ; free virtual = 10330
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:767]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:785]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_173_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_185_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_215_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1699.887 ; gain = 489.973 ; free physical = 233 ; free virtual = 10311
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_PREADD_DEL' (delay__parameterized1) to 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_ADD_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized7) to 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized1) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized1) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ND_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ND_DEL' (delay__parameterized1) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ND_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ND_DEL' (delay__parameterized1) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ND_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ND_DEL' (delay__parameterized1) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ND_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ND_DEL' (delay__parameterized1) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ND_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ND_DEL' (delay__parameterized1) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ND_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ND_DEL' (delay__parameterized1) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ND_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ND_DEL' (delay__parameterized1) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ND_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ND_DEL' (delay__parameterized1) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ND_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ND_DEL' (delay__parameterized1) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[28].ND_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[30].ND_DEL' (delay__parameterized1) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[31].ND_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ND_DEL' (delay__parameterized1) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[34].ND_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ND_DEL' (delay__parameterized1) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ND_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].ND_DEL' (delay__parameterized1) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[40].ND_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ND_DEL' (delay__parameterized1) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ND_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ND_DEL' (delay__parameterized1) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ND_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[48].ND_DEL' (delay__parameterized1) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[49].ND_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ND_DEL' (delay__parameterized1) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ND_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay__parameterized53) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL' (delay__parameterized53) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL' (delay__parameterized53) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL' (delay__parameterized53) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].MANT_DEL' (delay__parameterized53) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL' (delay__parameterized53) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].MANT_DEL' (delay__parameterized53) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL' (delay__parameterized53) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].MANT_DEL' (delay__parameterized53) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].MANT_DEL' (delay__parameterized53) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[28].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[30].MANT_DEL' (delay__parameterized53) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[31].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].MANT_DEL' (delay__parameterized53) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[34].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].MANT_DEL' (delay__parameterized53) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[39].MANT_DEL' (delay__parameterized53) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[40].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].MANT_DEL' (delay__parameterized53) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].MANT_DEL' (delay__parameterized53) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[48].MANT_DEL' (delay__parameterized53) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[49].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].MANT_DEL' (delay__parameterized53) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized7) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized50) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized50) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'kernel_seidel_2d_cud_U2/ce_r_reg' into 'kernel_seidel_2d_bkb_U1/ce_r_reg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_cud.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element kernel_seidel_2d_cud_U2/ce_r_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_cud.vhd:73]
INFO: [Synth 8-5546] ROM "exitcond_fu_215_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_185_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_1_reg_361_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:547]
WARNING: [Synth 8-6014] Unused sequential element tmp_s_reg_354_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:549]
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[0]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[1]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[2]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[3]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[4]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[5]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[6]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[7]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[8]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[9]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[10]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[11]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[12]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[13]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[14]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[15]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[16]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[17]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[18]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[19]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[20]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[21]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[22]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[23]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[24]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[25]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[26]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[27]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[28]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[29]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[30]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[31]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[32]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[33]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[34]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[35]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[36]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[37]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[38]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[39]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[40]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[41]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[42]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[43]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[44]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[45]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[46]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[47]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[48]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[49]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[50]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[51]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[52]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[53]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[54]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[55]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[56]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[57]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[58]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[59]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[60]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[61]' (FD) to 'kernel_seidel_2d_cud_U2/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/din1_buf1_reg[62]' (FD) to 'kernel_seidel_2d_bkb_U1/ce_r_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_seidel_2d_bkb_U1/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'j_1_reg_410_reg[0]' (FDE) to 'tmp_cast_reg_415_reg[0]'
INFO: [Synth 8-3886] merging instance 'j_1_reg_410_reg[1]' (FDE) to 'tmp_cast_reg_415_reg[1]'
INFO: [Synth 8-3886] merging instance 'j_1_reg_410_reg[2]' (FDE) to 'tmp_cast_reg_415_reg[2]'
INFO: [Synth 8-3886] merging instance 'j_1_reg_410_reg[3]' (FDE) to 'tmp_cast_reg_415_reg[3]'
INFO: [Synth 8-3886] merging instance 'j_1_reg_410_reg[4]' (FDE) to 'tmp_cast_reg_415_reg[4]'
INFO: [Synth 8-3886] merging instance 'j_1_reg_410_reg[5]' (FDE) to 'tmp_cast_reg_415_reg[5]'
INFO: [Synth 8-3886] merging instance 'j_1_reg_410_reg[6]' (FDE) to 'tmp_cast_reg_415_reg[6]'
INFO: [Synth 8-3886] merging instance 'j_1_reg_410_reg[7]' (FDE) to 'tmp_cast_reg_415_reg[7]'
INFO: [Synth 8-3886] merging instance 'j_1_reg_410_reg[8]' (FDE) to 'tmp_cast_reg_415_reg[8]'
INFO: [Synth 8-3886] merging instance 'j_1_reg_410_reg[9]' (FDE) to 'tmp_cast_reg_415_reg[9]'
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/ce_r_reg) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[63]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[62]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[61]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[60]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[59]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[58]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[57]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[56]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[55]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[54]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[53]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[52]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[51]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[50]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[49]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[48]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[47]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[46]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[45]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[44]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[43]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[42]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[41]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[40]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[39]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[38]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[37]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[36]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[35]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[34]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[33]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[32]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[31]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[30]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[29]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[28]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[27]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[26]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[25]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[24]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[23]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[22]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[21]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[20]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[19]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[18]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[17]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[16]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[15]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[14]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[13]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[12]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[11]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[10]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[9]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[8]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[7]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[6]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[5]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[4]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[3]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[2]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[1]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[0]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[63]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[63]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[62]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[61]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[60]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[59]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[58]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[57]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[56]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[55]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[54]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[53]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[52]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[51]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[50]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[49]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[48]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[47]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[46]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[45]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[44]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[43]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[42]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[41]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[40]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[39]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[38]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[37]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[36]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[35]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[34]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[33]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[32]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[31]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/dout_r_reg[30]) is unused and will be removed from module kernel_seidel_2d.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:59 . Memory (MB): peak = 1715.895 ; gain = 505.980 ; free physical = 176 ; free virtual = 10265
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:10 . Memory (MB): peak = 1734.895 ; gain = 524.980 ; free physical = 136 ; free virtual = 10126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:11 . Memory (MB): peak = 1756.910 ; gain = 546.996 ; free physical = 144 ; free virtual = 10104
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/NORMALIZE_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:15 . Memory (MB): peak = 1772.926 ; gain = 563.012 ; free physical = 129 ; free virtual = 10091
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 1772.926 ; gain = 563.012 ; free physical = 141 ; free virtual = 10085
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 1772.926 ; gain = 563.012 ; free physical = 141 ; free virtual = 10085
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:17 . Memory (MB): peak = 1772.926 ; gain = 563.012 ; free physical = 136 ; free virtual = 10080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:17 . Memory (MB): peak = 1772.926 ; gain = 563.012 ; free physical = 136 ; free virtual = 10080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:17 . Memory (MB): peak = 1772.926 ; gain = 563.012 ; free physical = 135 ; free virtual = 10079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:17 . Memory (MB): peak = 1772.926 ; gain = 563.012 ; free physical = 135 ; free virtual = 10079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    50|
|2     |DSP48E1   |     2|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     1|
|5     |DSP48E1_4 |     1|
|6     |DSP48E1_5 |     2|
|7     |LUT1      |    24|
|8     |LUT2      |   425|
|9     |LUT3      |  3070|
|10    |LUT4      |   276|
|11    |LUT5      |   231|
|12    |LUT6      |   419|
|13    |MUXCY     |  3112|
|14    |MUXF7     |    10|
|15    |MUXF8     |     1|
|16    |SRL16E    |    49|
|17    |SRLC32E   |    18|
|18    |XORCY     |  3024|
|19    |FDE       |     5|
|20    |FDRE      |  3016|
|21    |FDSE      |     3|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:17 . Memory (MB): peak = 1772.926 ; gain = 563.012 ; free physical = 135 ; free virtual = 10079
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 410 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 1772.926 ; gain = 269.559 ; free physical = 206 ; free virtual = 10150
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 1772.934 ; gain = 563.012 ; free physical = 206 ; free virtual = 10150
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6209 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 833 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 828 instances
  FDE => FDRE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
290 Infos, 212 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:23 . Memory (MB): peak = 1787.934 ; gain = 589.578 ; free physical = 209 ; free virtual = 10154
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.runs/synth_1/kernel_seidel_2d.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kernel_seidel_2d_utilization_synth.rpt -pb kernel_seidel_2d_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1811.945 ; gain = 0.000 ; free physical = 198 ; free virtual = 10146
INFO: [Common 17-206] Exiting Vivado at Wed Aug  8 16:37:22 2018...
