TimeQuest Timing Analyzer report for dual_ov5640_lcd
Sun Jan 19 14:20:42 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'
 13. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
 15. Slow 1200mV 85C Model Setup: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
 16. Slow 1200mV 85C Model Setup: 'cam1_pclk'
 17. Slow 1200mV 85C Model Setup: 'cam0_pclk'
 18. Slow 1200mV 85C Model Setup: 'sys_rst_n'
 19. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'
 21. Slow 1200mV 85C Model Hold: 'cam0_pclk'
 22. Slow 1200mV 85C Model Hold: 'sys_rst_n'
 23. Slow 1200mV 85C Model Hold: 'cam1_pclk'
 24. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 25. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Hold: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
 27. Slow 1200mV 85C Model Hold: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
 28. Slow 1200mV 85C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 30. Slow 1200mV 85C Model Recovery: 'cam0_pclk'
 31. Slow 1200mV 85C Model Recovery: 'cam1_pclk'
 32. Slow 1200mV 85C Model Recovery: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
 33. Slow 1200mV 85C Model Recovery: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
 34. Slow 1200mV 85C Model Recovery: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'
 35. Slow 1200mV 85C Model Removal: 'cam1_pclk'
 36. Slow 1200mV 85C Model Removal: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'
 37. Slow 1200mV 85C Model Removal: 'cam0_pclk'
 38. Slow 1200mV 85C Model Removal: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
 39. Slow 1200mV 85C Model Removal: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
 40. Slow 1200mV 85C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 85C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 42. Slow 1200mV 85C Model Minimum Pulse Width: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'
 43. Slow 1200mV 85C Model Minimum Pulse Width: 'cam0_pclk'
 44. Slow 1200mV 85C Model Minimum Pulse Width: 'cam1_pclk'
 45. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_rst_n'
 46. Slow 1200mV 85C Model Minimum Pulse Width: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
 47. Slow 1200mV 85C Model Minimum Pulse Width: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
 48. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 50. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Output Enable Times
 56. Minimum Output Enable Times
 57. Output Disable Times
 58. Minimum Output Disable Times
 59. Slow 1200mV 85C Model Metastability Report
 60. Slow 1200mV 0C Model Fmax Summary
 61. Slow 1200mV 0C Model Setup Summary
 62. Slow 1200mV 0C Model Hold Summary
 63. Slow 1200mV 0C Model Recovery Summary
 64. Slow 1200mV 0C Model Removal Summary
 65. Slow 1200mV 0C Model Minimum Pulse Width Summary
 66. Slow 1200mV 0C Model Setup: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'
 67. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 68. Slow 1200mV 0C Model Setup: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
 69. Slow 1200mV 0C Model Setup: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
 70. Slow 1200mV 0C Model Setup: 'cam1_pclk'
 71. Slow 1200mV 0C Model Setup: 'cam0_pclk'
 72. Slow 1200mV 0C Model Setup: 'sys_rst_n'
 73. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 74. Slow 1200mV 0C Model Hold: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'
 75. Slow 1200mV 0C Model Hold: 'cam0_pclk'
 76. Slow 1200mV 0C Model Hold: 'cam1_pclk'
 77. Slow 1200mV 0C Model Hold: 'sys_rst_n'
 78. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 79. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 80. Slow 1200mV 0C Model Hold: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
 81. Slow 1200mV 0C Model Hold: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
 82. Slow 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 83. Slow 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 84. Slow 1200mV 0C Model Recovery: 'cam0_pclk'
 85. Slow 1200mV 0C Model Recovery: 'cam1_pclk'
 86. Slow 1200mV 0C Model Recovery: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
 87. Slow 1200mV 0C Model Recovery: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
 88. Slow 1200mV 0C Model Recovery: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'
 89. Slow 1200mV 0C Model Removal: 'cam1_pclk'
 90. Slow 1200mV 0C Model Removal: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'
 91. Slow 1200mV 0C Model Removal: 'cam0_pclk'
 92. Slow 1200mV 0C Model Removal: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
 93. Slow 1200mV 0C Model Removal: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
 94. Slow 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 95. Slow 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 96. Slow 1200mV 0C Model Minimum Pulse Width: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'
 97. Slow 1200mV 0C Model Minimum Pulse Width: 'cam0_pclk'
 98. Slow 1200mV 0C Model Minimum Pulse Width: 'cam1_pclk'
 99. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_rst_n'
100. Slow 1200mV 0C Model Minimum Pulse Width: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
101. Slow 1200mV 0C Model Minimum Pulse Width: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
102. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
103. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
104. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
105. Setup Times
106. Hold Times
107. Clock to Output Times
108. Minimum Clock to Output Times
109. Output Enable Times
110. Minimum Output Enable Times
111. Output Disable Times
112. Minimum Output Disable Times
113. Slow 1200mV 0C Model Metastability Report
114. Fast 1200mV 0C Model Setup Summary
115. Fast 1200mV 0C Model Hold Summary
116. Fast 1200mV 0C Model Recovery Summary
117. Fast 1200mV 0C Model Removal Summary
118. Fast 1200mV 0C Model Minimum Pulse Width Summary
119. Fast 1200mV 0C Model Setup: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'
120. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
121. Fast 1200mV 0C Model Setup: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
122. Fast 1200mV 0C Model Setup: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
123. Fast 1200mV 0C Model Setup: 'cam1_pclk'
124. Fast 1200mV 0C Model Setup: 'cam0_pclk'
125. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
126. Fast 1200mV 0C Model Setup: 'sys_rst_n'
127. Fast 1200mV 0C Model Hold: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'
128. Fast 1200mV 0C Model Hold: 'sys_rst_n'
129. Fast 1200mV 0C Model Hold: 'cam0_pclk'
130. Fast 1200mV 0C Model Hold: 'cam1_pclk'
131. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
132. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
133. Fast 1200mV 0C Model Hold: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
134. Fast 1200mV 0C Model Hold: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
135. Fast 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
136. Fast 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
137. Fast 1200mV 0C Model Recovery: 'cam0_pclk'
138. Fast 1200mV 0C Model Recovery: 'cam1_pclk'
139. Fast 1200mV 0C Model Recovery: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
140. Fast 1200mV 0C Model Recovery: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
141. Fast 1200mV 0C Model Recovery: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'
142. Fast 1200mV 0C Model Removal: 'cam1_pclk'
143. Fast 1200mV 0C Model Removal: 'cam0_pclk'
144. Fast 1200mV 0C Model Removal: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'
145. Fast 1200mV 0C Model Removal: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
146. Fast 1200mV 0C Model Removal: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
147. Fast 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
148. Fast 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
149. Fast 1200mV 0C Model Minimum Pulse Width: 'cam1_pclk'
150. Fast 1200mV 0C Model Minimum Pulse Width: 'cam0_pclk'
151. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_rst_n'
152. Fast 1200mV 0C Model Minimum Pulse Width: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'
153. Fast 1200mV 0C Model Minimum Pulse Width: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
154. Fast 1200mV 0C Model Minimum Pulse Width: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'
155. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
156. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
157. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
158. Setup Times
159. Hold Times
160. Clock to Output Times
161. Minimum Clock to Output Times
162. Output Enable Times
163. Minimum Output Enable Times
164. Output Disable Times
165. Minimum Output Disable Times
166. Fast 1200mV 0C Model Metastability Report
167. Multicorner Timing Analysis Summary
168. Setup Times
169. Hold Times
170. Clock to Output Times
171. Minimum Clock to Output Times
172. Board Trace Model Assignments
173. Input Transition Times
174. Signal Integrity Metrics (Slow 1200mv 0c Model)
175. Signal Integrity Metrics (Slow 1200mv 85c Model)
176. Signal Integrity Metrics (Fast 1200mv 0c Model)
177. Setup Transfers
178. Hold Transfers
179. Recovery Transfers
180. Removal Transfers
181. Report TCCS
182. Report RSKM
183. Unconstrained Paths
184. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; dual_ov5640_lcd                                     ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; cam0_pclk                                         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { cam0_pclk }                                         ;
; cam1_pclk                                         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { cam1_pclk }                                         ;
; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { lcd:u_lcd|clk_div:u_clk_div|clk_10m }               ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk } ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk } ;
; sys_clk                                           ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { sys_clk }                                           ;
; sys_rst_n                                         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { sys_rst_n }                                         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; -2.083 ; 2.917  ; 50.00      ; 1         ; 2           ; -75.0 ;        ;           ;            ; false    ; sys_clk ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[2] } ;
+---------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 119.65 MHz ; 119.65 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 123.46 MHz ; 123.46 MHz      ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;                                                ;
; 199.88 MHz ; 199.88 MHz      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;                                                ;
; 201.17 MHz ; 201.17 MHz      ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;                                                ;
; 277.47 MHz ; 238.04 MHz      ; cam1_pclk                                         ; limit due to minimum period restriction (tmin) ;
; 279.56 MHz ; 238.04 MHz      ; cam0_pclk                                         ; limit due to minimum period restriction (tmin) ;
; 301.48 MHz ; 301.48 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; -7.909 ; -948.793      ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -6.321 ; -217.410      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -4.003 ; -199.218      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -3.971 ; -225.595      ;
; cam1_pclk                                         ; -2.604 ; -123.561      ;
; cam0_pclk                                         ; -2.577 ; -125.430      ;
; sys_rst_n                                         ; -0.266 ; -1.984        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.120 ; -0.351        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; -2.193 ; -7.278        ;
; cam0_pclk                                         ; -1.408 ; -1.824        ;
; sys_rst_n                                         ; -1.217 ; -29.265       ;
; cam1_pclk                                         ; -1.171 ; -1.608        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.231 ; -0.625        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.430  ; 0.000         ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.435  ; 0.000         ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.454  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -3.969 ; -1817.256     ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -3.654 ; -76.520       ;
; cam0_pclk                                         ; -2.723 ; -133.597      ;
; cam1_pclk                                         ; -2.239 ; -104.909      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -1.170 ; -72.047       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -1.167 ; -102.251      ;
; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 0.083  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; cam1_pclk                                         ; -0.931 ; -26.380       ;
; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; -0.577 ; -70.902       ;
; cam0_pclk                                         ; -0.546 ; -10.163       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.763  ; 0.000         ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.230  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.560  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 3.103  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; -3.201 ; -269.305      ;
; cam0_pclk                                         ; -3.201 ; -152.937      ;
; cam1_pclk                                         ; -3.201 ; -152.937      ;
; sys_rst_n                                         ; -3.000 ; -3.000        ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -1.487 ; -130.856      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -1.487 ; -130.856      ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.691  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.719  ; 0.000         ;
; sys_clk                                           ; 9.934  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -7.909 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.570      ; 12.400     ;
; -7.908 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.570      ; 12.399     ;
; -7.829 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.883      ; 12.548     ;
; -7.829 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.883      ; 12.548     ;
; -7.829 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.883      ; 12.548     ;
; -7.829 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.883      ; 12.548     ;
; -7.794 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.883      ; 12.513     ;
; -7.794 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.883      ; 12.513     ;
; -7.794 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.883      ; 12.513     ;
; -7.794 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.883      ; 12.513     ;
; -7.739 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.563      ; 12.223     ;
; -7.739 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.563      ; 12.223     ;
; -7.739 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.563      ; 12.223     ;
; -7.739 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.563      ; 12.223     ;
; -7.568 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.570      ; 12.059     ;
; -7.567 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.570      ; 12.058     ;
; -7.563 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.565      ; 12.049     ;
; -7.562 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.565      ; 12.048     ;
; -7.546 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.570      ; 12.037     ;
; -7.520 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.570      ; 12.011     ;
; -7.488 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.883      ; 12.207     ;
; -7.488 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.883      ; 12.207     ;
; -7.488 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.883      ; 12.207     ;
; -7.488 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.883      ; 12.207     ;
; -7.483 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.883      ; 12.202     ;
; -7.483 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.883      ; 12.202     ;
; -7.483 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.883      ; 12.202     ;
; -7.483 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.883      ; 12.202     ;
; -7.463 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.884      ; 12.183     ;
; -7.463 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.884      ; 12.183     ;
; -7.463 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.884      ; 12.183     ;
; -7.463 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.884      ; 12.183     ;
; -7.453 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.883      ; 12.172     ;
; -7.453 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.883      ; 12.172     ;
; -7.453 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.883      ; 12.172     ;
; -7.453 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.883      ; 12.172     ;
; -7.452 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.878      ; 12.166     ;
; -7.452 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.878      ; 12.166     ;
; -7.452 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.878      ; 12.166     ;
; -7.452 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.878      ; 12.166     ;
; -7.428 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.565      ; 11.914     ;
; -7.427 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.565      ; 11.913     ;
; -7.425 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.565      ; 11.911     ;
; -7.421 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.563      ; 11.905     ;
; -7.398 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.563      ; 11.882     ;
; -7.398 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.563      ; 11.882     ;
; -7.398 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.563      ; 11.882     ;
; -7.398 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.563      ; 11.882     ;
; -7.392 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.881      ; 12.109     ;
; -7.392 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.881      ; 12.109     ;
; -7.392 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.881      ; 12.109     ;
; -7.392 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.881      ; 12.109     ;
; -7.373 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.568      ; 11.862     ;
; -7.373 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.568      ; 11.862     ;
; -7.373 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.568      ; 11.862     ;
; -7.373 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.568      ; 11.862     ;
; -7.373 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.568      ; 11.862     ;
; -7.373 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.568      ; 11.862     ;
; -7.371 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.880      ; 12.087     ;
; -7.371 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.880      ; 12.087     ;
; -7.371 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.880      ; 12.087     ;
; -7.371 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.880      ; 12.087     ;
; -7.357 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.885      ; 12.210     ;
; -7.343 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.887      ; 12.198     ;
; -7.313 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.890      ; 12.171     ;
; -7.309 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.570      ; 11.800     ;
; -7.308 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.570      ; 11.799     ;
; -7.306 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.570      ; 11.797     ;
; -7.306 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.891      ; 12.165     ;
; -7.292 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.887      ; 12.147     ;
; -7.281 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.890      ; 12.139     ;
; -7.276 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.570      ; 11.767     ;
; -7.259 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.570      ; 11.750     ;
; -7.258 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.890      ; 12.116     ;
; -7.249 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.565      ; 11.735     ;
; -7.246 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.565      ; 11.732     ;
; -7.238 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.888      ; 12.094     ;
; -7.226 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.565      ; 11.712     ;
; -7.222 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.565      ; 11.708     ;
; -7.221 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.565      ; 11.707     ;
; -7.205 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.570      ; 11.696     ;
; -7.182 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.570      ; 11.673     ;
; -7.179 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.570      ; 11.670     ;
; -7.179 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.570      ; 11.670     ;
; -7.147 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.565      ; 11.633     ;
; -7.142 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.883      ; 11.861     ;
; -7.142 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.883      ; 11.861     ;
; -7.142 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.883      ; 11.861     ;
; -7.142 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.883      ; 11.861     ;
; -7.140 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.571      ; 11.632     ;
; -7.130 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.570      ; 11.621     ;
; -7.129 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.570      ; 11.620     ;
; -7.125 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.567      ; 11.613     ;
; -7.125 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.567      ; 11.613     ;
; -7.125 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.567      ; 11.613     ;
; -7.125 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.567      ; 11.613     ;
; -7.125 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.567      ; 11.613     ;
; -7.125 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.567      ; 11.613     ;
; -7.125 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[5]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.567      ; 11.613     ;
; -7.125 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.567      ; 11.613     ;
+--------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                ; Launch Clock                        ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -6.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.187     ; 3.085      ;
; -5.907 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.186     ; 2.672      ;
; -5.893 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.187     ; 2.657      ;
; -5.844 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.187     ; 2.608      ;
; -5.809 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.186     ; 2.574      ;
; -5.808 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.187     ; 2.572      ;
; -5.801 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.187     ; 2.565      ;
; -5.764 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.187     ; 2.528      ;
; -5.668 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.187     ; 2.432      ;
; -5.640 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.187     ; 2.404      ;
; -5.615 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.176     ; 2.390      ;
; -5.594 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.176     ; 2.369      ;
; -5.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.710     ; 2.750      ;
; -5.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.710     ; 2.750      ;
; -5.505 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.176     ; 2.280      ;
; -5.472 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.176     ; 2.247      ;
; -5.466 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.176     ; 2.241      ;
; -5.394 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[5]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.176     ; 2.169      ;
; -5.384 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.187     ; 2.148      ;
; -5.369 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.187     ; 2.133      ;
; -5.210 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.710     ; 2.451      ;
; -5.063 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.710     ; 2.304      ;
; -4.951 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[5]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.710     ; 2.192      ;
; -4.820 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.469     ; 2.292      ;
; -4.763 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.710     ; 2.004      ;
; -4.689 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.317     ; 2.313      ;
; -4.501 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.430     ; 2.012      ;
; -4.466 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.915     ; 1.492      ;
; -4.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.459     ; 1.945      ;
; -4.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.277     ; 2.116      ;
; -4.381 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.915     ; 1.407      ;
; -4.381 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.905     ; 1.417      ;
; -4.315 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                         ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.406     ; 1.850      ;
; -4.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.461     ; 1.794      ;
; -4.286 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.276     ; 1.951      ;
; -4.269 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                         ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.255     ; 1.955      ;
; -4.248 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.838     ; 2.351      ;
; -4.241 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.838     ; 2.344      ;
; -4.239 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.206     ; 1.974      ;
; -4.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.908     ; 1.259      ;
; -4.210 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                         ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.616     ; 1.535      ;
; -4.197 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 2.717      ;
; -4.176 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.939     ; 1.178      ;
; -4.136 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.274     ; 1.803      ;
; -4.132 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                         ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.257     ; 1.816      ;
; -4.076 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.113     ; 0.904      ;
; -4.063 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.838     ; 2.166      ;
; -4.055 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.838     ; 2.158      ;
; -4.037 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.442     ; 1.536      ;
; -4.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.763     ; 1.204      ;
; -4.018 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.424     ; 1.535      ;
; -4.017 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.424     ; 1.534      ;
; -4.011 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                         ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.230     ; 1.722      ;
; -4.003 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 2.523      ;
; -3.982 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.764     ; 1.159      ;
; -3.970 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.718     ; 1.193      ;
; -3.964 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.734     ; 1.171      ;
; -3.963 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.751     ; 1.153      ;
; -3.951 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.838     ; 2.054      ;
; -3.923 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.838     ; 2.026      ;
; -3.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.740     ; 1.112      ;
; -3.899 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.752     ; 1.088      ;
; -3.886 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.918     ; 0.909      ;
; -3.884 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                         ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.224     ; 1.601      ;
; -3.884 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.441     ; 1.384      ;
; -3.877 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.209     ; 1.609      ;
; -3.874 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.275     ; 1.540      ;
; -3.873 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.437     ; 1.377      ;
; -3.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.276     ; 1.537      ;
; -3.869 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.436     ; 1.374      ;
; -3.866 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.423     ; 1.384      ;
; -3.865 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam0_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.448     ; 2.358      ;
; -3.862 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam0_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.448     ; 2.355      ;
; -3.853 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1                                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                            ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.255     ; 1.539      ;
; -3.852 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5                                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                            ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.257     ; 1.536      ;
; -3.814 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 2.334      ;
; -3.803 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.710     ; 1.034      ;
; -3.794 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 2.314      ;
; -3.780 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam0_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.448     ; 2.273      ;
; -3.774 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam0_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.448     ; 2.267      ;
; -3.750 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 2.270      ;
; -3.736 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~_emulated                                                                     ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.496     ; 1.181      ;
; -3.719 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.736     ; 0.924      ;
; -3.716 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.262     ; 1.395      ;
; -3.714 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam0_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.448     ; 2.207      ;
; -3.713 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.734     ; 0.920      ;
; -3.692 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1                                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                            ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.257     ; 1.376      ;
; -3.687 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5                                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                            ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.254     ; 1.374      ;
; -3.680 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam0_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.001     ; 2.620      ;
; -3.659 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.217     ; 1.383      ;
; -3.650 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.216     ; 1.375      ;
; -3.643 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~_emulated                                                                     ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.464     ; 1.120      ;
; -3.624 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.447     ; 1.118      ;
; -3.618 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam0_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.001     ; 2.558      ;
; -3.615 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 2.135      ;
; -3.615 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 4.483      ;
; -3.571 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam0_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.001     ; 2.511      ;
; -3.535 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam0_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.448     ; 2.028      ;
; -3.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.480     ; 0.914      ;
; -3.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.496     ; 0.897      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.003 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.079     ; 4.925      ;
; -3.934 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.079     ; 4.856      ;
; -3.911 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.079     ; 4.833      ;
; -3.854 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.079     ; 4.776      ;
; -3.804 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.077     ; 4.728      ;
; -3.792 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.077     ; 4.716      ;
; -3.779 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.075     ; 4.705      ;
; -3.744 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.665      ;
; -3.735 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.655      ;
; -3.732 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.138     ; 4.595      ;
; -3.699 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.082     ; 4.618      ;
; -3.695 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.615      ;
; -3.691 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.900      ; 6.012      ;
; -3.664 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.079     ; 4.586      ;
; -3.632 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.552      ;
; -3.629 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.550      ;
; -3.626 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.546      ;
; -3.619 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.077     ; 4.543      ;
; -3.595 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.075     ; 4.521      ;
; -3.595 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.079     ; 4.517      ;
; -3.572 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.077     ; 4.496      ;
; -3.555 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.075     ; 4.481      ;
; -3.544 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.075     ; 4.470      ;
; -3.536 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.456      ;
; -3.532 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.082     ; 4.451      ;
; -3.531 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.451      ;
; -3.513 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.900      ; 5.834      ;
; -3.506 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.426      ;
; -3.498 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.075     ; 4.424      ;
; -3.484 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.405      ;
; -3.484 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.404      ;
; -3.471 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.082     ; 4.390      ;
; -3.464 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.904      ; 5.789      ;
; -3.464 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.380      ; 4.845      ;
; -3.464 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.082     ; 4.383      ;
; -3.461 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.381      ;
; -3.451 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.371      ;
; -3.447 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.367      ;
; -3.439 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.082     ; 4.358      ;
; -3.434 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.900      ; 5.755      ;
; -3.429 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.906      ; 5.756      ;
; -3.420 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.138     ; 4.283      ;
; -3.412 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.096     ; 4.317      ;
; -3.392 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.086     ; 4.307      ;
; -3.366 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.901      ; 5.688      ;
; -3.362 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.900      ; 5.683      ;
; -3.345 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.900      ; 5.666      ;
; -3.339 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.900      ; 5.660      ;
; -3.316 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.899      ; 5.636      ;
; -3.311 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.380      ; 4.692      ;
; -3.308 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.901      ; 5.630      ;
; -3.307 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.075     ; 4.233      ;
; -3.303 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.906      ; 5.630      ;
; -3.286 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.904      ; 5.611      ;
; -3.285 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.205      ;
; -3.275 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.196      ;
; -3.271 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.900      ; 5.592      ;
; -3.267 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.082     ; 4.186      ;
; -3.259 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.904      ; 5.584      ;
; -3.256 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.082     ; 4.175      ;
; -3.252 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.173      ;
; -3.245 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.901      ; 5.567      ;
; -3.243 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.902      ; 5.566      ;
; -3.242 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.162      ;
; -3.215 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.075     ; 4.141      ;
; -3.213 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.133      ;
; -3.210 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.077     ; 4.134      ;
; -3.201 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.138     ; 4.064      ;
; -3.192 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.900      ; 5.513      ;
; -3.174 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.095      ;
; -3.168 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.151     ; 4.018      ;
; -3.166 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.086     ; 4.081      ;
; -3.163 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.075     ; 4.089      ;
; -3.143 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.075     ; 4.069      ;
; -3.139 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.059      ;
; -3.134 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.380      ; 4.515      ;
; -3.127 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.376      ; 4.504      ;
; -3.114 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.380      ; 4.495      ;
; -3.106 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|scl                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.054     ; 4.053      ;
; -3.102 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.380      ; 4.483      ;
; -3.095 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.138     ; 3.958      ;
; -3.093 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.900      ; 5.414      ;
; -3.085 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.902      ; 5.408      ;
; -3.074 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.899      ; 5.394      ;
; -3.069 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.376      ; 4.446      ;
; -3.039 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[12]                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.134     ; 3.906      ;
; -3.015 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.381      ; 4.397      ;
; -3.011 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|scl                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.111     ; 3.901      ;
; -3.004 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[9]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.146     ; 3.859      ;
; -3.001 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.079     ; 3.923      ;
; -3.000 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.075     ; 3.926      ;
; -2.993 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.381      ; 4.375      ;
; -2.982 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.381      ; 4.364      ;
; -2.977 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.138     ; 3.840      ;
; -2.969 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.381      ; 4.351      ;
; -2.966 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop              ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.147     ; 3.820      ;
; -2.966 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.376      ; 4.343      ;
; -2.964 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.054     ; 3.911      ;
; -2.964 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.054     ; 3.911      ;
; -2.964 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.054     ; 3.911      ;
+--------+--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.971 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.082     ; 4.890      ;
; -3.958 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.879      ;
; -3.956 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.908      ; 6.285      ;
; -3.944 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.084     ; 4.861      ;
; -3.940 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.902      ; 6.263      ;
; -3.921 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.082     ; 4.840      ;
; -3.867 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.908      ; 6.196      ;
; -3.835 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.755      ;
; -3.802 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.086     ; 4.717      ;
; -3.788 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.709      ;
; -3.753 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.674      ;
; -3.746 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.086     ; 4.661      ;
; -3.726 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.082     ; 4.645      ;
; -3.698 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.902      ; 6.021      ;
; -3.695 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.084     ; 4.612      ;
; -3.694 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.088     ; 4.607      ;
; -3.683 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.604      ;
; -3.682 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.084     ; 4.599      ;
; -3.678 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.907      ; 6.006      ;
; -3.677 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.598      ;
; -3.674 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.082     ; 4.593      ;
; -3.665 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.084     ; 4.582      ;
; -3.661 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.582      ;
; -3.638 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.084     ; 4.555      ;
; -3.607 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.082     ; 4.526      ;
; -3.601 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.086     ; 4.516      ;
; -3.599 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.519      ;
; -3.597 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.518      ;
; -3.592 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.512      ;
; -3.574 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.086     ; 4.489      ;
; -3.565 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.485      ;
; -3.565 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.486      ;
; -3.561 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.902      ; 5.884      ;
; -3.561 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.085     ; 4.477      ;
; -3.561 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.481      ;
; -3.548 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.082     ; 4.467      ;
; -3.547 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.468      ;
; -3.544 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.085     ; 4.460      ;
; -3.541 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.086     ; 4.456      ;
; -3.540 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.084     ; 4.457      ;
; -3.540 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.460      ;
; -3.539 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.906      ; 5.866      ;
; -3.539 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.460      ;
; -3.534 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.455      ;
; -3.532 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.088     ; 4.445      ;
; -3.531 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.084     ; 4.448      ;
; -3.526 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.908      ; 5.855      ;
; -3.524 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.082     ; 4.443      ;
; -3.523 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.084     ; 4.440      ;
; -3.521 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.086     ; 4.436      ;
; -3.520 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.084     ; 4.437      ;
; -3.519 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.086     ; 4.434      ;
; -3.514 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.435      ;
; -3.512 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[10]                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.079     ; 4.434      ;
; -3.505 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.084     ; 4.422      ;
; -3.500 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.907      ; 5.828      ;
; -3.500 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.086     ; 4.415      ;
; -3.495 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.082     ; 4.414      ;
; -3.489 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.088     ; 4.402      ;
; -3.487 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.082     ; 4.406      ;
; -3.486 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.406      ;
; -3.486 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.407      ;
; -3.483 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.082     ; 4.402      ;
; -3.474 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.907      ; 5.802      ;
; -3.458 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.908      ; 5.787      ;
; -3.455 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.375      ;
; -3.450 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.086     ; 4.365      ;
; -3.450 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.370      ;
; -3.442 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.084     ; 4.359      ;
; -3.440 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.907      ; 5.768      ;
; -3.440 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.361      ;
; -3.437 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.908      ; 5.766      ;
; -3.436 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.086     ; 4.351      ;
; -3.434 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.089     ; 4.346      ;
; -3.433 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.353      ;
; -3.427 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.084     ; 4.344      ;
; -3.427 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.347      ;
; -3.423 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.343      ;
; -3.403 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.324      ;
; -3.401 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.322      ;
; -3.388 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.089     ; 4.300      ;
; -3.385 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.906      ; 5.712      ;
; -3.383 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.902      ; 5.706      ;
; -3.383 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.304      ;
; -3.376 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.297      ;
; -3.367 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.082     ; 4.286      ;
; -3.361 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.906      ; 5.688      ;
; -3.361 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.084     ; 4.278      ;
; -3.360 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.907      ; 5.688      ;
; -3.360 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.086     ; 4.275      ;
; -3.359 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.082     ; 4.278      ;
; -3.355 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.082     ; 4.274      ;
; -3.351 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.082     ; 4.270      ;
; -3.349 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.082     ; 4.268      ;
; -3.348 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.269      ;
; -3.332 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.253      ;
; -3.330 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.082     ; 4.249      ;
; -3.323 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.086     ; 4.238      ;
; -3.321 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.084     ; 4.238      ;
; -3.316 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.081     ; 4.236      ;
+--------+--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.604 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.056     ; 3.569      ;
; -2.588 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.056     ; 3.553      ;
; -2.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 3.506      ;
; -2.501 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 3.498      ;
; -2.493 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.170     ; 3.344      ;
; -2.415 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 3.412      ;
; -2.398 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 3.256      ;
; -2.397 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 3.255      ;
; -2.395 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 3.253      ;
; -2.392 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 3.250      ;
; -2.391 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 3.249      ;
; -2.389 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 3.247      ;
; -2.376 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 3.373      ;
; -2.369 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 3.227      ;
; -2.358 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 3.216      ;
; -2.338 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 3.196      ;
; -2.322 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 3.180      ;
; -2.294 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.056     ; 3.259      ;
; -2.292 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 3.289      ;
; -2.251 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.056     ; 3.216      ;
; -2.248 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.026     ; 3.243      ;
; -2.225 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.056     ; 3.190      ;
; -2.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.133     ; 3.039      ;
; -2.146 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 3.143      ;
; -2.135 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.133     ; 3.023      ;
; -2.127 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.249      ; 3.444      ;
; -2.115 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.206      ; 3.389      ;
; -2.115 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.206      ; 3.389      ;
; -2.114 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.213      ; 3.395      ;
; -2.111 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 3.108      ;
; -2.107 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.019     ; 3.109      ;
; -2.099 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.206      ; 3.373      ;
; -2.099 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.206      ; 3.373      ;
; -2.099 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.630      ; 3.797      ;
; -2.099 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.630      ; 3.797      ;
; -2.098 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.213      ; 3.379      ;
; -2.098 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.637      ; 3.803      ;
; -2.089 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.207      ; 3.364      ;
; -2.089 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.207      ; 3.364      ;
; -2.088 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.214      ; 3.370      ;
; -2.085 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 3.082      ;
; -2.083 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.630      ; 3.781      ;
; -2.083 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.630      ; 3.781      ;
; -2.082 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.637      ; 3.787      ;
; -2.082 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 2.940      ;
; -2.081 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 2.939      ;
; -2.079 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 2.937      ;
; -2.073 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.207      ; 3.348      ;
; -2.073 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.207      ; 3.348      ;
; -2.072 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.214      ; 3.354      ;
; -2.065 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                     ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.053     ; 3.033      ;
; -2.059 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 2.917      ;
; -2.050 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.056     ; 3.015      ;
; -2.048 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                     ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.049     ; 3.020      ;
; -2.013 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 2.871      ;
; -2.012 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 2.870      ;
; -2.012 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 2.870      ;
; -2.010 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 2.868      ;
; -1.990 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 2.848      ;
; -1.985 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 2.982      ;
; -1.977 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 2.835      ;
; -1.977 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 2.835      ;
; -1.962 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 2.820      ;
; -1.959 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 2.817      ;
; -1.959 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 2.817      ;
; -1.958 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 2.816      ;
; -1.953 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 2.811      ;
; -1.952 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.019     ; 2.954      ;
; -1.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 2.808      ;
; -1.949 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.056     ; 2.914      ;
; -1.943 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.163     ; 2.801      ;
; -1.927 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 2.924      ;
; -1.919 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.097     ; 2.843      ;
; -1.910 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.112     ; 2.819      ;
; -1.909 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.112     ; 2.818      ;
; -1.907 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.112     ; 2.816      ;
; -1.873 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.029     ; 2.865      ;
; -1.873 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.029     ; 2.865      ;
; -1.873 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.029     ; 2.865      ;
; -1.873 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.029     ; 2.865      ;
; -1.870 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.029     ; 2.862      ;
; -1.870 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.029     ; 2.862      ;
; -1.870 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.029     ; 2.862      ;
; -1.870 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.029     ; 2.862      ;
; -1.850 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.112     ; 2.759      ;
; -1.841 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.133     ; 2.729      ;
; -1.840 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.208     ; 2.653      ;
; -1.821 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.019     ; 2.823      ;
; -1.805 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.206      ; 3.079      ;
; -1.805 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.206      ; 3.079      ;
; -1.804 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                     ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.053     ; 2.772      ;
; -1.804 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.213      ; 3.085      ;
; -1.800 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                     ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.049     ; 2.772      ;
; -1.789 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.630      ; 3.487      ;
; -1.789 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.630      ; 3.487      ;
; -1.788 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.637      ; 3.493      ;
; -1.786 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                     ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.053     ; 2.754      ;
; -1.786 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                     ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.053     ; 2.754      ;
; -1.779 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.207      ; 3.054      ;
; -1.779 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.207      ; 3.054      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.577 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.169      ; 3.767      ;
; -2.574 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.169      ; 3.764      ;
; -2.550 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.389     ; 3.182      ;
; -2.546 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 3.513      ;
; -2.523 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.049     ; 3.495      ;
; -2.468 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 3.435      ;
; -2.417 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 3.384      ;
; -2.385 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.389     ; 3.017      ;
; -2.381 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.426     ; 2.976      ;
; -2.373 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.085     ; 3.309      ;
; -2.346 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.049     ; 3.318      ;
; -2.335 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.389     ; 2.967      ;
; -2.333 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.203      ; 3.557      ;
; -2.333 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 3.300      ;
; -2.288 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.048     ; 3.261      ;
; -2.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.389     ; 2.917      ;
; -2.264 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.169      ; 3.454      ;
; -2.255 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.044     ; 3.232      ;
; -2.246 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.343     ; 2.924      ;
; -2.241 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.213      ; 3.475      ;
; -2.238 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.213      ; 3.472      ;
; -2.222 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.048     ; 3.195      ;
; -2.193 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.169      ; 3.383      ;
; -2.187 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 3.154      ;
; -2.174 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 3.141      ;
; -2.169 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 3.136      ;
; -2.159 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.203      ; 3.383      ;
; -2.157 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.078     ; 3.100      ;
; -2.157 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.078     ; 3.100      ;
; -2.157 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.078     ; 3.100      ;
; -2.157 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.078     ; 3.100      ;
; -2.154 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.078     ; 3.097      ;
; -2.154 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.078     ; 3.097      ;
; -2.154 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.078     ; 3.097      ;
; -2.154 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.078     ; 3.097      ;
; -2.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.171     ; 2.979      ;
; -2.107 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 3.074      ;
; -2.104 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.087     ; 3.038      ;
; -2.089 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.166      ; 3.276      ;
; -2.059 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.085     ; 2.995      ;
; -2.053 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.389     ; 2.685      ;
; -2.041 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.085     ; 2.977      ;
; -2.041 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.213      ; 3.275      ;
; -2.041 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.213      ; 3.275      ;
; -2.041 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.213      ; 3.275      ;
; -2.038 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.213      ; 3.272      ;
; -2.038 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.213      ; 3.272      ;
; -2.038 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.213      ; 3.272      ;
; -2.036 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 3.003      ;
; -2.033 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.087     ; 2.967      ;
; -2.028 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.115     ; 2.934      ;
; -2.027 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.115     ; 2.933      ;
; -2.025 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.115     ; 2.931      ;
; -2.024 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.115     ; 2.930      ;
; -2.003 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.115     ; 2.909      ;
; -1.979 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 2.946      ;
; -1.979 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.213      ; 3.213      ;
; -1.978 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.213      ; 3.212      ;
; -1.969 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.115     ; 2.875      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.465      ; 3.467      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.465      ; 3.467      ;
; -1.933 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.472      ; 3.473      ;
; -1.931 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.465      ; 3.464      ;
; -1.931 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.465      ; 3.464      ;
; -1.931 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.213      ; 3.165      ;
; -1.930 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.472      ; 3.470      ;
; -1.926 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.094     ; 2.853      ;
; -1.904 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 2.871      ;
; -1.896 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.114     ; 2.803      ;
; -1.896 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.114     ; 2.803      ;
; -1.896 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.114     ; 2.803      ;
; -1.896 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.114     ; 2.803      ;
; -1.896 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.114     ; 2.803      ;
; -1.896 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.114     ; 2.803      ;
; -1.893 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.114     ; 2.800      ;
; -1.893 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.114     ; 2.800      ;
; -1.893 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.114     ; 2.800      ;
; -1.893 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.114     ; 2.800      ;
; -1.893 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.114     ; 2.800      ;
; -1.893 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.114     ; 2.800      ;
; -1.893 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.414      ; 3.375      ;
; -1.893 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.414      ; 3.375      ;
; -1.892 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.421      ; 3.381      ;
; -1.890 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.414      ; 3.372      ;
; -1.890 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.414      ; 3.372      ;
; -1.890 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.108     ; 2.803      ;
; -1.890 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.108     ; 2.803      ;
; -1.889 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.421      ; 3.378      ;
; -1.887 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.108     ; 2.800      ;
; -1.887 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.108     ; 2.800      ;
; -1.886 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 2.853      ;
; -1.866 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 2.833      ;
; -1.866 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.444      ; 3.378      ;
; -1.866 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.444      ; 3.378      ;
; -1.865 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.451      ; 3.384      ;
; -1.863 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.054     ; 2.830      ;
; -1.863 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.444      ; 3.375      ;
; -1.863 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.444      ; 3.375      ;
; -1.862 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.451      ; 3.381      ;
; -1.860 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.213      ; 3.094      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_rst_n'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                      ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.266 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[21] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.183      ; 3.343      ;
; -0.223 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.206      ; 3.322      ;
; -0.183 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.206      ; 3.282      ;
; -0.177 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.166      ; 3.228      ;
; -0.139 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.185      ; 3.235      ;
; -0.138 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.166      ; 3.205      ;
; -0.131 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[20] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.189      ; 3.213      ;
; -0.130 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[22] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.190      ; 3.214      ;
; -0.123 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[23] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.188      ; 3.213      ;
; -0.120 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.190      ; 3.221      ;
; -0.112 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.174      ; 3.358      ;
; -0.076 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.204      ; 3.183      ;
; -0.064 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[23] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.191      ; 3.158      ;
; -0.047 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.206      ; 3.155      ;
; -0.038 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[22] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.190      ; 3.139      ;
; -0.017 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[20] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.521      ; 3.505      ;
; 0.046  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.207      ; 3.258      ;
; 0.049  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.366      ; 3.411      ;
; 0.079  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.363      ; 3.376      ;
; 0.082  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.362      ; 3.386      ;
; 0.082  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[21] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.364      ; 3.375      ;
; 0.104  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[18] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.387      ; 3.376      ;
; 0.156  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.208      ; 3.139      ;
; 0.185  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.382      ; 3.290      ;
; 0.215  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.356      ; 3.236      ;
; 0.224  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.341      ; 3.211      ;
; 0.225  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[18] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.385      ; 3.255      ;
; 0.243  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.383      ; 3.233      ;
; 0.280  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.362      ; 3.187      ;
; 0.280  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.395      ; 3.207      ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                      ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.120 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.017     ; 0.815      ;
; -0.120 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.017     ; 0.815      ;
; -0.111 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.005     ; 0.818      ;
; 0.337  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.017     ; 0.858      ;
; 0.337  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.017     ; 0.858      ;
; 0.349  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.005     ; 0.858      ;
; 6.683  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 3.237      ;
; 6.683  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 3.237      ;
; 6.787  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 3.133      ;
; 6.787  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 3.133      ;
; 6.796  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 3.124      ;
; 6.796  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 3.124      ;
; 6.862  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 3.058      ;
; 6.862  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 3.058      ;
; 6.996  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.924      ;
; 6.996  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.924      ;
; 7.010  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.910      ;
; 7.010  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.910      ;
; 7.057  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.863      ;
; 7.131  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.789      ;
; 7.131  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.789      ;
; 7.149  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.771      ;
; 7.189  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.731      ;
; 7.193  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.727      ;
; 7.193  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.727      ;
; 7.230  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.690      ;
; 7.270  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.650      ;
; 7.299  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.621      ;
; 7.372  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.548      ;
; 7.402  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.518      ;
; 7.408  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.512      ;
; 7.504  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.416      ;
; 7.517  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.403      ;
; 7.523  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.397      ;
; 7.528  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.392      ;
; 7.550  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.370      ;
; 7.550  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.370      ;
; 7.550  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.370      ;
; 7.554  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.366      ;
; 7.554  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.366      ;
; 7.554  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.366      ;
; 7.558  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.362      ;
; 7.620  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.300      ;
; 7.625  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.295      ;
; 7.646  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.274      ;
; 7.650  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.270      ;
; 7.660  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.260      ;
; 7.664  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.256      ;
; 7.664  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.256      ;
; 7.674  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.246      ;
; 7.677  ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 2.239      ;
; 7.677  ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 2.239      ;
; 7.677  ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 2.239      ;
; 7.679  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.241      ;
; 7.679  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.241      ;
; 7.690  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.230      ;
; 7.704  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.216      ;
; 7.759  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.161      ;
; 7.759  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.161      ;
; 7.759  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.161      ;
; 7.766  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.154      ;
; 7.770  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.150      ;
; 7.791  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.129      ;
; 7.792  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.128      ;
; 7.806  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.114      ;
; 7.819  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.101      ;
; 7.836  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.084      ;
; 7.849  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.071      ;
; 7.862  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.058      ;
; 7.862  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.058      ;
; 7.862  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.058      ;
; 7.864  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.056      ;
; 7.864  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.056      ;
; 7.894  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.026      ;
; 7.894  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.026      ;
; 7.894  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.026      ;
; 7.916  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.004      ;
; 7.916  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.004      ;
; 7.937  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.983      ;
; 7.938  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.982      ;
; 7.942  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.978      ;
; 7.965  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.955      ;
; 7.966  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.954      ;
; 7.968  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.952      ;
; 7.995  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.925      ;
; 7.996  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.924      ;
; 7.998  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.922      ;
; 8.058  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.862      ;
; 8.062  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.858      ;
; 8.065  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.855      ;
; 8.084  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.836      ;
; 8.084  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.836      ;
; 8.086  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.834      ;
; 8.101  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.819      ;
; 8.252  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 1.667      ;
; 8.621  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 1.298      ;
; 8.639  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 1.280      ;
; 8.639  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.281      ;
; 8.640  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.280      ;
; 8.642  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.278      ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[0]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.176      ; 2.265      ;
; -1.795 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[0]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.187      ; 2.674      ;
; -1.727 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[6]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.185      ; 2.740      ;
; -1.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[2]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.176      ; 2.751      ;
; -1.624 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[4]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.187      ; 2.845      ;
; -1.613 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.187      ; 2.856      ;
; -1.565 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[2]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.187      ; 2.904      ;
; -1.563 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.187      ; 2.906      ;
; -1.515 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[9]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.185      ; 2.952      ;
; -1.515 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[10]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.190      ; 2.957      ;
; -1.433 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[8]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.185      ; 3.034      ;
; -1.417 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.176      ; 3.041      ;
; -1.415 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[6]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.187      ; 3.054      ;
; -1.331 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[8]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.187      ; 3.138      ;
; -1.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[3]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.176      ; 3.175      ;
; -1.203 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.185      ; 3.264      ;
; -1.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[11]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.190      ; 3.276      ;
; -1.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[9]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.187      ; 3.274      ;
; -1.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[4]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.178      ; 3.273      ;
; -1.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[3]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.187      ; 3.289      ;
; -1.173 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[5]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.176      ; 3.285      ;
; -1.165 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[10]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.174      ; 3.291      ;
; -1.163 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[11]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.174      ; 3.293      ;
; -1.102 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[5]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.187      ; 3.367      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.746      ;
; 0.526  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.819      ;
; 0.544  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.837      ;
; 0.551  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.402      ; 1.207      ;
; 0.552  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]                                                ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.845      ;
; 0.553  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.396      ; 1.203      ;
; 0.554  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.402      ; 1.210      ;
; 0.557  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.396      ; 1.207      ;
; 0.560  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.396      ; 1.210      ;
; 0.583  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.396      ; 1.233      ;
; 0.597  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.396      ; 1.247      ;
; 0.601  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.396      ; 1.251      ;
; 0.605  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.396      ; 1.255      ;
; 0.608  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.397      ; 1.259      ;
; 0.626  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.919      ;
; 0.631  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.396      ; 1.281      ;
; 0.635  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.391      ; 1.280      ;
; 0.638  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.396      ; 1.288      ;
; 0.661  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.396      ; 1.311      ;
; 0.680  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 0.973      ;
; 0.721  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.014      ;
; 0.724  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]                                                ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.017      ;
; 0.731  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]                                                ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.024      ;
; 0.732  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.025      ;
; 0.741  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.034      ;
; 0.743  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.036      ;
; 0.744  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.037      ;
; 0.746  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.039      ;
; 0.746  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.039      ;
; 0.749  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.042      ;
; 0.751  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.044      ;
; 0.762  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.055      ;
; 0.764  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                              ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                            ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.057      ;
; 0.765  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                           ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.058      ;
; 0.766  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                              ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                            ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.080      ; 1.058      ;
; 0.768  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.061      ;
; 0.770  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                              ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                            ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.063      ;
; 0.770  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                              ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                            ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.063      ;
; 0.775  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.068      ;
; 0.775  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.068      ;
; 0.776  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.069      ;
; 0.777  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.070      ;
; 0.782  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.075      ;
; 0.783  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.076      ;
; 0.785  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                              ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                                            ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.078      ;
; 0.787  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                              ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                            ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.080      ;
; 0.788  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                              ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                            ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.080      ; 1.080      ;
; 0.789  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.081      ; 1.082      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.408 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 1.395      ;
; -0.559 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.244      ;
; -0.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.294      ;
; -0.416 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.512      ; 2.388      ;
; -0.408 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.512      ; 2.396      ;
; -0.394 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.409      ;
; -0.393 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.410      ;
; -0.377 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.426      ;
; -0.344 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.459      ;
; -0.322 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.512      ; 2.482      ;
; -0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.512      ; 2.519      ;
; -0.083 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.720      ;
; 0.463  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.685      ; 1.402      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.497  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.049      ; 0.758      ;
; 0.517  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.464      ; 1.193      ;
; 0.523  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.615      ; 1.392      ;
; 0.535  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.101      ; 0.848      ;
; 0.549  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.676      ; 1.479      ;
; 0.558  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.645      ; 1.457      ;
; 0.563  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.660      ; 1.477      ;
; 0.564  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.693      ; 1.511      ;
; 0.571  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.615      ; 1.440      ;
; 0.579  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.320      ; 1.153      ;
; 0.579  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.645      ; 1.478      ;
; 0.586  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.685      ; 1.525      ;
; 0.587  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.668      ; 1.509      ;
; 0.592  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.685      ; 1.531      ;
; 0.596  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.676      ; 1.526      ;
; 0.605  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.027      ; 0.844      ;
; 0.609  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.615      ; 1.478      ;
; 0.611  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.662      ; 1.527      ;
; 0.622  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.668      ; 1.544      ;
; 0.628  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.349      ; 1.231      ;
; 0.629  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.668      ; 1.551      ;
; 0.630  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.101      ; 0.943      ;
; 0.632  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.662      ; 1.548      ;
; 0.638  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.101      ; 0.951      ;
; 0.652  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.128      ; 0.992      ;
; 0.653  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.055      ; 0.920      ;
; 0.661  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.101      ; 0.974      ;
; 0.669  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.685      ; 1.608      ;
; 0.677  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.102      ; 0.991      ;
; 0.699  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.101      ; 1.012      ;
; 0.714  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.055      ; 0.981      ;
; 0.728  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.101      ; 1.041      ;
; 0.739  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.632      ; 1.625      ;
; 0.742  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.694      ; 1.690      ;
; 0.759  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.101      ; 1.072      ;
; 0.773  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.655      ; 1.682      ;
; 0.783  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.101      ; 1.096      ;
; 0.788  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.054      ; 1.054      ;
; 0.793  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.054      ; 1.059      ;
; 0.794  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.054      ; 1.060      ;
; 0.797  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.671      ; 1.722      ;
; 0.799  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.660      ; 1.713      ;
; 0.809  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.632      ; 1.695      ;
; 0.812  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.053      ; 1.077      ;
; 0.812  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.054      ; 1.078      ;
; 0.812  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.452      ; 1.476      ;
; 0.820  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.702      ; 1.776      ;
; 0.826  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.054      ; 1.092      ;
; 0.828  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.054      ; 1.094      ;
; 0.829  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.652      ; 1.735      ;
; 0.830  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.716      ; 1.800      ;
; 0.832  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.054      ; 1.098      ;
; 0.834  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.054      ; 1.100      ;
; 0.841  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.645      ; 1.740      ;
; 0.843  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.702      ; 1.799      ;
; 0.851  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.708      ; 1.813      ;
; 0.857  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.054      ; 1.123      ;
; 0.861  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.680      ; 1.795      ;
; 0.877  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.693      ; 1.824      ;
; 0.881  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.626      ; 1.761      ;
; 0.884  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.647      ; 1.785      ;
; 0.884  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.671      ; 1.809      ;
; 0.891  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.680      ; 1.825      ;
; 0.904  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.459      ; 1.575      ;
; 0.912  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.632      ; 1.798      ;
; 0.915  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.341      ; 1.510      ;
; 0.922  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.599      ; 1.775      ;
; 0.942  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.054      ; 1.208      ;
; 0.953  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.599      ; 1.806      ;
; 0.957  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.318      ; 1.529      ;
; 0.972  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.693      ; 1.919      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_rst_n'                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                      ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.916      ; 2.779      ;
; -1.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.948      ; 2.833      ;
; -1.130 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.936      ; 2.886      ;
; -1.119 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.937      ; 2.898      ;
; -1.101 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.908      ; 2.887      ;
; -1.092 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[18] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.939      ; 2.927      ;
; -1.080 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[20] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 4.114      ; 3.114      ;
; -1.071 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.893      ; 2.902      ;
; -1.070 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[18] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.941      ; 2.951      ;
; -1.055 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.915      ; 2.940      ;
; -1.021 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[21] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.915      ; 2.974      ;
; -0.982 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.918      ; 3.016      ;
; -0.977 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.915      ; 3.018      ;
; -0.972 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[20] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.734      ; 2.842      ;
; -0.967 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.755      ; 2.868      ;
; -0.962 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[22] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.737      ; 2.855      ;
; -0.955 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.753      ; 2.878      ;
; -0.935 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.754      ; 2.899      ;
; -0.927 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.734      ; 2.887      ;
; -0.923 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[23] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.738      ; 2.895      ;
; -0.920 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.751      ; 2.911      ;
; -0.900 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.731      ; 2.911      ;
; -0.897 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[22] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.736      ; 2.919      ;
; -0.886 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[23] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.734      ; 2.928      ;
; -0.866 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.711      ; 2.925      ;
; -0.850 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.753      ; 2.983      ;
; -0.825 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.711      ; 2.966      ;
; -0.814 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.719      ; 2.985      ;
; -0.798 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[21] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.729      ; 3.011      ;
; -0.758 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.753      ; 3.075      ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.171 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.938      ; 2.059      ;
; -0.783 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.938      ; 2.447      ;
; -0.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.929      ; 2.784      ;
; -0.427 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.929      ; 2.794      ;
; -0.423 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.938      ; 2.807      ;
; -0.415 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.938      ; 2.815      ;
; -0.316 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.938      ; 2.914      ;
; -0.294 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.929      ; 2.927      ;
; -0.289 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.929      ; 2.932      ;
; -0.241 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.938      ; 2.989      ;
; -0.171 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.929      ; 3.050      ;
; -0.094 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.929      ; 3.127      ;
; 0.458  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.802      ; 1.514      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.497  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.049      ; 0.758      ;
; 0.570  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.053      ; 0.835      ;
; 0.570  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.053      ; 0.835      ;
; 0.589  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.864      ; 1.707      ;
; 0.589  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.360      ; 1.203      ;
; 0.621  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.911      ; 1.786      ;
; 0.631  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.944      ; 1.829      ;
; 0.638  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.360      ; 1.252      ;
; 0.651  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.944      ; 1.849      ;
; 0.652  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.876      ; 1.782      ;
; 0.654  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.053      ; 0.919      ;
; 0.657  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.528      ; 1.439      ;
; 0.661  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.118      ; 0.991      ;
; 0.661  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.118      ; 0.991      ;
; 0.662  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.118      ; 0.992      ;
; 0.663  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.118      ; 0.993      ;
; 0.674  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.502      ; 1.430      ;
; 0.690  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.864      ; 1.808      ;
; 0.693  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.053      ; 0.958      ;
; 0.693  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.864      ; 1.811      ;
; 0.703  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.802      ; 1.759      ;
; 0.706  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.528      ; 1.488      ;
; 0.708  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.087      ; 1.007      ;
; 0.709  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.502      ; 1.465      ;
; 0.729  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.460      ; 1.443      ;
; 0.729  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.053      ; 0.994      ;
; 0.730  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.460      ; 1.444      ;
; 0.742  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.053      ; 1.007      ;
; 0.747  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.059      ; 1.018      ;
; 0.759  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.097      ; 1.068      ;
; 0.767  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.053      ; 1.032      ;
; 0.773  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.055      ; 1.040      ;
; 0.780  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.802      ; 1.836      ;
; 0.793  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.053      ; 1.058      ;
; 0.809  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.053      ; 1.074      ;
; 0.812  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.053      ; 1.077      ;
; 0.817  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.055      ; 1.084      ;
; 0.825  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.055      ; 1.092      ;
; 0.829  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.055      ; 1.096      ;
; 0.835  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.055      ; 1.102      ;
; 0.836  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.055      ; 1.103      ;
; 0.847  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.053      ; 1.112      ;
; 0.852  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.055      ; 1.119      ;
; 0.855  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.055      ; 1.122      ;
; 0.858  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.087      ; 1.157      ;
; 0.868  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.360      ; 1.482      ;
; 0.871  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.118      ; 1.201      ;
; 0.873  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.944      ; 2.071      ;
; 0.879  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.944      ; 2.077      ;
; 0.880  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.141      ; 1.233      ;
; 0.896  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.087      ; 1.195      ;
; 0.904  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.386      ; 1.544      ;
; 0.908  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.944      ; 2.106      ;
; 0.914  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.360      ; 1.528      ;
; 0.915  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.462      ; 1.631      ;
; 0.918  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.121      ; 1.251      ;
; 0.930  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.087      ; 1.229      ;
; 0.941  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.360      ; 1.555      ;
; 0.951  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.053      ; 1.216      ;
; 0.963  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.087      ; 1.262      ;
; 0.968  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.087      ; 1.267      ;
; 0.971  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.087      ; 1.270      ;
; 0.979  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.455      ; 1.688      ;
; 0.987  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.057      ; 1.256      ;
; 0.993  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.911      ; 2.158      ;
; 1.000  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.878      ; 2.132      ;
; 1.002  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.502      ; 1.758      ;
; 1.006  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.448      ; 1.708      ;
; 1.008  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.455      ; 1.717      ;
; 1.012  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.502      ; 1.768      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                       ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.231 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.422      ; 0.764      ;
; -0.197 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.409      ; 0.785      ;
; -0.197 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.409      ; 0.785      ;
; 0.251  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.422      ; 0.746      ;
; 0.276  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.409      ; 0.758      ;
; 0.276  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.409      ; 0.758      ;
; 0.452  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.464  ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.499  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.508  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.802      ;
; 0.739  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.033      ;
; 0.744  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.038      ;
; 0.747  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.041      ;
; 0.757  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.051      ;
; 0.758  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.052      ;
; 0.763  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.775  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.069      ;
; 0.776  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.069      ;
; 0.806  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.100      ;
; 0.932  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.225      ;
; 0.932  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.225      ;
; 0.932  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.225      ;
; 1.084  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.377      ;
; 1.085  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.378      ;
; 1.085  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.378      ;
; 1.099  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.392      ;
; 1.100  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.393      ;
; 1.102  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.395      ;
; 1.108  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.402      ;
; 1.117  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.411      ;
; 1.119  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.412      ;
; 1.230  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.523      ;
; 1.231  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.524      ;
; 1.233  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.526      ;
; 1.242  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.535      ;
; 1.248  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.542      ;
; 1.250  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.544      ;
; 1.250  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.543      ;
; 1.257  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.550      ;
; 1.258  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.551      ;
; 1.259  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.552      ;
; 1.291  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.584      ;
; 1.373  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.666      ;
; 1.380  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.673      ;
; 1.388  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.681      ;
; 1.389  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.682      ;
; 1.390  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.683      ;
; 1.397  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.690      ;
; 1.397  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.690      ;
; 1.398  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.691      ;
; 1.437  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.730      ;
; 1.511  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.804      ;
; 1.520  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.813      ;
; 1.528  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.821      ;
; 1.528  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.821      ;
; 1.529  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.822      ;
; 1.537  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.830      ;
; 1.566  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.859      ;
; 1.566  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.859      ;
; 1.614  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.907      ;
; 1.615  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.908      ;
; 1.615  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.908      ;
; 1.651  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.944      ;
; 1.664  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.957      ;
; 1.668  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.961      ;
; 1.706  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.999      ;
; 1.755  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.048      ;
; 1.756  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.049      ;
; 1.756  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.049      ;
; 1.798  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.091      ;
; 1.800  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.093      ;
; 1.800  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.093      ;
; 1.803  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.096      ;
; 1.805  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.098      ;
; 1.806  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.099      ;
; 1.884  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.177      ;
; 1.884  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.177      ;
; 1.893  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.186      ;
; 1.954  ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.243      ;
; 1.954  ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.243      ;
; 1.954  ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.243      ;
; 1.958  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.251      ;
; 1.958  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.251      ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[22]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[22]                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 0.746      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 0.746      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 0.746      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 0.746      ;
; 0.432 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state.sdram_done                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state.sdram_done                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[5]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.175      ;
; 0.451 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[8]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.178      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.200      ;
; 0.479 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 1.237      ;
; 0.483 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.776      ;
; 0.483 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[7]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.210      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[1]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.212      ;
; 0.494 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.217      ;
; 0.495 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[9]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.222      ;
; 0.500 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.226      ;
; 0.506 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[3]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.233      ;
; 0.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[10]                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.512 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.805      ;
; 0.515 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.808      ;
; 0.517 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.244      ;
; 0.517 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.810      ;
; 0.525 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[6]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.252      ;
; 0.526 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.529 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.843      ;
; 0.534 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.538 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.261      ;
; 0.539 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.266      ;
; 0.547 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.268      ;
; 0.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[7]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.845      ;
; 0.554 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[1]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.847      ;
; 0.554 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.275      ;
; 0.557 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.851      ;
; 0.569 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.862      ;
; 0.593 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.241      ;
; 0.609 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.257      ;
; 0.615 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[1]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.928      ;
; 0.621 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.411      ;
; 0.624 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.917      ;
; 0.627 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.921      ;
; 0.639 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 1.429      ;
; 0.640 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[10]                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.642 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[9]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.936      ;
; 0.645 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 1.436      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.435 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.099      ; 0.746      ;
; 0.436 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 0.746      ;
; 0.437 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.097      ; 0.746      ;
; 0.454 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.508 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.099      ; 0.819      ;
; 0.516 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 0.826      ;
; 0.525 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.099      ; 0.836      ;
; 0.573 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[12]                        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.564      ; 1.349      ;
; 0.576 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.079      ; 0.867      ;
; 0.695 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.099      ; 1.006      ;
; 0.727 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.037      ;
; 0.727 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.037      ;
; 0.727 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.037      ;
; 0.729 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.039      ;
; 0.730 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.040      ;
; 0.738 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.048      ;
; 0.742 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.099      ; 1.053      ;
; 0.749 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.059      ;
; 0.755 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.065      ;
; 0.755 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.065      ;
; 0.756 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.066      ;
; 0.757 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.067      ;
; 0.764 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.099      ; 1.075      ;
; 0.765 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.075      ;
; 0.770 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.080      ;
; 0.771 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[2]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.566      ; 1.549      ;
; 0.777 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[0]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.567      ; 1.556      ;
; 0.785 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.095      ;
; 0.786 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.096      ;
; 0.787 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.097      ;
; 0.787 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.097      ;
; 0.789 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.099      ;
; 0.789 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.079      ; 1.080      ;
; 0.797 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.079      ; 1.088      ;
; 0.799 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[7]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.566      ; 1.577      ;
; 0.800 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.079      ; 1.091      ;
; 0.813 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.099      ; 1.124      ;
; 0.829 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.079      ; 1.120      ;
; 0.832 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.099      ; 1.143      ;
; 0.839 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.079      ; 1.130      ;
; 0.856 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.079      ; 1.147      ;
; 0.905 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.560      ; 1.677      ;
; 0.916 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[3]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.562      ; 1.690      ;
; 0.960 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.099      ; 1.271      ;
; 0.961 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.555      ; 1.728      ;
; 0.977 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[6]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.564      ; 1.753      ;
; 0.985 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.061      ; 1.258      ;
; 0.994 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.555      ; 1.761      ;
; 0.996 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 1.254      ;
; 1.012 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.086      ; 1.310      ;
; 1.025 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.558      ; 1.795      ;
; 1.056 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.348      ;
; 1.061 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[5]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.093      ; 1.366      ;
; 1.064 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.356      ;
; 1.071 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[1]                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.560      ; 1.843      ;
; 1.081 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.391      ;
; 1.082 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.392      ;
; 1.082 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.392      ;
; 1.089 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.381      ;
; 1.090 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.400      ;
; 1.091 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.401      ;
; 1.092 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.402      ;
; 1.092 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.384      ;
; 1.099 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.409      ;
; 1.100 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.410      ;
; 1.108 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.418      ;
; 1.109 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.419      ;
; 1.110 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.420      ;
; 1.116 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.426      ;
; 1.116 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.558      ; 1.886      ;
; 1.117 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.427      ;
; 1.118 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.428      ;
; 1.124 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.434      ;
; 1.125 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.435      ;
; 1.127 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.437      ;
; 1.131 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.441      ;
; 1.137 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.099      ; 1.448      ;
; 1.140 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.450      ;
; 1.140 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.450      ;
; 1.140 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.450      ;
; 1.143 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.079      ; 1.434      ;
; 1.144 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.436      ;
; 1.148 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.458      ;
; 1.150 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.460      ;
; 1.157 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.467      ;
; 1.158 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.079      ; 1.449      ;
; 1.159 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.098      ; 1.469      ;
; 1.161 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.079      ; 1.452      ;
; 1.167 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.079      ; 1.458      ;
; 1.170 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.079      ; 1.461      ;
; 1.177 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.111      ; 1.500      ;
; 1.184 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.079      ; 1.475      ;
; 1.193 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.079      ; 1.484      ;
; 1.196 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.557      ; 1.965      ;
; 1.198 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.079      ; 1.489      ;
; 1.203 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.096      ; 1.511      ;
; 1.207 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.079      ; 1.498      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.454 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.517 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 0.809      ;
; 0.554 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 0.846      ;
; 0.626 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 0.918      ;
; 0.741 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.033      ;
; 0.746 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.040      ;
; 0.750 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.042      ;
; 0.755 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.047      ;
; 0.755 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.047      ;
; 0.765 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.057      ;
; 0.767 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.059      ;
; 0.773 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.065      ;
; 0.775 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.067      ;
; 0.788 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.080      ;
; 0.797 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.089      ;
; 0.797 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.089      ;
; 0.798 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.090      ;
; 0.798 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.090      ;
; 0.804 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.096      ;
; 0.805 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.097      ;
; 0.812 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.104      ;
; 0.812 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.104      ;
; 0.812 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.104      ;
; 0.813 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.105      ;
; 0.813 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.105      ;
; 0.833 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.125      ;
; 0.838 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.130      ;
; 0.970 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.079      ; 1.261      ;
; 0.983 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.081      ; 1.276      ;
; 0.988 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.081      ; 1.281      ;
; 1.055 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.081      ; 1.348      ;
; 1.077 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.078      ; 1.367      ;
; 1.101 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.393      ;
; 1.109 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.401      ;
; 1.111 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.403      ;
; 1.114 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.083      ; 1.409      ;
; 1.116 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.408      ;
; 1.118 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.411      ;
; 1.120 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.412      ;
; 1.134 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.426      ;
; 1.136 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.428      ;
; 1.140 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[3]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.439      ;
; 1.142 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.434      ;
; 1.143 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.435      ;
; 1.145 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.437      ;
; 1.151 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.443      ;
; 1.153 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[4]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.084      ; 1.449      ;
; 1.158 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.450      ;
; 1.159 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.451      ;
; 1.159 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.451      ;
; 1.159 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.451      ;
; 1.165 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.457      ;
; 1.166 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.458      ;
; 1.166 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.458      ;
; 1.167 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.459      ;
; 1.167 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.459      ;
; 1.168 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.460      ;
; 1.168 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.460      ;
; 1.174 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.466      ;
; 1.176 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.081      ; 1.469      ;
; 1.176 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.468      ;
; 1.176 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.468      ;
; 1.179 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.471      ;
; 1.185 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.477      ;
; 1.185 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.477      ;
; 1.202 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.082      ; 1.496      ;
; 1.229 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.521      ;
; 1.229 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.521      ;
; 1.231 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[1]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.085      ; 1.528      ;
; 1.232 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.524      ;
; 1.232 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.524      ;
; 1.232 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.524      ;
; 1.237 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[5]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.536      ;
; 1.240 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.532      ;
; 1.241 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.533      ;
; 1.241 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.533      ;
; 1.241 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.533      ;
; 1.249 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.541      ;
; 1.250 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.542      ;
; 1.251 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.543      ;
; 1.256 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.089      ; 1.557      ;
; 1.258 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.550      ;
; 1.258 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.550      ;
; 1.259 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.551      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -3.969 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.296      ; 4.621      ;
; -3.969 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.296      ; 4.621      ;
; -3.969 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.296      ; 4.621      ;
; -3.969 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.296      ; 4.621      ;
; -3.967 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.291      ; 4.614      ;
; -3.967 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.291      ; 4.614      ;
; -3.967 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.291      ; 4.614      ;
; -3.967 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.291      ; 4.614      ;
; -3.967 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.297      ; 4.620      ;
; -3.967 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.297      ; 4.620      ;
; -3.967 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.297      ; 4.620      ;
; -3.967 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.297      ; 4.620      ;
; -3.966 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.285      ; 4.607      ;
; -3.966 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.285      ; 4.607      ;
; -3.966 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.285      ; 4.607      ;
; -3.966 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.285      ; 4.607      ;
; -3.965 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.298      ; 4.619      ;
; -3.965 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.298      ; 4.619      ;
; -3.965 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.298      ; 4.619      ;
; -3.965 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.298      ; 4.619      ;
; -3.954 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.297      ; 4.607      ;
; -3.954 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.297      ; 4.607      ;
; -3.954 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.297      ; 4.607      ;
; -3.954 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.297      ; 4.607      ;
; -3.953 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.298      ; 4.607      ;
; -3.953 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.298      ; 4.607      ;
; -3.953 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.298      ; 4.607      ;
; -3.953 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.298      ; 4.607      ;
; -3.941 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.306      ; 4.603      ;
; -3.941 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.306      ; 4.603      ;
; -3.941 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.306      ; 4.603      ;
; -3.941 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.306      ; 4.603      ;
; -3.894 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.303      ; 4.685      ;
; -3.892 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.298      ; 4.678      ;
; -3.892 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.304      ; 4.684      ;
; -3.891 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.292      ; 4.671      ;
; -3.890 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.305      ; 4.683      ;
; -3.879 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.304      ; 4.671      ;
; -3.878 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0   ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.305      ; 4.671      ;
; -3.866 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0   ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.313      ; 4.667      ;
; -3.661 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.088      ;
; -3.661 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.088      ;
; -3.661 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.088      ;
; -3.661 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.088      ;
; -3.661 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.088      ;
; -3.661 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.088      ;
; -3.661 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.088      ;
; -3.661 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[0]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.013     ; 4.089      ;
; -3.661 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[6]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.013     ; 4.089      ;
; -3.660 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                          ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.024     ; 4.077      ;
; -3.660 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                          ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.024     ; 4.077      ;
; -3.660 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.024     ; 4.077      ;
; -3.660 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.024     ; 4.077      ;
; -3.660 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.024     ; 4.077      ;
; -3.660 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.024     ; 4.077      ;
; -3.660 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[0]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.011     ; 4.090      ;
; -3.660 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[2]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.011     ; 4.090      ;
; -3.660 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[3]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.011     ; 4.090      ;
; -3.660 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[0]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.029     ; 4.072      ;
; -3.660 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[3]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.029     ; 4.072      ;
; -3.660 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.015     ; 4.086      ;
; -3.660 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[8]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.015     ; 4.086      ;
; -3.660 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]                 ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.015     ; 4.086      ;
; -3.660 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.087      ;
; -3.660 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.014     ; 4.087      ;
; -3.660 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.015     ; 4.086      ;
; -3.660 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.015     ; 4.086      ;
; -3.659 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.081      ;
; -3.659 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.081      ;
; -3.659 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.081      ;
; -3.659 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.081      ;
; -3.659 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.081      ;
; -3.659 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]                 ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.081      ;
; -3.659 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]                 ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.081      ;
; -3.659 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.081      ;
; -3.659 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.081      ;
; -3.659 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.081      ;
; -3.659 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[1] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.081      ;
; -3.658 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.013     ; 4.086      ;
; -3.658 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[1]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.013     ; 4.086      ;
; -3.658 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.013     ; 4.086      ;
; -3.658 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.013     ; 4.086      ;
; -3.658 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.013     ; 4.086      ;
; -3.658 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.013     ; 4.086      ;
; -3.657 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[15]                                                                                                              ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.079      ;
; -3.657 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[16]                                                                                                              ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.079      ;
; -3.657 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[21]                                                                                                              ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.079      ;
; -3.657 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[9]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.078      ;
; -3.657 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[10]                                                                                                              ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.078      ;
; -3.657 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[17]                                                                                                              ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.078      ;
; -3.657 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[20]                                                                                                              ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.078      ;
; -3.657 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~_emulated                                                                                                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.078      ;
; -3.657 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~_emulated                                                                                                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.078      ;
; -3.657 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~_emulated                                                                                                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.079      ;
; -3.657 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~_emulated                                                                                                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.079      ;
; -3.657 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~_emulated                                                                                                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.079      ;
; -3.657 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~_emulated                                                                                                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.078      ;
; -3.657 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~_emulated                                                                                                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.079      ;
; -3.657 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~_emulated                                                                                                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.020     ; 4.078      ;
; -3.657 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~_emulated                                                                                                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.019     ; 4.079      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                   ;
+--------+-----------+------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                              ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -3.654 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.017     ; 4.078      ;
; -3.654 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.021     ; 4.074      ;
; -3.654 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.021     ; 4.074      ;
; -3.654 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.021     ; 4.074      ;
; -3.642 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.005     ; 4.078      ;
; -3.642 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.005     ; 4.078      ;
; -3.642 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.005     ; 4.078      ;
; -3.642 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.005     ; 4.078      ;
; -3.642 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.005     ; 4.078      ;
; -3.642 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.017     ; 4.066      ;
; -3.642 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.017     ; 4.066      ;
; -3.641 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.017     ; 4.065      ;
; -3.641 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.017     ; 4.065      ;
; -3.641 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.017     ; 4.065      ;
; -3.641 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.017     ; 4.065      ;
; -3.641 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.017     ; 4.065      ;
; -3.641 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.017     ; 4.065      ;
; -3.641 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.017     ; 4.065      ;
; -3.641 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.017     ; 4.065      ;
; -3.641 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.017     ; 4.065      ;
; -3.641 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.017     ; 4.065      ;
; -3.067 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.021     ; 3.987      ;
; -3.067 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.021     ; 3.987      ;
; -3.067 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.021     ; 3.987      ;
; -3.065 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.017     ; 3.989      ;
; -3.055 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.017     ; 3.979      ;
; -3.055 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.017     ; 3.979      ;
; -3.055 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.017     ; 3.979      ;
; -3.055 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.017     ; 3.979      ;
; -3.055 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.017     ; 3.979      ;
; -3.055 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.017     ; 3.979      ;
; -3.055 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.017     ; 3.979      ;
; -3.055 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.017     ; 3.979      ;
; -3.055 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.017     ; 3.979      ;
; -3.055 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.017     ; 3.979      ;
; -3.055 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.017     ; 3.979      ;
; -3.055 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.017     ; 3.979      ;
; -3.053 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.005     ; 3.989      ;
; -3.053 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.005     ; 3.989      ;
; -3.053 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.005     ; 3.989      ;
; -3.053 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.005     ; 3.989      ;
; -3.053 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.005     ; 3.989      ;
+--------+-----------+------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cam0_pclk'                                                                                                                                                                                                                        ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.723 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.383      ; 5.597      ;
; -2.723 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.383      ; 5.597      ;
; -2.723 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.383      ; 5.597      ;
; -2.723 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.383      ; 5.597      ;
; -2.723 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.383      ; 5.597      ;
; -2.715 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.396      ; 5.602      ;
; -2.715 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.396      ; 5.602      ;
; -2.715 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.396      ; 5.602      ;
; -2.715 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.396      ; 5.602      ;
; -2.715 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.396      ; 5.602      ;
; -2.715 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.396      ; 5.602      ;
; -2.715 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.396      ; 5.602      ;
; -2.715 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.396      ; 5.602      ;
; -2.678 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.428      ; 5.597      ;
; -2.672 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.365      ; 5.528      ;
; -2.659 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.387      ; 5.537      ;
; -2.659 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.387      ; 5.537      ;
; -2.659 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.387      ; 5.537      ;
; -2.623 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.423      ; 5.537      ;
; -2.623 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.423      ; 5.537      ;
; -2.623 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.423      ; 5.537      ;
; -2.623 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.423      ; 5.537      ;
; -2.623 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.423      ; 5.537      ;
; -2.623 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.423      ; 5.537      ;
; -2.623 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.423      ; 5.537      ;
; -2.601 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.755      ; 5.847      ;
; -2.601 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.755      ; 5.847      ;
; -2.322 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.381      ; 5.194      ;
; -2.322 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.381      ; 5.194      ;
; -2.322 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.381      ; 5.194      ;
; -2.322 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.381      ; 5.194      ;
; -2.322 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.381      ; 5.194      ;
; -2.322 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.381      ; 5.194      ;
; -1.969 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.383      ; 5.343      ;
; -1.969 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.383      ; 5.343      ;
; -1.969 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.383      ; 5.343      ;
; -1.969 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.383      ; 5.343      ;
; -1.969 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.383      ; 5.343      ;
; -1.965 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.396      ; 5.352      ;
; -1.965 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.396      ; 5.352      ;
; -1.965 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.396      ; 5.352      ;
; -1.965 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.396      ; 5.352      ;
; -1.965 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.396      ; 5.352      ;
; -1.965 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.396      ; 5.352      ;
; -1.965 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.396      ; 5.352      ;
; -1.965 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.396      ; 5.352      ;
; -1.940 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.365      ; 5.296      ;
; -1.924 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.428      ; 5.343      ;
; -1.909 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.387      ; 5.287      ;
; -1.909 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.387      ; 5.287      ;
; -1.909 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.387      ; 5.287      ;
; -1.873 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.423      ; 5.287      ;
; -1.873 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.423      ; 5.287      ;
; -1.873 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.423      ; 5.287      ;
; -1.873 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.423      ; 5.287      ;
; -1.873 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.423      ; 5.287      ;
; -1.873 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.423      ; 5.287      ;
; -1.873 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.423      ; 5.287      ;
; -1.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.755      ; 5.570      ;
; -1.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.755      ; 5.570      ;
; -1.616 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.381      ; 4.988      ;
; -1.616 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.381      ; 4.988      ;
; -1.616 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.381      ; 4.988      ;
; -1.616 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.381      ; 4.988      ;
; -1.616 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.381      ; 4.988      ;
; -1.616 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.381      ; 4.988      ;
; -1.246 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.338      ; 4.075      ;
; -1.246 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.338      ; 4.075      ;
; -1.246 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.338      ; 4.075      ;
; -1.246 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.338      ; 4.075      ;
; -1.246 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.338      ; 4.075      ;
; -1.246 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.338      ; 4.075      ;
; -1.224 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.360      ; 4.075      ;
; -1.219 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.363      ; 4.073      ;
; -1.219 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.363      ; 4.073      ;
; -1.219 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.363      ; 4.073      ;
; -1.219 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.363      ; 4.073      ;
; -1.218 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.365      ; 4.074      ;
; -1.218 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.365      ; 4.074      ;
; -1.218 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.365      ; 4.074      ;
; -1.218 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.365      ; 4.074      ;
; -1.218 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.365      ; 4.074      ;
; -1.218 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.365      ; 4.074      ;
; -1.207 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.389      ; 4.087      ;
; -1.207 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.389      ; 4.087      ;
; -1.200 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.396      ; 4.087      ;
; -1.200 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.396      ; 4.087      ;
; -1.199 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.383      ; 4.073      ;
; -1.199 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                 ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.383      ; 4.073      ;
; -1.199 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.383      ; 4.073      ;
; -1.199 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.383      ; 4.073      ;
; -1.199 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.383      ; 4.073      ;
; -1.199 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.383      ; 4.073      ;
; -1.182 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.400      ; 4.073      ;
; -1.182 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.400      ; 4.073      ;
; -1.182 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.400      ; 4.073      ;
; -1.182 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.400      ; 4.073      ;
; -0.934 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.647      ; 4.072      ;
; -0.903 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.691      ; 4.085      ;
; -0.903 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.691      ; 4.085      ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cam1_pclk'                                                                                                                                                                                                                        ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.239 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.811      ; 5.541      ;
; -2.239 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.811      ; 5.541      ;
; -2.217 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.775      ; 5.483      ;
; -2.217 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.775      ; 5.483      ;
; -2.217 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.775      ; 5.483      ;
; -2.217 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.775      ; 5.483      ;
; -2.217 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.775      ; 5.483      ;
; -2.214 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.763      ; 5.468      ;
; -2.167 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.825      ; 5.483      ;
; -2.167 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.825      ; 5.483      ;
; -2.167 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.825      ; 5.483      ;
; -2.167 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.825      ; 5.483      ;
; -2.167 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.825      ; 5.483      ;
; -2.167 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.825      ; 5.483      ;
; -2.167 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.825      ; 5.483      ;
; -2.167 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.825      ; 5.483      ;
; -2.167 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.825      ; 5.483      ;
; -2.167 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.825      ; 5.483      ;
; -2.164 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.813      ; 5.468      ;
; -2.164 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.813      ; 5.468      ;
; -2.164 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.813      ; 5.468      ;
; -2.164 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.813      ; 5.468      ;
; -2.164 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.813      ; 5.468      ;
; -2.164 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.813      ; 5.468      ;
; -1.948 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.755      ; 5.194      ;
; -1.948 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.755      ; 5.194      ;
; -1.948 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.755      ; 5.194      ;
; -1.948 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.755      ; 5.194      ;
; -1.948 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.755      ; 5.194      ;
; -1.948 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.755      ; 5.194      ;
; -1.948 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.755      ; 5.194      ;
; -1.948 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.755      ; 5.194      ;
; -1.948 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.755      ; 5.194      ;
; -1.494 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.811      ; 5.296      ;
; -1.494 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.811      ; 5.296      ;
; -1.471 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.775      ; 5.237      ;
; -1.471 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.775      ; 5.237      ;
; -1.471 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.775      ; 5.237      ;
; -1.471 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.775      ; 5.237      ;
; -1.471 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.775      ; 5.237      ;
; -1.454 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.763      ; 5.208      ;
; -1.421 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.825      ; 5.237      ;
; -1.421 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.825      ; 5.237      ;
; -1.421 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.825      ; 5.237      ;
; -1.421 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.825      ; 5.237      ;
; -1.421 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.825      ; 5.237      ;
; -1.421 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.825      ; 5.237      ;
; -1.421 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.825      ; 5.237      ;
; -1.421 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.825      ; 5.237      ;
; -1.421 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.825      ; 5.237      ;
; -1.421 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.825      ; 5.237      ;
; -1.404 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.813      ; 5.208      ;
; -1.404 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.813      ; 5.208      ;
; -1.404 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.813      ; 5.208      ;
; -1.404 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.813      ; 5.208      ;
; -1.404 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.813      ; 5.208      ;
; -1.404 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.813      ; 5.208      ;
; -1.242 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.755      ; 4.988      ;
; -1.242 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.755      ; 4.988      ;
; -1.242 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.755      ; 4.988      ;
; -1.242 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.755      ; 4.988      ;
; -1.242 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.755      ; 4.988      ;
; -1.242 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.755      ; 4.988      ;
; -1.242 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.755      ; 4.988      ;
; -1.242 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.755      ; 4.988      ;
; -1.242 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.755      ; 4.988      ;
; -0.881 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.709      ; 4.081      ;
; -0.881 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.709      ; 4.081      ;
; -0.881 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.709      ; 4.081      ;
; -0.881 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.709      ; 4.081      ;
; -0.881 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.709      ; 4.081      ;
; -0.881 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.709      ; 4.081      ;
; -0.857 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.738      ; 4.086      ;
; -0.857 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.738      ; 4.086      ;
; -0.857 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.738      ; 4.086      ;
; -0.857 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.738      ; 4.086      ;
; -0.857 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.738      ; 4.086      ;
; -0.857 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.738      ; 4.086      ;
; -0.857 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.738      ; 4.086      ;
; -0.857 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.738      ; 4.086      ;
; -0.857 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.738      ; 4.086      ;
; -0.853 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.743      ; 4.087      ;
; -0.853 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.743      ; 4.087      ;
; -0.853 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.743      ; 4.087      ;
; -0.853 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.743      ; 4.087      ;
; -0.853 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.743      ; 4.087      ;
; -0.853 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.743      ; 4.087      ;
; -0.853 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.743      ; 4.087      ;
; -0.853 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.743      ; 4.087      ;
; -0.853 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.743      ; 4.087      ;
; -0.853 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.743      ; 4.087      ;
; -0.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.771      ; 4.086      ;
; -0.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.771      ; 4.086      ;
; -0.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.771      ; 4.086      ;
; -0.824 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.771      ; 4.086      ;
; -0.823 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.773      ; 4.087      ;
; -0.823 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.773      ; 4.087      ;
; -0.823 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.773      ; 4.087      ;
; -0.823 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.773      ; 4.087      ;
; -0.823 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.773      ; 4.087      ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                                          ;
+--------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                     ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.170 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[5]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.312      ; 3.973      ;
; -1.169 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.304      ; 3.964      ;
; -1.169 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.305      ; 3.965      ;
; -1.169 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.306      ; 3.966      ;
; -1.168 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.305      ; 3.964      ;
; -1.168 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.309      ; 3.968      ;
; -1.168 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.305      ; 3.964      ;
; -1.167 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.311      ; 3.969      ;
; -1.167 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.307      ; 3.965      ;
; -1.167 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.307      ; 3.965      ;
; -1.167 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.307      ; 3.965      ;
; -1.167 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.307      ; 3.965      ;
; -1.167 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.307      ; 3.965      ;
; -1.167 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.307      ; 3.965      ;
; -1.167 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.307      ; 3.965      ;
; -1.167 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.307      ; 3.965      ;
; -1.167 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.311      ; 3.969      ;
; -1.167 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.311      ; 3.969      ;
; -1.167 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.307      ; 3.965      ;
; -1.167 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.307      ; 3.965      ;
; -0.758 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[5]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.312      ; 4.061      ;
; -0.755 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.305      ; 4.051      ;
; -0.755 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.306      ; 4.052      ;
; -0.754 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.727      ; 3.972      ;
; -0.754 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.733      ; 3.978      ;
; -0.754 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.729      ; 3.974      ;
; -0.754 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.733      ; 3.978      ;
; -0.754 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.304      ; 4.049      ;
; -0.754 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.309      ; 4.054      ;
; -0.752 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.307      ; 4.050      ;
; -0.752 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.305      ; 4.048      ;
; -0.752 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.305      ; 4.048      ;
; -0.752 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.307      ; 4.050      ;
; -0.752 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.307      ; 4.050      ;
; -0.751 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.307      ; 4.049      ;
; -0.751 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.307      ; 4.049      ;
; -0.751 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.307      ; 4.049      ;
; -0.751 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.307      ; 4.049      ;
; -0.751 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.307      ; 4.049      ;
; -0.751 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.307      ; 4.049      ;
; -0.751 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.307      ; 4.049      ;
; -0.750 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.311      ; 4.052      ;
; -0.750 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.311      ; 4.052      ;
; -0.750 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.311      ; 4.052      ;
; -0.719 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|scl                               ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.769      ; 3.979      ;
; -0.718 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.763      ; 3.972      ;
; -0.718 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.763      ; 3.972      ;
; -0.718 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.763      ; 3.972      ;
; -0.718 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.763      ; 3.972      ;
; -0.718 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.763      ; 3.972      ;
; -0.718 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.763      ; 3.972      ;
; -0.718 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.763      ; 3.972      ;
; -0.718 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.763      ; 3.972      ;
; -0.718 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.763      ; 3.972      ;
; -0.718 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.763      ; 3.972      ;
; -0.718 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.763      ; 3.972      ;
; -0.718 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.763      ; 3.972      ;
; -0.718 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.769      ; 3.978      ;
; -0.718 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.769      ; 3.978      ;
; -0.718 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.769      ; 3.978      ;
; -0.718 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.769      ; 3.978      ;
; -0.718 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.769      ; 3.978      ;
; -0.718 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.769      ; 3.978      ;
; -0.718 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.769      ; 3.978      ;
; -0.717 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[6]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.765      ; 3.973      ;
; -0.717 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.765      ; 3.973      ;
; -0.717 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[0]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.765      ; 3.973      ;
; -0.717 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[2]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.765      ; 3.973      ;
; -0.717 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[7]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.765      ; 3.973      ;
; -0.717 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[3]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.765      ; 3.973      ;
; -0.717 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[1]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.765      ; 3.973      ;
; -0.717 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[7]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.765      ; 3.973      ;
; -0.717 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.762      ; 3.970      ;
; -0.717 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[3]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.765      ; 3.973      ;
; -0.717 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[1]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.765      ; 3.973      ;
; -0.717 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[5]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.765      ; 3.973      ;
; -0.717 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[14]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.765      ; 3.973      ;
; -0.717 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[12]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.765      ; 3.973      ;
; -0.717 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[8]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.765      ; 3.973      ;
; -0.717 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[10]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.765      ; 3.973      ;
; -0.716 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.762      ; 3.969      ;
; -0.716 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.762      ; 3.969      ;
; -0.715 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.763      ; 3.969      ;
; -0.713 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.766      ; 3.970      ;
; -0.713 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.766      ; 3.970      ;
; -0.713 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.766      ; 3.970      ;
; -0.712 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.767      ; 3.970      ;
; -0.712 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.767      ; 3.970      ;
; -0.712 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.767      ; 3.970      ;
; -0.712 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.767      ; 3.970      ;
; -0.710 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.764      ; 3.965      ;
; -0.706 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.775      ; 3.972      ;
; -0.706 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.781      ; 3.978      ;
; -0.706 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.777      ; 3.974      ;
; -0.706 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.781      ; 3.978      ;
; -0.706 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.781      ; 3.978      ;
; -0.706 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.781      ; 3.978      ;
; -0.706 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.781      ; 3.978      ;
; -0.706 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.775      ; 3.972      ;
; -0.706 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.775      ; 3.972      ;
+--------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                                          ;
+--------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                     ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.167 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.313      ; 3.971      ;
; -1.166 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[7]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.316      ; 3.973      ;
; -1.166 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[3]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.316      ; 3.973      ;
; -1.166 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[1]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.316      ; 3.973      ;
; -1.166 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[5]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.316      ; 3.973      ;
; -1.166 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[6]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.316      ; 3.973      ;
; -1.166 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.307      ; 3.964      ;
; -1.166 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.316      ; 3.973      ;
; -1.166 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[0]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.316      ; 3.973      ;
; -1.166 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[2]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.316      ; 3.973      ;
; -1.166 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.305      ; 3.962      ;
; -1.166 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[7]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.316      ; 3.973      ;
; -1.166 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.309      ; 3.966      ;
; -1.166 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[3]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.316      ; 3.973      ;
; -1.166 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.311      ; 3.968      ;
; -1.166 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[1]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.316      ; 3.973      ;
; -1.166 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[5]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.316      ; 3.973      ;
; -1.166 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.304      ; 3.961      ;
; -1.166 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[9]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.316      ; 3.973      ;
; -1.166 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.305      ; 3.962      ;
; -1.166 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.304      ; 3.961      ;
; -1.166 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[10]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.316      ; 3.973      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.317      ; 3.973      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.317      ; 3.973      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.317      ; 3.973      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.317      ; 3.973      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.317      ; 3.973      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.317      ; 3.973      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.319      ; 3.975      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.320      ; 3.976      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.320      ; 3.976      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.320      ; 3.976      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.320      ; 3.976      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.320      ; 3.976      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.320      ; 3.976      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.320      ; 3.976      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.320      ; 3.976      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.320      ; 3.976      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.320      ; 3.976      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.320      ; 3.976      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.320      ; 3.976      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.317      ; 3.973      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.318      ; 3.974      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.319      ; 3.975      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.318      ; 3.974      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.316      ; 3.972      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.316      ; 3.972      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.318      ; 3.974      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.319      ; 3.975      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.319      ; 3.975      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.318      ; 3.974      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.318      ; 3.974      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.318      ; 3.974      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.319      ; 3.975      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.319      ; 3.975      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.317      ; 3.973      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[4]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.317      ; 3.973      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[2]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.317      ; 3.973      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[0]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.317      ; 3.973      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.311      ; 3.967      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[11]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.317      ; 3.973      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.309      ; 3.965      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[13]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.317      ; 3.973      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.309      ; 3.965      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[14]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.317      ; 3.973      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[12]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.317      ; 3.973      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.311      ; 3.967      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[8]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.317      ; 3.973      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.317      ; 3.973      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.319      ; 3.975      ;
; -1.165 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|scl                               ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.319      ; 3.975      ;
; -1.148 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.313      ; 3.952      ;
; -1.148 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.313      ; 3.952      ;
; -1.148 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.313      ; 3.952      ;
; -1.148 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.313      ; 3.952      ;
; -1.148 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.313      ; 3.952      ;
; -1.148 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.313      ; 3.952      ;
; -1.148 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.313      ; 3.952      ;
; -1.148 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.307      ; 3.946      ;
; -1.148 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.312      ; 3.951      ;
; -1.148 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.311      ; 3.950      ;
; -1.148 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.313      ; 3.952      ;
; -1.148 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.312      ; 3.951      ;
; -1.148 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.313      ; 3.952      ;
; -1.148 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.312      ; 3.951      ;
; -1.147 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.309      ; 3.947      ;
; -1.147 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.307      ; 3.945      ;
; -1.147 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.309      ; 3.947      ;
; -0.752 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.317      ; 4.060      ;
; -0.752 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.317      ; 4.060      ;
; -0.752 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.317      ; 4.060      ;
; -0.752 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.317      ; 4.060      ;
; -0.752 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.317      ; 4.060      ;
; -0.752 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.317      ; 4.060      ;
; -0.752 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.317      ; 4.060      ;
; -0.752 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.316      ; 4.059      ;
; -0.752 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.316      ; 4.059      ;
; -0.752 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.317      ; 4.060      ;
; -0.752 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[7]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.316      ; 4.059      ;
; -0.752 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[3]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.316      ; 4.059      ;
+--------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'                                                                                                                                                                                                                                   ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; 0.083 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.286      ; 4.609      ;
; 0.083 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.286      ; 4.609      ;
; 0.083 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.286      ; 4.609      ;
; 0.083 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.286      ; 4.609      ;
; 0.083 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.285      ; 4.608      ;
; 0.083 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.285      ; 4.608      ;
; 0.083 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.285      ; 4.608      ;
; 0.083 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.285      ; 4.608      ;
; 0.086 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.288      ; 4.608      ;
; 0.086 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.288      ; 4.608      ;
; 0.086 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.288      ; 4.608      ;
; 0.086 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.288      ; 4.608      ;
; 0.086 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.288      ; 4.608      ;
; 0.086 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.288      ; 4.608      ;
; 0.086 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.288      ; 4.608      ;
; 0.086 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.288      ; 4.608      ;
; 0.096 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.288      ; 4.598      ;
; 0.096 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.288      ; 4.598      ;
; 0.096 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.288      ; 4.598      ;
; 0.096 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.288      ; 4.598      ;
; 0.096 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.285      ; 4.595      ;
; 0.096 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.285      ; 4.595      ;
; 0.096 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.285      ; 4.595      ;
; 0.096 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.285      ; 4.595      ;
; 0.096 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.289      ; 4.599      ;
; 0.096 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.289      ; 4.599      ;
; 0.096 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.289      ; 4.599      ;
; 0.096 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.289      ; 4.599      ;
; 0.096 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.283      ; 4.593      ;
; 0.096 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.283      ; 4.593      ;
; 0.096 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.283      ; 4.593      ;
; 0.096 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.283      ; 4.593      ;
; 0.158 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.293      ; 4.673      ;
; 0.158 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.292      ; 4.672      ;
; 0.161 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.295      ; 4.672      ;
; 0.161 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.295      ; 4.672      ;
; 0.171 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.295      ; 4.662      ;
; 0.171 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.292      ; 4.659      ;
; 0.171 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.296      ; 4.663      ;
; 0.171 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 4.290      ; 4.657      ;
; 0.390 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.076      ;
; 0.390 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.076      ;
; 0.390 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.076      ;
; 0.390 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.076      ;
; 0.390 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.076      ;
; 0.390 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.076      ;
; 0.390 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.076      ;
; 0.390 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.966      ; 4.067      ;
; 0.391 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.075      ;
; 0.391 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.075      ;
; 0.391 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.075      ;
; 0.391 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.075      ;
; 0.391 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.967      ; 4.067      ;
; 0.391 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.967      ; 4.067      ;
; 0.391 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.967      ; 4.067      ;
; 0.391 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.967      ; 4.067      ;
; 0.391 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.967      ; 4.067      ;
; 0.391 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.967      ; 4.067      ;
; 0.391 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.967      ; 4.067      ;
; 0.391 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]                                               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.967      ; 4.067      ;
; 0.391 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.967      ; 4.067      ;
; 0.391 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.967      ; 4.067      ;
; 0.391 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.967      ; 4.067      ;
; 0.391 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.967      ; 4.067      ;
; 0.391 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[5]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.967      ; 4.067      ;
; 0.391 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]                                               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.967      ; 4.067      ;
; 0.391 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.967      ; 4.067      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.073      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.073      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.073      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.073      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.073      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.073      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.073      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.073      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.073      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.073      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.073      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.073      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.073      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.073      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.073      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.073      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.073      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.073      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.073      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.073      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.073      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.073      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.968      ; 4.066      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.968      ; 4.066      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.968      ; 4.066      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.968      ; 4.066      ;
; 0.393 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.968      ; 4.066      ;
; 0.403 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.063      ;
; 0.403 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.063      ;
; 0.403 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.970      ; 4.058      ;
; 0.403 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.970      ; 4.058      ;
; 0.403 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.970      ; 4.058      ;
; 0.403 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.970      ; 4.058      ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                                ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.931 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.241      ;
; -0.931 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.241      ;
; -0.931 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.241      ;
; -0.931 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.241      ;
; -0.931 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.241      ;
; -0.931 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.241      ;
; -0.931 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.241      ;
; -0.931 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.241      ;
; -0.931 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.241      ;
; -0.780 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.941      ; 2.453      ;
; -0.780 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.941      ; 2.453      ;
; -0.780 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.941      ; 2.453      ;
; -0.780 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.941      ; 2.453      ;
; -0.780 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.941      ; 2.453      ;
; -0.780 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.941      ; 2.453      ;
; -0.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.481      ;
; -0.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.481      ;
; -0.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.481      ;
; -0.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.481      ;
; -0.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.481      ;
; -0.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.481      ;
; -0.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.481      ;
; -0.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.481      ;
; -0.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.481      ;
; -0.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.481      ;
; -0.728 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.889      ; 2.453      ;
; -0.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 2.481      ;
; -0.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 2.481      ;
; -0.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 2.481      ;
; -0.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 2.481      ;
; -0.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 2.481      ;
; -0.694 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.939      ; 2.537      ;
; -0.694 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.939      ; 2.537      ;
; -0.644 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.528      ;
; -0.644 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.528      ;
; -0.644 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.528      ;
; -0.644 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.528      ;
; -0.644 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.528      ;
; -0.644 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.528      ;
; -0.644 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.528      ;
; -0.644 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.528      ;
; -0.644 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.528      ;
; -0.594 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.578      ;
; -0.594 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.578      ;
; -0.594 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.578      ;
; -0.594 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.578      ;
; -0.594 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.578      ;
; -0.594 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.578      ;
; -0.594 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.578      ;
; -0.594 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.578      ;
; -0.594 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.880      ; 2.578      ;
; -0.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.941      ; 2.740      ;
; -0.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.941      ; 2.740      ;
; -0.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.941      ; 2.740      ;
; -0.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.941      ; 2.740      ;
; -0.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.941      ; 2.740      ;
; -0.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.941      ; 2.740      ;
; -0.477 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.768      ;
; -0.477 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.768      ;
; -0.477 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.768      ;
; -0.477 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.768      ;
; -0.477 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.768      ;
; -0.477 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.768      ;
; -0.477 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.768      ;
; -0.477 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.768      ;
; -0.477 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.768      ;
; -0.477 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.768      ;
; -0.443 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.941      ; 2.790      ;
; -0.443 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.941      ; 2.790      ;
; -0.443 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.941      ; 2.790      ;
; -0.443 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.941      ; 2.790      ;
; -0.443 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.941      ; 2.790      ;
; -0.443 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.941      ; 2.790      ;
; -0.441 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.889      ; 2.740      ;
; -0.427 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.818      ;
; -0.427 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.818      ;
; -0.427 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.818      ;
; -0.427 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.818      ;
; -0.427 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.818      ;
; -0.427 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.818      ;
; -0.427 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.818      ;
; -0.427 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.818      ;
; -0.427 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.818      ;
; -0.427 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.953      ; 2.818      ;
; -0.426 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 2.768      ;
; -0.426 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 2.768      ;
; -0.426 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 2.768      ;
; -0.426 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 2.768      ;
; -0.426 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 2.768      ;
; -0.407 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.939      ; 2.824      ;
; -0.407 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.939      ; 2.824      ;
; -0.391 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.889      ; 2.790      ;
; -0.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 2.818      ;
; -0.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 2.818      ;
; -0.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 2.818      ;
; -0.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 2.818      ;
; -0.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.902      ; 2.818      ;
; -0.357 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.939      ; 2.874      ;
; -0.357 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.939      ; 2.874      ;
; 0.598  ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8] ; sys_rst_n                                         ; cam1_pclk   ; 0.000        ; 2.997      ; 3.837      ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'                                                                                                                                                                                                                                     ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; -0.577 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.828      ;
; -0.577 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.828      ;
; -0.577 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.828      ;
; -0.577 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.164      ; 3.829      ;
; -0.575 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.160      ; 3.827      ;
; -0.575 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.160      ; 3.827      ;
; -0.575 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.160      ; 3.827      ;
; -0.575 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.159      ; 3.826      ;
; -0.575 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.159      ; 3.826      ;
; -0.575 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.159      ; 3.826      ;
; -0.575 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.160      ; 3.827      ;
; -0.575 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.160      ; 3.827      ;
; -0.575 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.160      ; 3.827      ;
; -0.575 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.159      ; 3.826      ;
; -0.575 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.159      ; 3.826      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.160      ; 3.827      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.158      ; 3.825      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.158      ; 3.825      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.158      ; 3.825      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.158      ; 3.825      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.158      ; 3.825      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.158      ; 3.825      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.158      ; 3.825      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.160      ; 3.827      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.160      ; 3.827      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.160      ; 3.827      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.160      ; 3.827      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.158      ; 3.825      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.158      ; 3.825      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.160      ; 3.827      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[5]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.160      ; 3.827      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.160      ; 3.827      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.160      ; 3.827      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.160      ; 3.827      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.160      ; 3.827      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.161      ; 3.828      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.161      ; 3.828      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.161      ; 3.828      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]                                               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.161      ; 3.828      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]                                               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.161      ; 3.828      ;
; -0.575 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.161      ; 3.828      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.845      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.845      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.845      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.845      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.845      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.845      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.845      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.845      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.845      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.845      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.845      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.845      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.845      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.845      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.845      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.845      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.845      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.845      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.845      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.845      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.845      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.845      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.156      ; 3.838      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.156      ; 3.838      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.156      ; 3.838      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.156      ; 3.838      ;
; -0.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.156      ; 3.838      ;
; -0.559 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.846      ;
; -0.559 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.846      ;
; -0.559 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.846      ;
; -0.559 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.846      ;
; -0.559 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.154      ; 3.837      ;
; -0.558 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.847      ;
; -0.558 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.847      ;
; -0.558 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.847      ;
; -0.558 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.847      ;
; -0.558 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.847      ;
; -0.558 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.847      ;
; -0.558 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.163      ; 3.847      ;
; -0.558 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.155      ; 3.839      ;
; -0.558 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.155      ; 3.839      ;
; -0.558 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.155      ; 3.839      ;
; -0.558 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.155      ; 3.839      ;
; -0.558 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.155      ; 3.839      ;
; -0.558 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.155      ; 3.839      ;
; -0.558 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.155      ; 3.839      ;
; -0.558 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]                                               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.155      ; 3.839      ;
; -0.558 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.155      ; 3.839      ;
; -0.558 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.155      ; 3.839      ;
; -0.558 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.155      ; 3.839      ;
; -0.558 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.155      ; 3.839      ;
; -0.558 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[5]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.155      ; 3.839      ;
; -0.558 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]                                               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.155      ; 3.839      ;
; -0.558 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.155      ; 3.839      ;
; -0.475 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.478      ; 4.287      ;
; -0.473 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.479      ; 4.290      ;
; -0.473 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.473      ; 4.284      ;
; -0.472 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.474      ; 4.286      ;
; -0.458 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.478      ; 4.304      ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.546 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.495      ; 2.241      ;
; -0.546 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.495      ; 2.241      ;
; -0.546 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.495      ; 2.241      ;
; -0.546 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.495      ; 2.241      ;
; -0.546 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.495      ; 2.241      ;
; -0.546 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.495      ; 2.241      ;
; -0.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.884      ; 2.800      ;
; -0.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.884      ; 2.800      ;
; -0.302 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.539      ; 2.529      ;
; -0.302 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.539      ; 2.529      ;
; -0.302 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.539      ; 2.529      ;
; -0.302 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.539      ; 2.529      ;
; -0.302 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.539      ; 2.529      ;
; -0.302 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.539      ; 2.529      ;
; -0.302 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.539      ; 2.529      ;
; -0.265 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.502      ; 2.529      ;
; -0.265 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.502      ; 2.529      ;
; -0.265 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.502      ; 2.529      ;
; -0.259 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.495      ; 2.528      ;
; -0.259 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.495      ; 2.528      ;
; -0.259 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.495      ; 2.528      ;
; -0.259 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.495      ; 2.528      ;
; -0.259 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.495      ; 2.528      ;
; -0.259 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.495      ; 2.528      ;
; -0.254 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.544      ; 2.582      ;
; -0.233 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.478      ; 2.537      ;
; -0.213 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.590      ;
; -0.213 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.590      ;
; -0.213 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.590      ;
; -0.213 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.590      ;
; -0.213 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.590      ;
; -0.213 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.590      ;
; -0.213 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.590      ;
; -0.213 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.590      ;
; -0.209 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.495      ; 2.578      ;
; -0.209 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.495      ; 2.578      ;
; -0.209 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.495      ; 2.578      ;
; -0.209 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.495      ; 2.578      ;
; -0.209 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.495      ; 2.578      ;
; -0.209 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.495      ; 2.578      ;
; -0.207 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.497      ; 2.582      ;
; -0.207 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.497      ; 2.582      ;
; -0.207 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.497      ; 2.582      ;
; -0.207 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.497      ; 2.582      ;
; -0.207 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.497      ; 2.582      ;
; -0.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.884      ; 3.087      ;
; -0.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.884      ; 3.087      ;
; -0.039 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.884      ; 3.137      ;
; -0.039 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.884      ; 3.137      ;
; -0.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.539      ; 2.816      ;
; -0.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.539      ; 2.816      ;
; -0.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.539      ; 2.816      ;
; -0.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.539      ; 2.816      ;
; -0.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.539      ; 2.816      ;
; -0.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.539      ; 2.816      ;
; -0.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.539      ; 2.816      ;
; 0.022  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.502      ; 2.816      ;
; 0.022  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.502      ; 2.816      ;
; 0.022  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.502      ; 2.816      ;
; 0.033  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.544      ; 2.869      ;
; 0.035  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.539      ; 2.866      ;
; 0.035  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.539      ; 2.866      ;
; 0.035  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.539      ; 2.866      ;
; 0.035  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.539      ; 2.866      ;
; 0.035  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.539      ; 2.866      ;
; 0.035  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.539      ; 2.866      ;
; 0.035  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.539      ; 2.866      ;
; 0.054  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.478      ; 2.824      ;
; 0.072  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.502      ; 2.866      ;
; 0.072  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.502      ; 2.866      ;
; 0.072  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.502      ; 2.866      ;
; 0.074  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.877      ;
; 0.074  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.877      ;
; 0.074  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.877      ;
; 0.074  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.877      ;
; 0.074  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.877      ;
; 0.074  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.877      ;
; 0.074  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.877      ;
; 0.074  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.877      ;
; 0.080  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.497      ; 2.869      ;
; 0.080  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.497      ; 2.869      ;
; 0.080  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.497      ; 2.869      ;
; 0.080  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.497      ; 2.869      ;
; 0.080  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.497      ; 2.869      ;
; 0.083  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.544      ; 2.919      ;
; 0.104  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.478      ; 2.874      ;
; 0.124  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.927      ;
; 0.124  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.927      ;
; 0.124  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.927      ;
; 0.124  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.927      ;
; 0.124  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.927      ;
; 0.124  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.927      ;
; 0.124  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.927      ;
; 0.124  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.511      ; 2.927      ;
; 0.130  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.497      ; 2.919      ;
; 0.130  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.497      ; 2.919      ;
; 0.130  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.497      ; 2.919      ;
; 0.130  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.497      ; 2.919      ;
; 0.130  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.497      ; 2.919      ;
; 0.774  ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sys_rst_n                                         ; cam0_pclk   ; 0.000        ; 2.841      ; 3.857      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                                          ;
+-------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                     ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.763 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.921      ; 3.926      ;
; 0.763 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.921      ; 3.926      ;
; 0.763 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.921      ; 3.926      ;
; 0.763 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.921      ; 3.926      ;
; 0.763 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.921      ; 3.926      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.915      ; 3.922      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.916      ; 3.923      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.915      ; 3.922      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.915      ; 3.922      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.915      ; 3.922      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.915      ; 3.922      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[4]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.916      ; 3.923      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[2]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.916      ; 3.923      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[0]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.916      ; 3.923      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[11]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.916      ; 3.923      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[9]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.916      ; 3.923      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[13]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.916      ; 3.923      ;
; 0.767 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.906      ; 3.915      ;
; 0.767 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.906      ; 3.915      ;
; 0.767 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.906      ; 3.915      ;
; 0.767 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.906      ; 3.915      ;
; 0.767 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.903      ; 3.912      ;
; 0.767 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.906      ; 3.915      ;
; 0.767 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.906      ; 3.915      ;
; 0.768 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.905      ; 3.915      ;
; 0.773 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.902      ; 3.917      ;
; 0.774 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.901      ; 3.917      ;
; 0.774 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.901      ; 3.917      ;
; 0.774 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.901      ; 3.917      ;
; 0.775 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.902      ; 3.919      ;
; 0.775 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.902      ; 3.919      ;
; 0.775 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.902      ; 3.919      ;
; 0.775 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.902      ; 3.919      ;
; 0.775 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.902      ; 3.919      ;
; 0.775 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.902      ; 3.919      ;
; 0.775 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.902      ; 3.919      ;
; 0.775 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.902      ; 3.919      ;
; 0.775 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.902      ; 3.919      ;
; 0.775 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.902      ; 3.919      ;
; 0.775 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.902      ; 3.919      ;
; 0.775 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.902      ; 3.919      ;
; 0.776 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|scl                               ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.909      ; 3.927      ;
; 0.777 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.908      ; 3.927      ;
; 0.777 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.908      ; 3.927      ;
; 0.777 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.908      ; 3.927      ;
; 0.777 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.908      ; 3.927      ;
; 0.777 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.908      ; 3.927      ;
; 0.777 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.908      ; 3.927      ;
; 0.777 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.908      ; 3.927      ;
; 0.777 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[6]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.904      ; 3.923      ;
; 0.777 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.904      ; 3.923      ;
; 0.777 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[0]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.904      ; 3.923      ;
; 0.777 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[2]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.904      ; 3.923      ;
; 0.777 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[7]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.904      ; 3.923      ;
; 0.777 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[3]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.904      ; 3.923      ;
; 0.777 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[1]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.904      ; 3.923      ;
; 0.777 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[7]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.904      ; 3.923      ;
; 0.777 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[3]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.904      ; 3.923      ;
; 0.777 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[1]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.904      ; 3.923      ;
; 0.777 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[5]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.904      ; 3.923      ;
; 0.777 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[14]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.904      ; 3.923      ;
; 0.777 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[12]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.904      ; 3.923      ;
; 0.777 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[8]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.904      ; 3.923      ;
; 0.777 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[10]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.904      ; 3.923      ;
; 0.813 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.871      ; 3.926      ;
; 0.813 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.871      ; 3.926      ;
; 0.815 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.866      ; 3.923      ;
; 0.816 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.864      ; 3.922      ;
; 1.174 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.915      ; 3.831      ;
; 1.174 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.921      ; 3.837      ;
; 1.174 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.921      ; 3.837      ;
; 1.174 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.921      ; 3.837      ;
; 1.174 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.921      ; 3.837      ;
; 1.174 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.921      ; 3.837      ;
; 1.174 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.915      ; 3.831      ;
; 1.174 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.915      ; 3.831      ;
; 1.174 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.915      ; 3.831      ;
; 1.174 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.915      ; 3.831      ;
; 1.175 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.916      ; 3.833      ;
; 1.175 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[4]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.916      ; 3.833      ;
; 1.175 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[2]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.916      ; 3.833      ;
; 1.175 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[0]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.916      ; 3.833      ;
; 1.175 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[11]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.916      ; 3.833      ;
; 1.175 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[9]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.916      ; 3.833      ;
; 1.175 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[13]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.916      ; 3.833      ;
; 1.180 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.903      ; 3.825      ;
; 1.181 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.906      ; 3.829      ;
; 1.181 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.906      ; 3.829      ;
; 1.181 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.906      ; 3.829      ;
; 1.181 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.906      ; 3.829      ;
; 1.181 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.906      ; 3.829      ;
; 1.181 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.906      ; 3.829      ;
; 1.182 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.905      ; 3.829      ;
; 1.184 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.902      ; 3.828      ;
; 1.185 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.901      ; 3.828      ;
; 1.185 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.901      ; 3.828      ;
; 1.186 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[6]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.904      ; 3.832      ;
; 1.186 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.904      ; 3.832      ;
; 1.186 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[0]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.904      ; 3.832      ;
; 1.186 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[2]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.904      ; 3.832      ;
+-------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                                          ;
+-------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                     ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.230 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.428      ; 3.900      ;
; 1.230 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.428      ; 3.900      ;
; 1.231 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.432      ; 3.905      ;
; 1.231 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.432      ; 3.905      ;
; 1.231 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.432      ; 3.905      ;
; 1.231 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.432      ; 3.905      ;
; 1.231 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.432      ; 3.905      ;
; 1.231 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.432      ; 3.905      ;
; 1.231 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.432      ; 3.905      ;
; 1.231 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.427      ; 3.900      ;
; 1.231 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.431      ; 3.904      ;
; 1.231 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.430      ; 3.903      ;
; 1.231 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.432      ; 3.905      ;
; 1.231 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.431      ; 3.904      ;
; 1.231 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.432      ; 3.905      ;
; 1.231 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.431      ; 3.904      ;
; 1.231 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.426      ; 3.899      ;
; 1.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.439      ; 3.922      ;
; 1.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.439      ; 3.922      ;
; 1.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.439      ; 3.922      ;
; 1.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.439      ; 3.922      ;
; 1.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.439      ; 3.922      ;
; 1.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.439      ; 3.922      ;
; 1.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.439      ; 3.922      ;
; 1.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.439      ; 3.922      ;
; 1.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.439      ; 3.922      ;
; 1.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.439      ; 3.922      ;
; 1.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.439      ; 3.922      ;
; 1.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.439      ; 3.922      ;
; 1.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.438      ; 3.921      ;
; 1.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.438      ; 3.921      ;
; 1.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.438      ; 3.921      ;
; 1.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.438      ; 3.921      ;
; 1.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.438      ; 3.921      ;
; 1.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|scl                               ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.438      ; 3.921      ;
; 1.242 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.438      ; 3.922      ;
; 1.242 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.438      ; 3.922      ;
; 1.242 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.433      ; 3.917      ;
; 1.242 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[4]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.436      ; 3.920      ;
; 1.242 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[2]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.436      ; 3.920      ;
; 1.242 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[0]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.436      ; 3.920      ;
; 1.242 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.425      ; 3.909      ;
; 1.242 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.430      ; 3.914      ;
; 1.242 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.431      ; 3.915      ;
; 1.242 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[11]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.436      ; 3.920      ;
; 1.242 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[13]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.436      ; 3.920      ;
; 1.242 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[14]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.436      ; 3.920      ;
; 1.242 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.425      ; 3.909      ;
; 1.242 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[12]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.436      ; 3.920      ;
; 1.242 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.431      ; 3.915      ;
; 1.242 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[8]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.436      ; 3.920      ;
; 1.242 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.436      ; 3.920      ;
; 1.243 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.437      ; 3.922      ;
; 1.243 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.437      ; 3.922      ;
; 1.243 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.437      ; 3.922      ;
; 1.243 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.437      ; 3.922      ;
; 1.243 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.437      ; 3.922      ;
; 1.243 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.437      ; 3.922      ;
; 1.243 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.426      ; 3.911      ;
; 1.243 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.428      ; 3.913      ;
; 1.243 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.423      ; 3.908      ;
; 1.243 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.423      ; 3.908      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.436      ; 3.922      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.436      ; 3.922      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.436      ; 3.922      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.436      ; 3.922      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.436      ; 3.922      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.436      ; 3.922      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.436      ; 3.922      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.435      ; 3.921      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.435      ; 3.921      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.436      ; 3.922      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[7]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.435      ; 3.921      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[3]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.435      ; 3.921      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[1]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.435      ; 3.921      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[5]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.435      ; 3.921      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[6]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.435      ; 3.921      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.435      ; 3.921      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[0]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.435      ; 3.921      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[2]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.435      ; 3.921      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[7]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.435      ; 3.921      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[3]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.435      ; 3.921      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[1]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.435      ; 3.921      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[5]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.435      ; 3.921      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[9]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.435      ; 3.921      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.428      ; 3.914      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.428      ; 3.914      ;
; 1.244 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[10]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.435      ; 3.921      ;
; 1.637 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.432      ; 3.811      ;
; 1.637 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.432      ; 3.811      ;
; 1.637 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.432      ; 3.811      ;
; 1.637 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.432      ; 3.811      ;
; 1.637 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.432      ; 3.811      ;
; 1.637 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.432      ; 3.811      ;
; 1.637 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.432      ; 3.811      ;
; 1.637 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.427      ; 3.806      ;
; 1.637 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.432      ; 3.811      ;
; 1.637 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.428      ; 3.807      ;
; 1.637 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.428      ; 3.807      ;
; 1.638 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.431      ; 3.811      ;
+-------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                       ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 2.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.966      ; 3.848      ;
; 2.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.966      ; 3.848      ;
; 2.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.966      ; 3.848      ;
; 2.560 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[22]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.966      ; 3.848      ;
; 2.569 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[2]    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.939      ; 3.830      ;
; 2.570 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[1]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.844      ;
; 2.570 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[0]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.844      ;
; 2.570 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[1]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.844      ;
; 2.570 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[1]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.844      ;
; 2.570 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[2]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.844      ;
; 2.570 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[2]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.844      ;
; 2.570 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[3]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.844      ;
; 2.570 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[5]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.844      ;
; 2.570 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[5]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.844      ;
; 2.570 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[6]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.844      ;
; 2.570 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[7]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.844      ;
; 2.570 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[7]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.844      ;
; 2.570 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[8]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.844      ;
; 2.570 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[9]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.844      ;
; 2.570 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[9]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.844      ;
; 2.573 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.953      ; 3.848      ;
; 2.573 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.953      ; 3.848      ;
; 2.573 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.953      ; 3.848      ;
; 2.574 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                          ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.954      ; 3.850      ;
; 2.574 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.954      ; 3.850      ;
; 2.574 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[21]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.951      ; 3.847      ;
; 2.574 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[14]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.848      ;
; 2.574 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[23]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.952      ; 3.848      ;
; 2.586 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                           ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.920      ; 3.828      ;
; 2.589 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.937      ; 3.848      ;
; 2.589 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                           ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.937      ; 3.848      ;
; 2.589 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                           ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.937      ; 3.848      ;
; 2.594 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~_emulated                                                                                                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.932      ; 3.848      ;
; 2.595 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                           ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.932      ; 3.849      ;
; 2.596 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_fifo_flag                                                                                                                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.931      ; 3.849      ;
; 2.596 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.931      ; 3.849      ;
; 2.596 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~_emulated                                                                                                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.931      ; 3.849      ;
; 2.596 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~_emulated                                                                                                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.931      ; 3.849      ;
; 2.596 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~_emulated                                                                                                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.931      ; 3.849      ;
; 2.596 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~_emulated                                                                                                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.931      ; 3.849      ;
; 2.600 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.925      ; 3.847      ;
; 2.602 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_fifo_flag                                                                                                                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.925      ; 3.849      ;
; 2.602 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.925      ; 3.849      ;
; 2.602 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.924      ; 3.848      ;
; 2.603 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[11]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.923      ; 3.848      ;
; 2.603 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[15]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.923      ; 3.848      ;
; 2.603 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[18]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.923      ; 3.848      ;
; 2.603 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                                           ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.895      ; 3.820      ;
; 2.605 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.891      ; 3.818      ;
; 2.605 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.891      ; 3.818      ;
; 2.605 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.891      ; 3.818      ;
; 2.605 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.891      ; 3.818      ;
; 2.605 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.891      ; 3.818      ;
; 2.605 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.891      ; 3.818      ;
; 2.608 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[9]                                                                                                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.918      ; 3.848      ;
; 2.608 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[10]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.918      ; 3.848      ;
; 2.608 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[12]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.918      ; 3.848      ;
; 2.608 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[13]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.918      ; 3.848      ;
; 2.608 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[16]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.918      ; 3.848      ;
; 2.608 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[17]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.918      ; 3.848      ;
; 2.608 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[19]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.918      ; 3.848      ;
; 2.608 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[20]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.918      ; 3.848      ;
; 2.608 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[21]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.918      ; 3.848      ;
; 2.608 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[5]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 3.832      ;
; 2.608 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[7]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.902      ; 3.832      ;
; 2.608 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                              ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.919      ; 3.849      ;
; 2.608 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                              ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.919      ; 3.849      ;
; 2.609 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.896      ; 3.827      ;
; 2.609 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[0]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.898      ; 3.829      ;
; 2.609 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[5]    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.898      ; 3.829      ;
; 2.609 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[1]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.898      ; 3.829      ;
; 2.609 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[2]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.898      ; 3.829      ;
; 2.609 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[5]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.898      ; 3.829      ;
; 2.609 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[5]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.898      ; 3.829      ;
; 2.609 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[8]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.898      ; 3.829      ;
; 2.609 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[8]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.898      ; 3.829      ;
; 2.609 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[9]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.898      ; 3.829      ;
; 2.609 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[10]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.898      ; 3.829      ;
; 2.609 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.896      ; 3.827      ;
; 2.609 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.896      ; 3.827      ;
; 2.609 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.896      ; 3.827      ;
; 2.609 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.896      ; 3.827      ;
; 2.609 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.896      ; 3.827      ;
; 2.610 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                          ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.917      ; 3.849      ;
; 2.610 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[4]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.899      ; 3.831      ;
; 2.610 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.910      ; 3.842      ;
; 2.610 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.910      ; 3.842      ;
; 2.610 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.910      ; 3.842      ;
; 2.610 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.910      ; 3.842      ;
; 2.610 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[0]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.912      ; 3.844      ;
; 2.610 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[6]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.912      ; 3.844      ;
; 2.610 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[5]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.912      ; 3.844      ;
; 2.610 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[8]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.911      ; 3.843      ;
; 2.610 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[11] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.912      ; 3.844      ;
; 2.610 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[7]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.912      ; 3.844      ;
; 2.610 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[2]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.912      ; 3.844      ;
; 2.610 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[4]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.912      ; 3.844      ;
; 2.610 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[3]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.912      ; 3.844      ;
; 2.610 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[3]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.911      ; 3.843      ;
; 2.610 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[8]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.911      ; 3.843      ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                   ;
+-------+-----------+------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                              ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 3.103 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.422      ; 3.847      ;
; 3.103 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.422      ; 3.847      ;
; 3.103 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.422      ; 3.847      ;
; 3.103 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.422      ; 3.847      ;
; 3.103 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.422      ; 3.847      ;
; 3.107 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.409      ; 3.838      ;
; 3.107 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.409      ; 3.838      ;
; 3.107 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.409      ; 3.838      ;
; 3.107 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.409      ; 3.838      ;
; 3.107 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.409      ; 3.838      ;
; 3.107 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.409      ; 3.838      ;
; 3.107 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.409      ; 3.838      ;
; 3.107 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.409      ; 3.838      ;
; 3.107 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.409      ; 3.838      ;
; 3.107 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.409      ; 3.838      ;
; 3.107 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.409      ; 3.838      ;
; 3.107 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.409      ; 3.838      ;
; 3.117 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.409      ; 3.848      ;
; 3.119 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.405      ; 3.846      ;
; 3.119 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.405      ; 3.846      ;
; 3.119 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.405      ; 3.846      ;
; 3.695 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.422      ; 3.939      ;
; 3.695 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.422      ; 3.939      ;
; 3.695 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.422      ; 3.939      ;
; 3.695 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.422      ; 3.939      ;
; 3.695 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.422      ; 3.939      ;
; 3.696 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.409      ; 3.927      ;
; 3.696 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.409      ; 3.927      ;
; 3.696 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.409      ; 3.927      ;
; 3.696 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.409      ; 3.927      ;
; 3.696 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.409      ; 3.927      ;
; 3.696 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.409      ; 3.927      ;
; 3.696 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.409      ; 3.927      ;
; 3.696 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.409      ; 3.927      ;
; 3.696 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.409      ; 3.927      ;
; 3.696 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.409      ; 3.927      ;
; 3.696 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.409      ; 3.927      ;
; 3.696 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.409      ; 3.927      ;
; 3.708 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.409      ; 3.939      ;
; 3.709 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.405      ; 3.936      ;
; 3.709 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.405      ; 3.936      ;
; 3.709 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.405      ; 3.936      ;
+-------+-----------+------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------+-------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                               ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------+-------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]                                                ;
+--------+--------------+----------------+------------+-------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cam0_pclk'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cam0_pclk ; Rise       ; cam0_pclk                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ;
; 0.150  ; 0.370        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; 0.150  ; 0.370        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; 0.150  ; 0.370        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; 0.150  ; 0.370        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; 0.150  ; 0.370        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; 0.150  ; 0.370        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; 0.152  ; 0.372        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ;
; 0.152  ; 0.372        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                       ;
; 0.153  ; 0.373        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; 0.153  ; 0.373        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; 0.153  ; 0.373        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; 0.153  ; 0.373        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cam1_pclk'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cam1_pclk ; Rise       ; cam1_pclk                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ;
; 0.145  ; 0.365        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                       ;
; 0.145  ; 0.365        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                       ;
; 0.145  ; 0.365        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                       ;
; 0.145  ; 0.365        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                         ;
; 0.145  ; 0.365        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ;
; 0.145  ; 0.365        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ;
; 0.145  ; 0.365        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ;
; 0.145  ; 0.365        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ;
; 0.145  ; 0.365        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ;
; 0.153  ; 0.373        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; 0.153  ; 0.373        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; 0.153  ; 0.373        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_rst_n'                                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                       ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; sys_rst_n ; Rise       ; sys_rst_n                                                                    ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25 ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57 ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17 ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21 ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29 ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49 ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21 ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37 ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49 ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13 ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13 ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33 ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53 ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5  ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1  ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1  ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5  ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17 ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29 ;
; 0.373  ; 0.373        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; rst_n~0clkctrl|inclk[0]                                                      ;
; 0.373  ; 0.373        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; rst_n~0clkctrl|outclk                                                        ;
; 0.373  ; 0.373        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~25|datad                     ;
; 0.373  ; 0.373        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~57|datad                     ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41 ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53 ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41 ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25 ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33 ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9   ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9   ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37 ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57 ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45 ;
; 0.377  ; 0.377        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~17|datad                     ;
; 0.377  ; 0.377        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~21|datad                     ;
; 0.377  ; 0.377        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~29|datad                     ;
; 0.377  ; 0.377        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]~49|datad                     ;
; 0.377  ; 0.377        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~21|datad                     ;
; 0.377  ; 0.377        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~37|datad                     ;
; 0.377  ; 0.377        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]~49|datad                     ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45 ;
; 0.378  ; 0.378        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~13|datad                     ;
; 0.378  ; 0.378        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~13|datad                     ;
; 0.378  ; 0.378        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~33|datad                     ;
; 0.379  ; 0.379        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~53|datad                     ;
; 0.381  ; 0.381        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23]~5|datad                      ;
; 0.381  ; 0.381        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~1|datad                      ;
; 0.382  ; 0.382        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; rst_n~0|combout                                                              ;
; 0.382  ; 0.382        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~1|datad                      ;
; 0.382  ; 0.382        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~17|datac                     ;
; 0.382  ; 0.382        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~29|datac                     ;
; 0.382  ; 0.382        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23]~5|datad                      ;
; 0.387  ; 0.387        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~41|datac                     ;
; 0.387  ; 0.387        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~41|datac                     ;
; 0.388  ; 0.388        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~25|datac                     ;
; 0.388  ; 0.388        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~33|datac                     ;
; 0.388  ; 0.388        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~9|datac                       ;
; 0.388  ; 0.388        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~9|datac                       ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~37|datac                     ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~57|datac                     ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~45|datac                     ;
; 0.390  ; 0.390        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~45|datac                     ;
; 0.393  ; 0.393        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~53|dataa                     ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; rst_n~0|datad                                                                ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sys_rst_n~input|o                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sys_rst_n~input|i                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sys_rst_n~input|i                                                            ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sys_rst_n~input|o                                                            ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; rst_n~0|datad                                                                ;
; 0.606  ; 0.606        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~53|dataa                     ;
; 0.609  ; 0.609        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~45|datac                     ;
; 0.609  ; 0.609        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~57|datac                     ;
; 0.609  ; 0.609        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~45|datac                     ;
; 0.610  ; 0.610        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~25|datac                     ;
; 0.610  ; 0.610        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~33|datac                     ;
; 0.610  ; 0.610        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~37|datac                     ;
; 0.610  ; 0.610        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~9|datac                       ;
; 0.610  ; 0.610        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~9|datac                       ;
; 0.611  ; 0.611        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~41|datac                     ;
; 0.612  ; 0.612        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~41|datac                     ;
; 0.614  ; 0.614        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53 ;
; 0.616  ; 0.616        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; rst_n~0|combout                                                              ;
; 0.616  ; 0.616        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~29|datac                     ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~1|datad                      ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23]~5|datad                      ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~17|datac                     ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~1|datad                      ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23]~5|datad                      ;
; 0.619  ; 0.619        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~13|datad                     ;
; 0.619  ; 0.619        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~13|datad                     ;
; 0.620  ; 0.620        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~53|datad                     ;
; 0.621  ; 0.621        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45 ;
; 0.621  ; 0.621        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57 ;
; 0.621  ; 0.621        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45 ;
; 0.621  ; 0.621        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~17|datad                     ;
; 0.621  ; 0.621        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~21|datad                     ;
; 0.621  ; 0.621        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~29|datad                     ;
; 0.621  ; 0.621        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]~49|datad                     ;
; 0.621  ; 0.621        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~21|datad                     ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[0]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[10]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[11]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[12]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[13]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[14]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[1]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[2]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[3]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[4]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[5]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[7]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[8]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[9]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[0]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[1]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[2]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[3]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[5]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[6]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[7]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|scl                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|scl                               ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[0]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[10]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[11]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[12]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[13]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[14]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[1]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[2]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[3]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[4]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[5]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[7]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[8]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[9]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[0]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[1]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[2]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[3]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[5]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[6]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[7]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|scl                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[10]                                                                                                               ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[11]                                                                                                               ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[12]                                                                                                               ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[14]                                                                                                               ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[15]                                                                                                               ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[18]                                                                                                               ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[23]                                                                                                               ;
; 4.692 ; 4.912        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                            ;
; 4.692 ; 4.912        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                            ;
; 4.692 ; 4.912        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~_emulated                                                                                                      ;
; 4.692 ; 4.912        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~_emulated                                                                                                      ;
; 4.692 ; 4.912        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~_emulated                                                                                                      ;
; 4.692 ; 4.912        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~_emulated                                                                                                      ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                        ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                        ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                        ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                      ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                      ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                       ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                       ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                       ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                       ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                       ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                       ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state.idle                                                                                                                       ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state.rd_keep                                                                                                                    ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[12]                                                                                        ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[13]                                                                                        ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[4]                                                                                         ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[6]                                                                                         ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                        ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[2]    ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[11]                                                  ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[13]                                                                                                               ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[20]                                                                                                               ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[9]                                                                                                                ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~_emulated                                                                                                      ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~_emulated                                                                                                       ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state.sdram_done                                                                                                                 ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[1]  ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[1]                                ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[2]                                ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[5]                                ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[7]                                ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[8]                                ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[9]                                ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[0]                                ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[1]                                ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[2]                                ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[3]                                ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[5]                                ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[6]                                ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[7]                                ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[9]                                ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                            ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                            ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                            ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[1]                                                                                         ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[2]                                                                                         ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[10] ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[11] ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[8]  ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[9]  ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[10]                               ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[9]                                ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb                                        ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                          ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                           ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                           ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                           ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                           ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                           ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                           ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                           ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[15]                                                                                        ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[3]                                                                                         ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[5]                                                                                         ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[7]                                                                                         ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[1]                                ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[4]                                ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[5]                                ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[6]                                ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[7]                                ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[8]                                ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[1]                                ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[2]                                ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[3]                                ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[4]                                ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[5]                                ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                                         ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[8]                                                                                         ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~_emulated                                                                                                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~_emulated                                                                                                       ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[11]                                                                                                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[15]                                                                                                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[18]                                                                                                               ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[0]                                ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[0]  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[2]  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.724 ; 4.944        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0]                    ;
; 4.724 ; 4.944        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1]                    ;
; 4.724 ; 4.944        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2]                    ;
; 4.724 ; 4.944        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3]                    ;
; 4.724 ; 4.944        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4]                    ;
; 4.724 ; 4.944        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5]                    ;
; 4.724 ; 4.944        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6]                    ;
; 4.724 ; 4.944        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7]                    ;
; 4.724 ; 4.944        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8]                    ;
; 4.724 ; 4.944        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9]                    ;
; 4.724 ; 4.944        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                       ;
; 4.724 ; 4.944        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                       ;
; 4.781 ; 4.969        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.781 ; 4.969        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.810 ; 5.030        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.810 ; 5.030        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.867 ; 5.055        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0]                    ;
; 4.867 ; 5.055        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1]                    ;
; 4.867 ; 5.055        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2]                    ;
; 4.867 ; 5.055        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3]                    ;
; 4.867 ; 5.055        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4]                    ;
; 4.867 ; 5.055        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5]                    ;
; 4.867 ; 5.055        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6]                    ;
; 4.867 ; 5.055        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7]                    ;
; 4.867 ; 5.055        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8]                    ;
; 4.867 ; 5.055        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9]                    ;
; 4.867 ; 5.055        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                       ;
; 4.867 ; 5.055        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                       ;
; 4.869 ; 5.057        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.869 ; 5.057        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.869 ; 5.057        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.869 ; 5.057        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.869 ; 5.057        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.869 ; 5.057        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.869 ; 5.057        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.967 ; 4.967        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 4.967 ; 4.967        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 4.990 ; 4.990        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 4.990 ; 4.990        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 4.990 ; 4.990        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 4.990 ; 4.990        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 4.990 ; 4.990        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 4.990 ; 4.990        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 4.990 ; 4.990        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 4.990 ; 4.990        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 4.990 ; 4.990        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[0]|clk                                   ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[1]|clk                                   ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[2]|clk                                   ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[3]|clk                                   ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[4]|clk                                   ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[5]|clk                                   ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[6]|clk                                   ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[7]|clk                                   ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[8]|clk                                   ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[9]|clk                                   ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|dri_clk|clk                                      ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u1_ov5640_dri|u_i2c_dr|dri_clk|clk                                      ;
; 5.007 ; 5.007        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[0]|clk                                   ;
; 5.007 ; 5.007        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[1]|clk                                   ;
; 5.007 ; 5.007        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[2]|clk                                   ;
; 5.007 ; 5.007        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[3]|clk                                   ;
; 5.007 ; 5.007        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[4]|clk                                   ;
; 5.007 ; 5.007        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[5]|clk                                   ;
; 5.007 ; 5.007        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[6]|clk                                   ;
; 5.007 ; 5.007        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[7]|clk                                   ;
; 5.007 ; 5.007        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[8]|clk                                   ;
; 5.007 ; 5.007        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[9]|clk                                   ;
; 5.007 ; 5.007        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|dri_clk|clk                                      ;
; 5.007 ; 5.007        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u1_ov5640_dri|u_i2c_dr|dri_clk|clk                                      ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam0_data[*]    ; cam0_pclk  ; 4.272 ; 4.320 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[0]   ; cam0_pclk  ; 3.154 ; 3.392 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[1]   ; cam0_pclk  ; 3.072 ; 3.291 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[2]   ; cam0_pclk  ; 3.009 ; 3.287 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[3]   ; cam0_pclk  ; 2.679 ; 2.915 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[4]   ; cam0_pclk  ; 4.272 ; 4.320 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[5]   ; cam0_pclk  ; 2.531 ; 2.725 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[6]   ; cam0_pclk  ; 2.506 ; 2.744 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[7]   ; cam0_pclk  ; 2.164 ; 2.424 ; Rise       ; cam0_pclk                                         ;
; cam0_href       ; cam0_pclk  ; 4.885 ; 5.060 ; Rise       ; cam0_pclk                                         ;
; cam0_vsync      ; cam0_pclk  ; 3.264 ; 3.500 ; Rise       ; cam0_pclk                                         ;
; cam1_data[*]    ; cam1_pclk  ; 2.708 ; 2.923 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[0]   ; cam1_pclk  ; 2.511 ; 2.826 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[1]   ; cam1_pclk  ; 2.438 ; 2.616 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[2]   ; cam1_pclk  ; 2.193 ; 2.441 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[3]   ; cam1_pclk  ; 2.290 ; 2.476 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[4]   ; cam1_pclk  ; 2.276 ; 2.479 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[5]   ; cam1_pclk  ; 2.042 ; 2.250 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[6]   ; cam1_pclk  ; 2.094 ; 2.327 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[7]   ; cam1_pclk  ; 2.708 ; 2.923 ; Rise       ; cam1_pclk                                         ;
; cam1_href       ; cam1_pclk  ; 3.841 ; 3.955 ; Rise       ; cam1_pclk                                         ;
; cam1_vsync      ; cam1_pclk  ; 2.011 ; 2.230 ; Rise       ; cam1_pclk                                         ;
; sdram_data[*]   ; sys_clk    ; 5.100 ; 5.334 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.835 ; 5.128 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.100 ; 5.286 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.602 ; 4.856 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.724 ; 4.924 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.668 ; 4.926 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.598 ; 4.828 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.646 ; 4.908 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.814 ; 5.062 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.077 ; 5.334 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.914 ; 5.111 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.857 ; 5.073 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.551 ; 4.794 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.850 ; 5.055 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.420 ; 4.656 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.834 ; 5.045 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.946 ; 5.141 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 3.827 ; 4.035 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 5.484 ; 5.720 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 5.166 ; 5.398 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 4.816 ; 5.076 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 5.484 ; 5.720 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; cam0_data[*]    ; cam0_pclk  ; -1.500 ; -1.734 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[0]   ; cam0_pclk  ; -2.373 ; -2.633 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[1]   ; cam0_pclk  ; -2.328 ; -2.606 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[2]   ; cam0_pclk  ; -2.316 ; -2.587 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[3]   ; cam0_pclk  ; -2.031 ; -2.265 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[4]   ; cam0_pclk  ; -1.929 ; -2.129 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[5]   ; cam0_pclk  ; -1.656 ; -1.887 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[6]   ; cam0_pclk  ; -1.818 ; -2.026 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[7]   ; cam0_pclk  ; -1.500 ; -1.734 ; Rise       ; cam0_pclk                                         ;
; cam0_href       ; cam0_pclk  ; -2.471 ; -2.799 ; Rise       ; cam0_pclk                                         ;
; cam0_vsync      ; cam0_pclk  ; -2.766 ; -2.992 ; Rise       ; cam0_pclk                                         ;
; cam1_data[*]    ; cam1_pclk  ; -1.473 ; -1.655 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[0]   ; cam1_pclk  ; -1.950 ; -2.247 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[1]   ; cam1_pclk  ; -1.810 ; -1.975 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[2]   ; cam1_pclk  ; -1.699 ; -1.922 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[3]   ; cam1_pclk  ; -1.791 ; -1.955 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[4]   ; cam1_pclk  ; -1.778 ; -1.958 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[5]   ; cam1_pclk  ; -1.502 ; -1.687 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[6]   ; cam1_pclk  ; -1.473 ; -1.655 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[7]   ; cam1_pclk  ; -1.715 ; -1.950 ; Rise       ; cam1_pclk                                         ;
; cam1_href       ; cam1_pclk  ; -1.541 ; -1.708 ; Rise       ; cam1_pclk                                         ;
; cam1_vsync      ; cam1_pclk  ; -1.539 ; -1.749 ; Rise       ; cam1_pclk                                         ;
; sdram_data[*]   ; sys_clk    ; -3.596 ; -3.807 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -3.991 ; -4.261 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -4.249 ; -4.412 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -3.787 ; -4.027 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -3.887 ; -4.064 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -3.852 ; -4.096 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -3.783 ; -4.000 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -3.808 ; -4.048 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -3.976 ; -4.199 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -4.243 ; -4.487 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -4.087 ; -4.272 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -4.032 ; -4.236 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -3.738 ; -3.968 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -4.024 ; -4.218 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -3.596 ; -3.807 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -4.011 ; -4.209 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -4.118 ; -4.302 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -1.980 ; -2.242 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; -4.027 ; -4.277 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; -4.363 ; -4.586 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; -4.027 ; -4.277 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; -4.668 ; -4.895 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; lcd_de          ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.496 ; 15.442 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; lcd_pclk        ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 6.102  ;        ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; lcd_rgb[*]      ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 32.294 ; 32.035 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[0]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 30.507 ; 30.360 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[1]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 30.508 ; 30.363 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[2]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 30.542 ; 30.404 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[3]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 31.149 ; 30.892 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[4]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 31.089 ; 30.846 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[5]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 31.835 ; 31.683 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[6]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 31.454 ; 31.253 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[7]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 31.676 ; 31.508 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[8]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 31.831 ; 31.615 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[9]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 31.964 ; 31.768 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[10]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 32.294 ; 32.035 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[11]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 32.131 ; 31.843 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[12]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 32.276 ; 32.023 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[13]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 32.074 ; 31.795 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[14]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 32.028 ; 31.827 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[15]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 32.050 ; 31.878 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; lcd_pclk        ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;        ; 5.920  ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; cam0_scl        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 7.204  ; 7.352  ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam0_sda        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 7.192  ; 7.357  ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_scl        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 9.409  ; 9.671  ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_sda        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 8.916  ; 9.160  ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; sdram_addr[*]   ; sys_clk                                           ; 9.348  ; 9.421  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                                           ; 6.771  ; 6.997  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                                           ; 6.594  ; 6.762  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                                           ; 7.660  ; 8.119  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                                           ; 7.031  ; 7.218  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                                           ; 7.021  ; 7.285  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                                           ; 6.249  ; 6.391  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                                           ; 7.578  ; 7.772  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                                           ; 6.329  ; 6.437  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                                           ; 7.376  ; 7.733  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                                           ; 6.195  ; 6.259  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                                           ; 9.348  ; 9.421  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                                           ; 6.750  ; 6.813  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                                           ; 6.798  ; 6.969  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                                           ; 7.060  ; 7.419  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                                           ; 6.876  ; 6.892  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                                           ; 7.060  ; 7.419  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                                           ; 5.986  ; 6.102  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                                           ; 4.790  ; 4.769  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                                           ; 4.857  ; 4.954  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                                           ; 8.023  ; 8.048  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                           ; 6.584  ; 6.453  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                           ; 7.105  ; 6.879  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                           ; 6.985  ; 6.755  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                           ; 5.969  ; 5.956  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                           ; 7.101  ; 6.842  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                           ; 8.023  ; 8.048  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                           ; 6.944  ; 6.752  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                           ; 6.680  ; 6.612  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                           ; 5.857  ; 5.772  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                           ; 6.649  ; 6.509  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                           ; 6.962  ; 6.804  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                           ; 6.922  ; 6.724  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                           ; 6.492  ; 6.358  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                           ; 7.028  ; 6.875  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                           ; 6.843  ; 6.645  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                           ; 6.777  ; 6.735  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                                           ; 6.359  ; 6.508  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                                           ; 5.452  ; 5.504  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                                           ; 1.223  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                                           ;        ; 1.115  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk                                           ; 14.886 ; 14.610 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk                                           ; 9.438  ; 9.245  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_rgb[*]      ; sys_clk                                           ; 33.349 ; 33.090 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk                                           ; 31.562 ; 31.415 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk                                           ; 31.563 ; 31.418 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk                                           ; 31.597 ; 31.459 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk                                           ; 32.204 ; 31.947 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk                                           ; 32.144 ; 31.901 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk                                           ; 32.890 ; 32.738 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk                                           ; 32.509 ; 32.308 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk                                           ; 32.731 ; 32.563 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk                                           ; 32.886 ; 32.670 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk                                           ; 33.019 ; 32.823 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk                                           ; 33.349 ; 33.090 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk                                           ; 33.186 ; 32.898 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk                                           ; 33.331 ; 33.078 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk                                           ; 33.129 ; 32.850 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk                                           ; 33.083 ; 32.882 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk                                           ; 33.105 ; 32.933 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk                                           ; 7.092  ; 6.917  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; lcd_de          ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 12.016 ; 11.760 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; lcd_pclk        ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.881  ;        ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; lcd_rgb[*]      ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.190 ; 9.943  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[0]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.102 ; 10.936 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[1]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.852 ; 10.633 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[2]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.733 ; 10.542 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[3]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 12.201 ; 11.880 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[4]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.688 ; 11.341 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[5]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.598 ; 10.402 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[6]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.466 ; 10.179 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[7]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.192 ; 9.943  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[8]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.190 ; 9.989  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[9]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.224 ; 10.013 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[10]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.590 ; 10.312 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[11]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.564 ; 10.261 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[12]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.770 ; 10.441 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[13]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.315 ; 10.941 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[14]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.884 ; 10.651 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[15]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.016 ; 10.783 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; lcd_pclk        ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;        ; 5.702  ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; cam0_scl        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 6.924  ; 7.069  ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam0_sda        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 6.913  ; 7.074  ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_scl        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 9.039  ; 9.293  ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_sda        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 8.567  ; 8.803  ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; sdram_addr[*]   ; sys_clk                                           ; 5.567  ; 5.629  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                                           ; 6.121  ; 6.340  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                                           ; 5.950  ; 6.113  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                                           ; 6.973  ; 7.415  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                                           ; 6.368  ; 6.550  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                                           ; 6.360  ; 6.616  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                                           ; 5.620  ; 5.758  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                                           ; 6.891  ; 7.079  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                                           ; 5.695  ; 5.799  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                                           ; 6.700  ; 7.045  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                                           ; 5.567  ; 5.629  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                                           ; 8.650  ; 8.717  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                                           ; 6.100  ; 6.162  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                                           ; 6.146  ; 6.311  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                                           ; 6.216  ; 6.232  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                                           ; 6.216  ; 6.232  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                                           ; 6.392  ; 6.738  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                                           ; 5.365  ; 5.478  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                                           ; 4.218  ; 4.197  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                                           ; 4.283  ; 4.378  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                                           ; 5.242  ; 5.160  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                           ; 5.943  ; 5.815  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                           ; 6.437  ; 6.219  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                           ; 6.321  ; 6.099  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                           ; 5.346  ; 5.331  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                           ; 6.432  ; 6.182  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                           ; 7.375  ; 7.402  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                           ; 6.287  ; 6.101  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                           ; 6.028  ; 5.962  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                           ; 5.242  ; 5.160  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                           ; 5.997  ; 5.862  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                           ; 6.303  ; 6.149  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                           ; 6.264  ; 6.073  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                           ; 5.851  ; 5.722  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                           ; 6.366  ; 6.218  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                           ; 6.188  ; 5.997  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                           ; 6.125  ; 6.084  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                                           ; 5.720  ; 5.864  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                                           ; 4.848  ; 4.898  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                                           ; 0.725  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                                           ;        ; 0.620  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk                                           ; 10.215 ; 9.968  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk                                           ; 5.881  ; 5.716  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_rgb[*]      ; sys_clk                                           ; 6.068  ; 6.016  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk                                           ; 6.068  ; 6.016  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk                                           ; 6.069  ; 6.019  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk                                           ; 6.101  ; 6.058  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk                                           ; 6.684  ; 6.526  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk                                           ; 6.627  ; 6.482  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk                                           ; 8.476  ; 8.273  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk                                           ; 8.111  ; 7.861  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk                                           ; 8.281  ; 8.027  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk                                           ; 8.472  ; 8.207  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk                                           ; 8.558  ; 8.276  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk                                           ; 8.874  ; 8.531  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk                                           ; 8.759  ; 8.426  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk                                           ; 8.857  ; 8.520  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk                                           ; 8.705  ; 8.379  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk                                           ; 8.602  ; 8.307  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk                                           ; 8.620  ; 8.417  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk                                           ; 6.387  ; 6.214  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                    ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.770 ; 14.656 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[0]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.838 ; 15.724 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[1]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.614 ; 15.500 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[2]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.614 ; 15.500 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[3]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.615 ; 15.501 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[4]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.615 ; 15.501 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[5]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.770 ; 14.656 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[6]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.520 ; 15.406 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[7]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.520 ; 15.406 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[8]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.838 ; 15.724 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[9]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.799 ; 15.685 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[10]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.838 ; 15.724 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[11]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.465 ; 15.351 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[12]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.465 ; 15.351 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[13]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.449 ; 15.335 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[14]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.449 ; 15.335 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[15]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.770 ; 14.656 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; cam0_sda        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 6.737  ; 6.623  ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_sda        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 8.836  ; 8.722  ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; sdram_data[*]   ; sys_clk                                           ; 6.407  ; 6.309  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                           ; 6.477  ; 6.363  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                           ; 6.948  ; 6.850  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                           ; 7.069  ; 6.971  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                           ; 6.665  ; 6.567  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                           ; 6.407  ; 6.309  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                           ; 8.537  ; 8.539  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                           ; 6.477  ; 6.363  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                           ; 6.665  ; 6.567  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                           ; 6.930  ; 6.853  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                           ; 6.433  ; 6.335  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                           ; 6.522  ; 6.445  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                           ; 6.463  ; 6.386  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                           ; 6.522  ; 6.445  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                           ; 6.522  ; 6.445  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                           ; 6.496  ; 6.419  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                           ; 6.496  ; 6.419  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk                                           ; 14.160 ; 14.046 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk                                           ; 15.228 ; 15.114 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk                                           ; 15.004 ; 14.890 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk                                           ; 15.004 ; 14.890 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk                                           ; 15.005 ; 14.891 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk                                           ; 15.005 ; 14.891 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk                                           ; 14.160 ; 14.046 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk                                           ; 14.910 ; 14.796 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk                                           ; 14.910 ; 14.796 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk                                           ; 15.228 ; 15.114 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk                                           ; 15.189 ; 15.075 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk                                           ; 15.228 ; 15.114 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk                                           ; 14.855 ; 14.741 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk                                           ; 14.855 ; 14.741 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk                                           ; 14.839 ; 14.725 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk                                           ; 14.839 ; 14.725 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk                                           ; 14.160 ; 14.046 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                            ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.293 ; 11.179 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[0]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 12.318 ; 12.204 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[1]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 12.103 ; 11.989 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[2]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 12.103 ; 11.989 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[3]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 12.105 ; 11.991 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[4]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 12.105 ; 11.991 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[5]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.293 ; 11.179 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[6]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 12.013 ; 11.899 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[7]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 12.013 ; 11.899 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[8]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 12.318 ; 12.204 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[9]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 12.281 ; 12.167 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[10]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 12.318 ; 12.204 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[11]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.960 ; 11.846 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[12]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.960 ; 11.846 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[13]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.945 ; 11.831 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[14]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.945 ; 11.831 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[15]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.293 ; 11.179 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; cam0_sda        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 6.451  ; 6.337  ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_sda        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 8.465  ; 8.351  ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; sdram_data[*]   ; sys_clk                                           ; 5.782  ; 5.684  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                           ; 5.814  ; 5.700  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                           ; 6.301  ; 6.203  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                           ; 6.418  ; 6.320  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                           ; 6.030  ; 5.932  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                           ; 5.782  ; 5.684  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                           ; 7.884  ; 7.886  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                           ; 5.814  ; 5.700  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                           ; 6.030  ; 5.932  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                           ; 6.288  ; 6.211  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                           ; 5.806  ; 5.708  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                           ; 5.895  ; 5.818  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                           ; 5.839  ; 5.762  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                           ; 5.895  ; 5.818  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                           ; 5.895  ; 5.818  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                           ; 5.871  ; 5.794  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                           ; 5.871  ; 5.794  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk                                           ; 9.492  ; 9.378  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk                                           ; 10.517 ; 10.403 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk                                           ; 10.302 ; 10.188 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk                                           ; 10.302 ; 10.188 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk                                           ; 10.304 ; 10.190 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk                                           ; 10.304 ; 10.190 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk                                           ; 9.492  ; 9.378  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk                                           ; 10.212 ; 10.098 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk                                           ; 10.212 ; 10.098 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk                                           ; 10.517 ; 10.403 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk                                           ; 10.480 ; 10.366 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk                                           ; 10.517 ; 10.403 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk                                           ; 10.159 ; 10.045 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk                                           ; 10.159 ; 10.045 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk                                           ; 10.144 ; 10.030 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk                                           ; 10.144 ; 10.030 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk                                           ; 9.492  ; 9.378  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                         ;
+-----------------+---------------------------------------------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port                                        ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+---------------------------------------------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.657    ; 14.771    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[0]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.681    ; 15.795    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[1]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.492    ; 15.606    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[2]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.492    ; 15.606    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[3]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.493    ; 15.607    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[4]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.493    ; 15.607    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[5]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.657    ; 14.771    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[6]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.329    ; 15.443    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[7]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.329    ; 15.443    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[8]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.681    ; 15.795    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[9]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.608    ; 15.722    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[10]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.681    ; 15.795    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[11]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.278    ; 15.392    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[12]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.278    ; 15.392    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[13]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.247    ; 15.361    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[14]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.247    ; 15.361    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[15]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.657    ; 14.771    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; cam0_sda        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 6.607     ; 6.721     ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_sda        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 8.651     ; 8.765     ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; sdram_data[*]   ; sys_clk                                           ; 6.281     ; 6.379     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                           ; 6.355     ; 6.469     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                           ; 6.757     ; 6.855     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                           ; 6.859     ; 6.957     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                           ; 6.500     ; 6.598     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                           ; 6.281     ; 6.379     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                           ; 8.428     ; 8.426     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                           ; 6.355     ; 6.469     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                           ; 6.500     ; 6.598     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                           ; 6.782     ; 6.859     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                           ; 6.284     ; 6.382     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                           ; 6.394     ; 6.471     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                           ; 6.356     ; 6.433     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                           ; 6.394     ; 6.471     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                           ; 6.394     ; 6.471     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                           ; 6.391     ; 6.468     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                           ; 6.391     ; 6.468     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk                                           ; 13.825    ; 13.939    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk                                           ; 14.849    ; 14.963    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk                                           ; 14.660    ; 14.774    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk                                           ; 14.660    ; 14.774    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk                                           ; 14.661    ; 14.775    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk                                           ; 14.661    ; 14.775    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk                                           ; 13.825    ; 13.939    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk                                           ; 14.497    ; 14.611    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk                                           ; 14.497    ; 14.611    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk                                           ; 14.849    ; 14.963    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk                                           ; 14.776    ; 14.890    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk                                           ; 14.849    ; 14.963    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk                                           ; 14.446    ; 14.560    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk                                           ; 14.446    ; 14.560    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk                                           ; 14.415    ; 14.529    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk                                           ; 14.415    ; 14.529    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk                                           ; 13.825    ; 13.939    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------------------------------+-----------+-----------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                 ;
+-----------------+---------------------------------------------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port                                        ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+---------------------------------------------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.977    ; 11.091    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[0]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.960    ; 12.074    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[1]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.778    ; 11.892    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[2]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.778    ; 11.892    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[3]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.779    ; 11.893    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[4]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.779    ; 11.893    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[5]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.977    ; 11.091    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[6]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.622    ; 11.736    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[7]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.622    ; 11.736    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[8]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.960    ; 12.074    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[9]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.889    ; 12.003    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[10]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.960    ; 12.074    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[11]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.573    ; 11.687    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[12]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.573    ; 11.687    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[13]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.543    ; 11.657    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[14]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.543    ; 11.657    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[15]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.977    ; 11.091    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; cam0_sda        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 6.323     ; 6.437     ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_sda        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 8.283     ; 8.397     ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; sdram_data[*]   ; sys_clk                                           ; 5.657     ; 5.755     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                           ; 5.691     ; 5.805     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                           ; 6.113     ; 6.211     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                           ; 6.211     ; 6.309     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                           ; 5.867     ; 5.965     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                           ; 5.657     ; 5.755     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                           ; 7.780     ; 7.778     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                           ; 5.691     ; 5.805     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                           ; 5.867     ; 5.965     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                           ; 6.142     ; 6.219     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                           ; 5.660     ; 5.758     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                           ; 5.770     ; 5.847     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                           ; 5.733     ; 5.810     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                           ; 5.770     ; 5.847     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                           ; 5.770     ; 5.847     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                           ; 5.767     ; 5.844     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                           ; 5.767     ; 5.844     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk                                           ; 9.185     ; 9.299     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk                                           ; 10.168    ; 10.282    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk                                           ; 9.986     ; 10.100    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk                                           ; 9.986     ; 10.100    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk                                           ; 9.987     ; 10.101    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk                                           ; 9.987     ; 10.101    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk                                           ; 9.185     ; 9.299     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk                                           ; 9.830     ; 9.944     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk                                           ; 9.830     ; 9.944     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk                                           ; 10.168    ; 10.282    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk                                           ; 10.097    ; 10.211    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk                                           ; 10.168    ; 10.282    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk                                           ; 9.781     ; 9.895     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk                                           ; 9.781     ; 9.895     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk                                           ; 9.751     ; 9.865     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk                                           ; 9.751     ; 9.865     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk                                           ; 9.185     ; 9.299     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------------------------------+-----------+-----------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 127.89 MHz ; 127.89 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 131.58 MHz ; 131.58 MHz      ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;                                                ;
; 211.86 MHz ; 211.86 MHz      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;                                                ;
; 213.08 MHz ; 213.08 MHz      ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;                                                ;
; 293.6 MHz  ; 238.04 MHz      ; cam1_pclk                                         ; limit due to minimum period restriction (tmin) ;
; 295.33 MHz ; 238.04 MHz      ; cam0_pclk                                         ; limit due to minimum period restriction (tmin) ;
; 326.16 MHz ; 326.16 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; -7.487 ; -889.112      ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -5.746 ; -189.328      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -3.917 ; -206.143      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -3.720 ; -181.039      ;
; cam1_pclk                                         ; -2.406 ; -111.468      ;
; cam0_pclk                                         ; -2.386 ; -113.701      ;
; sys_rst_n                                         ; -0.451 ; -6.152        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.068  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; -1.995 ; -6.665        ;
; cam0_pclk                                         ; -1.252 ; -1.646        ;
; cam1_pclk                                         ; -1.119 ; -1.569        ;
; sys_rst_n                                         ; -1.035 ; -24.238       ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.341 ; -0.975        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.380  ; 0.000         ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.387  ; 0.000         ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.404  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -3.507 ; -1593.797     ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -3.219 ; -67.397       ;
; cam0_pclk                                         ; -2.581 ; -121.548      ;
; cam1_pclk                                         ; -2.098 ; -93.454       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -1.054 ; -65.515       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -1.052 ; -92.227       ;
; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 0.132  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; cam1_pclk                                         ; -0.827 ; -23.666       ;
; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; -0.590 ; -72.906       ;
; cam0_pclk                                         ; -0.452 ; -7.866        ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.788  ; 0.000         ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.199  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.201  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 2.713  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; -3.201 ; -269.305      ;
; cam0_pclk                                         ; -3.201 ; -152.937      ;
; cam1_pclk                                         ; -3.201 ; -152.937      ;
; sys_rst_n                                         ; -3.000 ; -3.000        ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -1.487 ; -130.856      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -1.487 ; -130.856      ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.663  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.716  ; 0.000         ;
; sys_clk                                           ; 9.943  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -7.487 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.210      ; 11.619     ;
; -7.486 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.210      ; 11.618     ;
; -7.375 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.705     ;
; -7.375 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.705     ;
; -7.375 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.705     ;
; -7.375 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.705     ;
; -7.353 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.683     ;
; -7.353 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.683     ;
; -7.353 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.683     ;
; -7.353 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.683     ;
; -7.312 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.204      ; 11.438     ;
; -7.312 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.204      ; 11.438     ;
; -7.312 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.204      ; 11.438     ;
; -7.312 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.204      ; 11.438     ;
; -7.236 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.210      ; 11.368     ;
; -7.235 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.210      ; 11.367     ;
; -7.133 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.206      ; 11.261     ;
; -7.132 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.206      ; 11.260     ;
; -7.124 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.454     ;
; -7.124 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.454     ;
; -7.124 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.454     ;
; -7.124 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.454     ;
; -7.102 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.432     ;
; -7.102 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.432     ;
; -7.102 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.432     ;
; -7.102 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.432     ;
; -7.088 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.210      ; 11.220     ;
; -7.064 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.210      ; 11.196     ;
; -7.061 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.204      ; 11.187     ;
; -7.061 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.204      ; 11.187     ;
; -7.061 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.204      ; 11.187     ;
; -7.061 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.204      ; 11.187     ;
; -7.016 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.346     ;
; -7.016 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.346     ;
; -7.016 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.346     ;
; -7.016 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.346     ;
; -7.004 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.204      ; 11.130     ;
; -6.991 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.487      ; 11.322     ;
; -6.991 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.487      ; 11.322     ;
; -6.991 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.487      ; 11.322     ;
; -6.991 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.487      ; 11.322     ;
; -6.983 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.483      ; 11.310     ;
; -6.983 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.483      ; 11.310     ;
; -6.983 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.483      ; 11.310     ;
; -6.983 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.483      ; 11.310     ;
; -6.962 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.292     ;
; -6.962 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.292     ;
; -6.962 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.292     ;
; -6.962 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.292     ;
; -6.962 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.206      ; 11.090     ;
; -6.961 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.206      ; 11.089     ;
; -6.960 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.206      ; 11.088     ;
; -6.944 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.489      ; 11.392     ;
; -6.941 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.485      ; 11.270     ;
; -6.941 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.485      ; 11.270     ;
; -6.941 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.485      ; 11.270     ;
; -6.941 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.485      ; 11.270     ;
; -6.931 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.491      ; 11.381     ;
; -6.927 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.492      ; 11.378     ;
; -6.922 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.209      ; 11.053     ;
; -6.922 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.209      ; 11.053     ;
; -6.922 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.209      ; 11.053     ;
; -6.922 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.209      ; 11.053     ;
; -6.922 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.209      ; 11.053     ;
; -6.922 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.209      ; 11.053     ;
; -6.903 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.491      ; 11.353     ;
; -6.896 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.493      ; 11.348     ;
; -6.882 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.206      ; 11.010     ;
; -6.881 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.206      ; 11.009     ;
; -6.872 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.492      ; 11.323     ;
; -6.871 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.492      ; 11.322     ;
; -6.860 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.492      ; 11.311     ;
; -6.852 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.210      ; 10.984     ;
; -6.851 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.210      ; 10.983     ;
; -6.849 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.210      ; 10.981     ;
; -6.837 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.210      ; 10.969     ;
; -6.813 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.210      ; 10.945     ;
; -6.794 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.210      ; 10.926     ;
; -6.784 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.206      ; 10.912     ;
; -6.782 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.206      ; 10.910     ;
; -6.778 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.210      ; 10.910     ;
; -6.765 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.095     ;
; -6.765 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.095     ;
; -6.765 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.095     ;
; -6.765 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.095     ;
; -6.763 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.206      ; 10.891     ;
; -6.753 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.204      ; 10.879     ;
; -6.750 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.210      ; 10.882     ;
; -6.740 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.487      ; 11.071     ;
; -6.740 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.487      ; 11.071     ;
; -6.740 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.487      ; 11.071     ;
; -6.740 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.487      ; 11.071     ;
; -6.732 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.483      ; 11.059     ;
; -6.732 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.483      ; 11.059     ;
; -6.732 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.483      ; 11.059     ;
; -6.732 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.483      ; 11.059     ;
; -6.727 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.210      ; 10.859     ;
; -6.725 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.210      ; 10.857     ;
; -6.711 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.041     ;
; -6.711 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 3.486      ; 11.041     ;
+--------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                ; Launch Clock                        ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -5.746 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.761     ; 2.937      ;
; -5.373 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.761     ; 2.564      ;
; -5.322 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.761     ; 2.513      ;
; -5.250 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.761     ; 2.441      ;
; -5.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.761     ; 2.421      ;
; -5.177 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.761     ; 2.368      ;
; -5.131 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.761     ; 2.322      ;
; -5.124 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.761     ; 2.315      ;
; -5.034 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.751     ; 2.235      ;
; -5.028 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.751     ; 2.229      ;
; -5.012 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.761     ; 2.203      ;
; -4.996 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.761     ; 2.187      ;
; -4.932 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.751     ; 2.133      ;
; -4.915 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.751     ; 2.116      ;
; -4.912 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.314     ; 2.550      ;
; -4.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.314     ; 2.549      ;
; -4.895 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.751     ; 2.096      ;
; -4.825 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.761     ; 2.016      ;
; -4.821 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.761     ; 2.012      ;
; -4.804 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[5]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.751     ; 2.005      ;
; -4.639 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.314     ; 2.277      ;
; -4.483 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.314     ; 2.121      ;
; -4.360 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[5]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.314     ; 1.998      ;
; -4.265 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.024     ; 2.183      ;
; -4.241 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.314     ; 1.879      ;
; -4.131 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.883     ; 2.190      ;
; -3.939 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.439     ; 1.442      ;
; -3.936 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.980     ; 1.898      ;
; -3.889 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.015     ; 1.816      ;
; -3.856 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.838     ; 1.960      ;
; -3.843 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.430     ; 1.355      ;
; -3.837 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.439     ; 1.340      ;
; -3.772 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                         ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.962     ; 1.752      ;
; -3.771 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.183     ; 2.530      ;
; -3.758 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.569     ; 2.131      ;
; -3.752 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.569     ; 2.125      ;
; -3.751 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.016     ; 1.677      ;
; -3.724 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.776     ; 1.890      ;
; -3.715 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.835     ; 1.822      ;
; -3.708 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                         ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.826     ; 1.824      ;
; -3.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.432     ; 1.217      ;
; -3.631 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.459     ; 1.114      ;
; -3.629 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                         ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.145     ; 1.426      ;
; -3.617 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.569     ; 1.990      ;
; -3.613 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.569     ; 1.986      ;
; -3.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.183     ; 2.369      ;
; -3.587 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                         ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.828     ; 1.701      ;
; -3.576 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.833     ; 1.685      ;
; -3.545 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.569     ; 1.918      ;
; -3.529 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.611     ; 0.860      ;
; -3.513 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.295     ; 1.160      ;
; -3.500 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.569     ; 1.873      ;
; -3.478 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.993     ; 1.427      ;
; -3.462 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.258     ; 1.146      ;
; -3.458 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.975     ; 1.425      ;
; -3.458 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.975     ; 1.425      ;
; -3.457 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.298     ; 1.101      ;
; -3.447 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.272     ; 1.117      ;
; -3.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.283     ; 1.104      ;
; -3.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam0_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.178     ; 2.201      ;
; -3.433 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam0_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.178     ; 2.197      ;
; -3.421 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                         ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.799     ; 1.564      ;
; -3.399 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.285     ; 1.056      ;
; -3.396 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.183     ; 2.155      ;
; -3.383 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.277     ; 1.048      ;
; -3.365 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.441     ; 0.866      ;
; -3.359 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                         ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.794     ; 1.507      ;
; -3.357 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.183     ; 2.116      ;
; -3.352 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.779     ; 1.515      ;
; -3.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.183     ; 2.102      ;
; -3.339 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.993     ; 1.288      ;
; -3.337 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam0_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.178     ; 2.101      ;
; -3.333 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam0_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.178     ; 2.097      ;
; -3.330 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.527      ; 4.299      ;
; -3.323 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.986     ; 1.279      ;
; -3.322 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.837     ; 1.427      ;
; -3.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.987     ; 1.276      ;
; -3.320 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.974     ; 1.288      ;
; -3.320 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.833     ; 1.429      ;
; -3.305 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1                                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                            ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.818     ; 1.429      ;
; -3.303 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5                                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                            ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.820     ; 1.425      ;
; -3.302 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.250     ; 0.994      ;
; -3.274 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam0_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.762     ; 2.454      ;
; -3.242 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam0_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.178     ; 2.006      ;
; -3.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.183     ; 1.996      ;
; -3.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~_emulated                                                                     ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.047     ; 1.127      ;
; -3.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.825     ; 1.343      ;
; -3.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam0_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.762     ; 2.362      ;
; -3.174 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.273     ; 0.843      ;
; -3.173 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam0_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.762     ; 2.353      ;
; -3.171 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.273     ; 0.840      ;
; -3.155 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1                                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                            ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.820     ; 1.277      ;
; -3.153 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.785     ; 1.310      ;
; -3.150 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5                                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                            ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.817     ; 1.275      ;
; -3.126 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~_emulated                                                                     ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.015     ; 1.053      ;
; -3.119 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.786     ; 1.275      ;
; -3.117 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.002     ; 1.057      ;
; -3.112 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam0_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.178     ; 1.876      ;
; -2.999 ; sys_rst_n                                                                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.573      ; 4.014      ;
; -2.996 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam0_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.762     ; 2.176      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.917 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.592      ; 5.931      ;
; -3.839 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.599      ; 5.860      ;
; -3.801 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.599      ; 5.822      ;
; -3.693 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.074     ; 4.621      ;
; -3.666 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.592      ; 5.680      ;
; -3.647 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 4.579      ;
; -3.621 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.074     ; 4.549      ;
; -3.619 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.076     ; 4.545      ;
; -3.613 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.598      ; 5.633      ;
; -3.598 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 4.529      ;
; -3.539 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.599      ; 5.560      ;
; -3.524 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 4.456      ;
; -3.513 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.077     ; 4.438      ;
; -3.512 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.077     ; 4.437      ;
; -3.481 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.591      ; 5.494      ;
; -3.477 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.077     ; 4.402      ;
; -3.456 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.072     ; 4.386      ;
; -3.450 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.074     ; 4.378      ;
; -3.449 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.598      ; 5.469      ;
; -3.447 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.597      ; 5.466      ;
; -3.440 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 4.372      ;
; -3.420 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.076     ; 4.346      ;
; -3.413 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.598      ; 5.433      ;
; -3.408 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.599      ; 5.429      ;
; -3.403 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.077     ; 4.328      ;
; -3.377 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.299      ;
; -3.376 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.077     ; 4.301      ;
; -3.375 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 4.307      ;
; -3.368 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 4.300      ;
; -3.361 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.598      ; 5.381      ;
; -3.358 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 4.290      ;
; -3.357 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.077     ; 4.282      ;
; -3.354 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 4.286      ;
; -3.353 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.073     ; 4.282      ;
; -3.332 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 4.263      ;
; -3.319 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.599      ; 5.340      ;
; -3.318 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.077     ; 4.243      ;
; -3.317 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.591      ; 5.330      ;
; -3.315 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.598      ; 5.335      ;
; -3.311 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.074     ; 4.239      ;
; -3.306 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.597      ; 5.325      ;
; -3.304 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.072     ; 4.234      ;
; -3.304 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 4.236      ;
; -3.303 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 4.235      ;
; -3.302 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.076     ; 4.228      ;
; -3.302 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.224      ;
; -3.297 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 4.228      ;
; -3.289 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 4.220      ;
; -3.288 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.599      ; 5.309      ;
; -3.286 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 4.217      ;
; -3.284 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.076     ; 4.210      ;
; -3.283 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.597      ; 5.302      ;
; -3.280 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 4.212      ;
; -3.267 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.598      ; 5.287      ;
; -3.263 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.598      ; 5.283      ;
; -3.256 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.078     ; 4.180      ;
; -3.243 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.077     ; 4.168      ;
; -3.241 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.079     ; 4.164      ;
; -3.239 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 4.170      ;
; -3.235 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[10]                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.069     ; 4.168      ;
; -3.235 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.078     ; 4.159      ;
; -3.232 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 4.163      ;
; -3.231 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 4.163      ;
; -3.217 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 4.148      ;
; -3.215 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.073     ; 4.144      ;
; -3.210 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.072     ; 4.140      ;
; -3.210 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.074     ; 4.138      ;
; -3.205 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.077     ; 4.130      ;
; -3.202 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.072     ; 4.132      ;
; -3.201 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.076     ; 4.127      ;
; -3.200 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.078     ; 4.124      ;
; -3.193 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.077     ; 4.118      ;
; -3.189 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.111      ;
; -3.181 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 4.113      ;
; -3.174 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 4.106      ;
; -3.170 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.074     ; 4.098      ;
; -3.168 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 4.100      ;
; -3.168 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 4.099      ;
; -3.158 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.077     ; 4.083      ;
; -3.157 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.079      ;
; -3.151 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 4.082      ;
; -3.150 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 4.081      ;
; -3.149 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.072     ; 4.079      ;
; -3.148 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 4.079      ;
; -3.144 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.077     ; 4.069      ;
; -3.133 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.072     ; 4.063      ;
; -3.118 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.078     ; 4.042      ;
; -3.115 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.078     ; 4.039      ;
; -3.111 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.078     ; 4.035      ;
; -3.100 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.077     ; 4.025      ;
; -3.099 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 4.031      ;
; -3.098 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 4.029      ;
; -3.092 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.074     ; 4.020      ;
; -3.090 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.080     ; 4.012      ;
; -3.085 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.077     ; 4.010      ;
; -3.081 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 4.013      ;
; -3.079 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.075     ; 4.006      ;
; -3.079 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 4.011      ;
; -3.075 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.598      ; 5.095      ;
; -3.073 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 4.005      ;
+--------+--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.720 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.069     ; 4.653      ;
; -3.665 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.069     ; 4.598      ;
; -3.641 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.069     ; 4.574      ;
; -3.625 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.591      ; 5.638      ;
; -3.606 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.069     ; 4.539      ;
; -3.532 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.065     ; 4.469      ;
; -3.495 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.069     ; 4.428      ;
; -3.487 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.067     ; 4.422      ;
; -3.482 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.067     ; 4.417      ;
; -3.465 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.592      ; 5.479      ;
; -3.464 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.123     ; 4.343      ;
; -3.461 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.591      ; 5.474      ;
; -3.441 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.069     ; 4.374      ;
; -3.431 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 4.362      ;
; -3.416 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 4.347      ;
; -3.414 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.593      ; 5.429      ;
; -3.409 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.591      ; 5.422      ;
; -3.395 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.597      ; 5.414      ;
; -3.385 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 4.316      ;
; -3.384 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 4.315      ;
; -3.375 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.595      ; 5.392      ;
; -3.362 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.065     ; 4.299      ;
; -3.345 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.597      ; 5.364      ;
; -3.338 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.591      ; 5.351      ;
; -3.315 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.591      ; 5.328      ;
; -3.310 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.067     ; 4.245      ;
; -3.309 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 4.240      ;
; -3.306 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.065     ; 4.243      ;
; -3.298 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 4.229      ;
; -3.297 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.592      ; 5.311      ;
; -3.295 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 4.226      ;
; -3.287 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.593      ; 5.302      ;
; -3.285 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.593      ; 5.300      ;
; -3.277 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.591      ; 5.290      ;
; -3.270 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.593      ; 5.285      ;
; -3.264 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.065     ; 4.201      ;
; -3.262 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 4.194      ;
; -3.262 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.069     ; 4.195      ;
; -3.250 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 4.182      ;
; -3.246 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.069     ; 4.179      ;
; -3.244 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 4.175      ;
; -3.236 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.069     ; 4.169      ;
; -3.233 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.595      ; 5.250      ;
; -3.233 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.065     ; 4.170      ;
; -3.222 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.336      ; 4.560      ;
; -3.214 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.592      ; 5.228      ;
; -3.212 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.067     ; 4.147      ;
; -3.211 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.595      ; 5.228      ;
; -3.209 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.072     ; 4.139      ;
; -3.209 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 4.141      ;
; -3.196 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.123     ; 4.075      ;
; -3.193 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 4.124      ;
; -3.176 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 4.107      ;
; -3.157 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 4.088      ;
; -3.152 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.076     ; 4.078      ;
; -3.131 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 4.063      ;
; -3.099 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.593      ; 5.114      ;
; -3.094 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.085     ; 4.011      ;
; -3.087 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.591      ; 5.100      ;
; -3.085 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.336      ; 4.423      ;
; -3.070 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.065     ; 4.007      ;
; -3.043 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.591      ; 5.056      ;
; -3.039 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 3.970      ;
; -3.014 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.069     ; 3.947      ;
; -3.011 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 3.942      ;
; -2.999 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.065     ; 3.936      ;
; -2.995 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 3.926      ;
; -2.980 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.069     ; 3.913      ;
; -2.977 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 3.909      ;
; -2.968 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.076     ; 3.894      ;
; -2.967 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.065     ; 3.904      ;
; -2.964 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.597      ; 4.983      ;
; -2.955 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.067     ; 3.890      ;
; -2.952 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.593      ; 4.967      ;
; -2.943 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 3.875      ;
; -2.942 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.070     ; 3.874      ;
; -2.934 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.336      ; 4.272      ;
; -2.912 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.336      ; 4.250      ;
; -2.907 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.336      ; 4.245      ;
; -2.906 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.123     ; 3.785      ;
; -2.901 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 3.832      ;
; -2.895 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.065     ; 3.832      ;
; -2.892 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.133     ; 3.761      ;
; -2.849 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.335      ; 4.186      ;
; -2.844 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.335      ; 4.181      ;
; -2.839 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.335      ; 4.176      ;
; -2.836 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.123     ; 3.715      ;
; -2.817 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.335      ; 4.154      ;
; -2.813 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.065     ; 3.750      ;
; -2.800 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.336      ; 4.138      ;
; -2.787 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.335      ; 4.124      ;
; -2.781 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.335      ; 4.118      ;
; -2.774 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|scl                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.044     ; 3.732      ;
; -2.774 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.123     ; 3.653      ;
; -2.768 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.069     ; 3.701      ;
; -2.758 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.123     ; 3.637      ;
; -2.750 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[12]                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.118     ; 3.634      ;
; -2.729 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|scl                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.095     ; 3.636      ;
; -2.710 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.335      ; 4.047      ;
; -2.702 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop              ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.130     ; 3.574      ;
+--------+--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.406 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.050     ; 3.378      ;
; -2.391 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.050     ; 3.363      ;
; -2.342 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.016     ; 3.348      ;
; -2.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.016     ; 3.340      ;
; -2.264 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.150     ; 3.136      ;
; -2.225 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.016     ; 3.231      ;
; -2.211 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.016     ; 3.217      ;
; -2.206 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 3.069      ;
; -2.205 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 3.068      ;
; -2.202 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 3.065      ;
; -2.191 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 3.054      ;
; -2.190 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 3.053      ;
; -2.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 3.050      ;
; -2.186 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 3.049      ;
; -2.171 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 3.034      ;
; -2.138 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.016     ; 3.144      ;
; -2.128 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 2.991      ;
; -2.118 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.050     ; 3.090      ;
; -2.116 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.051     ; 3.087      ;
; -2.113 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 2.976      ;
; -2.093 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.020     ; 3.095      ;
; -2.051 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.050     ; 3.023      ;
; -2.046 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.195      ; 3.300      ;
; -2.005 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.016     ; 3.011      ;
; -1.991 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.125     ; 2.888      ;
; -1.976 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.125     ; 2.873      ;
; -1.975 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.016     ; 2.981      ;
; -1.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.011     ; 2.961      ;
; -1.934 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.016     ; 2.940      ;
; -1.928 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.156      ; 3.143      ;
; -1.927 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.151      ; 3.137      ;
; -1.927 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.151      ; 3.137      ;
; -1.918 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 2.781      ;
; -1.917 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 2.780      ;
; -1.914 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 2.777      ;
; -1.913 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.156      ; 3.128      ;
; -1.912 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.151      ; 3.122      ;
; -1.912 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.151      ; 3.122      ;
; -1.910 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.564      ; 3.533      ;
; -1.909 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.559      ; 3.527      ;
; -1.909 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.559      ; 3.527      ;
; -1.900 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.157      ; 3.116      ;
; -1.899 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.152      ; 3.110      ;
; -1.899 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.152      ; 3.110      ;
; -1.898 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 2.761      ;
; -1.895 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.564      ; 3.518      ;
; -1.894 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.559      ; 3.512      ;
; -1.894 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.559      ; 3.512      ;
; -1.885 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.157      ; 3.101      ;
; -1.884 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.152      ; 3.095      ;
; -1.884 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.152      ; 3.095      ;
; -1.851 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 2.714      ;
; -1.850 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 2.713      ;
; -1.847 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 2.710      ;
; -1.841 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.016     ; 2.847      ;
; -1.840 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 2.703      ;
; -1.831 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 2.694      ;
; -1.822 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                     ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.048     ; 2.796      ;
; -1.804 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                     ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.044     ; 2.782      ;
; -1.800 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.050     ; 2.772      ;
; -1.795 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 2.658      ;
; -1.795 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 2.658      ;
; -1.790 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.091     ; 2.721      ;
; -1.790 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 2.653      ;
; -1.788 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 2.651      ;
; -1.780 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.016     ; 2.786      ;
; -1.780 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 2.643      ;
; -1.780 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 2.643      ;
; -1.775 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 2.638      ;
; -1.773 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 2.636      ;
; -1.773 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.159     ; 2.636      ;
; -1.754 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.011     ; 2.765      ;
; -1.750 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.109     ; 2.663      ;
; -1.749 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.109     ; 2.662      ;
; -1.746 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.109     ; 2.659      ;
; -1.703 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.036     ; 2.689      ;
; -1.703 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.036     ; 2.689      ;
; -1.703 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.036     ; 2.689      ;
; -1.703 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.036     ; 2.689      ;
; -1.703 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.125     ; 2.600      ;
; -1.702 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.050     ; 2.674      ;
; -1.691 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.109     ; 2.604      ;
; -1.690 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.011     ; 2.701      ;
; -1.688 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.036     ; 2.674      ;
; -1.688 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.036     ; 2.674      ;
; -1.688 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.036     ; 2.674      ;
; -1.688 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.036     ; 2.674      ;
; -1.683 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.186     ; 2.519      ;
; -1.640 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.156      ; 2.855      ;
; -1.639 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.151      ; 2.849      ;
; -1.639 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.151      ; 2.849      ;
; -1.636 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.125     ; 2.533      ;
; -1.622 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.564      ; 3.245      ;
; -1.621 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.559      ; 3.239      ;
; -1.621 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.559      ; 3.239      ;
; -1.612 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.157      ; 2.828      ;
; -1.611 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.152      ; 2.822      ;
; -1.611 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.152      ; 2.822      ;
; -1.602 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.220      ; 2.881      ;
; -1.579 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.602      ; 3.240      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.386 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.367     ; 3.041      ;
; -2.380 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.167      ; 3.569      ;
; -2.349 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.167      ; 3.538      ;
; -2.328 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.048     ; 3.302      ;
; -2.311 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.044     ; 3.289      ;
; -2.231 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.406     ; 2.847      ;
; -2.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.076     ; 3.163      ;
; -2.203 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.048     ; 3.177      ;
; -2.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.367     ; 2.835      ;
; -2.176 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.367     ; 2.831      ;
; -2.150 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.367     ; 2.805      ;
; -2.149 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.037     ; 3.134      ;
; -2.133 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.044     ; 3.111      ;
; -2.128 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.205      ; 3.355      ;
; -2.124 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.048     ; 3.098      ;
; -2.124 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.048     ; 3.098      ;
; -2.108 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.033     ; 3.097      ;
; -2.085 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.327     ; 2.780      ;
; -2.077 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.205      ; 3.304      ;
; -2.076 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.167      ; 3.265      ;
; -2.046 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.205      ; 3.273      ;
; -2.008 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.167      ; 3.197      ;
; -2.007 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.037     ; 2.992      ;
; -2.003 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.048     ; 2.977      ;
; -2.003 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.048     ; 2.977      ;
; -1.990 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.048     ; 2.964      ;
; -1.980 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.075     ; 2.927      ;
; -1.980 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.075     ; 2.927      ;
; -1.980 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.075     ; 2.927      ;
; -1.980 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.075     ; 2.927      ;
; -1.961 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.205      ; 3.188      ;
; -1.949 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.075     ; 2.896      ;
; -1.949 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.075     ; 2.896      ;
; -1.949 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.075     ; 2.896      ;
; -1.949 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.075     ; 2.896      ;
; -1.945 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.166      ; 3.133      ;
; -1.931 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.160     ; 2.793      ;
; -1.896 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.367     ; 2.551      ;
; -1.887 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.076     ; 2.833      ;
; -1.882 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.075     ; 2.829      ;
; -1.870 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.076     ; 2.816      ;
; -1.860 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.111     ; 2.771      ;
; -1.860 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.111     ; 2.771      ;
; -1.853 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.205      ; 3.080      ;
; -1.852 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.205      ; 3.079      ;
; -1.852 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.205      ; 3.079      ;
; -1.851 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.048     ; 2.825      ;
; -1.829 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.111     ; 2.740      ;
; -1.829 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.111     ; 2.740      ;
; -1.822 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.075     ; 2.769      ;
; -1.822 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.205      ; 3.049      ;
; -1.821 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.205      ; 3.048      ;
; -1.821 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.205      ; 3.048      ;
; -1.812 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.048     ; 2.786      ;
; -1.803 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.111     ; 2.714      ;
; -1.784 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.048     ; 2.758      ;
; -1.782 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.205      ; 3.009      ;
; -1.773 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.205      ; 3.000      ;
; -1.772 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.111     ; 2.683      ;
; -1.753 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.081     ; 2.694      ;
; -1.751 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.205      ; 2.978      ;
; -1.735 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.103     ; 2.654      ;
; -1.735 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.103     ; 2.654      ;
; -1.729 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.421      ; 3.209      ;
; -1.728 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.108     ; 2.642      ;
; -1.728 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.108     ; 2.642      ;
; -1.728 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.108     ; 2.642      ;
; -1.728 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.108     ; 2.642      ;
; -1.728 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.108     ; 2.642      ;
; -1.728 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.108     ; 2.642      ;
; -1.728 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.416      ; 3.203      ;
; -1.728 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.416      ; 3.203      ;
; -1.712 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.048     ; 2.686      ;
; -1.711 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.081     ; 2.652      ;
; -1.705 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.205      ; 2.932      ;
; -1.704 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.103     ; 2.623      ;
; -1.704 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.103     ; 2.623      ;
; -1.699 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.048     ; 2.673      ;
; -1.698 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.421      ; 3.178      ;
; -1.697 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.370      ; 3.126      ;
; -1.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.108     ; 2.611      ;
; -1.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.108     ; 2.611      ;
; -1.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.108     ; 2.611      ;
; -1.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.108     ; 2.611      ;
; -1.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.108     ; 2.611      ;
; -1.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.108     ; 2.611      ;
; -1.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.416      ; 3.172      ;
; -1.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.416      ; 3.172      ;
; -1.696 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.365      ; 3.120      ;
; -1.696 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.365      ; 3.120      ;
; -1.695 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.205      ; 2.922      ;
; -1.688 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.116     ; 2.594      ;
; -1.683 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.076     ; 2.629      ;
; -1.681 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.402      ; 3.142      ;
; -1.680 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.397      ; 3.136      ;
; -1.680 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.397      ; 3.136      ;
; -1.676 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.075     ; 2.623      ;
; -1.676 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.075     ; 2.623      ;
; -1.676 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.075     ; 2.623      ;
; -1.676 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.075     ; 2.623      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_rst_n'                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                      ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.451 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[21] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.785      ; 3.211      ;
; -0.409 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.805      ; 3.188      ;
; -0.386 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.770      ; 3.087      ;
; -0.376 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.803      ; 3.153      ;
; -0.338 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.770      ; 3.087      ;
; -0.333 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.788      ; 3.111      ;
; -0.322 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[22] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.791      ; 3.088      ;
; -0.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[23] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.789      ; 3.092      ;
; -0.317 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[20] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.792      ; 3.083      ;
; -0.311 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.777      ; 3.220      ;
; -0.303 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.793      ; 3.086      ;
; -0.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.801      ; 3.050      ;
; -0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[23] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.792      ; 3.035      ;
; -0.258 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[20] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 3.087      ; 3.381      ;
; -0.256 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.803      ; 3.039      ;
; -0.241 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[22] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.791      ; 3.022      ;
; -0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.807      ; 3.149      ;
; -0.163 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.955      ; 3.270      ;
; -0.149 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.951      ; 3.263      ;
; -0.138 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[21] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.952      ; 3.241      ;
; -0.136 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.952      ; 3.238      ;
; -0.127 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[18] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.972      ; 3.250      ;
; -0.057 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.807      ; 3.009      ;
; -0.032 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.969      ; 3.152      ;
; -0.010 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.946      ; 3.109      ;
; 0.020  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[18] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.971      ; 3.104      ;
; 0.021  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.932      ; 3.063      ;
; 0.030  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.950      ; 3.083      ;
; 0.032  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.970      ; 3.089      ;
; 0.047  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 2.981      ; 3.084      ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                      ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.068 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.112      ; 0.736      ;
; 0.068 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.112      ; 0.736      ;
; 0.079 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.123      ; 0.736      ;
; 0.534 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.112      ; 0.770      ;
; 0.534 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.112      ; 0.770      ;
; 0.545 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.123      ; 0.770      ;
; 6.934 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.995      ;
; 6.934 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.995      ;
; 7.024 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.905      ;
; 7.024 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.905      ;
; 7.031 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.898      ;
; 7.031 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.898      ;
; 7.091 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.838      ;
; 7.091 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.838      ;
; 7.198 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.731      ;
; 7.198 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.731      ;
; 7.242 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.687      ;
; 7.242 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.687      ;
; 7.327 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.602      ;
; 7.327 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.602      ;
; 7.337 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.592      ;
; 7.375 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.554      ;
; 7.375 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.554      ;
; 7.421 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.508      ;
; 7.451 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.478      ;
; 7.472 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.457      ;
; 7.553 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.376      ;
; 7.557 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.372      ;
; 7.592 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.337      ;
; 7.611 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.318      ;
; 7.612 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.317      ;
; 7.717 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.212      ;
; 7.726 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.203      ;
; 7.753 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.176      ;
; 7.759 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.170      ;
; 7.759 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.170      ;
; 7.759 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.170      ;
; 7.760 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.169      ;
; 7.761 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.168      ;
; 7.761 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.168      ;
; 7.792 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.137      ;
; 7.795 ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 2.129      ;
; 7.795 ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 2.129      ;
; 7.795 ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.078     ; 2.129      ;
; 7.826 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.103      ;
; 7.828 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.101      ;
; 7.828 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.101      ;
; 7.831 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.098      ;
; 7.873 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.056      ;
; 7.876 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.053      ;
; 7.879 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.050      ;
; 7.901 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.028      ;
; 7.902 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.027      ;
; 7.906 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.023      ;
; 7.918 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.011      ;
; 7.933 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.996      ;
; 7.933 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.996      ;
; 7.933 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.996      ;
; 7.945 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.984      ;
; 7.957 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.972      ;
; 7.993 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.936      ;
; 7.993 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.936      ;
; 7.998 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.931      ;
; 7.999 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.930      ;
; 8.002 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.927      ;
; 8.008 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.921      ;
; 8.032 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.897      ;
; 8.043 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.886      ;
; 8.062 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.867      ;
; 8.062 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.867      ;
; 8.062 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.867      ;
; 8.071 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.858      ;
; 8.072 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.857      ;
; 8.073 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.856      ;
; 8.073 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.856      ;
; 8.082 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.847      ;
; 8.124 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.805      ;
; 8.127 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.802      ;
; 8.131 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.798      ;
; 8.133 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.796      ;
; 8.134 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.795      ;
; 8.169 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.760      ;
; 8.170 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.759      ;
; 8.173 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.756      ;
; 8.208 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.721      ;
; 8.209 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.720      ;
; 8.212 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.717      ;
; 8.251 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.678      ;
; 8.252 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.677      ;
; 8.253 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.676      ;
; 8.254 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.675      ;
; 8.259 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.670      ;
; 8.262 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.667      ;
; 8.262 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.667      ;
; 8.347 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.074     ; 1.581      ;
; 8.760 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.074     ; 1.168      ;
; 8.773 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.074     ; 1.155      ;
; 8.773 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.156      ;
; 8.774 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 1.155      ;
; 8.779 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.074     ; 1.149      ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[0]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.750      ; 2.020      ;
; -1.638 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[0]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.761      ; 2.388      ;
; -1.585 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[6]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.760      ; 2.440      ;
; -1.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[2]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.750      ; 2.464      ;
; -1.500 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[4]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.761      ; 2.526      ;
; -1.480 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.761      ; 2.546      ;
; -1.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[2]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.761      ; 2.573      ;
; -1.447 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.761      ; 2.579      ;
; -1.394 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[9]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.760      ; 2.631      ;
; -1.393 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[10]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.763      ; 2.635      ;
; -1.317 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[8]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.760      ; 2.708      ;
; -1.308 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.750      ; 2.707      ;
; -1.308 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[6]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.761      ; 2.718      ;
; -1.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[8]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.761      ; 2.789      ;
; -1.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[3]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.750      ; 2.822      ;
; -1.116 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.760      ; 2.909      ;
; -1.114 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[9]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.761      ; 2.912      ;
; -1.106 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[11]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.763      ; 2.922      ;
; -1.089 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[4]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.751      ; 2.927      ;
; -1.075 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[5]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.750      ; 2.940      ;
; -1.072 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[10]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.750      ; 2.943      ;
; -1.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[11]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.750      ; 2.953      ;
; -1.020 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[5]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.761      ; 3.006      ;
; -1.005 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[3]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.761      ; 3.021      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.669      ;
; 0.486  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.754      ;
; 0.501  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.768      ;
; 0.511  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]                                                ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.779      ;
; 0.519  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.347      ; 1.096      ;
; 0.522  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.353      ; 1.105      ;
; 0.523  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.347      ; 1.100      ;
; 0.525  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.347      ; 1.102      ;
; 0.525  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.353      ; 1.108      ;
; 0.548  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.347      ; 1.125      ;
; 0.558  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.347      ; 1.135      ;
; 0.563  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.347      ; 1.140      ;
; 0.566  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.348      ; 1.144      ;
; 0.568  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.347      ; 1.145      ;
; 0.579  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.847      ;
; 0.590  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.347      ; 1.167      ;
; 0.593  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.343      ; 1.166      ;
; 0.595  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.347      ; 1.172      ;
; 0.613  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.881      ;
; 0.615  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.347      ; 1.192      ;
; 0.645  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.913      ;
; 0.664  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.932      ;
; 0.667  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]                                                ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.935      ;
; 0.674  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]                                                ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.942      ;
; 0.690  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.958      ;
; 0.692  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.959      ;
; 0.692  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.959      ;
; 0.694  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.961      ;
; 0.697  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.964      ;
; 0.700  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.967      ;
; 0.700  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.967      ;
; 0.706  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.973      ;
; 0.708  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                              ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                            ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.976      ;
; 0.709  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.976      ;
; 0.709  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                           ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.977      ;
; 0.710  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.977      ;
; 0.710  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.977      ;
; 0.711  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                              ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                            ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.979      ;
; 0.713  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.980      ;
; 0.713  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                              ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                            ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.981      ;
; 0.713  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                              ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                            ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.981      ;
; 0.714  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.982      ;
; 0.718  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.986      ;
; 0.720  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.987      ;
; 0.720  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.988      ;
; 0.721  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.072      ; 0.988      ;
; 0.723  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.991      ;
; 0.727  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                              ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                                            ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.995      ;
; 0.727  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.995      ;
; 0.728  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.996      ;
; 0.730  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                              ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                            ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.998      ;
; 0.730  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                              ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                            ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.998      ;
; 0.731  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                                           ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.073      ; 0.999      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.252 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.247      ; 1.270      ;
; -0.489 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.247      ; 2.033      ;
; -0.436 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.247      ; 2.086      ;
; -0.394 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.247      ; 2.128      ;
; -0.392 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.247      ; 2.130      ;
; -0.339 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.247      ; 2.183      ;
; -0.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.247      ; 2.208      ;
; -0.306 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.247      ; 2.216      ;
; -0.300 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.247      ; 2.222      ;
; -0.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.247      ; 2.224      ;
; -0.269 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.247      ; 2.253      ;
; -0.043 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.247      ; 2.479      ;
; 0.422  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.624      ; 1.276      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.445  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.044      ; 0.684      ;
; 0.448  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.455      ; 1.098      ;
; 0.477  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.549      ; 1.256      ;
; 0.488  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.098      ; 0.781      ;
; 0.493  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.611      ; 1.334      ;
; 0.503  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.583      ; 1.316      ;
; 0.515  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.594      ; 1.339      ;
; 0.517  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.627      ; 1.374      ;
; 0.518  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.583      ; 1.331      ;
; 0.527  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.549      ; 1.306      ;
; 0.531  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.603      ; 1.364      ;
; 0.534  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.619      ; 1.383      ;
; 0.538  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.611      ; 1.379      ;
; 0.540  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.619      ; 1.389      ;
; 0.558  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.258      ; 1.046      ;
; 0.558  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.599      ; 1.387      ;
; 0.559  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.021      ; 0.775      ;
; 0.564  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.549      ; 1.343      ;
; 0.569  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.599      ; 1.398      ;
; 0.573  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.603      ; 1.406      ;
; 0.574  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.098      ; 0.867      ;
; 0.577  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.603      ; 1.410      ;
; 0.583  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.098      ; 0.876      ;
; 0.592  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.126      ; 0.913      ;
; 0.599  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.294      ; 1.123      ;
; 0.603  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.050      ; 0.848      ;
; 0.610  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.619      ; 1.459      ;
; 0.611  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.096      ; 0.902      ;
; 0.621  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.097      ; 0.913      ;
; 0.623  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.098      ; 0.916      ;
; 0.640  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.096      ; 0.931      ;
; 0.642  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.050      ; 0.887      ;
; 0.670  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.621      ; 1.521      ;
; 0.672  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.565      ; 1.467      ;
; 0.691  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.434      ; 1.320      ;
; 0.699  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.098      ; 0.992      ;
; 0.703  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.590      ; 1.523      ;
; 0.722  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.098      ; 1.015      ;
; 0.726  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.594      ; 1.550      ;
; 0.728  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.601      ; 1.559      ;
; 0.736  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.048      ; 0.979      ;
; 0.741  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.048      ; 0.984      ;
; 0.742  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.048      ; 0.985      ;
; 0.744  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.629      ; 1.603      ;
; 0.746  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.565      ; 1.541      ;
; 0.750  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.652      ; 1.632      ;
; 0.752  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.586      ; 1.568      ;
; 0.754  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.047      ; 0.996      ;
; 0.755  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.583      ; 1.568      ;
; 0.762  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.048      ; 1.005      ;
; 0.765  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.629      ; 1.624      ;
; 0.770  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.048      ; 1.013      ;
; 0.772  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.644      ; 1.646      ;
; 0.773  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.048      ; 1.016      ;
; 0.776  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.048      ; 1.019      ;
; 0.779  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.442      ; 1.416      ;
; 0.780  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.048      ; 1.023      ;
; 0.782  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.611      ; 1.623      ;
; 0.788  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.627      ; 1.645      ;
; 0.802  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.048      ; 1.045      ;
; 0.803  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.601      ; 1.634      ;
; 0.803  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.560      ; 1.593      ;
; 0.808  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.572      ; 1.610      ;
; 0.828  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.611      ; 1.669      ;
; 0.842  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.532      ; 1.604      ;
; 0.847  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.403      ; 1.445      ;
; 0.848  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.442      ; 1.485      ;
; 0.856  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.286      ; 1.372      ;
; 0.867  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.565      ; 1.662      ;
; 0.871  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.532      ; 1.633      ;
; 0.878  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.048      ; 1.121      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.119 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.670      ; 1.826      ;
; -0.767 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.670      ; 2.178      ;
; -0.450 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.661      ; 2.486      ;
; -0.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.670      ; 2.500      ;
; -0.444 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.661      ; 2.492      ;
; -0.423 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.670      ; 2.522      ;
; -0.347 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.670      ; 2.598      ;
; -0.320 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.661      ; 2.616      ;
; -0.311 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.661      ; 2.625      ;
; -0.273 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.670      ; 2.672      ;
; -0.216 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.661      ; 2.720      ;
; -0.140 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.661      ; 2.796      ;
; 0.421  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.725      ; 1.376      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.445  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.684      ;
; 0.524  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.048      ; 0.767      ;
; 0.524  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.048      ; 0.767      ;
; 0.540  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.773      ; 1.543      ;
; 0.565  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.822      ; 1.617      ;
; 0.566  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.301      ; 1.097      ;
; 0.569  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.856      ; 1.655      ;
; 0.587  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.856      ; 1.673      ;
; 0.593  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.787      ; 1.610      ;
; 0.604  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.048      ; 0.847      ;
; 0.605  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.113      ; 0.913      ;
; 0.605  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.113      ; 0.913      ;
; 0.605  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.113      ; 0.913      ;
; 0.607  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.113      ; 0.915      ;
; 0.611  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.301      ; 1.142      ;
; 0.613  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.459      ; 1.302      ;
; 0.629  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.432      ; 1.291      ;
; 0.631  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.773      ; 1.634      ;
; 0.635  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.773      ; 1.638      ;
; 0.636  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.081      ; 0.912      ;
; 0.636  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.725      ; 1.591      ;
; 0.640  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.048      ; 0.883      ;
; 0.657  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.048      ; 0.900      ;
; 0.659  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.459      ; 1.348      ;
; 0.661  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.432      ; 1.323      ;
; 0.666  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.052      ; 0.913      ;
; 0.681  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.091      ; 0.967      ;
; 0.687  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.390      ; 1.307      ;
; 0.687  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.048      ; 0.930      ;
; 0.690  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.390      ; 1.310      ;
; 0.696  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.050      ; 0.941      ;
; 0.705  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.725      ; 1.660      ;
; 0.711  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.048      ; 0.954      ;
; 0.733  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.048      ; 0.976      ;
; 0.748  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.048      ; 0.991      ;
; 0.755  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.048      ; 0.998      ;
; 0.762  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.050      ; 1.007      ;
; 0.771  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.050      ; 1.016      ;
; 0.773  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.050      ; 1.018      ;
; 0.776  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.050      ; 1.021      ;
; 0.777  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.050      ; 1.022      ;
; 0.779  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.856      ; 1.865      ;
; 0.781  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.081      ; 1.057      ;
; 0.783  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.856      ; 1.869      ;
; 0.785  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.048      ; 1.028      ;
; 0.788  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.050      ; 1.033      ;
; 0.795  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.050      ; 1.040      ;
; 0.801  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.113      ; 1.109      ;
; 0.806  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.116      ; 1.117      ;
; 0.806  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.133      ; 1.134      ;
; 0.810  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.301      ; 1.341      ;
; 0.811  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.081      ; 1.087      ;
; 0.816  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.856      ; 1.902      ;
; 0.843  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.328      ; 1.401      ;
; 0.854  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.301      ; 1.385      ;
; 0.856  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.081      ; 1.132      ;
; 0.861  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.390      ; 1.481      ;
; 0.877  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.047      ; 1.119      ;
; 0.879  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.081      ; 1.155      ;
; 0.880  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.081      ; 1.156      ;
; 0.880  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.301      ; 1.411      ;
; 0.885  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.081      ; 1.161      ;
; 0.888  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.048      ; 1.131      ;
; 0.900  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.787      ; 1.917      ;
; 0.901  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.822      ; 1.953      ;
; 0.902  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.081      ; 1.178      ;
; 0.913  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.384      ; 1.527      ;
; 0.926  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.432      ; 1.588      ;
; 0.930  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.050      ; 1.175      ;
; 0.931  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.432      ; 1.593      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_rst_n'                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                      ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.035 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.437      ; 2.482      ;
; -1.021 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.468      ; 2.527      ;
; -0.953 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.457      ; 2.584      ;
; -0.937 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.457      ; 2.600      ;
; -0.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.432      ; 2.582      ;
; -0.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[18] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.459      ; 2.628      ;
; -0.895 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.419      ; 2.604      ;
; -0.893 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[18] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.460      ; 2.647      ;
; -0.893 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[20] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.611      ; 2.798      ;
; -0.886 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.439      ; 2.633      ;
; -0.858 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[21] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.439      ; 2.661      ;
; -0.819 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.441      ; 2.702      ;
; -0.813 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.438      ; 2.705      ;
; -0.803 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[20] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.272      ; 2.549      ;
; -0.793 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[22] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.273      ; 2.560      ;
; -0.793 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.288      ; 2.575      ;
; -0.787 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.284      ; 2.577      ;
; -0.778 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.288      ; 2.590      ;
; -0.775 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.273      ; 2.578      ;
; -0.754 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[23] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.273      ; 2.599      ;
; -0.751 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.283      ; 2.612      ;
; -0.745 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.269      ; 2.604      ;
; -0.728 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[22] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.271      ; 2.623      ;
; -0.718 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[23] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.270      ; 2.632      ;
; -0.700 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.249      ; 2.629      ;
; -0.690 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.287      ; 2.677      ;
; -0.665 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.250      ; 2.665      ;
; -0.663 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.258      ; 2.675      ;
; -0.640 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[21] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.265      ; 2.705      ;
; -0.611 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 3.285      ; 2.754      ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                        ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.341 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.499      ; 0.693      ;
; -0.317 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 0.705      ;
; -0.317 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 0.705      ;
; 0.135  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.499      ; 0.669      ;
; 0.162  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.487      ; 0.684      ;
; 0.162  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.487      ; 0.684      ;
; 0.400  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.415  ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.684      ;
; 0.415  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.684      ;
; 0.415  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.684      ;
; 0.415  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.684      ;
; 0.419  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.684      ;
; 0.419  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.684      ;
; 0.461  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.730      ;
; 0.461  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.730      ;
; 0.461  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.730      ;
; 0.468  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.737      ;
; 0.473  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.738      ;
; 0.687  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.956      ;
; 0.692  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.960      ;
; 0.696  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.697  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.965      ;
; 0.698  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.966      ;
; 0.706  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.975      ;
; 0.708  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.977      ;
; 0.714  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.982      ;
; 0.725  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.994      ;
; 0.726  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.991      ;
; 0.751  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.020      ;
; 0.870  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.138      ;
; 0.871  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.139      ;
; 0.871  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.139      ;
; 0.997  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.265      ;
; 0.997  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.265      ;
; 0.997  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.265      ;
; 1.014  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.282      ;
; 1.015  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.283      ;
; 1.016  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.284      ;
; 1.017  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.285      ;
; 1.018  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.286      ;
; 1.020  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.288      ;
; 1.027  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.030  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.298      ;
; 1.033  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.301      ;
; 1.110  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.378      ;
; 1.111  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.380      ;
; 1.115  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.383      ;
; 1.117  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.385      ;
; 1.134  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.402      ;
; 1.137  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.405      ;
; 1.140  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.408      ;
; 1.142  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.410      ;
; 1.154  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.422      ;
; 1.154  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.422      ;
; 1.155  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.423      ;
; 1.207  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.475      ;
; 1.239  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.507      ;
; 1.249  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.517      ;
; 1.261  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.529      ;
; 1.262  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.530      ;
; 1.262  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.530      ;
; 1.271  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.539      ;
; 1.276  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.544      ;
; 1.276  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.544      ;
; 1.343  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.611      ;
; 1.359  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.627      ;
; 1.371  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.639      ;
; 1.378  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.646      ;
; 1.383  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.651      ;
; 1.384  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.652      ;
; 1.393  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.661      ;
; 1.463  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.731      ;
; 1.463  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.731      ;
; 1.468  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.736      ;
; 1.468  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.736      ;
; 1.468  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.736      ;
; 1.481  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.749      ;
; 1.500  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.768      ;
; 1.523  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.791      ;
; 1.591  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.859      ;
; 1.600  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.868      ;
; 1.600  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.868      ;
; 1.600  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.868      ;
; 1.638  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.906      ;
; 1.639  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.907      ;
; 1.639  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.907      ;
; 1.644  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.912      ;
; 1.670  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.938      ;
; 1.670  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.938      ;
; 1.734  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.002      ;
; 1.734  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.002      ;
; 1.736  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.004      ;
; 1.768  ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.031      ;
; 1.768  ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.031      ;
; 1.768  ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.031      ;
; 1.792  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.060      ;
; 1.793  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.061      ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.380 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[22]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[22]                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.381 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.382 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state.sdram_done                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state.sdram_done                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.385 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.425 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[5]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.072      ;
; 0.429 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[8]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.076      ;
; 0.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.101      ;
; 0.447 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.715      ;
; 0.457 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[1]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.105      ;
; 0.459 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[7]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.106      ;
; 0.462 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.140      ;
; 0.465 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.110      ;
; 0.469 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[9]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.117      ;
; 0.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[10]                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.118      ;
; 0.473 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.741      ;
; 0.475 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.743      ;
; 0.478 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[3]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.126      ;
; 0.478 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.487 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.774      ;
; 0.487 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.755      ;
; 0.489 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.137      ;
; 0.493 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.498 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[6]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.145      ;
; 0.504 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.149      ;
; 0.507 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.155      ;
; 0.513 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.156      ;
; 0.518 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.786      ;
; 0.518 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[1]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.786      ;
; 0.519 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[7]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.787      ;
; 0.523 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.166      ;
; 0.537 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.805      ;
; 0.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.132      ;
; 0.567 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 1.301      ;
; 0.570 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.144      ;
; 0.570 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[1]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.857      ;
; 0.577 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.845      ;
; 0.580 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.849      ;
; 0.580 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 1.314      ;
; 0.580 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 1.315      ;
; 0.595 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 1.330      ;
; 0.595 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[10]                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.863      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.387 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 0.669      ;
; 0.387 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 0.669      ;
; 0.387 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 0.669      ;
; 0.387 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 0.669      ;
; 0.387 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 0.669      ;
; 0.388 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.086      ; 0.669      ;
; 0.404 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.471 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 0.753      ;
; 0.480 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.086      ; 0.761      ;
; 0.495 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 0.777      ;
; 0.516 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[12]                        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.497      ; 1.208      ;
; 0.533 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.798      ;
; 0.622 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 0.904      ;
; 0.675 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 0.957      ;
; 0.677 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 0.959      ;
; 0.678 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 0.960      ;
; 0.682 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 0.964      ;
; 0.683 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 0.965      ;
; 0.691 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 0.973      ;
; 0.695 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[2]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.499      ; 1.389      ;
; 0.697 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 0.979      ;
; 0.698 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 0.980      ;
; 0.702 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 0.984      ;
; 0.703 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 0.985      ;
; 0.703 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 0.985      ;
; 0.706 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 0.988      ;
; 0.714 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 0.996      ;
; 0.714 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 0.996      ;
; 0.719 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.086      ; 1.000      ;
; 0.723 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[0]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.499      ; 1.417      ;
; 0.732 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.086      ; 1.013      ;
; 0.733 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.086      ; 1.014      ;
; 0.733 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.998      ;
; 0.734 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.086      ; 1.015      ;
; 0.737 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.086      ; 1.018      ;
; 0.737 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.086      ; 1.018      ;
; 0.738 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[7]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.498      ; 1.431      ;
; 0.741 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.006      ;
; 0.745 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.010      ;
; 0.756 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.038      ;
; 0.772 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.037      ;
; 0.777 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.059      ;
; 0.783 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.048      ;
; 0.805 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.070      ;
; 0.819 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.493      ; 1.507      ;
; 0.828 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[3]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.495      ; 1.518      ;
; 0.882 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.164      ;
; 0.883 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.040      ; 1.118      ;
; 0.890 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[6]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.497      ; 1.582      ;
; 0.901 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.077      ; 1.173      ;
; 0.927 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.487      ; 1.609      ;
; 0.927 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.492      ; 1.614      ;
; 0.931 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.052      ; 1.178      ;
; 0.938 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.487      ; 1.620      ;
; 0.950 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[5]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.081      ; 1.226      ;
; 0.979 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[1]                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.493      ; 1.667      ;
; 0.985 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.071      ; 1.251      ;
; 0.997 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.279      ;
; 0.998 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.071      ; 1.264      ;
; 1.000 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.282      ;
; 1.001 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.283      ;
; 1.001 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.283      ;
; 1.002 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.284      ;
; 1.006 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.271      ;
; 1.007 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.071      ; 1.273      ;
; 1.013 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.295      ;
; 1.015 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.297      ;
; 1.015 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.297      ;
; 1.016 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.298      ;
; 1.016 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.298      ;
; 1.017 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.299      ;
; 1.022 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.304      ;
; 1.025 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.307      ;
; 1.027 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.309      ;
; 1.029 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.311      ;
; 1.035 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.086      ; 1.316      ;
; 1.037 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.319      ;
; 1.039 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.071      ; 1.305      ;
; 1.040 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.322      ;
; 1.043 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.086      ; 1.324      ;
; 1.050 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.086      ; 1.331      ;
; 1.051 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.086      ; 1.332      ;
; 1.055 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.086      ; 1.336      ;
; 1.056 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.086      ; 1.337      ;
; 1.057 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.322      ;
; 1.058 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.086      ; 1.339      ;
; 1.060 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.325      ;
; 1.064 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.329      ;
; 1.066 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.086      ; 1.347      ;
; 1.070 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.492      ; 1.757      ;
; 1.071 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.086      ; 1.352      ;
; 1.072 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.097      ; 1.364      ;
; 1.075 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.340      ;
; 1.076 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.493      ; 1.764      ;
; 1.079 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.344      ;
; 1.093 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.375      ;
; 1.094 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.359      ;
; 1.097 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.379      ;
; 1.098 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.087      ; 1.380      ;
; 1.101 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.366      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.404 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.479 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.744      ;
; 0.518 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.783      ;
; 0.581 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.846      ;
; 0.693 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.958      ;
; 0.696 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.961      ;
; 0.696 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.961      ;
; 0.698 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.963      ;
; 0.698 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.963      ;
; 0.701 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.966      ;
; 0.703 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.968      ;
; 0.705 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.970      ;
; 0.706 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.971      ;
; 0.712 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.977      ;
; 0.719 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.984      ;
; 0.719 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.984      ;
; 0.723 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.988      ;
; 0.734 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 0.999      ;
; 0.742 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.007      ;
; 0.742 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.007      ;
; 0.745 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.010      ;
; 0.745 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.010      ;
; 0.747 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.012      ;
; 0.748 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.013      ;
; 0.753 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.018      ;
; 0.757 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.022      ;
; 0.758 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.023      ;
; 0.758 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.023      ;
; 0.758 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.023      ;
; 0.780 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.045      ;
; 0.785 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.050      ;
; 0.858 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.069      ; 1.122      ;
; 0.871 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.071      ; 1.137      ;
; 0.891 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.073      ; 1.159      ;
; 0.962 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.066      ; 1.223      ;
; 0.980 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.071      ; 1.246      ;
; 1.004 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.073      ; 1.272      ;
; 1.015 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.280      ;
; 1.015 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.280      ;
; 1.018 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.283      ;
; 1.019 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[3]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.078      ; 1.292      ;
; 1.020 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.285      ;
; 1.022 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.287      ;
; 1.022 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.287      ;
; 1.025 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.290      ;
; 1.029 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.294      ;
; 1.030 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.295      ;
; 1.030 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.295      ;
; 1.035 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.300      ;
; 1.036 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.301      ;
; 1.038 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.303      ;
; 1.042 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.307      ;
; 1.045 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[4]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.073      ; 1.313      ;
; 1.053 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.318      ;
; 1.057 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.322      ;
; 1.058 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.323      ;
; 1.061 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.326      ;
; 1.064 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.329      ;
; 1.064 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.329      ;
; 1.066 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.331      ;
; 1.066 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.072      ; 1.333      ;
; 1.067 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.332      ;
; 1.071 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.071      ; 1.337      ;
; 1.071 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.336      ;
; 1.076 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.341      ;
; 1.077 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.342      ;
; 1.079 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.344      ;
; 1.079 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.344      ;
; 1.080 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.345      ;
; 1.080 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.345      ;
; 1.081 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.346      ;
; 1.082 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.347      ;
; 1.082 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.347      ;
; 1.095 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.360      ;
; 1.095 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.360      ;
; 1.099 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[5]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.079      ; 1.373      ;
; 1.099 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.364      ;
; 1.115 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.380      ;
; 1.119 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[1]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.075      ; 1.389      ;
; 1.119 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.384      ;
; 1.120 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.385      ;
; 1.124 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.080      ; 1.399      ;
; 1.128 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.393      ;
; 1.131 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.396      ;
; 1.135 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[3]                      ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.073      ; 1.403      ;
; 1.137 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.402      ;
; 1.137 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.402      ;
; 1.140 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.405      ;
; 1.142 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.407      ;
; 1.144 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.409      ;
; 1.144 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.409      ;
; 1.144 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.409      ;
; 1.144 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.409      ;
; 1.152 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.417      ;
; 1.152 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.070      ; 1.417      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                       ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -3.507 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.393      ; 4.264      ;
; -3.507 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.393      ; 4.264      ;
; -3.507 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.393      ; 4.264      ;
; -3.507 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.393      ; 4.264      ;
; -3.507 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.390      ; 4.261      ;
; -3.507 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.390      ; 4.261      ;
; -3.507 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.390      ; 4.261      ;
; -3.507 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.390      ; 4.261      ;
; -3.507 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.392      ; 4.263      ;
; -3.507 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.392      ; 4.263      ;
; -3.507 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.392      ; 4.263      ;
; -3.507 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.392      ; 4.263      ;
; -3.506 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.385      ; 4.255      ;
; -3.506 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.385      ; 4.255      ;
; -3.506 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.385      ; 4.255      ;
; -3.506 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.385      ; 4.255      ;
; -3.506 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.380      ; 4.250      ;
; -3.506 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.380      ; 4.250      ;
; -3.506 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.380      ; 4.250      ;
; -3.506 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.380      ; 4.250      ;
; -3.495 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.393      ; 4.252      ;
; -3.495 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.393      ; 4.252      ;
; -3.495 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.393      ; 4.252      ;
; -3.495 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.393      ; 4.252      ;
; -3.495 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.394      ; 4.253      ;
; -3.495 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.394      ; 4.253      ;
; -3.495 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.394      ; 4.253      ;
; -3.495 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.394      ; 4.253      ;
; -3.484 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.399      ; 4.247      ;
; -3.484 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.399      ; 4.247      ;
; -3.484 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.399      ; 4.247      ;
; -3.484 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.399      ; 4.247      ;
; -3.447 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.399      ; 4.325      ;
; -3.447 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.396      ; 4.322      ;
; -3.447 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.398      ; 4.324      ;
; -3.446 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.391      ; 4.316      ;
; -3.446 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.386      ; 4.311      ;
; -3.435 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.399      ; 4.313      ;
; -3.435 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0   ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.400      ; 4.314      ;
; -3.424 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0   ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.405      ; 4.308      ;
; -3.224 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                          ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.107      ; 3.773      ;
; -3.224 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                          ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.107      ; 3.773      ;
; -3.224 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.107      ; 3.773      ;
; -3.224 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.107      ; 3.773      ;
; -3.224 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.107      ; 3.773      ;
; -3.224 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.107      ; 3.773      ;
; -3.222 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.118      ; 3.782      ;
; -3.222 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[1]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.118      ; 3.782      ;
; -3.222 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.118      ; 3.782      ;
; -3.222 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.118      ; 3.782      ;
; -3.222 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.118      ; 3.782      ;
; -3.222 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.118      ; 3.782      ;
; -3.222 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.113      ; 3.777      ;
; -3.222 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[1] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.113      ; 3.777      ;
; -3.222 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.118      ; 3.782      ;
; -3.222 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.118      ; 3.782      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.119      ; 3.782      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.119      ; 3.782      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.119      ; 3.782      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.119      ; 3.782      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.119      ; 3.782      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.119      ; 3.782      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.119      ; 3.782      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.113      ; 3.776      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.113      ; 3.776      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.113      ; 3.776      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.113      ; 3.776      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.113      ; 3.776      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]                 ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.113      ; 3.776      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]                 ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.113      ; 3.776      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.113      ; 3.776      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.113      ; 3.776      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[0]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 3.783      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[0]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 3.783      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[2]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 3.783      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[3]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 3.783      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[6]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.120      ; 3.783      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.099      ; 3.762      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[6]                                          ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.099      ; 3.762      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[7]                                          ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.099      ; 3.762      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[8]                                          ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.099      ; 3.762      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[9]                                          ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.099      ; 3.762      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[6]   ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.099      ; 3.762      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[7]   ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.099      ; 3.762      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[8]   ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.099      ; 3.762      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[9]   ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.099      ; 3.762      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[0]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.101      ; 3.764      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[3]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.101      ; 3.764      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.118      ; 3.781      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[8]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.118      ; 3.781      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]                 ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.118      ; 3.781      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.118      ; 3.781      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.118      ; 3.781      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[15]                                                                                                              ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.112      ; 3.775      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[16]                                                                                                              ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.112      ; 3.775      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[21]                                                                                                              ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.112      ; 3.775      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[9]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.111      ; 3.774      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[10]                                                                                                              ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.111      ; 3.774      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[17]                                                                                                              ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.111      ; 3.774      ;
; -3.221 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[20]                                                                                                              ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.111      ; 3.774      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                    ;
+--------+-----------+------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                              ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -3.219 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.113      ; 3.774      ;
; -3.218 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.108      ; 3.768      ;
; -3.218 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.108      ; 3.768      ;
; -3.218 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.108      ; 3.768      ;
; -3.208 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.123      ; 3.773      ;
; -3.208 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.123      ; 3.773      ;
; -3.208 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.123      ; 3.773      ;
; -3.208 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.123      ; 3.773      ;
; -3.208 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.123      ; 3.773      ;
; -3.207 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.112      ; 3.761      ;
; -3.207 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.112      ; 3.761      ;
; -3.207 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.112      ; 3.761      ;
; -3.207 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.112      ; 3.761      ;
; -3.207 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.112      ; 3.761      ;
; -3.207 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.112      ; 3.761      ;
; -3.207 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.112      ; 3.761      ;
; -3.207 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.112      ; 3.761      ;
; -3.207 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.112      ; 3.761      ;
; -3.207 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.112      ; 3.761      ;
; -3.207 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.112      ; 3.761      ;
; -3.207 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.112      ; 3.761      ;
; -2.590 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.108      ; 3.640      ;
; -2.590 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.108      ; 3.640      ;
; -2.590 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.108      ; 3.640      ;
; -2.589 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.113      ; 3.644      ;
; -2.578 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.112      ; 3.632      ;
; -2.578 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.112      ; 3.632      ;
; -2.578 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.112      ; 3.632      ;
; -2.578 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.112      ; 3.632      ;
; -2.578 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.112      ; 3.632      ;
; -2.578 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.112      ; 3.632      ;
; -2.578 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.112      ; 3.632      ;
; -2.578 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.112      ; 3.632      ;
; -2.578 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.112      ; 3.632      ;
; -2.578 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.112      ; 3.632      ;
; -2.578 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.112      ; 3.632      ;
; -2.578 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.112      ; 3.632      ;
; -2.577 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.123      ; 3.642      ;
; -2.577 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.123      ; 3.642      ;
; -2.577 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.123      ; 3.642      ;
; -2.577 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.123      ; 3.642      ;
; -2.577 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.123      ; 3.642      ;
+--------+-----------+------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cam0_pclk'                                                                                                                                                                                                                         ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.581 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.261      ; 5.334      ;
; -2.581 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.261      ; 5.334      ;
; -2.581 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.261      ; 5.334      ;
; -2.581 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.261      ; 5.334      ;
; -2.581 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.261      ; 5.334      ;
; -2.570 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.273      ; 5.335      ;
; -2.570 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.273      ; 5.335      ;
; -2.570 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.273      ; 5.335      ;
; -2.570 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.273      ; 5.335      ;
; -2.570 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.273      ; 5.335      ;
; -2.570 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.273      ; 5.335      ;
; -2.570 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.273      ; 5.335      ;
; -2.570 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.273      ; 5.335      ;
; -2.532 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.310      ; 5.334      ;
; -2.528 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.239      ; 5.259      ;
; -2.515 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.259      ; 5.266      ;
; -2.515 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.259      ; 5.266      ;
; -2.515 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.259      ; 5.266      ;
; -2.478 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.296      ; 5.266      ;
; -2.478 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.296      ; 5.266      ;
; -2.478 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.296      ; 5.266      ;
; -2.478 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.296      ; 5.266      ;
; -2.478 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.296      ; 5.266      ;
; -2.478 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.296      ; 5.266      ;
; -2.478 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.296      ; 5.266      ;
; -2.457 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.624      ; 5.573      ;
; -2.457 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.624      ; 5.573      ;
; -2.185 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.261      ; 4.938      ;
; -2.185 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.261      ; 4.938      ;
; -2.185 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.261      ; 4.938      ;
; -2.185 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.261      ; 4.938      ;
; -2.185 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.261      ; 4.938      ;
; -2.185 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.261      ; 4.938      ;
; -1.598 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.261      ; 4.851      ;
; -1.598 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.261      ; 4.851      ;
; -1.598 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.261      ; 4.851      ;
; -1.598 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.261      ; 4.851      ;
; -1.598 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.261      ; 4.851      ;
; -1.588 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.273      ; 4.853      ;
; -1.588 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.273      ; 4.853      ;
; -1.588 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.273      ; 4.853      ;
; -1.588 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.273      ; 4.853      ;
; -1.588 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.273      ; 4.853      ;
; -1.588 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.273      ; 4.853      ;
; -1.588 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.273      ; 4.853      ;
; -1.588 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.273      ; 4.853      ;
; -1.572 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.239      ; 4.803      ;
; -1.549 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.310      ; 4.851      ;
; -1.539 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.259      ; 4.790      ;
; -1.539 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.259      ; 4.790      ;
; -1.539 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.259      ; 4.790      ;
; -1.502 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.296      ; 4.790      ;
; -1.502 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.296      ; 4.790      ;
; -1.502 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.296      ; 4.790      ;
; -1.502 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.296      ; 4.790      ;
; -1.502 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.296      ; 4.790      ;
; -1.502 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.296      ; 4.790      ;
; -1.502 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.296      ; 4.790      ;
; -1.432 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.624      ; 5.048      ;
; -1.432 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.624      ; 5.048      ;
; -1.273 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.261      ; 4.526      ;
; -1.273 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.261      ; 4.526      ;
; -1.273 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.261      ; 4.526      ;
; -1.273 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.261      ; 4.526      ;
; -1.273 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.261      ; 4.526      ;
; -1.273 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 2.261      ; 4.526      ;
; -1.072 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.210      ; 3.774      ;
; -1.072 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.210      ; 3.774      ;
; -1.072 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.210      ; 3.774      ;
; -1.072 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.210      ; 3.774      ;
; -1.072 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.210      ; 3.774      ;
; -1.072 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.210      ; 3.774      ;
; -1.050 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.232      ; 3.774      ;
; -1.042 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.239      ; 3.773      ;
; -1.042 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.239      ; 3.773      ;
; -1.042 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.239      ; 3.773      ;
; -1.042 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.239      ; 3.773      ;
; -1.042 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.239      ; 3.773      ;
; -1.042 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.239      ; 3.773      ;
; -1.041 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.237      ; 3.770      ;
; -1.041 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.237      ; 3.770      ;
; -1.041 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.237      ; 3.770      ;
; -1.041 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.237      ; 3.770      ;
; -1.028 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.262      ; 3.782      ;
; -1.028 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.262      ; 3.782      ;
; -1.021 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.257      ; 3.770      ;
; -1.021 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                 ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.257      ; 3.770      ;
; -1.021 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.257      ; 3.770      ;
; -1.021 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.257      ; 3.770      ;
; -1.021 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.257      ; 3.770      ;
; -1.021 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.257      ; 3.770      ;
; -1.017 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.273      ; 3.782      ;
; -1.017 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.273      ; 3.782      ;
; -1.005 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.273      ; 3.770      ;
; -1.005 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.273      ; 3.770      ;
; -1.005 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.273      ; 3.770      ;
; -1.005 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.273      ; 3.770      ;
; -0.762 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.515      ; 3.769      ;
; -0.736 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.553      ; 3.781      ;
; -0.736 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 2.553      ; 3.781      ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cam1_pclk'                                                                                                                                                                                                                         ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.098 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.681      ; 5.271      ;
; -2.098 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.681      ; 5.271      ;
; -2.094 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.646      ; 5.232      ;
; -2.094 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.646      ; 5.232      ;
; -2.094 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.646      ; 5.232      ;
; -2.094 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.646      ; 5.232      ;
; -2.094 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.646      ; 5.232      ;
; -2.078 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.633      ; 5.203      ;
; -2.045 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.695      ; 5.232      ;
; -2.045 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.695      ; 5.232      ;
; -2.045 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.695      ; 5.232      ;
; -2.045 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.695      ; 5.232      ;
; -2.045 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.695      ; 5.232      ;
; -2.045 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.695      ; 5.232      ;
; -2.045 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.695      ; 5.232      ;
; -2.045 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.695      ; 5.232      ;
; -2.045 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.695      ; 5.232      ;
; -2.045 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.695      ; 5.232      ;
; -2.030 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.681      ; 5.203      ;
; -2.030 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.681      ; 5.203      ;
; -2.030 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.681      ; 5.203      ;
; -2.030 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.681      ; 5.203      ;
; -2.030 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.681      ; 5.203      ;
; -2.030 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.681      ; 5.203      ;
; -1.822 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.624      ; 4.938      ;
; -1.822 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.624      ; 4.938      ;
; -1.822 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.624      ; 4.938      ;
; -1.822 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.624      ; 4.938      ;
; -1.822 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.624      ; 4.938      ;
; -1.822 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.624      ; 4.938      ;
; -1.822 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.624      ; 4.938      ;
; -1.822 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.624      ; 4.938      ;
; -1.822 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.624      ; 4.938      ;
; -1.133 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.681      ; 4.806      ;
; -1.133 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.681      ; 4.806      ;
; -1.103 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.646      ; 4.741      ;
; -1.103 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.646      ; 4.741      ;
; -1.103 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.646      ; 4.741      ;
; -1.103 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.646      ; 4.741      ;
; -1.103 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.646      ; 4.741      ;
; -1.100 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.633      ; 4.725      ;
; -1.054 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.695      ; 4.741      ;
; -1.054 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.695      ; 4.741      ;
; -1.054 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.695      ; 4.741      ;
; -1.054 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.695      ; 4.741      ;
; -1.054 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.695      ; 4.741      ;
; -1.054 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.695      ; 4.741      ;
; -1.054 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.695      ; 4.741      ;
; -1.054 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.695      ; 4.741      ;
; -1.054 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.695      ; 4.741      ;
; -1.054 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.695      ; 4.741      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.681      ; 4.725      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.681      ; 4.725      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.681      ; 4.725      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.681      ; 4.725      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.681      ; 4.725      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.681      ; 4.725      ;
; -0.910 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.624      ; 4.526      ;
; -0.910 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.624      ; 4.526      ;
; -0.910 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.624      ; 4.526      ;
; -0.910 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.624      ; 4.526      ;
; -0.910 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.624      ; 4.526      ;
; -0.910 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.624      ; 4.526      ;
; -0.910 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.624      ; 4.526      ;
; -0.910 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.624      ; 4.526      ;
; -0.910 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 2.624      ; 4.526      ;
; -0.705 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.580      ; 3.777      ;
; -0.705 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.580      ; 3.777      ;
; -0.705 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.580      ; 3.777      ;
; -0.705 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.580      ; 3.777      ;
; -0.705 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.580      ; 3.777      ;
; -0.705 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.580      ; 3.777      ;
; -0.684 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.606      ; 3.782      ;
; -0.684 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.606      ; 3.782      ;
; -0.684 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.606      ; 3.782      ;
; -0.684 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.606      ; 3.782      ;
; -0.684 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.606      ; 3.782      ;
; -0.684 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.606      ; 3.782      ;
; -0.684 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.606      ; 3.782      ;
; -0.684 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.606      ; 3.782      ;
; -0.684 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.606      ; 3.782      ;
; -0.680 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.611      ; 3.783      ;
; -0.680 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.611      ; 3.783      ;
; -0.680 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.611      ; 3.783      ;
; -0.680 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.611      ; 3.783      ;
; -0.680 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.611      ; 3.783      ;
; -0.680 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.611      ; 3.783      ;
; -0.680 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.611      ; 3.783      ;
; -0.680 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.611      ; 3.783      ;
; -0.680 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.611      ; 3.783      ;
; -0.680 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.611      ; 3.783      ;
; -0.650 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.640      ; 3.782      ;
; -0.650 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.640      ; 3.782      ;
; -0.650 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.640      ; 3.782      ;
; -0.650 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.640      ; 3.782      ;
; -0.646 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.645      ; 3.783      ;
; -0.646 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.645      ; 3.783      ;
; -0.646 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.645      ; 3.783      ;
; -0.646 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.645      ; 3.783      ;
; -0.646 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 2.645      ; 3.783      ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                                           ;
+--------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                     ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.054 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.075      ; 3.621      ;
; -1.054 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.075      ; 3.621      ;
; -1.054 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.075      ; 3.621      ;
; -1.054 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.075      ; 3.621      ;
; -1.054 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.075      ; 3.621      ;
; -1.054 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.075      ; 3.621      ;
; -1.054 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.075      ; 3.621      ;
; -1.054 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.078      ; 3.624      ;
; -1.054 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[5]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.081      ; 3.627      ;
; -1.053 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.080      ; 3.625      ;
; -1.053 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.076      ; 3.621      ;
; -1.053 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.080      ; 3.625      ;
; -1.053 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.075      ; 3.620      ;
; -1.053 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.076      ; 3.621      ;
; -1.053 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.080      ; 3.625      ;
; -1.053 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.076      ; 3.621      ;
; -1.053 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.076      ; 3.621      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.074      ; 3.618      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.074      ; 3.618      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.074      ; 3.618      ;
; -0.687 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.446      ; 3.625      ;
; -0.687 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.452      ; 3.631      ;
; -0.687 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.449      ; 3.628      ;
; -0.687 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.452      ; 3.631      ;
; -0.682 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[5]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.081      ; 3.755      ;
; -0.681 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.078      ; 3.751      ;
; -0.680 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.080      ; 3.752      ;
; -0.680 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.075      ; 3.747      ;
; -0.680 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.075      ; 3.747      ;
; -0.680 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.075      ; 3.747      ;
; -0.680 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.075      ; 3.747      ;
; -0.680 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.075      ; 3.747      ;
; -0.680 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.075      ; 3.747      ;
; -0.680 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.075      ; 3.747      ;
; -0.680 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.080      ; 3.752      ;
; -0.680 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.080      ; 3.752      ;
; -0.679 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.076      ; 3.747      ;
; -0.679 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.074      ; 3.745      ;
; -0.679 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.074      ; 3.745      ;
; -0.679 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.075      ; 3.746      ;
; -0.679 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.074      ; 3.745      ;
; -0.679 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.076      ; 3.747      ;
; -0.679 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.076      ; 3.747      ;
; -0.679 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.076      ; 3.747      ;
; -0.655 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[6]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.480      ; 3.627      ;
; -0.655 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.480      ; 3.627      ;
; -0.655 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[0]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.480      ; 3.627      ;
; -0.655 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[2]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.480      ; 3.627      ;
; -0.655 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[7]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.480      ; 3.627      ;
; -0.655 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[3]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.480      ; 3.627      ;
; -0.655 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[1]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.480      ; 3.627      ;
; -0.655 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[7]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.480      ; 3.627      ;
; -0.655 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[3]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.480      ; 3.627      ;
; -0.655 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[1]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.480      ; 3.627      ;
; -0.655 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[5]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.480      ; 3.627      ;
; -0.655 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[14]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.480      ; 3.627      ;
; -0.655 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[12]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.480      ; 3.627      ;
; -0.655 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[8]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.480      ; 3.627      ;
; -0.655 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[10]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.480      ; 3.627      ;
; -0.654 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.478      ; 3.624      ;
; -0.654 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.478      ; 3.624      ;
; -0.654 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.478      ; 3.624      ;
; -0.654 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.478      ; 3.624      ;
; -0.654 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.478      ; 3.624      ;
; -0.654 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.478      ; 3.624      ;
; -0.654 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.478      ; 3.624      ;
; -0.654 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.478      ; 3.624      ;
; -0.654 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.478      ; 3.624      ;
; -0.654 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.478      ; 3.624      ;
; -0.654 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.478      ; 3.624      ;
; -0.654 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.478      ; 3.624      ;
; -0.654 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.486      ; 3.632      ;
; -0.654 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.486      ; 3.632      ;
; -0.654 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.486      ; 3.632      ;
; -0.654 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.486      ; 3.632      ;
; -0.654 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.486      ; 3.632      ;
; -0.654 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.486      ; 3.632      ;
; -0.654 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.486      ; 3.632      ;
; -0.654 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.479      ; 3.625      ;
; -0.653 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.480      ; 3.625      ;
; -0.653 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.481      ; 3.626      ;
; -0.653 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.480      ; 3.625      ;
; -0.653 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.481      ; 3.626      ;
; -0.653 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.481      ; 3.626      ;
; -0.653 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.480      ; 3.625      ;
; -0.653 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.476      ; 3.621      ;
; -0.653 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.480      ; 3.625      ;
; -0.653 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.480      ; 3.625      ;
; -0.653 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.480      ; 3.625      ;
; -0.653 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.480      ; 3.625      ;
; -0.653 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|scl                               ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.487      ; 3.632      ;
; -0.645 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.488      ; 3.625      ;
; -0.645 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.491      ; 3.628      ;
; -0.645 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.488      ; 3.625      ;
; -0.645 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.488      ; 3.625      ;
; -0.645 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.488      ; 3.625      ;
; -0.645 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.488      ; 3.625      ;
; -0.645 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[4]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.491      ; 3.628      ;
; -0.645 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[2]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.491      ; 3.628      ;
; -0.645 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[0]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.491      ; 3.628      ;
+--------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                                           ;
+--------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                     ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.085      ; 3.629      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.085      ; 3.629      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.085      ; 3.629      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.085      ; 3.629      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.085      ; 3.629      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.085      ; 3.629      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.085      ; 3.629      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.086      ; 3.630      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.086      ; 3.630      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.084      ; 3.628      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.084      ; 3.628      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.086      ; 3.630      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.087      ; 3.631      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.087      ; 3.631      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.086      ; 3.630      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.086      ; 3.630      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.086      ; 3.630      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.087      ; 3.631      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.087      ; 3.631      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.085      ; 3.629      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.074      ; 3.618      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.073      ; 3.617      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.076      ; 3.620      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.078      ; 3.622      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.073      ; 3.617      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.078      ; 3.622      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.087      ; 3.631      ;
; -1.052 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|scl                               ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.087      ; 3.631      ;
; -1.051 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.079      ; 3.622      ;
; -1.051 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.072      ; 3.615      ;
; -1.051 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.077      ; 3.620      ;
; -1.051 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.077      ; 3.620      ;
; -1.051 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.072      ; 3.615      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.089      ; 3.631      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.090      ; 3.632      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.090      ; 3.632      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.090      ; 3.632      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.090      ; 3.632      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.090      ; 3.632      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.090      ; 3.632      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.090      ; 3.632      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.090      ; 3.632      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.090      ; 3.632      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.090      ; 3.632      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.090      ; 3.632      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.090      ; 3.632      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.089      ; 3.631      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[7]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.084      ; 3.626      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[3]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.084      ; 3.626      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[1]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.084      ; 3.626      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[5]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.084      ; 3.626      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[6]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.084      ; 3.626      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.084      ; 3.626      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[0]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.084      ; 3.626      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[2]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.084      ; 3.626      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.082      ; 3.624      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[4]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.085      ; 3.627      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[2]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.085      ; 3.627      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[0]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.085      ; 3.627      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[7]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.084      ; 3.626      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[3]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.084      ; 3.626      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[1]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.084      ; 3.626      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[5]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.084      ; 3.626      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[11]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.085      ; 3.627      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[9]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.084      ; 3.626      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[13]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.085      ; 3.627      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[14]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.085      ; 3.627      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[12]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.085      ; 3.627      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[8]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.085      ; 3.627      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[10]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.084      ; 3.626      ;
; -1.050 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.085      ; 3.627      ;
; -1.037 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.082      ; 3.611      ;
; -1.037 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.081      ; 3.610      ;
; -1.037 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.075      ; 3.604      ;
; -1.037 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.075      ; 3.604      ;
; -1.036 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.082      ; 3.610      ;
; -1.036 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.082      ; 3.610      ;
; -1.036 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.082      ; 3.610      ;
; -1.036 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.082      ; 3.610      ;
; -1.036 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.082      ; 3.610      ;
; -1.036 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.082      ; 3.610      ;
; -1.036 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.082      ; 3.610      ;
; -1.036 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.075      ; 3.603      ;
; -1.036 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.081      ; 3.609      ;
; -1.036 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.080      ; 3.608      ;
; -1.036 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.081      ; 3.609      ;
; -1.036 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.082      ; 3.610      ;
; -1.036 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 2.074      ; 3.602      ;
; -0.680 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.074      ; 3.746      ;
; -0.679 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.085      ; 3.756      ;
; -0.679 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.085      ; 3.756      ;
; -0.679 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.085      ; 3.756      ;
; -0.679 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.085      ; 3.756      ;
; -0.679 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.085      ; 3.756      ;
; -0.679 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.085      ; 3.756      ;
; -0.679 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.085      ; 3.756      ;
; -0.679 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.086      ; 3.757      ;
; -0.679 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.086      ; 3.757      ;
; -0.679 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.086      ; 3.757      ;
; -0.679 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 2.087      ; 3.758      ;
+--------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'                                                                                                                                                                                                                                    ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; 0.132 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.969      ; 4.251      ;
; 0.132 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.969      ; 4.251      ;
; 0.132 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.969      ; 4.251      ;
; 0.132 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.969      ; 4.251      ;
; 0.132 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.969      ; 4.251      ;
; 0.132 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.969      ; 4.251      ;
; 0.132 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.969      ; 4.251      ;
; 0.132 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.969      ; 4.251      ;
; 0.132 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.969      ; 4.251      ;
; 0.132 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.969      ; 4.251      ;
; 0.132 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.969      ; 4.251      ;
; 0.132 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.969      ; 4.251      ;
; 0.132 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.968      ; 4.250      ;
; 0.132 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.968      ; 4.250      ;
; 0.132 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.968      ; 4.250      ;
; 0.132 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.968      ; 4.250      ;
; 0.143 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.969      ; 4.240      ;
; 0.143 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.969      ; 4.240      ;
; 0.143 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.969      ; 4.240      ;
; 0.143 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.969      ; 4.240      ;
; 0.143 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.970      ; 4.241      ;
; 0.143 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.970      ; 4.241      ;
; 0.143 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.970      ; 4.241      ;
; 0.143 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.970      ; 4.241      ;
; 0.144 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.968      ; 4.238      ;
; 0.144 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.968      ; 4.238      ;
; 0.144 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.968      ; 4.238      ;
; 0.144 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.968      ; 4.238      ;
; 0.144 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.966      ; 4.236      ;
; 0.144 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.966      ; 4.236      ;
; 0.144 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.966      ; 4.236      ;
; 0.144 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.966      ; 4.236      ;
; 0.192 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.312      ;
; 0.192 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.312      ;
; 0.192 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.312      ;
; 0.192 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.974      ; 4.311      ;
; 0.203 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.975      ; 4.301      ;
; 0.203 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.976      ; 4.302      ;
; 0.204 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.974      ; 4.299      ;
; 0.204 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.972      ; 4.297      ;
; 0.414 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.694      ; 3.772      ;
; 0.414 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.694      ; 3.772      ;
; 0.414 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.694      ; 3.772      ;
; 0.414 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.694      ; 3.772      ;
; 0.414 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.694      ; 3.772      ;
; 0.414 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.694      ; 3.772      ;
; 0.414 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.694      ; 3.772      ;
; 0.416 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.686      ; 3.762      ;
; 0.416 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.686      ; 3.762      ;
; 0.416 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.686      ; 3.762      ;
; 0.416 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.686      ; 3.762      ;
; 0.416 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.686      ; 3.762      ;
; 0.416 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.686      ; 3.762      ;
; 0.416 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.686      ; 3.762      ;
; 0.416 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]                                               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.686      ; 3.762      ;
; 0.416 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.686      ; 3.762      ;
; 0.416 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.686      ; 3.762      ;
; 0.416 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.686      ; 3.762      ;
; 0.416 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.686      ; 3.762      ;
; 0.416 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[5]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.686      ; 3.762      ;
; 0.416 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]                                               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.686      ; 3.762      ;
; 0.416 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.686      ; 3.762      ;
; 0.417 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.694      ; 3.769      ;
; 0.417 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.694      ; 3.769      ;
; 0.417 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.694      ; 3.769      ;
; 0.417 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.694      ; 3.769      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.693      ; 3.768      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.693      ; 3.768      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.693      ; 3.768      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.693      ; 3.768      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.693      ; 3.768      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.693      ; 3.768      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.693      ; 3.768      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.693      ; 3.768      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.693      ; 3.768      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.693      ; 3.768      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.693      ; 3.768      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.693      ; 3.768      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.693      ; 3.768      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.693      ; 3.768      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.693      ; 3.768      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.693      ; 3.768      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.693      ; 3.768      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.693      ; 3.768      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.693      ; 3.768      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.693      ; 3.768      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.693      ; 3.768      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.693      ; 3.768      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.687      ; 3.762      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.687      ; 3.762      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.687      ; 3.762      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.687      ; 3.762      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.686      ; 3.761      ;
; 0.417 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.687      ; 3.762      ;
; 0.428 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.691      ; 3.755      ;
; 0.428 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.691      ; 3.755      ;
; 0.428 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.691      ; 3.755      ;
; 0.428 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.690      ; 3.754      ;
; 0.428 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.690      ; 3.754      ;
; 0.428 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 3.690      ; 3.754      ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                                ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.827 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.057      ;
; -0.827 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.057      ;
; -0.827 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.057      ;
; -0.827 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.057      ;
; -0.827 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.057      ;
; -0.827 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.057      ;
; -0.827 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.057      ;
; -0.827 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.057      ;
; -0.827 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.057      ;
; -0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.263      ;
; -0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.263      ;
; -0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.263      ;
; -0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.668      ; 2.248      ;
; -0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.668      ; 2.248      ;
; -0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.668      ; 2.248      ;
; -0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.263      ;
; -0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.263      ;
; -0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.263      ;
; -0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.263      ;
; -0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.263      ;
; -0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.668      ; 2.248      ;
; -0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.668      ; 2.248      ;
; -0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.668      ; 2.248      ;
; -0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.263      ;
; -0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.263      ;
; -0.645 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.618      ; 2.248      ;
; -0.644 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.632      ; 2.263      ;
; -0.644 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.632      ; 2.263      ;
; -0.644 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.632      ; 2.263      ;
; -0.644 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.632      ; 2.263      ;
; -0.644 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.632      ; 2.263      ;
; -0.619 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.669      ; 2.325      ;
; -0.619 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.669      ; 2.325      ;
; -0.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.318      ;
; -0.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.318      ;
; -0.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.318      ;
; -0.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.318      ;
; -0.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.318      ;
; -0.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.318      ;
; -0.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.318      ;
; -0.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.318      ;
; -0.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.318      ;
; -0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.364      ;
; -0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.364      ;
; -0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.364      ;
; -0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.364      ;
; -0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.364      ;
; -0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.364      ;
; -0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.364      ;
; -0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.364      ;
; -0.520 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.609      ; 2.364      ;
; -0.434 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.524      ;
; -0.434 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.524      ;
; -0.434 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.524      ;
; -0.434 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.668      ; 2.509      ;
; -0.434 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.668      ; 2.509      ;
; -0.434 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.668      ; 2.509      ;
; -0.434 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.524      ;
; -0.434 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.524      ;
; -0.434 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.524      ;
; -0.434 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.524      ;
; -0.434 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.524      ;
; -0.434 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.668      ; 2.509      ;
; -0.434 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.668      ; 2.509      ;
; -0.434 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.668      ; 2.509      ;
; -0.434 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.524      ;
; -0.434 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.524      ;
; -0.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.618      ; 2.509      ;
; -0.383 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.632      ; 2.524      ;
; -0.383 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.632      ; 2.524      ;
; -0.383 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.632      ; 2.524      ;
; -0.383 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.632      ; 2.524      ;
; -0.383 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.632      ; 2.524      ;
; -0.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.579      ;
; -0.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.579      ;
; -0.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.579      ;
; -0.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.668      ; 2.564      ;
; -0.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.668      ; 2.564      ;
; -0.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.668      ; 2.564      ;
; -0.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.579      ;
; -0.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.579      ;
; -0.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.579      ;
; -0.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.579      ;
; -0.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.579      ;
; -0.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.668      ; 2.564      ;
; -0.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.668      ; 2.564      ;
; -0.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.668      ; 2.564      ;
; -0.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.579      ;
; -0.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.683      ; 2.579      ;
; -0.358 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.669      ; 2.586      ;
; -0.358 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.669      ; 2.586      ;
; -0.329 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.618      ; 2.564      ;
; -0.328 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.632      ; 2.579      ;
; -0.328 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.632      ; 2.579      ;
; -0.328 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.632      ; 2.579      ;
; -0.328 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.632      ; 2.579      ;
; -0.328 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.632      ; 2.579      ;
; -0.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.669      ; 2.641      ;
; -0.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.669      ; 2.641      ;
; 0.438  ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8] ; sys_rst_n                                         ; cam1_pclk   ; 0.000        ; 2.846      ; 3.509      ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'                                                                                                                                                                                                                                      ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; -0.590 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.865      ; 3.500      ;
; -0.590 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.865      ; 3.500      ;
; -0.590 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.865      ; 3.500      ;
; -0.590 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.865      ; 3.500      ;
; -0.590 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.865      ; 3.500      ;
; -0.590 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.865      ; 3.500      ;
; -0.590 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[5]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.865      ; 3.500      ;
; -0.590 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.865      ; 3.500      ;
; -0.590 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.865      ; 3.500      ;
; -0.590 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.865      ; 3.500      ;
; -0.590 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.865      ; 3.500      ;
; -0.589 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.865      ; 3.501      ;
; -0.589 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.865      ; 3.501      ;
; -0.589 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.865      ; 3.501      ;
; -0.589 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.864      ; 3.500      ;
; -0.589 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.864      ; 3.500      ;
; -0.589 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.864      ; 3.500      ;
; -0.589 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.865      ; 3.501      ;
; -0.589 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.865      ; 3.501      ;
; -0.589 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.865      ; 3.501      ;
; -0.589 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.864      ; 3.500      ;
; -0.589 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.864      ; 3.500      ;
; -0.589 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.502      ;
; -0.589 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.502      ;
; -0.589 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.863      ; 3.499      ;
; -0.589 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.863      ; 3.499      ;
; -0.589 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.863      ; 3.499      ;
; -0.589 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.863      ; 3.499      ;
; -0.589 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.863      ; 3.499      ;
; -0.589 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.863      ; 3.499      ;
; -0.589 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.863      ; 3.499      ;
; -0.589 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.863      ; 3.499      ;
; -0.589 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.863      ; 3.499      ;
; -0.589 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.502      ;
; -0.589 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.865      ; 3.501      ;
; -0.589 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.865      ; 3.501      ;
; -0.589 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.865      ; 3.501      ;
; -0.589 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]                                               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.865      ; 3.501      ;
; -0.589 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]                                               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.865      ; 3.501      ;
; -0.589 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.867      ; 3.503      ;
; -0.589 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.865      ; 3.501      ;
; -0.578 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.860      ; 3.507      ;
; -0.578 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.860      ; 3.507      ;
; -0.578 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.860      ; 3.507      ;
; -0.578 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.860      ; 3.507      ;
; -0.578 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.860      ; 3.507      ;
; -0.578 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.860      ; 3.507      ;
; -0.578 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.860      ; 3.507      ;
; -0.578 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]                                               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.860      ; 3.507      ;
; -0.578 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.860      ; 3.507      ;
; -0.578 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.860      ; 3.507      ;
; -0.578 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.860      ; 3.507      ;
; -0.578 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.860      ; 3.507      ;
; -0.578 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[5]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.860      ; 3.507      ;
; -0.578 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.860      ; 3.507      ;
; -0.578 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.860      ; 3.507      ;
; -0.578 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.860      ; 3.507      ;
; -0.578 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.860      ; 3.507      ;
; -0.578 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]                                               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.860      ; 3.507      ;
; -0.578 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.859      ; 3.506      ;
; -0.578 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.860      ; 3.507      ;
; -0.578 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.860      ; 3.507      ;
; -0.577 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.514      ;
; -0.577 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.514      ;
; -0.577 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.514      ;
; -0.577 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.514      ;
; -0.577 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.514      ;
; -0.577 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.514      ;
; -0.577 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.514      ;
; -0.577 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.514      ;
; -0.577 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.514      ;
; -0.577 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.514      ;
; -0.577 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.514      ;
; -0.577 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.514      ;
; -0.577 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.514      ;
; -0.576 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.867      ; 3.516      ;
; -0.576 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.868      ; 3.517      ;
; -0.576 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.868      ; 3.517      ;
; -0.576 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.867      ; 3.516      ;
; -0.576 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.867      ; 3.516      ;
; -0.576 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.867      ; 3.516      ;
; -0.576 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.868      ; 3.517      ;
; -0.576 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.868      ; 3.517      ;
; -0.576 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.868      ; 3.517      ;
; -0.576 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.868      ; 3.517      ;
; -0.576 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.868      ; 3.517      ;
; -0.576 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.515      ;
; -0.576 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.515      ;
; -0.576 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.515      ;
; -0.576 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.515      ;
; -0.576 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.515      ;
; -0.576 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.515      ;
; -0.576 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.515      ;
; -0.576 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.515      ;
; -0.576 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 3.866      ; 3.515      ;
; -0.482 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.141      ; 3.919      ;
; -0.481 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.139      ; 3.918      ;
; -0.481 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.142      ; 3.921      ;
; -0.481 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.137      ; 3.916      ;
; -0.469 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 4.141      ; 3.932      ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.452 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.057      ;
; -0.452 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.057      ;
; -0.452 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.057      ;
; -0.452 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.057      ;
; -0.452 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.057      ;
; -0.452 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.057      ;
; -0.329 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.612      ; 2.558      ;
; -0.329 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.612      ; 2.558      ;
; -0.235 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.270      ; 2.310      ;
; -0.235 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.270      ; 2.310      ;
; -0.235 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.270      ; 2.310      ;
; -0.235 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.270      ; 2.310      ;
; -0.235 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.270      ; 2.310      ;
; -0.235 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.270      ; 2.310      ;
; -0.235 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.270      ; 2.310      ;
; -0.197 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.232      ; 2.310      ;
; -0.197 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.232      ; 2.310      ;
; -0.197 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.232      ; 2.310      ;
; -0.192 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.285      ; 2.368      ;
; -0.191 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.318      ;
; -0.191 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.318      ;
; -0.191 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.318      ;
; -0.191 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.318      ;
; -0.191 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.318      ;
; -0.191 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.318      ;
; -0.163 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.211      ; 2.323      ;
; -0.150 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.246      ; 2.371      ;
; -0.150 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.246      ; 2.371      ;
; -0.150 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.246      ; 2.371      ;
; -0.150 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.246      ; 2.371      ;
; -0.150 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.246      ; 2.371      ;
; -0.150 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.246      ; 2.371      ;
; -0.150 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.246      ; 2.371      ;
; -0.150 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.246      ; 2.371      ;
; -0.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.364      ;
; -0.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.364      ;
; -0.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.364      ;
; -0.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.364      ;
; -0.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.364      ;
; -0.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.364      ;
; -0.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.368      ;
; -0.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.368      ;
; -0.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.368      ;
; -0.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.368      ;
; -0.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.368      ;
; -0.068 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.612      ; 2.819      ;
; -0.068 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.612      ; 2.819      ;
; -0.013 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.612      ; 2.874      ;
; -0.013 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.612      ; 2.874      ;
; 0.026  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.270      ; 2.571      ;
; 0.026  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.270      ; 2.571      ;
; 0.026  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.270      ; 2.571      ;
; 0.026  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.270      ; 2.571      ;
; 0.026  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.270      ; 2.571      ;
; 0.026  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.270      ; 2.571      ;
; 0.026  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.270      ; 2.571      ;
; 0.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.232      ; 2.571      ;
; 0.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.232      ; 2.571      ;
; 0.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.232      ; 2.571      ;
; 0.069  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.285      ; 2.629      ;
; 0.081  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.270      ; 2.626      ;
; 0.081  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.270      ; 2.626      ;
; 0.081  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.270      ; 2.626      ;
; 0.081  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.270      ; 2.626      ;
; 0.081  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.270      ; 2.626      ;
; 0.081  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.270      ; 2.626      ;
; 0.081  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.270      ; 2.626      ;
; 0.098  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.211      ; 2.584      ;
; 0.111  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.246      ; 2.632      ;
; 0.111  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.246      ; 2.632      ;
; 0.111  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.246      ; 2.632      ;
; 0.111  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.246      ; 2.632      ;
; 0.111  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.246      ; 2.632      ;
; 0.111  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.246      ; 2.632      ;
; 0.111  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.246      ; 2.632      ;
; 0.111  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.246      ; 2.632      ;
; 0.119  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.232      ; 2.626      ;
; 0.119  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.232      ; 2.626      ;
; 0.119  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.232      ; 2.626      ;
; 0.120  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.629      ;
; 0.120  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.629      ;
; 0.120  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.629      ;
; 0.120  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.629      ;
; 0.120  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.629      ;
; 0.124  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.285      ; 2.684      ;
; 0.153  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.211      ; 2.639      ;
; 0.166  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.246      ; 2.687      ;
; 0.166  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.246      ; 2.687      ;
; 0.166  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.246      ; 2.687      ;
; 0.166  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.246      ; 2.687      ;
; 0.166  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.246      ; 2.687      ;
; 0.166  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.246      ; 2.687      ;
; 0.166  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.246      ; 2.687      ;
; 0.166  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.246      ; 2.687      ;
; 0.175  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.684      ;
; 0.175  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.684      ;
; 0.175  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.684      ;
; 0.175  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.684      ;
; 0.175  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.234      ; 2.684      ;
; 0.606  ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sys_rst_n                                         ; cam0_pclk   ; 0.000        ; 2.696      ; 3.527      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                                           ;
+-------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                     ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.788 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.618      ; 3.631      ;
; 0.788 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.614      ; 3.627      ;
; 0.788 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.618      ; 3.631      ;
; 0.788 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.618      ; 3.631      ;
; 0.788 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.618      ; 3.631      ;
; 0.788 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.618      ; 3.631      ;
; 0.788 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[4]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.614      ; 3.627      ;
; 0.788 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[2]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.614      ; 3.627      ;
; 0.788 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[0]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.614      ; 3.627      ;
; 0.788 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[11]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.614      ; 3.627      ;
; 0.788 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[9]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.614      ; 3.627      ;
; 0.788 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[13]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.614      ; 3.627      ;
; 0.789 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.611      ; 3.625      ;
; 0.789 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.611      ; 3.625      ;
; 0.789 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.611      ; 3.625      ;
; 0.789 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.611      ; 3.625      ;
; 0.789 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.611      ; 3.625      ;
; 0.795 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.604      ; 3.624      ;
; 0.795 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.604      ; 3.624      ;
; 0.796 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.603      ; 3.624      ;
; 0.796 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.603      ; 3.624      ;
; 0.796 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.604      ; 3.625      ;
; 0.796 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.603      ; 3.624      ;
; 0.796 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.602      ; 3.623      ;
; 0.796 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.598      ; 3.619      ;
; 0.796 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.603      ; 3.624      ;
; 0.796 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.603      ; 3.624      ;
; 0.797 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.602      ; 3.624      ;
; 0.797 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.602      ; 3.624      ;
; 0.797 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|scl                               ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.610      ; 3.632      ;
; 0.798 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[6]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.603      ; 3.626      ;
; 0.798 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.603      ; 3.626      ;
; 0.798 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[0]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.603      ; 3.626      ;
; 0.798 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[2]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.603      ; 3.626      ;
; 0.798 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[7]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.603      ; 3.626      ;
; 0.798 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[3]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.603      ; 3.626      ;
; 0.798 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[1]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.603      ; 3.626      ;
; 0.798 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[7]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.603      ; 3.626      ;
; 0.798 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[3]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.603      ; 3.626      ;
; 0.798 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[1]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.603      ; 3.626      ;
; 0.798 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[5]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.603      ; 3.626      ;
; 0.798 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[14]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.603      ; 3.626      ;
; 0.798 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[12]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.603      ; 3.626      ;
; 0.798 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[8]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.603      ; 3.626      ;
; 0.798 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[10]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.603      ; 3.626      ;
; 0.799 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.601      ; 3.625      ;
; 0.799 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.601      ; 3.625      ;
; 0.799 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.601      ; 3.625      ;
; 0.799 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.601      ; 3.625      ;
; 0.799 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.601      ; 3.625      ;
; 0.799 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.601      ; 3.625      ;
; 0.799 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.601      ; 3.625      ;
; 0.799 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.601      ; 3.625      ;
; 0.799 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.601      ; 3.625      ;
; 0.799 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.601      ; 3.625      ;
; 0.799 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.601      ; 3.625      ;
; 0.799 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.601      ; 3.625      ;
; 0.799 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.608      ; 3.632      ;
; 0.799 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.608      ; 3.632      ;
; 0.799 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.608      ; 3.632      ;
; 0.799 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.608      ; 3.632      ;
; 0.799 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.608      ; 3.632      ;
; 0.799 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.608      ; 3.632      ;
; 0.799 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.608      ; 3.632      ;
; 0.832 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.574      ; 3.631      ;
; 0.832 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.570      ; 3.627      ;
; 0.832 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.574      ; 3.631      ;
; 0.833 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.567      ; 3.625      ;
; 1.164 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.618      ; 3.507      ;
; 1.164 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.614      ; 3.503      ;
; 1.164 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.618      ; 3.507      ;
; 1.164 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.618      ; 3.507      ;
; 1.164 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.618      ; 3.507      ;
; 1.164 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.618      ; 3.507      ;
; 1.164 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[4]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.614      ; 3.503      ;
; 1.164 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[2]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.614      ; 3.503      ;
; 1.164 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[0]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.614      ; 3.503      ;
; 1.164 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[11]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.614      ; 3.503      ;
; 1.164 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[9]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.614      ; 3.503      ;
; 1.164 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[13]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.614      ; 3.503      ;
; 1.165 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.611      ; 3.501      ;
; 1.165 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.611      ; 3.501      ;
; 1.165 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.611      ; 3.501      ;
; 1.165 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.611      ; 3.501      ;
; 1.165 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.611      ; 3.501      ;
; 1.172 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.604      ; 3.501      ;
; 1.172 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.604      ; 3.501      ;
; 1.172 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.604      ; 3.501      ;
; 1.172 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|scl                               ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.610      ; 3.507      ;
; 1.173 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.603      ; 3.501      ;
; 1.173 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.603      ; 3.501      ;
; 1.173 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.603      ; 3.501      ;
; 1.173 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.602      ; 3.500      ;
; 1.173 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.602      ; 3.500      ;
; 1.173 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.603      ; 3.501      ;
; 1.173 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.602      ; 3.500      ;
; 1.173 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.603      ; 3.501      ;
; 1.174 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.601      ; 3.500      ;
; 1.174 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.601      ; 3.500      ;
; 1.174 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.601      ; 3.500      ;
+-------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                                           ;
+-------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                     ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.199 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.188      ; 3.612      ;
; 1.199 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.188      ; 3.612      ;
; 1.199 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.188      ; 3.612      ;
; 1.199 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.188      ; 3.612      ;
; 1.199 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.188      ; 3.612      ;
; 1.199 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.188      ; 3.612      ;
; 1.199 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.188      ; 3.612      ;
; 1.199 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.187      ; 3.611      ;
; 1.199 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.187      ; 3.611      ;
; 1.199 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.188      ; 3.612      ;
; 1.200 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.186      ; 3.611      ;
; 1.200 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.188      ; 3.613      ;
; 1.200 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.187      ; 3.612      ;
; 1.201 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.180      ; 3.606      ;
; 1.201 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.179      ; 3.605      ;
; 1.202 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.181      ; 3.608      ;
; 1.202 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.181      ; 3.608      ;
; 1.209 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.195      ; 3.629      ;
; 1.209 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.196      ; 3.630      ;
; 1.209 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.196      ; 3.630      ;
; 1.209 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.196      ; 3.630      ;
; 1.209 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.196      ; 3.630      ;
; 1.209 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.196      ; 3.630      ;
; 1.209 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.196      ; 3.630      ;
; 1.209 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.196      ; 3.630      ;
; 1.209 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.196      ; 3.630      ;
; 1.209 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.196      ; 3.630      ;
; 1.209 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.196      ; 3.630      ;
; 1.209 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.196      ; 3.630      ;
; 1.209 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.196      ; 3.630      ;
; 1.209 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.195      ; 3.629      ;
; 1.210 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.190      ; 3.625      ;
; 1.210 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.190      ; 3.625      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.191      ; 3.627      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.191      ; 3.627      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.191      ; 3.627      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.191      ; 3.627      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.191      ; 3.627      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.191      ; 3.627      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.191      ; 3.627      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.192      ; 3.628      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.192      ; 3.628      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.192      ; 3.628      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.193      ; 3.629      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.193      ; 3.629      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.192      ; 3.628      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.192      ; 3.628      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.192      ; 3.628      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.193      ; 3.629      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.193      ; 3.629      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.191      ; 3.627      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[7]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.190      ; 3.626      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[3]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.190      ; 3.626      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[1]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.190      ; 3.626      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[5]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.190      ; 3.626      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[6]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.190      ; 3.626      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.190      ; 3.626      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[0]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.190      ; 3.626      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[2]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.190      ; 3.626      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.188      ; 3.624      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[4]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.191      ; 3.627      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[2]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.191      ; 3.627      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[0]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.191      ; 3.627      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[7]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.190      ; 3.626      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[3]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.190      ; 3.626      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.185      ; 3.621      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[1]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.190      ; 3.626      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[5]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.190      ; 3.626      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[11]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.191      ; 3.627      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[9]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.190      ; 3.626      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.183      ; 3.619      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[13]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.191      ; 3.627      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.183      ; 3.619      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[14]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.191      ; 3.627      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[12]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.191      ; 3.627      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[8]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.191      ; 3.627      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[10]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.190      ; 3.626      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.191      ; 3.627      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.193      ; 3.629      ;
; 1.211 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|scl                               ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.193      ; 3.629      ;
; 1.212 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.178      ; 3.615      ;
; 1.212 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.182      ; 3.619      ;
; 1.212 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.184      ; 3.621      ;
; 1.212 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.177      ; 3.614      ;
; 1.212 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.178      ; 3.615      ;
; 1.212 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.184      ; 3.621      ;
; 1.212 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.177      ; 3.614      ;
; 1.214 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 2.179      ; 3.618      ;
; 1.573 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.188      ; 3.486      ;
; 1.573 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.188      ; 3.486      ;
; 1.573 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.188      ; 3.486      ;
; 1.573 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.188      ; 3.486      ;
; 1.573 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.188      ; 3.486      ;
; 1.573 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.188      ; 3.486      ;
; 1.573 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.188      ; 3.486      ;
; 1.573 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.187      ; 3.485      ;
; 1.573 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.186      ; 3.484      ;
; 1.573 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.187      ; 3.485      ;
; 1.573 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.188      ; 3.486      ;
; 1.574 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 2.180      ; 3.479      ;
+-------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                        ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 2.201 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.013      ; 3.519      ;
; 2.201 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.013      ; 3.519      ;
; 2.201 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.013      ; 3.519      ;
; 2.201 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[22]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.013      ; 3.519      ;
; 2.210 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[1]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.003      ; 3.518      ;
; 2.210 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[0]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.003      ; 3.518      ;
; 2.210 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[1]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.003      ; 3.518      ;
; 2.210 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[1]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.003      ; 3.518      ;
; 2.210 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[2]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.003      ; 3.518      ;
; 2.210 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[2]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.003      ; 3.518      ;
; 2.210 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[3]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.003      ; 3.518      ;
; 2.210 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[5]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.003      ; 3.518      ;
; 2.210 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[5]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.003      ; 3.518      ;
; 2.210 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[6]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.003      ; 3.518      ;
; 2.210 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[7]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.003      ; 3.518      ;
; 2.210 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[7]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.003      ; 3.518      ;
; 2.210 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[8]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.003      ; 3.518      ;
; 2.210 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[9]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.003      ; 3.518      ;
; 2.210 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[9]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.003      ; 3.518      ;
; 2.211 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[21]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.002      ; 3.518      ;
; 2.212 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                          ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.004      ; 3.521      ;
; 2.212 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[2]    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.987      ; 3.504      ;
; 2.212 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.004      ; 3.521      ;
; 2.212 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[14]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.002      ; 3.519      ;
; 2.212 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[23]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.002      ; 3.519      ;
; 2.213 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.001      ; 3.519      ;
; 2.213 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.001      ; 3.519      ;
; 2.213 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.001      ; 3.519      ;
; 2.228 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                           ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.967      ; 3.500      ;
; 2.230 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.984      ; 3.519      ;
; 2.230 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                           ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.984      ; 3.519      ;
; 2.230 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                           ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.984      ; 3.519      ;
; 2.233 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                           ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.982      ; 3.520      ;
; 2.234 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_fifo_flag                                                                                                                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.981      ; 3.520      ;
; 2.234 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.981      ; 3.520      ;
; 2.234 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~_emulated                                                                                                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.981      ; 3.520      ;
; 2.234 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~_emulated                                                                                                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.981      ; 3.520      ;
; 2.234 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~_emulated                                                                                                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.981      ; 3.520      ;
; 2.234 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~_emulated                                                                                                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.981      ; 3.520      ;
; 2.239 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~_emulated                                                                                                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.975      ; 3.519      ;
; 2.241 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.972      ; 3.518      ;
; 2.241 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_fifo_flag                                                                                                                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.973      ; 3.519      ;
; 2.241 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.973      ; 3.519      ;
; 2.241 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.972      ; 3.518      ;
; 2.241 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                                           ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.948      ; 3.494      ;
; 2.244 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[9]                                                                                                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.970      ; 3.519      ;
; 2.244 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[10]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.970      ; 3.519      ;
; 2.244 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[12]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.970      ; 3.519      ;
; 2.244 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[13]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.970      ; 3.519      ;
; 2.244 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[16]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.970      ; 3.519      ;
; 2.244 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[17]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.970      ; 3.519      ;
; 2.244 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[19]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.970      ; 3.519      ;
; 2.244 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[20]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.970      ; 3.519      ;
; 2.244 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[21]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.970      ; 3.519      ;
; 2.245 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.942      ; 3.492      ;
; 2.245 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.942      ; 3.492      ;
; 2.245 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.942      ; 3.492      ;
; 2.245 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.942      ; 3.492      ;
; 2.245 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.942      ; 3.492      ;
; 2.245 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.942      ; 3.492      ;
; 2.245 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[11]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 3.519      ;
; 2.245 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[15]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 3.519      ;
; 2.245 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[18]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.969      ; 3.519      ;
; 2.245 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                              ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.970      ; 3.520      ;
; 2.245 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                              ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.970      ; 3.520      ;
; 2.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[0]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.949      ; 3.502      ;
; 2.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[5]    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.949      ; 3.502      ;
; 2.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[1]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.949      ; 3.502      ;
; 2.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[2]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.949      ; 3.502      ;
; 2.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[4]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.950      ; 3.503      ;
; 2.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[5]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.949      ; 3.502      ;
; 2.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[5]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.949      ; 3.502      ;
; 2.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[8]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.949      ; 3.502      ;
; 2.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[8]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.949      ; 3.502      ;
; 2.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[9]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.949      ; 3.502      ;
; 2.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[10]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.949      ; 3.502      ;
; 2.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                           ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.967      ; 3.520      ;
; 2.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.967      ; 3.520      ;
; 2.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.967      ; 3.520      ;
; 2.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.967      ; 3.520      ;
; 2.248 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.967      ; 3.520      ;
; 2.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.962      ; 3.516      ;
; 2.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.962      ; 3.516      ;
; 2.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.962      ; 3.516      ;
; 2.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.962      ; 3.516      ;
; 2.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[0]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 3.518      ;
; 2.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[6]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 3.518      ;
; 2.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[5]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 3.518      ;
; 2.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[8]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 3.518      ;
; 2.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[11] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 3.518      ;
; 2.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[7]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 3.518      ;
; 2.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[2]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 3.518      ;
; 2.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[4]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 3.518      ;
; 2.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[3]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 3.518      ;
; 2.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[3]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 3.518      ;
; 2.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[8]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 3.518      ;
; 2.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[10]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 3.518      ;
; 2.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.947      ; 3.501      ;
; 2.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.947      ; 3.501      ;
; 2.249 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.947      ; 3.501      ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                    ;
+-------+-----------+------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                              ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 2.713 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.499      ; 3.517      ;
; 2.713 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.499      ; 3.517      ;
; 2.713 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.499      ; 3.517      ;
; 2.713 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.499      ; 3.517      ;
; 2.713 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.499      ; 3.517      ;
; 2.715 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 3.507      ;
; 2.715 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 3.507      ;
; 2.715 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 3.507      ;
; 2.715 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 3.507      ;
; 2.715 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 3.507      ;
; 2.715 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 3.507      ;
; 2.715 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 3.507      ;
; 2.715 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 3.507      ;
; 2.715 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 3.507      ;
; 2.715 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 3.507      ;
; 2.716 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 3.508      ;
; 2.716 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.487      ; 3.508      ;
; 2.725 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.488      ; 3.518      ;
; 2.727 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 3.515      ;
; 2.727 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 3.515      ;
; 2.727 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 3.515      ;
; 3.339 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.499      ; 3.643      ;
; 3.339 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.499      ; 3.643      ;
; 3.339 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.499      ; 3.643      ;
; 3.339 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.499      ; 3.643      ;
; 3.339 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.499      ; 3.643      ;
; 3.340 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.487      ; 3.632      ;
; 3.340 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.487      ; 3.632      ;
; 3.340 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.487      ; 3.632      ;
; 3.340 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.487      ; 3.632      ;
; 3.340 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.487      ; 3.632      ;
; 3.340 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.487      ; 3.632      ;
; 3.340 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.487      ; 3.632      ;
; 3.340 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.487      ; 3.632      ;
; 3.340 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.487      ; 3.632      ;
; 3.340 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.487      ; 3.632      ;
; 3.340 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.487      ; 3.632      ;
; 3.340 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.487      ; 3.632      ;
; 3.351 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.488      ; 3.644      ;
; 3.351 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.483      ; 3.639      ;
; 3.351 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.483      ; 3.639      ;
; 3.351 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.483      ; 3.639      ;
+-------+-----------+------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------+-------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                               ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------+-------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]                                                ;
+--------+--------------+----------------+------------+-------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cam0_pclk'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cam0_pclk ; Rise       ; cam0_pclk                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ;
; 0.038  ; 0.254        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ;
; 0.038  ; 0.254        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                       ;
; 0.054  ; 0.270        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; 0.054  ; 0.270        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; 0.054  ; 0.270        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; 0.054  ; 0.270        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ;
; 0.058  ; 0.274        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; 0.058  ; 0.274        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; 0.058  ; 0.274        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; 0.058  ; 0.274        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; 0.058  ; 0.274        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; 0.058  ; 0.274        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cam1_pclk'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cam1_pclk ; Rise       ; cam1_pclk                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ;
; 0.045  ; 0.261        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                       ;
; 0.045  ; 0.261        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                       ;
; 0.045  ; 0.261        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                       ;
; 0.045  ; 0.261        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                         ;
; 0.045  ; 0.261        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ;
; 0.045  ; 0.261        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ;
; 0.045  ; 0.261        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ;
; 0.045  ; 0.261        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ;
; 0.045  ; 0.261        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ;
; 0.045  ; 0.261        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                       ;
; 0.045  ; 0.261        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                       ;
; 0.045  ; 0.261        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                       ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_rst_n'                                                                                                             ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                       ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; sys_rst_n ; Rise       ; sys_rst_n                                                                    ;
; 0.268  ; 0.268        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57 ;
; 0.269  ; 0.269        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49 ;
; 0.269  ; 0.269        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49 ;
; 0.270  ; 0.270        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17 ;
; 0.270  ; 0.270        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21 ;
; 0.270  ; 0.270        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21 ;
; 0.270  ; 0.270        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25 ;
; 0.272  ; 0.272        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13 ;
; 0.272  ; 0.272        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53 ;
; 0.273  ; 0.273        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29 ;
; 0.273  ; 0.273        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13 ;
; 0.273  ; 0.273        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33 ;
; 0.273  ; 0.273        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37 ;
; 0.274  ; 0.274        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1  ;
; 0.275  ; 0.275        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1  ;
; 0.275  ; 0.275        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5  ;
; 0.275  ; 0.275        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5  ;
; 0.300  ; 0.300        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17 ;
; 0.301  ; 0.301        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41 ;
; 0.301  ; 0.301        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53 ;
; 0.301  ; 0.301        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29 ;
; 0.301  ; 0.301        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41 ;
; 0.302  ; 0.302        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33 ;
; 0.303  ; 0.303        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37 ;
; 0.303  ; 0.303        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57 ;
; 0.304  ; 0.304        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25 ;
; 0.304  ; 0.304        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45 ;
; 0.304  ; 0.304        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9   ;
; 0.304  ; 0.304        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9   ;
; 0.305  ; 0.305        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45 ;
; 0.314  ; 0.314        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~57|datad                     ;
; 0.315  ; 0.315        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]~49|datad                     ;
; 0.315  ; 0.315        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]~49|datad                     ;
; 0.316  ; 0.316        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~17|datad                     ;
; 0.316  ; 0.316        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~21|datad                     ;
; 0.316  ; 0.316        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~21|datad                     ;
; 0.316  ; 0.316        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~25|datad                     ;
; 0.318  ; 0.318        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~13|datad                     ;
; 0.318  ; 0.318        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~53|datad                     ;
; 0.319  ; 0.319        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~29|datad                     ;
; 0.319  ; 0.319        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~13|datad                     ;
; 0.319  ; 0.319        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~33|datad                     ;
; 0.319  ; 0.319        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~37|datad                     ;
; 0.320  ; 0.320        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~1|datad                      ;
; 0.321  ; 0.321        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~53|dataa                     ;
; 0.321  ; 0.321        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~1|datad                      ;
; 0.321  ; 0.321        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23]~5|datad                      ;
; 0.321  ; 0.321        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23]~5|datad                      ;
; 0.322  ; 0.322        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~17|datac                     ;
; 0.323  ; 0.323        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~41|datac                     ;
; 0.323  ; 0.323        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~29|datac                     ;
; 0.323  ; 0.323        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~41|datac                     ;
; 0.324  ; 0.324        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~33|datac                     ;
; 0.325  ; 0.325        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~37|datac                     ;
; 0.325  ; 0.325        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~57|datac                     ;
; 0.326  ; 0.326        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~25|datac                     ;
; 0.326  ; 0.326        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~45|datac                     ;
; 0.326  ; 0.326        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~9|datac                       ;
; 0.326  ; 0.326        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~9|datac                       ;
; 0.327  ; 0.327        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~45|datac                     ;
; 0.336  ; 0.336        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; rst_n~0clkctrl|inclk[0]                                                      ;
; 0.336  ; 0.336        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; rst_n~0clkctrl|outclk                                                        ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; rst_n~0|combout                                                              ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; rst_n~0|datad                                                                ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sys_rst_n~input|o                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sys_rst_n~input|i                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sys_rst_n~input|i                                                            ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sys_rst_n~input|o                                                            ;
; 0.628  ; 0.628        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; rst_n~0|datad                                                                ;
; 0.636  ; 0.636        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; rst_n~0|combout                                                              ;
; 0.658  ; 0.658        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; rst_n~0clkctrl|inclk[0]                                                      ;
; 0.658  ; 0.658        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; rst_n~0clkctrl|outclk                                                        ;
; 0.667  ; 0.667        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~25|datac                     ;
; 0.667  ; 0.667        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~45|datac                     ;
; 0.667  ; 0.667        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~9|datac                       ;
; 0.667  ; 0.667        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~45|datac                     ;
; 0.667  ; 0.667        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~9|datac                       ;
; 0.669  ; 0.669        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~33|datac                     ;
; 0.669  ; 0.669        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~37|datac                     ;
; 0.669  ; 0.669        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~57|datac                     ;
; 0.670  ; 0.670        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~41|datac                     ;
; 0.670  ; 0.670        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~29|datac                     ;
; 0.671  ; 0.671        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~41|datac                     ;
; 0.672  ; 0.672        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~17|datac                     ;
; 0.673  ; 0.673        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~53|dataa                     ;
; 0.673  ; 0.673        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~1|datad                      ;
; 0.673  ; 0.673        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23]~5|datad                      ;
; 0.673  ; 0.673        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~1|datad                      ;
; 0.673  ; 0.673        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23]~5|datad                      ;
; 0.674  ; 0.674        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~29|datad                     ;
; 0.674  ; 0.674        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~33|datad                     ;
; 0.674  ; 0.674        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~37|datad                     ;
; 0.675  ; 0.675        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~13|datad                     ;
; 0.675  ; 0.675        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~13|datad                     ;
; 0.675  ; 0.675        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~53|datad                     ;
; 0.677  ; 0.677        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~21|datad                     ;
; 0.677  ; 0.677        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~21|datad                     ;
; 0.677  ; 0.677        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~25|datad                     ;
; 0.677  ; 0.677        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]~49|datad                     ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[0]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[10]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[11]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[12]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[13]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[14]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[1]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[2]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[3]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[4]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[5]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[7]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[8]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[9]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[0]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[1]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[2]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[3]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[5]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[6]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[7]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|scl                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                           ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[0]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[10]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[11]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[12]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[13]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[14]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[1]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[2]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[3]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[4]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[5]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[7]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[8]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[9]                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[0]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[1]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[2]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[3]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[5]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[6]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[7]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|scl                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                           ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[0]                         ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[11]                        ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[13]                        ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[2]                         ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[4]                         ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[9]                         ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                            ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                            ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                            ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[1]  ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[1]                                ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[2]                                ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[5]                                ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[7]                                ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[8]                                ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[9]                                ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[0]                                ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[1]                                ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[2]                                ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[3]                                ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[5]                                ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[6]                                ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[7]                                ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[9]                                ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[2]    ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[21]                                                                                                               ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                          ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                        ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                    ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                    ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[14]                                                                                                               ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[22]                                                                                                               ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[23]                                                                                                               ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                      ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~_emulated                                                                                                      ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[1]    ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[2]    ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[5]    ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[1]                                ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[7]                                ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[4]                                ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[10] ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[11] ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[8]  ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[9]  ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[10]                               ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[9]                                ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb                                        ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                                         ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[15]                                                                                        ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[8]                                                                                         ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                        ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                        ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                        ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                        ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                        ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[5]    ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[5]                                ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[8]                                ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[9]                                ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[0]                                ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[10]                               ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[1]                                ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[2]                                ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[5]                                ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[8]                                ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                       ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[10]                                                                                                               ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[11]                                                                                                               ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[12]                                                                                                               ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[14]                                                                                                               ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[15]                                                                                                               ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[18]                                                                                                               ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[23]                                                                                                               ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~_emulated                                                                                                      ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~_emulated                                                                                                       ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                      ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                      ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                       ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                       ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                       ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                       ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[9]                                ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[1]                                                                                         ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[2]                                                                                         ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                        ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                      ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                      ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                       ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                       ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                       ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                       ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                       ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~_emulated                                                                                                      ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state.idle                                                                                                                       ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state.rd_keep                                                                                                                    ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                       ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                       ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                       ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[0]  ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[11] ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[2]  ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[3]  ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[4]  ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[5]  ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[6]  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0]                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1]                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2]                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3]                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4]                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5]                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6]                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7]                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8]                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9]                    ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                       ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                       ;
; 4.763 ; 4.947        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.763 ; 4.947        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.832 ; 5.048        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.832 ; 5.048        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.876 ; 5.060        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                       ;
; 4.876 ; 5.060        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                       ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0]                    ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1]                    ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2]                    ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3]                    ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4]                    ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5]                    ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6]                    ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7]                    ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8]                    ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9]                    ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.880 ; 5.064        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.965 ; 4.965        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 4.965 ; 4.965        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 4.986 ; 4.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[0]|clk                                   ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[1]|clk                                   ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[2]|clk                                   ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[3]|clk                                   ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[4]|clk                                   ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[5]|clk                                   ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[6]|clk                                   ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[7]|clk                                   ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[8]|clk                                   ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[9]|clk                                   ;
; 4.990 ; 4.990        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|dri_clk|clk                                      ;
; 4.990 ; 4.990        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u1_ov5640_dri|u_i2c_dr|dri_clk|clk                                      ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|dri_clk|clk                                      ;
; 5.009 ; 5.009        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u1_ov5640_dri|u_i2c_dr|dri_clk|clk                                      ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[0]|clk                                   ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[1]|clk                                   ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[2]|clk                                   ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[3]|clk                                   ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[4]|clk                                   ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[5]|clk                                   ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[6]|clk                                   ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[7]|clk                                   ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[8]|clk                                   ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[9]|clk                                   ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam0_data[*]    ; cam0_pclk  ; 3.871 ; 3.653 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[0]   ; cam0_pclk  ; 2.788 ; 2.813 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[1]   ; cam0_pclk  ; 2.713 ; 2.727 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[2]   ; cam0_pclk  ; 2.642 ; 2.713 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[3]   ; cam0_pclk  ; 2.328 ; 2.394 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[4]   ; cam0_pclk  ; 3.871 ; 3.653 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[5]   ; cam0_pclk  ; 2.199 ; 2.205 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[6]   ; cam0_pclk  ; 2.146 ; 2.252 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[7]   ; cam0_pclk  ; 1.813 ; 1.966 ; Rise       ; cam0_pclk                                         ;
; cam0_href       ; cam0_pclk  ; 4.458 ; 4.324 ; Rise       ; cam0_pclk                                         ;
; cam0_vsync      ; cam0_pclk  ; 2.887 ; 2.926 ; Rise       ; cam0_pclk                                         ;
; cam1_data[*]    ; cam1_pclk  ; 2.337 ; 2.362 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[0]   ; cam1_pclk  ; 2.157 ; 2.277 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[1]   ; cam1_pclk  ; 2.083 ; 2.082 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[2]   ; cam1_pclk  ; 1.853 ; 1.934 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[3]   ; cam1_pclk  ; 1.946 ; 1.959 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[4]   ; cam1_pclk  ; 1.935 ; 1.966 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[5]   ; cam1_pclk  ; 1.711 ; 1.751 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[6]   ; cam1_pclk  ; 1.759 ; 1.831 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[7]   ; cam1_pclk  ; 2.337 ; 2.362 ; Rise       ; cam1_pclk                                         ;
; cam1_href       ; cam1_pclk  ; 3.433 ; 3.292 ; Rise       ; cam1_pclk                                         ;
; cam1_vsync      ; cam1_pclk  ; 1.664 ; 1.760 ; Rise       ; cam1_pclk                                         ;
; sdram_data[*]   ; sys_clk    ; 4.508 ; 4.550 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.248 ; 4.357 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.508 ; 4.489 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.007 ; 4.129 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.155 ; 4.162 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.079 ; 4.198 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.007 ; 4.102 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.080 ; 4.145 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.239 ; 4.296 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.479 ; 4.550 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.315 ; 4.356 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.260 ; 4.315 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 3.958 ; 4.070 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.268 ; 4.304 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 3.840 ; 3.933 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.245 ; 4.288 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.355 ; 4.374 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 3.461 ; 3.750 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 4.869 ; 4.910 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 4.564 ; 4.621 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 4.212 ; 4.339 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 4.869 ; 4.910 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; cam0_data[*]    ; cam0_pclk  ; -1.220 ; -1.330 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[0]   ; cam0_pclk  ; -2.055 ; -2.146 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[1]   ; cam0_pclk  ; -2.012 ; -2.120 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[2]   ; cam0_pclk  ; -1.999 ; -2.114 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[3]   ; cam0_pclk  ; -1.727 ; -1.826 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[4]   ; cam0_pclk  ; -1.635 ; -1.686 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[5]   ; cam0_pclk  ; -1.356 ; -1.455 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[6]   ; cam0_pclk  ; -1.535 ; -1.598 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[7]   ; cam0_pclk  ; -1.220 ; -1.330 ; Rise       ; cam0_pclk                                         ;
; cam0_href       ; cam0_pclk  ; -2.163 ; -2.301 ; Rise       ; cam0_pclk                                         ;
; cam0_vsync      ; cam0_pclk  ; -2.436 ; -2.476 ; Rise       ; cam0_pclk                                         ;
; cam1_data[*]    ; cam1_pclk  ; -1.175 ; -1.238 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[0]   ; cam1_pclk  ; -1.632 ; -1.771 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[1]   ; cam1_pclk  ; -1.499 ; -1.523 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[2]   ; cam1_pclk  ; -1.400 ; -1.470 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[3]   ; cam1_pclk  ; -1.488 ; -1.493 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[4]   ; cam1_pclk  ; -1.477 ; -1.500 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[5]   ; cam1_pclk  ; -1.215 ; -1.242 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[6]   ; cam1_pclk  ; -1.175 ; -1.238 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[7]   ; cam1_pclk  ; -1.403 ; -1.507 ; Rise       ; cam1_pclk                                         ;
; cam1_href       ; cam1_pclk  ; -1.270 ; -1.268 ; Rise       ; cam1_pclk                                         ;
; cam1_vsync      ; cam1_pclk  ; -1.237 ; -1.330 ; Rise       ; cam1_pclk                                         ;
; sdram_data[*]   ; sys_clk    ; -3.106 ; -3.183 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -3.496 ; -3.592 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -3.747 ; -3.717 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -3.281 ; -3.395 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -3.407 ; -3.402 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -3.352 ; -3.463 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -3.282 ; -3.371 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -3.333 ; -3.387 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -3.490 ; -3.533 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -3.734 ; -3.800 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -3.576 ; -3.613 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -3.525 ; -3.576 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -3.235 ; -3.340 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -3.531 ; -3.564 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -3.106 ; -3.183 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -3.511 ; -3.550 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -3.616 ; -3.633 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -1.664 ; -2.050 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; -3.513 ; -3.635 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; -3.851 ; -3.906 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; -3.513 ; -3.635 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; -4.143 ; -4.183 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; lcd_de          ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.283 ; 14.067 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; lcd_pclk        ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.669  ;        ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; lcd_rgb[*]      ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 30.125 ; 29.599 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[0]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 28.270 ; 28.210 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[1]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 28.272 ; 28.215 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[2]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 28.303 ; 28.250 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[3]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 28.913 ; 28.678 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[4]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 28.858 ; 28.640 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[5]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 29.651 ; 29.301 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[6]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 29.312 ; 28.903 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[7]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 29.516 ; 29.121 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[8]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 29.675 ; 29.226 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[9]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 29.794 ; 29.360 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[10]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 30.125 ; 29.599 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[11]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 29.958 ; 29.430 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[12]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 30.099 ; 29.585 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[13]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 29.907 ; 29.387 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[14]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 29.843 ; 29.416 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[15]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 29.844 ; 29.480 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; lcd_pclk        ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;        ; 5.273  ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; cam0_scl        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 6.452  ; 6.668  ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam0_sda        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 6.442  ; 6.677  ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_scl        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 8.419  ; 8.897  ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_sda        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 7.977  ; 8.411  ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; sdram_addr[*]   ; sys_clk                                           ; 8.418  ; 8.794  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                                           ; 6.206  ; 6.586  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                                           ; 6.048  ; 6.345  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                                           ; 6.992  ; 7.670  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                                           ; 6.414  ; 6.816  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                                           ; 6.421  ; 6.865  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                                           ; 5.739  ; 5.997  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                                           ; 6.914  ; 7.344  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                                           ; 5.786  ; 6.052  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                                           ; 6.719  ; 7.301  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                                           ; 5.671  ; 5.879  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                                           ; 8.418  ; 8.794  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                                           ; 6.160  ; 6.419  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                                           ; 6.216  ; 6.553  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                                           ; 6.443  ; 6.996  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                                           ; 6.289  ; 6.480  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                                           ; 6.443  ; 6.996  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                                           ; 5.489  ; 5.726  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                                           ; 4.461  ; 4.397  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                                           ; 4.486  ; 4.620  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                                           ; 7.436  ; 7.276  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                           ; 6.177  ; 5.913  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                           ; 6.691  ; 6.279  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                           ; 6.571  ; 6.172  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                           ; 5.577  ; 5.459  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                           ; 6.661  ; 6.248  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                           ; 7.436  ; 7.276  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                           ; 6.524  ; 6.176  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                           ; 6.262  ; 6.048  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                           ; 5.489  ; 5.294  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                           ; 6.233  ; 5.968  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                           ; 6.565  ; 6.207  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                           ; 6.518  ; 6.157  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                           ; 6.108  ; 5.795  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                           ; 6.604  ; 6.276  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                           ; 6.450  ; 6.085  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                           ; 6.373  ; 6.152  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                                           ; 5.832  ; 6.118  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                                           ; 5.010  ; 5.121  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                                           ; 0.997  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                                           ;        ; 0.868  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk                                           ; 13.972 ; 13.321 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk                                           ; 8.898  ; 8.471  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_rgb[*]      ; sys_clk                                           ; 31.140 ; 30.614 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk                                           ; 29.285 ; 29.225 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk                                           ; 29.287 ; 29.230 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk                                           ; 29.318 ; 29.265 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk                                           ; 29.928 ; 29.693 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk                                           ; 29.873 ; 29.655 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk                                           ; 30.666 ; 30.316 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk                                           ; 30.327 ; 29.918 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk                                           ; 30.531 ; 30.136 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk                                           ; 30.690 ; 30.241 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk                                           ; 30.809 ; 30.375 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk                                           ; 31.140 ; 30.614 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk                                           ; 30.973 ; 30.445 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk                                           ; 31.114 ; 30.600 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk                                           ; 30.922 ; 30.402 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk                                           ; 30.858 ; 30.431 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk                                           ; 30.859 ; 30.495 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk                                           ; 6.677  ; 6.278  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; lcd_de          ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.109 ; 10.692 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; lcd_pclk        ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.441  ;        ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; lcd_rgb[*]      ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 9.385  ; 8.981  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[0]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.230 ; 9.882  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[1]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.018 ; 9.617  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[2]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 9.900  ; 9.534  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[3]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.156 ; 10.730 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[4]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.844 ; 10.236 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[5]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 9.742  ; 9.415  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[6]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 9.653  ; 9.196  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[7]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 9.393  ; 8.981  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[8]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 9.385  ; 9.019  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[9]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 9.416  ; 9.054  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[10]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 9.785  ; 9.320  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[11]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 9.746  ; 9.256  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[12]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 9.960  ; 9.435  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[13]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.454 ; 9.878  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[14]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.028 ; 9.634  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[15]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.152 ; 9.761  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; lcd_pclk        ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;        ; 5.058  ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; cam0_scl        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 6.182  ; 6.390  ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam0_sda        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 6.172  ; 6.399  ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_scl        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 8.070  ; 8.530  ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_sda        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 7.645  ; 8.063  ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; sdram_addr[*]   ; sys_clk                                           ; 5.095  ; 5.296  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                                           ; 5.608  ; 5.974  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                                           ; 5.455  ; 5.742  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                                           ; 6.362  ; 7.015  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                                           ; 5.807  ; 6.194  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                                           ; 5.814  ; 6.241  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                                           ; 5.161  ; 5.410  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                                           ; 6.286  ; 6.700  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                                           ; 5.205  ; 5.462  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                                           ; 6.102  ; 6.662  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                                           ; 5.095  ; 5.296  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                                           ; 7.781  ; 8.140  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                                           ; 5.564  ; 5.814  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                                           ; 5.617  ; 5.943  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                                           ; 5.685  ; 5.869  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                                           ; 5.685  ; 5.869  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                                           ; 5.833  ; 6.364  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                                           ; 4.920  ; 5.149  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                                           ; 3.934  ; 3.871  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                                           ; 3.956  ; 4.086  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                                           ; 4.921  ; 4.732  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                           ; 5.581  ; 5.326  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                           ; 6.072  ; 5.675  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                           ; 5.956  ; 5.572  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                           ; 5.001  ; 4.887  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                           ; 6.043  ; 5.645  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                           ; 6.837  ; 6.685  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                           ; 5.914  ; 5.579  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                           ; 5.659  ; 5.453  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                           ; 4.921  ; 4.732  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                           ; 5.632  ; 5.377  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                           ; 5.955  ; 5.610  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                           ; 5.910  ; 5.562  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                           ; 5.516  ; 5.214  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                           ; 5.992  ; 5.675  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                           ; 5.844  ; 5.492  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                           ; 5.770  ; 5.556  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                                           ; 5.245  ; 5.520  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                                           ; 4.456  ; 4.563  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                                           ; 0.536  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                                           ;        ; 0.412  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk                                           ; 9.512  ; 9.046  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk                                           ; 5.555  ; 5.197  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_rgb[*]      ; sys_clk                                           ; 5.610  ; 5.592  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk                                           ; 5.610  ; 5.592  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk                                           ; 5.612  ; 5.597  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk                                           ; 5.642  ; 5.631  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk                                           ; 6.227  ; 6.042  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk                                           ; 6.174  ; 6.005  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk                                           ; 7.937  ; 7.580  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk                                           ; 7.611  ; 7.199  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk                                           ; 7.769  ; 7.335  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk                                           ; 7.960  ; 7.509  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk                                           ; 8.037  ; 7.564  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk                                           ; 8.353  ; 7.792  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk                                           ; 8.231  ; 7.704  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk                                           ; 8.328  ; 7.779  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk                                           ; 8.183  ; 7.663  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk                                           ; 8.068  ; 7.594  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk                                           ; 8.059  ; 7.709  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk                                           ; 6.024  ; 5.633  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                    ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 13.565 ; 13.472 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[0]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.591 ; 14.498 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[1]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.379 ; 14.286 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[2]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.379 ; 14.286 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[3]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.381 ; 14.288 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[4]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.381 ; 14.288 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[5]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 13.565 ; 13.472 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[6]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.287 ; 14.194 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[7]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.287 ; 14.194 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[8]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.591 ; 14.498 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[9]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.558 ; 14.465 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[10]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.591 ; 14.498 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[11]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.231 ; 14.138 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[12]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.231 ; 14.138 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[13]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.214 ; 14.121 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[14]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.214 ; 14.121 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[15]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 13.565 ; 13.472 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; cam0_sda        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 6.061  ; 5.968  ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_sda        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 8.041  ; 7.948  ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; sdram_data[*]   ; sys_clk                                           ; 5.969  ; 5.894  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                           ; 6.049  ; 5.956  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                           ; 6.507  ; 6.432  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                           ; 6.616  ; 6.541  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                           ; 6.231  ; 6.156  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                           ; 5.969  ; 5.894  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                           ; 7.903  ; 7.876  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                           ; 6.049  ; 5.956  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                           ; 6.231  ; 6.156  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                           ; 6.484  ; 6.385  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                           ; 5.997  ; 5.922  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                           ; 6.098  ; 5.999  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                           ; 6.037  ; 5.938  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                           ; 6.098  ; 5.999  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                           ; 6.098  ; 5.999  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                           ; 6.070  ; 5.971  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                           ; 6.070  ; 5.971  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk                                           ; 13.254 ; 13.161 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk                                           ; 14.280 ; 14.187 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk                                           ; 14.068 ; 13.975 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk                                           ; 14.068 ; 13.975 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk                                           ; 14.070 ; 13.977 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk                                           ; 14.070 ; 13.977 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk                                           ; 13.254 ; 13.161 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk                                           ; 13.976 ; 13.883 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk                                           ; 13.976 ; 13.883 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk                                           ; 14.280 ; 14.187 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk                                           ; 14.247 ; 14.154 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk                                           ; 14.280 ; 14.187 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk                                           ; 13.920 ; 13.827 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk                                           ; 13.920 ; 13.827 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk                                           ; 13.903 ; 13.810 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk                                           ; 13.903 ; 13.810 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk                                           ; 13.254 ; 13.161 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                            ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.404 ; 10.311 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[0]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.389 ; 11.296 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[1]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.186 ; 11.093 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[2]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.186 ; 11.093 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[3]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.187 ; 11.094 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[4]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.187 ; 11.094 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[5]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.404 ; 10.311 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[6]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.097 ; 11.004 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[7]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.097 ; 11.004 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[8]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.389 ; 11.296 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[9]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.357 ; 11.264 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[10]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.389 ; 11.296 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[11]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.044 ; 10.951 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[12]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.044 ; 10.951 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[13]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.027 ; 10.934 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[14]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 11.027 ; 10.934 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[15]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.404 ; 10.311 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; cam0_sda        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 5.792  ; 5.699  ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_sda        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 7.692  ; 7.599  ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; sdram_data[*]   ; sys_clk                                           ; 5.409  ; 5.334  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                           ; 5.444  ; 5.351  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                           ; 5.925  ; 5.850  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                           ; 6.030  ; 5.955  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                           ; 5.661  ; 5.586  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                           ; 5.409  ; 5.334  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                           ; 7.317  ; 7.290  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                           ; 5.444  ; 5.351  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                           ; 5.661  ; 5.586  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                           ; 5.907  ; 5.808  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                           ; 5.435  ; 5.360  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                           ; 5.536  ; 5.437  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                           ; 5.478  ; 5.379  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                           ; 5.536  ; 5.437  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                           ; 5.536  ; 5.437  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                           ; 5.510  ; 5.411  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                           ; 5.510  ; 5.411  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk                                           ; 8.807  ; 8.714  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk                                           ; 9.792  ; 9.699  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk                                           ; 9.589  ; 9.496  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk                                           ; 9.589  ; 9.496  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk                                           ; 9.590  ; 9.497  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk                                           ; 9.590  ; 9.497  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk                                           ; 8.807  ; 8.714  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk                                           ; 9.500  ; 9.407  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk                                           ; 9.500  ; 9.407  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk                                           ; 9.792  ; 9.699  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk                                           ; 9.760  ; 9.667  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk                                           ; 9.792  ; 9.699  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk                                           ; 9.447  ; 9.354  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk                                           ; 9.447  ; 9.354  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk                                           ; 9.430  ; 9.337  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk                                           ; 9.430  ; 9.337  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk                                           ; 8.807  ; 8.714  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                         ;
+-----------------+---------------------------------------------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port                                        ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+---------------------------------------------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 13.330    ; 13.423    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[0]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.261    ; 14.354    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[1]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.089    ; 14.182    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[2]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.089    ; 14.182    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[3]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.090    ; 14.183    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[4]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.090    ; 14.183    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[5]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 13.330    ; 13.423    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[6]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 13.945    ; 14.038    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[7]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 13.945    ; 14.038    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[8]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.261    ; 14.354    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[9]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.193    ; 14.286    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[10]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.261    ; 14.354    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[11]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 13.890    ; 13.983    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[12]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 13.890    ; 13.983    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[13]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 13.867    ; 13.960    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[14]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 13.867    ; 13.960    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[15]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 13.330    ; 13.423    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; cam0_sda        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 5.902     ; 5.995     ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_sda        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 7.731     ; 7.824     ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; sdram_data[*]   ; sys_clk                                           ; 5.732     ; 5.807     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                           ; 5.803     ; 5.896     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                           ; 6.150     ; 6.225     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                           ; 6.239     ; 6.314     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                           ; 5.920     ; 5.995     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                           ; 5.732     ; 5.807     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                           ; 7.577     ; 7.604     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                           ; 5.803     ; 5.896     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                           ; 5.920     ; 5.995     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                           ; 6.166     ; 6.265     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                           ; 5.734     ; 5.809     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                           ; 5.811     ; 5.910     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                           ; 5.775     ; 5.874     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                           ; 5.811     ; 5.910     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                           ; 5.811     ; 5.910     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                           ; 5.809     ; 5.908     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                           ; 5.809     ; 5.908     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk                                           ; 12.584    ; 12.677    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk                                           ; 13.515    ; 13.608    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk                                           ; 13.343    ; 13.436    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk                                           ; 13.343    ; 13.436    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk                                           ; 13.344    ; 13.437    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk                                           ; 13.344    ; 13.437    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk                                           ; 12.584    ; 12.677    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk                                           ; 13.199    ; 13.292    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk                                           ; 13.199    ; 13.292    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk                                           ; 13.515    ; 13.608    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk                                           ; 13.447    ; 13.540    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk                                           ; 13.515    ; 13.608    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk                                           ; 13.144    ; 13.237    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk                                           ; 13.144    ; 13.237    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk                                           ; 13.121    ; 13.214    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk                                           ; 13.121    ; 13.214    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk                                           ; 12.584    ; 12.677    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------------------------------+-----------+-----------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                 ;
+-----------------+---------------------------------------------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port                                        ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+---------------------------------------------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 9.967     ; 10.060    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[0]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.860    ; 10.953    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[1]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.695    ; 10.788    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[2]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.695    ; 10.788    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[3]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.696    ; 10.789    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[4]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.696    ; 10.789    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[5]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 9.967     ; 10.060    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[6]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.557    ; 10.650    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[7]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.557    ; 10.650    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[8]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.860    ; 10.953    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[9]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.795    ; 10.888    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[10]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.860    ; 10.953    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[11]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.504    ; 10.597    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[12]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.504    ; 10.597    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[13]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.482    ; 10.575    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[14]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 10.482    ; 10.575    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[15]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 9.967     ; 10.060    ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; cam0_sda        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 5.635     ; 5.728     ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_sda        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 7.391     ; 7.484     ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; sdram_data[*]   ; sys_clk                                           ; 5.178     ; 5.253     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                           ; 5.203     ; 5.296     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                           ; 5.579     ; 5.654     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                           ; 5.665     ; 5.740     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                           ; 5.359     ; 5.434     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                           ; 5.178     ; 5.253     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                           ; 7.002     ; 7.029     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                           ; 5.203     ; 5.296     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                           ; 5.359     ; 5.434     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                           ; 5.598     ; 5.697     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                           ; 5.180     ; 5.255     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                           ; 5.257     ; 5.356     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                           ; 5.223     ; 5.322     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                           ; 5.257     ; 5.356     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                           ; 5.257     ; 5.356     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                           ; 5.255     ; 5.354     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                           ; 5.255     ; 5.354     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk                                           ; 8.321     ; 8.414     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk                                           ; 9.214     ; 9.307     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk                                           ; 9.049     ; 9.142     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk                                           ; 9.049     ; 9.142     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk                                           ; 9.050     ; 9.143     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk                                           ; 9.050     ; 9.143     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk                                           ; 8.321     ; 8.414     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk                                           ; 8.911     ; 9.004     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk                                           ; 8.911     ; 9.004     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk                                           ; 9.214     ; 9.307     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk                                           ; 9.149     ; 9.242     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk                                           ; 9.214     ; 9.307     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk                                           ; 8.858     ; 8.951     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk                                           ; 8.858     ; 8.951     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk                                           ; 8.836     ; 8.929     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk                                           ; 8.836     ; 8.929     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk                                           ; 8.321     ; 8.414     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------------------------------+-----------+-----------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; -2.849 ; -329.110      ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -2.368 ; -77.671       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -1.417 ; -50.292       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -1.198 ; -37.929       ;
; cam1_pclk                                         ; -0.611 ; -13.714       ;
; cam0_pclk                                         ; -0.573 ; -13.989       ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.067  ; 0.000         ;
; sys_rst_n                                         ; 0.474  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; -1.184 ; -4.065        ;
; sys_rst_n                                         ; -0.809 ; -20.848       ;
; cam0_pclk                                         ; -0.787 ; -1.177        ;
; cam1_pclk                                         ; -0.665 ; -1.046        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.063 ; -0.147        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.159  ; 0.000         ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.176  ; 0.000         ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.184  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -1.959 ; -931.845      ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -1.854 ; -38.824       ;
; cam0_pclk                                         ; -1.191 ; -64.234       ;
; cam1_pclk                                         ; -1.004 ; -53.672       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.251 ; -21.881       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.251 ; -7.463        ;
; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; -0.051 ; -1.614        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; cam1_pclk                                         ; -0.521 ; -15.012       ;
; cam0_pclk                                         ; -0.388 ; -8.810        ;
; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; -0.180 ; -22.136       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.595  ; 0.000         ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.815  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.258  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.475  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; cam1_pclk                                         ; -3.000 ; -101.192      ;
; cam0_pclk                                         ; -3.000 ; -98.738       ;
; sys_rst_n                                         ; -3.000 ; -3.000        ;
; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; -1.000 ; -135.000      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -1.000 ; -88.000       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -1.000 ; -88.000       ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.734  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.756  ; 0.000         ;
; sys_clk                                           ; 9.594  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.849 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.649      ; 5.405      ;
; -2.848 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.649      ; 5.404      ;
; -2.807 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.473      ;
; -2.807 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.473      ;
; -2.807 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.473      ;
; -2.807 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.473      ;
; -2.776 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.442      ;
; -2.776 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.442      ;
; -2.776 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.442      ;
; -2.776 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.442      ;
; -2.757 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.642      ; 5.306      ;
; -2.757 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.642      ; 5.306      ;
; -2.757 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.642      ; 5.306      ;
; -2.757 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.642      ; 5.306      ;
; -2.701 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.646      ; 5.254      ;
; -2.701 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.646      ; 5.254      ;
; -2.698 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.649      ; 5.254      ;
; -2.684 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.649      ; 5.240      ;
; -2.645 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.642      ; 5.194      ;
; -2.645 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.311      ;
; -2.645 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.311      ;
; -2.645 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.311      ;
; -2.645 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.311      ;
; -2.645 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.649      ; 5.201      ;
; -2.644 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.649      ; 5.200      ;
; -2.643 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.788      ; 5.360      ;
; -2.640 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.792      ; 5.307      ;
; -2.640 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.792      ; 5.307      ;
; -2.640 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.792      ; 5.307      ;
; -2.640 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.792      ; 5.307      ;
; -2.632 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.788      ; 5.295      ;
; -2.632 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.788      ; 5.295      ;
; -2.632 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.788      ; 5.295      ;
; -2.632 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.788      ; 5.295      ;
; -2.631 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.790      ; 5.350      ;
; -2.618 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.646      ; 5.171      ;
; -2.617 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.646      ; 5.170      ;
; -2.615 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.646      ; 5.168      ;
; -2.608 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.792      ; 5.329      ;
; -2.605 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.649      ; 5.161      ;
; -2.604 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.649      ; 5.160      ;
; -2.603 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.269      ;
; -2.603 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.269      ;
; -2.603 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.269      ;
; -2.603 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.269      ;
; -2.599 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.319      ;
; -2.592 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.649      ; 5.148      ;
; -2.592 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.649      ; 5.148      ;
; -2.592 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.649      ; 5.148      ;
; -2.592 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.649      ; 5.148      ;
; -2.592 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.649      ; 5.148      ;
; -2.592 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.649      ; 5.148      ;
; -2.588 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.254      ;
; -2.588 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.254      ;
; -2.588 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.254      ;
; -2.588 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.254      ;
; -2.576 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.649      ; 5.132      ;
; -2.575 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.790      ; 5.240      ;
; -2.575 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.790      ; 5.240      ;
; -2.575 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.790      ; 5.240      ;
; -2.575 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.790      ; 5.240      ;
; -2.574 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.649      ; 5.130      ;
; -2.573 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.649      ; 5.129      ;
; -2.572 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.238      ;
; -2.572 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.238      ;
; -2.572 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.238      ;
; -2.572 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.238      ;
; -2.564 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.649      ; 5.120      ;
; -2.563 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.229      ;
; -2.563 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.229      ;
; -2.563 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.229      ;
; -2.563 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.229      ;
; -2.561 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.281      ;
; -2.556 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.646      ; 5.109      ;
; -2.554 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.646      ; 5.107      ;
; -2.553 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.649      ; 5.109      ;
; -2.553 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.642      ; 5.102      ;
; -2.553 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.642      ; 5.102      ;
; -2.553 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.642      ; 5.102      ;
; -2.553 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.642      ; 5.102      ;
; -2.545 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.790      ; 5.264      ;
; -2.539 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.646      ; 5.092      ;
; -2.534 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.254      ;
; -2.533 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.649      ; 5.089      ;
; -2.532 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.198      ;
; -2.532 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.198      ;
; -2.532 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.198      ;
; -2.532 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.198      ;
; -2.529 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.791      ; 5.249      ;
; -2.517 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.649      ; 5.073      ;
; -2.515 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.650      ; 5.072      ;
; -2.513 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.642      ; 5.062      ;
; -2.513 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.642      ; 5.062      ;
; -2.513 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.642      ; 5.062      ;
; -2.513 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.642      ; 5.062      ;
; -2.502 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.646      ; 5.055      ;
; -2.497 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.646      ; 5.050      ;
; -2.497 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.646      ; 5.050      ;
; -2.494 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.649      ; 5.050      ;
; -2.480 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 1.000        ; 1.649      ; 5.036      ;
+--------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                ; Launch Clock                        ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.368 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.941     ; 1.364      ;
; -2.174 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.941     ; 1.170      ;
; -2.146 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.941     ; 1.142      ;
; -2.136 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.941     ; 1.132      ;
; -2.113 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.941     ; 1.109      ;
; -2.110 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.941     ; 1.106      ;
; -2.110 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.941     ; 1.106      ;
; -2.092 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.941     ; 1.088      ;
; -2.044 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.941     ; 1.040      ;
; -2.031 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.941     ; 1.027      ;
; -2.017 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.936     ; 1.018      ;
; -1.988 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.748     ; 1.177      ;
; -1.983 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.936     ; 0.984      ;
; -1.982 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.936     ; 0.983      ;
; -1.977 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.748     ; 1.166      ;
; -1.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.936     ; 0.951      ;
; -1.944 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.941     ; 0.940      ;
; -1.943 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.936     ; 0.944      ;
; -1.924 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[5]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.936     ; 0.925      ;
; -1.894 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.941     ; 0.890      ;
; -1.865 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.748     ; 1.054      ;
; -1.803 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.748     ; 0.992      ;
; -1.749 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[5]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.748     ; 0.938      ;
; -1.741 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37                                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.726     ; 0.942      ;
; -1.726 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37                                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.665     ; 0.988      ;
; -1.703 ; sys_rst_n                                                                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.053      ; 2.183      ;
; -1.664 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.748     ; 0.853      ;
; -1.626 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33                                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.651     ; 0.902      ;
; -1.620 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33                                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.712     ; 0.835      ;
; -1.613 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41                                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.720     ; 0.820      ;
; -1.604 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.908     ; 0.623      ;
; -1.581 ; sys_rst_n                                                                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                         ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.063      ; 2.071      ;
; -1.579 ; sys_rst_n                                                                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.069      ; 2.075      ;
; -1.575 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.902     ; 0.600      ;
; -1.573 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.908     ; 0.592      ;
; -1.573 ; sys_rst_n                                                                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.069      ; 2.069      ;
; -1.560 ; sys_rst_n                                                                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.079      ; 2.066      ;
; -1.547 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21                                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.650     ; 0.824      ;
; -1.544 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57                                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                         ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.703     ; 0.768      ;
; -1.540 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41                                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.722     ; 0.745      ;
; -1.535 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49                                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                         ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.635     ; 0.827      ;
; -1.524 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53                                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                         ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.799     ; 0.652      ;
; -1.521 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13                                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 0.824      ;
; -1.521 ; sys_rst_n                                                                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                            ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.070      ; 2.018      ;
; -1.516 ; sys_rst_n                                                                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                            ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.070      ; 2.013      ;
; -1.504 ; sys_rst_n                                                                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                         ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.076      ; 2.007      ;
; -1.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.905     ; 0.524      ;
; -1.498 ; sys_rst_n                                                                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.069      ; 1.994      ;
; -1.486 ; sys_rst_n                                                                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                         ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.076      ; 1.989      ;
; -1.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.919     ; 0.493      ;
; -1.482 ; sys_rst_n                                                                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.079      ; 1.988      ;
; -1.478 ; sys_rst_n                                                                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.079      ; 1.984      ;
; -1.475 ; sys_rst_n                                                                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.076      ; 1.978      ;
; -1.471 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21                                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.648     ; 0.750      ;
; -1.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49                                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                         ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.637     ; 0.760      ;
; -1.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.998     ; 0.392      ;
; -1.446 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45                                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.720     ; 0.653      ;
; -1.442 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9                                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.716     ; 0.653      ;
; -1.439 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25                                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.716     ; 0.650      ;
; -1.434 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57                                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                         ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.631     ; 0.730      ;
; -1.433 ; sys_rst_n                                                                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.053      ; 1.913      ;
; -1.423 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.847     ; 0.503      ;
; -1.411 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.848     ; 0.490      ;
; -1.406 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.835     ; 0.498      ;
; -1.403 ; sys_rst_n                                                                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.069      ; 1.899      ;
; -1.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.826     ; 0.503      ;
; -1.399 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.841     ; 0.485      ;
; -1.386 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.131     ; 1.182      ;
; -1.386 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.837     ; 0.476      ;
; -1.379 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.315     ; 0.991      ;
; -1.378 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.315     ; 0.990      ;
; -1.377 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17                                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.649     ; 0.655      ;
; -1.376 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29                                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.650     ; 0.653      ;
; -1.373 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.910     ; 0.390      ;
; -1.370 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                            ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.642     ; 0.655      ;
; -1.369 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45                                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.719     ; 0.577      ;
; -1.368 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                            ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.643     ; 0.652      ;
; -1.365 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53                                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                         ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.629     ; 0.663      ;
; -1.365 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9                                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.715     ; 0.577      ;
; -1.364 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13                                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.627     ; 0.664      ;
; -1.364 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17                                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.713     ; 0.578      ;
; -1.360 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.842     ; 0.445      ;
; -1.360 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29                                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.712     ; 0.575      ;
; -1.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.823     ; 0.431      ;
; -1.319 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.643     ; 0.603      ;
; -1.316 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.836     ; 0.407      ;
; -1.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.836     ; 0.405      ;
; -1.311 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~_emulated                                                                     ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.739     ; 0.499      ;
; -1.306 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.315     ; 0.918      ;
; -1.305 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.315     ; 0.917      ;
; -1.291 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                            ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.643     ; 0.575      ;
; -1.284 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5                                                                    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                            ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.640     ; 0.571      ;
; -1.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.621     ; 0.588      ;
; -1.281 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~_emulated                                                                     ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.729     ; 0.479      ;
; -1.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_msb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.131     ; 1.076      ;
; -1.276 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25                                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.629     ; 0.574      ;
; -1.272 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~_emulated                                                                    ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.722     ; 0.477      ;
; -1.265 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.315     ; 0.877      ;
; -1.260 ; sys_rst_n                                                                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                          ; sys_rst_n                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.077      ; 1.764      ;
; -1.235 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; cam1_pclk                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.315     ; 0.847      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.417 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.000      ; 2.824      ;
; -1.320 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.007      ; 2.734      ;
; -1.263 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.007      ; 2.677      ;
; -1.261 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.043     ; 2.205      ;
; -1.241 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.006      ; 2.654      ;
; -1.218 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.006      ; 2.631      ;
; -1.213 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.000      ; 2.620      ;
; -1.179 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.039     ; 2.127      ;
; -1.170 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 0.999      ; 2.576      ;
; -1.170 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.042     ; 2.115      ;
; -1.157 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.042     ; 2.102      ;
; -1.150 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.004      ; 2.561      ;
; -1.142 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 2.091      ;
; -1.122 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.006      ; 2.535      ;
; -1.117 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.040     ; 2.064      ;
; -1.112 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.005      ; 2.524      ;
; -1.111 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.044     ; 2.054      ;
; -1.109 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.005      ; 2.521      ;
; -1.102 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.007      ; 2.516      ;
; -1.097 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.005      ; 2.509      ;
; -1.097 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.044     ; 2.040      ;
; -1.092 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.042     ; 2.037      ;
; -1.089 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.043     ; 2.033      ;
; -1.089 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 2.038      ;
; -1.089 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.043     ; 2.033      ;
; -1.086 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 2.035      ;
; -1.085 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.006      ; 2.498      ;
; -1.083 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.037     ; 2.033      ;
; -1.074 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 0.999      ; 2.480      ;
; -1.073 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.006      ; 2.486      ;
; -1.073 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.041     ; 2.019      ;
; -1.065 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.039     ; 2.013      ;
; -1.063 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.040     ; 2.010      ;
; -1.060 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.006      ; 2.473      ;
; -1.059 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.043     ; 2.003      ;
; -1.055 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 2.004      ;
; -1.054 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.004      ; 2.465      ;
; -1.054 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.043     ; 1.998      ;
; -1.053 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.005      ; 2.465      ;
; -1.051 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.043     ; 1.995      ;
; -1.046 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.044     ; 1.989      ;
; -1.046 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 1.995      ;
; -1.042 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.044     ; 1.985      ;
; -1.041 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.039     ; 1.989      ;
; -1.038 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.040     ; 1.985      ;
; -1.036 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.004      ; 2.447      ;
; -1.036 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.043     ; 1.980      ;
; -1.033 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.045     ; 1.975      ;
; -1.033 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.043     ; 1.977      ;
; -1.032 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.037     ; 1.982      ;
; -1.029 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.039     ; 1.977      ;
; -1.023 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 1.972      ;
; -1.023 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.037     ; 1.973      ;
; -1.021 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.040     ; 1.968      ;
; -1.020 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.043     ; 1.964      ;
; -1.020 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.045     ; 1.962      ;
; -1.019 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.039     ; 1.967      ;
; -1.017 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 1.966      ;
; -1.016 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.041     ; 1.962      ;
; -1.015 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.048     ; 1.954      ;
; -1.015 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.045     ; 1.957      ;
; -1.015 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.037     ; 1.965      ;
; -1.013 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.039     ; 1.961      ;
; -1.012 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 1.961      ;
; -1.012 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.041     ; 1.958      ;
; -1.008 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.045     ; 1.950      ;
; -1.007 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 1.956      ;
; -1.003 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.039     ; 1.951      ;
; -0.999 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[10]                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.037     ; 1.949      ;
; -0.995 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 1.944      ;
; -0.992 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.044     ; 1.935      ;
; -0.992 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.043     ; 1.936      ;
; -0.989 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.045     ; 1.931      ;
; -0.987 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.005      ; 2.399      ;
; -0.986 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 1.935      ;
; -0.986 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 1.935      ;
; -0.986 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.044     ; 1.929      ;
; -0.981 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.042     ; 1.926      ;
; -0.981 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.043     ; 1.925      ;
; -0.975 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.042     ; 1.920      ;
; -0.970 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.048     ; 1.909      ;
; -0.969 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 1.918      ;
; -0.964 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.045     ; 1.906      ;
; -0.964 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.045     ; 1.906      ;
; -0.957 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.043     ; 1.901      ;
; -0.955 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 1.904      ;
; -0.955 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.040     ; 1.902      ;
; -0.952 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.000      ; 2.359      ;
; -0.952 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.039     ; 1.900      ;
; -0.952 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 1.901      ;
; -0.950 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 1.899      ;
; -0.948 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 1.897      ;
; -0.946 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.041     ; 1.892      ;
; -0.945 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.050     ; 1.882      ;
; -0.943 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.041     ; 1.889      ;
; -0.942 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.048     ; 1.881      ;
; -0.940 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.040     ; 1.887      ;
; -0.928 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 1.877      ;
; -0.925 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.050     ; 1.862      ;
; -0.925 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.044     ; 1.868      ;
+--------+--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.198 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.002      ; 2.607      ;
; -1.196 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 2.145      ;
; -1.180 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 2.129      ;
; -1.170 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.002      ; 2.579      ;
; -1.169 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.035     ; 2.121      ;
; -1.169 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 2.118      ;
; -1.144 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 2.093      ;
; -1.144 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.035     ; 2.096      ;
; -1.140 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 2.089      ;
; -1.132 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.034     ; 2.085      ;
; -1.130 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.040     ; 2.077      ;
; -1.128 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.002      ; 2.537      ;
; -1.119 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.003      ; 2.529      ;
; -1.114 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.035     ; 2.066      ;
; -1.113 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.002      ; 2.522      ;
; -1.105 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.004      ; 2.516      ;
; -1.088 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.004      ; 2.499      ;
; -1.087 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.008      ; 2.502      ;
; -1.087 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.034     ; 2.040      ;
; -1.082 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.002      ; 2.491      ;
; -1.071 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.002      ; 2.480      ;
; -1.065 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.007      ; 2.479      ;
; -1.064 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 1.980      ;
; -1.064 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 2.013      ;
; -1.063 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.040     ; 2.010      ;
; -1.063 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.040     ; 2.010      ;
; -1.056 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.039     ; 2.004      ;
; -1.055 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.008      ; 2.470      ;
; -1.048 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.004      ; 2.459      ;
; -1.047 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.040     ; 1.994      ;
; -1.047 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.040     ; 1.994      ;
; -1.046 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 1.995      ;
; -1.037 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.040     ; 1.984      ;
; -1.031 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.035     ; 1.983      ;
; -1.029 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.040     ; 1.976      ;
; -1.028 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.039     ; 1.976      ;
; -1.027 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 1.976      ;
; -1.023 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.040     ; 1.970      ;
; -1.020 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 1.969      ;
; -1.015 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.034     ; 1.968      ;
; -1.014 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.004      ; 2.425      ;
; -1.009 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.034     ; 1.962      ;
; -1.008 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.003      ; 2.418      ;
; -1.006 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.039     ; 1.954      ;
; -1.003 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.040     ; 1.950      ;
; -1.000 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.034     ; 1.953      ;
; -0.997 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.007      ; 2.411      ;
; -0.993 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.003      ; 2.403      ;
; -0.993 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.039     ; 1.941      ;
; -0.982 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.007      ; 2.396      ;
; -0.976 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.040     ; 1.923      ;
; -0.975 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.004      ; 2.386      ;
; -0.971 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.044     ; 1.914      ;
; -0.970 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.040     ; 1.917      ;
; -0.952 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.181      ; 2.120      ;
; -0.941 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.004      ; 2.352      ;
; -0.935 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 1.851      ;
; -0.929 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 1.878      ;
; -0.928 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.044     ; 1.871      ;
; -0.927 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.002      ; 2.336      ;
; -0.927 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 1.876      ;
; -0.927 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.034     ; 1.880      ;
; -0.923 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.008      ; 2.338      ;
; -0.922 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.035     ; 1.874      ;
; -0.899 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.040     ; 1.846      ;
; -0.899 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.039     ; 1.847      ;
; -0.897 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.040     ; 1.844      ;
; -0.894 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.181      ; 2.062      ;
; -0.891 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.047     ; 1.831      ;
; -0.886 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.039     ; 1.834      ;
; -0.881 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.040     ; 1.828      ;
; -0.878 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.002      ; 2.287      ;
; -0.876 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.034     ; 1.829      ;
; -0.862 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.039     ; 1.810      ;
; -0.846 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 1.795      ;
; -0.844 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.034     ; 1.797      ;
; -0.843 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.077     ; 1.753      ;
; -0.840 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.038     ; 1.789      ;
; -0.837 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.040     ; 1.784      ;
; -0.833 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.034     ; 1.786      ;
; -0.820 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.181      ; 1.988      ;
; -0.820 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.181      ; 1.988      ;
; -0.813 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 1.729      ;
; -0.802 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.181      ; 1.970      ;
; -0.784 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.181      ; 1.952      ;
; -0.783 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.181      ; 1.951      ;
; -0.779 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.034     ; 1.732      ;
; -0.777 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.180      ; 1.944      ;
; -0.777 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.181      ; 1.945      ;
; -0.767 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.181      ; 1.935      ;
; -0.761 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.181      ; 1.929      ;
; -0.755 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.181      ; 1.923      ;
; -0.754 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 1.670      ;
; -0.754 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.181      ; 1.922      ;
; -0.750 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|scl                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.021     ; 1.716      ;
; -0.747 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.180      ; 1.914      ;
; -0.746 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 1.662      ;
; -0.740 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                        ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.002      ; 2.149      ;
; -0.740 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 0.180      ; 1.907      ;
; -0.737 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                     ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; -0.071     ; 1.653      ;
+--------+--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.611 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.594      ;
; -0.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 1.468      ;
; -0.540 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.014     ; 1.533      ;
; -0.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.511      ;
; -0.523 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.014     ; 1.516      ;
; -0.487 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.428      ;
; -0.486 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.427      ;
; -0.484 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.425      ;
; -0.483 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.014     ; 1.476      ;
; -0.469 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.410      ;
; -0.466 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.407      ;
; -0.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.014     ; 1.438      ;
; -0.429 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.014     ; 1.422      ;
; -0.412 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.395      ;
; -0.404 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.345      ;
; -0.403 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.344      ;
; -0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.342      ;
; -0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.383      ;
; -0.386 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.327      ;
; -0.383 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.324      ;
; -0.380 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.143      ; 1.552      ;
; -0.376 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.013     ; 1.370      ;
; -0.375 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.021     ; 1.361      ;
; -0.372 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.059     ; 1.320      ;
; -0.365 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.009     ; 1.363      ;
; -0.359 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.014     ; 1.352      ;
; -0.357 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.297      ; 1.683      ;
; -0.357 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.297      ; 1.683      ;
; -0.355 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.300      ; 1.684      ;
; -0.332 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.014     ; 1.325      ;
; -0.331 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.126      ; 1.486      ;
; -0.331 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.126      ; 1.486      ;
; -0.329 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.129      ; 1.487      ;
; -0.323 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.127      ; 1.479      ;
; -0.323 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.127      ; 1.479      ;
; -0.321 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.130      ; 1.480      ;
; -0.304 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                     ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.025     ; 1.286      ;
; -0.303 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.244      ;
; -0.302 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.243      ;
; -0.297 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.238      ;
; -0.294 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                     ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.022     ; 1.279      ;
; -0.294 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.235      ;
; -0.293 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.014     ; 1.286      ;
; -0.291 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.044     ; 1.254      ;
; -0.289 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.059     ; 1.237      ;
; -0.288 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.229      ;
; -0.287 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.228      ;
; -0.285 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.226      ;
; -0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.014     ; 1.276      ;
; -0.276 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.217      ;
; -0.275 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.216      ;
; -0.274 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.009     ; 1.272      ;
; -0.274 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.297      ; 1.600      ;
; -0.274 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.297      ; 1.600      ;
; -0.273 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.214      ;
; -0.272 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.255      ;
; -0.272 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.024     ; 1.255      ;
; -0.272 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.300      ; 1.601      ;
; -0.270 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.211      ;
; -0.267 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.014     ; 1.260      ;
; -0.267 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.208      ;
; -0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.126      ; 1.417      ;
; -0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.129      ; 1.420      ;
; -0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.126      ; 1.417      ;
; -0.259 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.001      ; 1.267      ;
; -0.259 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.001      ; 1.267      ;
; -0.259 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.001      ; 1.267      ;
; -0.259 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.001      ; 1.267      ;
; -0.259 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.127      ; 1.415      ;
; -0.259 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.130      ; 1.418      ;
; -0.259 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.127      ; 1.415      ;
; -0.258 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.199      ;
; -0.255 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.196      ;
; -0.255 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.104     ; 1.158      ;
; -0.234 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.009     ; 1.232      ;
; -0.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.042     ; 1.191      ;
; -0.225 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.042     ; 1.190      ;
; -0.223 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.042     ; 1.188      ;
; -0.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.161      ;
; -0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.160      ;
; -0.214 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.155      ;
; -0.211 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.152      ;
; -0.207 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.042     ; 1.172      ;
; -0.202 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.145      ; 1.376      ;
; -0.198 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.066     ; 1.139      ;
; -0.194 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                     ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.025     ; 1.176      ;
; -0.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.313      ; 1.535      ;
; -0.192 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                     ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.022     ; 1.177      ;
; -0.190 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.009     ; 1.188      ;
; -0.188 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                     ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.025     ; 1.170      ;
; -0.187 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                     ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.025     ; 1.169      ;
; -0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.001      ; 1.186      ;
; -0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.001      ; 1.186      ;
; -0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.001      ; 1.186      ;
; -0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.001      ; 1.186      ;
; -0.173 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.059     ; 1.121      ;
; -0.161 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.059     ; 1.109      ;
; -0.160 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                     ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.025     ; 1.142      ;
; -0.160 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 1.000        ; -0.085     ; 1.082      ;
; -0.158 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam1_pclk    ; cam1_pclk   ; 1.000        ; 0.297      ; 1.484      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.573 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.058      ; 1.638      ;
; -0.559 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.160     ; 1.406      ;
; -0.490 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.058      ; 1.555      ;
; -0.483 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.042     ; 1.448      ;
; -0.476 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.160     ; 1.323      ;
; -0.471 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.022     ; 1.456      ;
; -0.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.022     ; 1.455      ;
; -0.455 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.160     ; 1.302      ;
; -0.446 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.022     ; 1.431      ;
; -0.443 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.022     ; 1.428      ;
; -0.441 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.084      ; 1.532      ;
; -0.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.065      ; 1.507      ;
; -0.432 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.028     ; 1.411      ;
; -0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.174     ; 1.263      ;
; -0.425 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.026     ; 1.406      ;
; -0.412 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.160     ; 1.259      ;
; -0.395 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.028     ; 1.374      ;
; -0.382 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.132     ; 1.257      ;
; -0.371 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.022     ; 1.356      ;
; -0.371 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.058      ; 1.436      ;
; -0.368 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.022     ; 1.353      ;
; -0.367 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.036     ; 1.338      ;
; -0.361 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.058      ; 1.426      ;
; -0.358 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.084      ; 1.449      ;
; -0.355 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.065      ; 1.427      ;
; -0.355 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.029     ; 1.333      ;
; -0.355 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.029     ; 1.333      ;
; -0.355 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.029     ; 1.333      ;
; -0.355 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.029     ; 1.333      ;
; -0.351 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.051      ; 1.409      ;
; -0.343 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.084      ; 1.434      ;
; -0.342 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.084      ; 1.433      ;
; -0.342 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.084      ; 1.433      ;
; -0.334 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.043     ; 1.298      ;
; -0.333 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.043     ; 1.297      ;
; -0.329 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.043     ; 1.293      ;
; -0.329 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.084      ; 1.420      ;
; -0.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.022     ; 1.312      ;
; -0.323 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.042     ; 1.288      ;
; -0.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.079     ; 1.240      ;
; -0.311 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.042     ; 1.276      ;
; -0.309 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.160     ; 1.156      ;
; -0.303 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.036     ; 1.274      ;
; -0.294 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.022     ; 1.279      ;
; -0.293 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.205      ; 1.527      ;
; -0.293 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.205      ; 1.527      ;
; -0.291 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.208      ; 1.528      ;
; -0.289 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.022     ; 1.274      ;
; -0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.029     ; 1.263      ;
; -0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.029     ; 1.263      ;
; -0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.029     ; 1.263      ;
; -0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.029     ; 1.263      ;
; -0.278 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.022     ; 1.263      ;
; -0.277 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.037     ; 1.247      ;
; -0.275 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.022     ; 1.260      ;
; -0.271 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.053     ; 1.225      ;
; -0.271 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.053     ; 1.225      ;
; -0.271 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.053     ; 1.225      ;
; -0.271 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.053     ; 1.225      ;
; -0.271 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.053     ; 1.225      ;
; -0.271 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.053     ; 1.225      ;
; -0.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.044     ; 1.231      ;
; -0.266 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.179      ; 1.474      ;
; -0.266 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.179      ; 1.474      ;
; -0.264 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.182      ; 1.475      ;
; -0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.065      ; 1.335      ;
; -0.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.084      ; 1.351      ;
; -0.259 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.084      ; 1.350      ;
; -0.259 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.084      ; 1.350      ;
; -0.258 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.195      ; 1.482      ;
; -0.258 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.195      ; 1.482      ;
; -0.256 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.198      ; 1.483      ;
; -0.254 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.045     ; 1.216      ;
; -0.254 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.045     ; 1.216      ;
; -0.251 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.043     ; 1.215      ;
; -0.250 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.043     ; 1.214      ;
; -0.246 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.043     ; 1.210      ;
; -0.246 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.084      ; 1.337      ;
; -0.239 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.084      ; 1.330      ;
; -0.236 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.022     ; 1.221      ;
; -0.232 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.045     ; 1.194      ;
; -0.229 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.084      ; 1.320      ;
; -0.223 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.028     ; 1.202      ;
; -0.219 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.022     ; 1.204      ;
; -0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.205      ; 1.453      ;
; -0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.208      ; 1.456      ;
; -0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.205      ; 1.453      ;
; -0.208 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.179      ; 1.416      ;
; -0.208 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.182      ; 1.419      ;
; -0.208 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.179      ; 1.416      ;
; -0.203 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.042     ; 1.168      ;
; -0.203 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.053     ; 1.157      ;
; -0.203 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.053     ; 1.157      ;
; -0.203 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.053     ; 1.157      ;
; -0.203 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.053     ; 1.157      ;
; -0.203 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.053     ; 1.157      ;
; -0.203 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam0_pclk    ; cam0_pclk   ; 1.000        ; -0.053     ; 1.157      ;
; -0.198 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.195      ; 1.422      ;
; -0.198 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.198      ; 1.425      ;
; -0.198 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 1.000        ; 0.195      ; 1.422      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                      ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.067 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.125     ; 0.350      ;
; 0.074 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.130     ; 0.338      ;
; 0.074 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.130     ; 0.338      ;
; 0.553 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 0.359      ;
; 0.553 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 0.359      ;
; 0.558 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.125     ; 0.359      ;
; 8.613 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.337      ;
; 8.613 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.337      ;
; 8.660 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.290      ;
; 8.660 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.290      ;
; 8.660 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.290      ;
; 8.660 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.290      ;
; 8.692 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.258      ;
; 8.692 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.258      ;
; 8.698 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.252      ;
; 8.698 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.252      ;
; 8.709 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.241      ;
; 8.746 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.204      ;
; 8.746 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.204      ;
; 8.761 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.189      ;
; 8.771 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.179      ;
; 8.771 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.179      ;
; 8.773 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.177      ;
; 8.799 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.151      ;
; 8.805 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.145      ;
; 8.805 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.145      ;
; 8.817 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.133      ;
; 8.826 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.124      ;
; 8.863 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.087      ;
; 8.884 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.066      ;
; 8.910 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.040      ;
; 8.910 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.040      ;
; 8.914 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.036      ;
; 8.928 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.022      ;
; 8.950 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.000      ;
; 8.956 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.994      ;
; 8.960 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.990      ;
; 8.960 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.990      ;
; 8.960 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.990      ;
; 8.960 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.990      ;
; 8.960 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.990      ;
; 8.960 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.990      ;
; 8.963 ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 0.985      ;
; 8.963 ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 0.985      ;
; 8.963 ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 0.985      ;
; 8.966 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.984      ;
; 8.974 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.976      ;
; 8.978 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.972      ;
; 8.978 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.972      ;
; 8.982 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.968      ;
; 8.992 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.958      ;
; 8.995 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.955      ;
; 8.996 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.954      ;
; 8.998 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.952      ;
; 8.998 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.952      ;
; 9.031 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.919      ;
; 9.034 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.916      ;
; 9.037 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.913      ;
; 9.037 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.913      ;
; 9.042 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.908      ;
; 9.045 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.905      ;
; 9.046 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.904      ;
; 9.046 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.904      ;
; 9.046 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.904      ;
; 9.046 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.904      ;
; 9.049 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.901      ;
; 9.061 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.889      ;
; 9.063 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.887      ;
; 9.071 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.879      ;
; 9.071 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.879      ;
; 9.071 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.879      ;
; 9.080 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.870      ;
; 9.080 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.870      ;
; 9.096 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.854      ;
; 9.099 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.851      ;
; 9.105 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.845      ;
; 9.105 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.845      ;
; 9.105 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.845      ;
; 9.113 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.837      ;
; 9.114 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.836      ;
; 9.117 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.833      ;
; 9.118 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.832      ;
; 9.118 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.832      ;
; 9.122 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.828      ;
; 9.129 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.821      ;
; 9.132 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.818      ;
; 9.132 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.818      ;
; 9.164 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.786      ;
; 9.168 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.782      ;
; 9.170 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.780      ;
; 9.189 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.761      ;
; 9.199 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.751      ;
; 9.200 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.750      ;
; 9.200 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.750      ;
; 9.230 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.720      ;
; 9.394 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.556      ;
; 9.403 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.547      ;
; 9.403 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.547      ;
; 9.403 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 0.545      ;
; 9.404 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.546      ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_rst_n'                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                      ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.474 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.581      ; 1.569      ;
; 0.516 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.581      ; 1.528      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[21] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.570      ; 1.512      ;
; 0.525 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.564      ; 1.514      ;
; 0.550 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.563      ; 1.475      ;
; 0.550 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.580      ; 1.493      ;
; 0.567 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[23] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.574      ; 1.475      ;
; 0.570 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[22] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.575      ; 1.467      ;
; 0.574 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.573      ; 1.467      ;
; 0.578 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[23] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.576      ; 1.461      ;
; 0.593 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.576      ; 1.451      ;
; 0.602 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.565      ; 1.514      ;
; 0.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.581      ; 1.437      ;
; 0.615 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[20] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.576      ; 1.423      ;
; 0.621 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[22] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.575      ; 1.422      ;
; 0.651 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.643      ; 1.562      ;
; 0.664 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[20] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.717      ; 1.558      ;
; 0.667 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.648      ; 1.545      ;
; 0.670 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.583      ; 1.469      ;
; 0.685 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.582      ; 1.459      ;
; 0.686 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[21] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.645      ; 1.523      ;
; 0.686 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.633      ; 1.511      ;
; 0.702 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[18] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.655      ; 1.519      ;
; 0.708 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.645      ; 1.501      ;
; 0.716 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[18] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.656      ; 1.504      ;
; 0.720 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.655      ; 1.499      ;
; 0.724 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.643      ; 1.484      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.654      ; 1.472      ;
; 0.784 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.660      ; 1.441      ;
; 0.807 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 1.000        ; 1.643      ; 1.406      ;
+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.184 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[0]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.934      ; 0.904      ;
; -1.004 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[0]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.942      ; 1.092      ;
; -0.982 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[2]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.934      ; 1.106      ;
; -0.958 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[6]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.940      ; 1.136      ;
; -0.932 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.942      ; 1.164      ;
; -0.923 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[4]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.942      ; 1.173      ;
; -0.919 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.942      ; 1.177      ;
; -0.893 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.934      ; 1.195      ;
; -0.892 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[2]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.942      ; 1.204      ;
; -0.877 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[10]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.943      ; 1.220      ;
; -0.867 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[6]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.942      ; 1.229      ;
; -0.865 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[9]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.940      ; 1.229      ;
; -0.843 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[8]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.942      ; 1.253      ;
; -0.829 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[3]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.934      ; 1.259      ;
; -0.823 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[8]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.940      ; 1.271      ;
; -0.794 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[9]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.942      ; 1.302      ;
; -0.781 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[10]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.935      ; 1.308      ;
; -0.777 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.940      ; 1.317      ;
; -0.770 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[11]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.943      ; 1.327      ;
; -0.742 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[3]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.942      ; 1.354      ;
; -0.741 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[5]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.942      ; 1.355      ;
; -0.738 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[11]                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.935      ; 1.351      ;
; -0.724 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[5]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.934      ; 1.364      ;
; -0.705 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[4]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.935      ; 1.384      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.307      ;
; 0.208  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.184      ; 0.496      ;
; 0.212  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.184      ; 0.500      ;
; 0.213  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.178      ; 0.495      ;
; 0.214  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.335      ;
; 0.216  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.178      ; 0.498      ;
; 0.217  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.178      ; 0.499      ;
; 0.224  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.178      ; 0.506      ;
; 0.224  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.179      ; 0.507      ;
; 0.224  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.344      ;
; 0.231  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.178      ; 0.513      ;
; 0.231  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.178      ; 0.513      ;
; 0.233  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]                                                ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.353      ;
; 0.234  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.178      ; 0.516      ;
; 0.240  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.175      ; 0.519      ;
; 0.245  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.178      ; 0.527      ;
; 0.246  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.178      ; 0.528      ;
; 0.254  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.374      ;
; 0.254  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.178      ; 0.536      ;
; 0.262  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.382      ;
; 0.276  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.396      ;
; 0.279  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]                                                ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.399      ;
; 0.283  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]                                                ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.403      ;
; 0.286  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.406      ;
; 0.296  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.416      ;
; 0.297  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.417      ;
; 0.298  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.418      ;
; 0.299  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.419      ;
; 0.299  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.419      ;
; 0.300  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.420      ;
; 0.301  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.421      ;
; 0.304  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                             ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                           ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.424      ;
; 0.305  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                              ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                            ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.426      ;
; 0.306  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                              ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                            ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.427      ;
; 0.307  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.427      ;
; 0.308  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                              ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                            ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.429      ;
; 0.309  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                                     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.429      ;
; 0.309  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                              ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                            ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.430      ;
; 0.312  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.433      ;
; 0.312  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.432      ;
; 0.313  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.434      ;
; 0.314  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.036      ; 0.434      ;
; 0.315  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                              ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                                            ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.436      ;
; 0.315  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.436      ;
; 0.316  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                              ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                            ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.437      ;
; 0.316  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.437      ;
; 0.317  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                              ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                                            ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.438      ;
; 0.317  ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                              ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                            ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 0.037      ; 0.438      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_rst_n'                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                      ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.809 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.907      ; 1.178      ;
; -0.787 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.924      ; 1.217      ;
; -0.759 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.918      ; 1.239      ;
; -0.754 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.919      ; 1.245      ;
; -0.741 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[20] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.998      ; 1.337      ;
; -0.739 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.905      ; 1.246      ;
; -0.739 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[18] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.919      ; 1.260      ;
; -0.732 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[18] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.920      ; 1.268      ;
; -0.723 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.908      ; 1.265      ;
; -0.721 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[17] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.896      ; 1.255      ;
; -0.705 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[21] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.908      ; 1.283      ;
; -0.704 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.910      ; 1.286      ;
; -0.701 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[15] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.844      ; 1.223      ;
; -0.699 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[22] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.836      ; 1.217      ;
; -0.698 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[20] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.835      ; 1.217      ;
; -0.692 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.842      ; 1.230      ;
; -0.687 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[16] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.843      ; 1.236      ;
; -0.679 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.906      ; 1.307      ;
; -0.677 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.836      ; 1.239      ;
; -0.671 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[23] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.837      ; 1.246      ;
; -0.669 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.841      ; 1.252      ;
; -0.665 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[22] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.836      ; 1.251      ;
; -0.661 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[23] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.834      ; 1.253      ;
; -0.659 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[13] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.833      ; 1.254      ;
; -0.650 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.823      ; 1.253      ;
; -0.644 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[19] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.824      ; 1.260      ;
; -0.623 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[14] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.842      ; 1.299      ;
; -0.621 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[21] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.831      ; 1.290      ;
; -0.620 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[12] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.842      ; 1.302      ;
; -0.619 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n   ; 0.000        ; 1.826      ; 1.287      ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.787 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 0.561      ;
; -0.405 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.185      ; 0.944      ;
; -0.398 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 0.950      ;
; -0.398 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 0.950      ;
; -0.390 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.185      ; 0.959      ;
; -0.382 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 0.966      ;
; -0.371 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.185      ; 0.978      ;
; -0.363 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 0.985      ;
; -0.357 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 0.991      ;
; -0.353 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 0.995      ;
; -0.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.185      ; 1.006      ;
; -0.256 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.092      ;
; 0.182  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.304      ; 0.590      ;
; 0.189  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.272      ; 0.565      ;
; 0.195  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.174      ; 0.473      ;
; 0.199  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.171      ; 0.454      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.205  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.303      ; 0.612      ;
; 0.208  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.022      ; 0.314      ;
; 0.211  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.288      ; 0.603      ;
; 0.215  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.318      ; 0.637      ;
; 0.217  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.303      ; 0.624      ;
; 0.219  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.299      ; 0.622      ;
; 0.223  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.042      ; 0.349      ;
; 0.223  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.288      ; 0.615      ;
; 0.224  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.314      ; 0.642      ;
; 0.224  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.272      ; 0.600      ;
; 0.224  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.177      ; 0.505      ;
; 0.225  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.295      ; 0.624      ;
; 0.229  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.303      ; 0.636      ;
; 0.230  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.314      ; 0.648      ;
; 0.236  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.303      ; 0.643      ;
; 0.242  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.272      ; 0.618      ;
; 0.248  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.014      ; 0.346      ;
; 0.248  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.299      ; 0.651      ;
; 0.249  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.054      ; 0.387      ;
; 0.250  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.299      ; 0.653      ;
; 0.257  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.042      ; 0.383      ;
; 0.259  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.314      ; 0.677      ;
; 0.262  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.042      ; 0.388      ;
; 0.262  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.041      ; 0.387      ;
; 0.266  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.025      ; 0.375      ;
; 0.267  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.042      ; 0.393      ;
; 0.269  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.310      ; 0.683      ;
; 0.272  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.042      ; 0.398      ;
; 0.275  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.025      ; 0.384      ;
; 0.277  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.042      ; 0.403      ;
; 0.295  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.287      ; 0.686      ;
; 0.308  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.042      ; 0.434      ;
; 0.309  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.287      ; 0.700      ;
; 0.315  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.291      ; 0.710      ;
; 0.318  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.184      ; 0.586      ;
; 0.320  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.042      ; 0.446      ;
; 0.322  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.022      ; 0.428      ;
; 0.323  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.288      ; 0.715      ;
; 0.326  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.022      ; 0.432      ;
; 0.328  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.022      ; 0.434      ;
; 0.330  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.024      ; 0.438      ;
; 0.331  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.022      ; 0.437      ;
; 0.333  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.314      ; 0.751      ;
; 0.335  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.024      ; 0.443      ;
; 0.338  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.024      ; 0.446      ;
; 0.338  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.295      ; 0.737      ;
; 0.340  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.319      ; 0.763      ;
; 0.341  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.024      ; 0.449      ;
; 0.341  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.299      ; 0.744      ;
; 0.342  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.318      ; 0.764      ;
; 0.343  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.288      ; 0.735      ;
; 0.345  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.022      ; 0.451      ;
; 0.349  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.314      ; 0.767      ;
; 0.350  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.024      ; 0.458      ;
; 0.355  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.315      ; 0.774      ;
; 0.357  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.297      ; 0.758      ;
; 0.357  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.173      ; 0.634      ;
; 0.360  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.182      ; 0.626      ;
; 0.364  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.299      ; 0.767      ;
; 0.365  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.279      ; 0.748      ;
; 0.374  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.162      ; 0.640      ;
; 0.376  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.022      ; 0.482      ;
; 0.376  ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.163      ; 0.643      ;
; 0.377  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.287      ; 0.768      ;
; 0.379  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; -0.057     ; 0.406      ;
; 0.384  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                                        ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.018      ; 0.486      ;
; 0.394  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.146      ; 0.644      ;
; 0.396  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk                                         ; cam0_pclk   ; 0.000        ; 0.024      ; 0.504      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.665 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.344      ; 0.843      ;
; -0.499 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.344      ; 1.009      ;
; -0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.344      ; 1.107      ;
; -0.397 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.344      ; 1.111      ;
; -0.381 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.341      ; 1.124      ;
; -0.372 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.341      ; 1.133      ;
; -0.350 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.344      ; 1.158      ;
; -0.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.341      ; 1.177      ;
; -0.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.341      ; 1.178      ;
; -0.307 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.344      ; 1.201      ;
; -0.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.341      ; 1.225      ;
; -0.240 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.341      ; 1.265      ;
; 0.165  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.370      ; 0.639      ;
; 0.195  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.193      ; 0.492      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.208  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.022      ; 0.314      ;
; 0.209  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.418      ; 0.731      ;
; 0.216  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.193      ; 0.513      ;
; 0.218  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.265      ; 0.587      ;
; 0.225  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.427      ; 0.756      ;
; 0.230  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.268      ; 0.602      ;
; 0.232  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.025      ; 0.341      ;
; 0.232  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.025      ; 0.341      ;
; 0.233  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.442      ; 0.779      ;
; 0.237  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.265      ; 0.606      ;
; 0.241  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.414      ; 0.759      ;
; 0.243  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.442      ; 0.789      ;
; 0.246  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.268      ; 0.618      ;
; 0.250  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.418      ; 0.772      ;
; 0.258  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.418      ; 0.780      ;
; 0.258  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.045      ; 0.387      ;
; 0.258  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.045      ; 0.387      ;
; 0.258  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.045      ; 0.387      ;
; 0.260  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.045      ; 0.389      ;
; 0.264  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.025      ; 0.373      ;
; 0.268  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.240      ; 0.612      ;
; 0.270  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.240      ; 0.614      ;
; 0.274  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.370      ; 0.748      ;
; 0.278  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.035      ; 0.397      ;
; 0.280  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.025      ; 0.389      ;
; 0.283  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.025      ; 0.392      ;
; 0.285  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.024      ; 0.393      ;
; 0.288  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.025      ; 0.397      ;
; 0.292  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.420      ;
; 0.301  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.025      ; 0.410      ;
; 0.301  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.370      ; 0.775      ;
; 0.305  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.025      ; 0.414      ;
; 0.317  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.025      ; 0.426      ;
; 0.318  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.240      ; 0.662      ;
; 0.322  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.064      ; 0.470      ;
; 0.322  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.193      ; 0.619      ;
; 0.325  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.025      ; 0.434      ;
; 0.327  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.442      ; 0.873      ;
; 0.328  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.025      ; 0.437      ;
; 0.328  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.442      ; 0.874      ;
; 0.329  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.025      ; 0.438      ;
; 0.330  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.045      ; 0.459      ;
; 0.333  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.025      ; 0.442      ;
; 0.334  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.025      ; 0.443      ;
; 0.339  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.035      ; 0.458      ;
; 0.341  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.193      ; 0.638      ;
; 0.342  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.025      ; 0.451      ;
; 0.343  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.025      ; 0.452      ;
; 0.344  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.025      ; 0.453      ;
; 0.345  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.025      ; 0.454      ;
; 0.347  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.025      ; 0.456      ;
; 0.348  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.196      ; 0.648      ;
; 0.351  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.035      ; 0.470      ;
; 0.352  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.035      ; 0.471      ;
; 0.353  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.193      ; 0.650      ;
; 0.357  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.442      ; 0.903      ;
; 0.360  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.414      ; 0.878      ;
; 0.362  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.035      ; 0.481      ;
; 0.364  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.035      ; 0.483      ;
; 0.366  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.050      ; 0.500      ;
; 0.373  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.265      ; 0.742      ;
; 0.378  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.025      ; 0.487      ;
; 0.378  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.244      ; 0.726      ;
; 0.378  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.265      ; 0.747      ;
; 0.379  ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.241      ; 0.724      ;
; 0.382  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.265      ; 0.751      ;
; 0.383  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.035      ; 0.502      ;
; 0.389  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.265      ; 0.758      ;
; 0.390  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.265      ; 0.759      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                        ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.063 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.307      ;
; -0.042 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.323      ;
; -0.042 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.323      ;
; 0.186  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.191  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.193  ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.200  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.321      ;
; 0.201  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.322      ;
; 0.201  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.322      ;
; 0.209  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.330      ;
; 0.295  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.305  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.431      ;
; 0.312  ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.433      ;
; 0.326  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.447      ;
; 0.374  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.495      ;
; 0.374  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.495      ;
; 0.374  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.495      ;
; 0.444  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.081      ; 0.314      ;
; 0.446  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.567      ;
; 0.447  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.568      ;
; 0.448  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.569      ;
; 0.449  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.076      ; 0.314      ;
; 0.449  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.076      ; 0.314      ;
; 0.450  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.571      ;
; 0.456  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.579      ;
; 0.460  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.581      ;
; 0.463  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.584      ;
; 0.495  ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.616      ;
; 0.509  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.630      ;
; 0.511  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.632      ;
; 0.513  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.634      ;
; 0.514  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.635      ;
; 0.516  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.637      ;
; 0.520  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.642      ;
; 0.523  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.644      ;
; 0.526  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.647      ;
; 0.526  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.647      ;
; 0.529  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.650      ;
; 0.578  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.699      ;
; 0.579  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.700      ;
; 0.580  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.701      ;
; 0.583  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.704      ;
; 0.586  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.707      ;
; 0.589  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.710      ;
; 0.590  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.711      ;
; 0.592  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.713      ;
; 0.592  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.713      ;
; 0.625  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.746      ;
; 0.625  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.746      ;
; 0.643  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.764      ;
; 0.646  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.767      ;
; 0.649  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.770      ;
; 0.653  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.774      ;
; 0.655  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.776      ;
; 0.656  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.777      ;
; 0.671  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.792      ;
; 0.671  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.792      ;
; 0.671  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.792      ;
; 0.673  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.794      ;
; 0.684  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.805      ;
; 0.709  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.830      ;
; 0.719  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.840      ;
; 0.722  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.843      ;
; 0.722  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.843      ;
; 0.722  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.843      ;
; 0.730  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.851      ;
; 0.730  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.851      ;
; 0.730  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.851      ;
; 0.730  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.851      ;
; 0.736  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.857      ;
; 0.736  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.857      ;
; 0.783  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.904      ;
; 0.797  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.918      ;
; 0.797  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.918      ;
; 0.809  ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.927      ;
; 0.809  ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.927      ;
; 0.809  ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.927      ;
; 0.815  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.936      ;
; 0.815  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.936      ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.159 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.481      ;
; 0.162 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.484      ;
; 0.163 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.494      ;
; 0.172 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.494      ;
; 0.172 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[7]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.494      ;
; 0.173 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.496      ;
; 0.174 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.495      ;
; 0.177 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.521      ;
; 0.177 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[22]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[22]                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.500      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state.sdram_done                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state.sdram_done                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.505      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.509      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.509      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.515      ;
; 0.193 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.517      ;
; 0.203 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.522      ;
; 0.204 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.523      ;
; 0.205 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[10]                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.215 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.336      ;
; 0.218 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.347      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.340      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.340      ;
; 0.221 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[1]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.342      ;
; 0.221 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[7]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.341      ;
; 0.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.351      ;
; 0.234 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.514      ;
; 0.241 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.521      ;
; 0.250 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[1]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.378      ;
; 0.251 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.576      ;
; 0.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.381      ;
; 0.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[10]                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[11] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[9]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.391      ;
; 0.265 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[9]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.176 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.307      ;
; 0.185 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.189 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[12]                        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.268      ; 0.541      ;
; 0.205 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.336      ;
; 0.207 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.338      ;
; 0.207 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.338      ;
; 0.236 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.358      ;
; 0.259 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.048      ; 0.391      ;
; 0.266 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[0]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.270      ; 0.620      ;
; 0.268 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[7]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.269      ; 0.621      ;
; 0.285 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[2]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.270      ; 0.639      ;
; 0.287 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.417      ;
; 0.287 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.417      ;
; 0.289 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.420      ;
; 0.289 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.419      ;
; 0.289 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.419      ;
; 0.290 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.420      ;
; 0.295 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.425      ;
; 0.298 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.428      ;
; 0.301 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.431      ;
; 0.301 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.431      ;
; 0.301 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.431      ;
; 0.301 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.431      ;
; 0.302 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.432      ;
; 0.305 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.048      ; 0.437      ;
; 0.309 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.440      ;
; 0.316 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.447      ;
; 0.316 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.447      ;
; 0.316 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.447      ;
; 0.316 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.447      ;
; 0.316 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.438      ;
; 0.317 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.448      ;
; 0.321 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.443      ;
; 0.322 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.444      ;
; 0.326 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.457      ;
; 0.333 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.464      ;
; 0.337 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.459      ;
; 0.343 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.465      ;
; 0.347 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[6]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.268      ; 0.699      ;
; 0.350 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.472      ;
; 0.353 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.048      ; 0.485      ;
; 0.353 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.261      ; 0.698      ;
; 0.354 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.264      ; 0.702      ;
; 0.356 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.261      ; 0.701      ;
; 0.361 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[3]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.265      ; 0.710      ;
; 0.372 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.266      ; 0.722      ;
; 0.392 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.027      ; 0.503      ;
; 0.394 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.517      ;
; 0.397 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.020      ; 0.501      ;
; 0.401 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[1]                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.264      ; 0.749      ;
; 0.421 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.543      ;
; 0.423 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[5]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.553      ;
; 0.424 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.546      ;
; 0.428 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.550      ;
; 0.431 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.048      ; 0.563      ;
; 0.436 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.566      ;
; 0.436 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.566      ;
; 0.438 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.568      ;
; 0.444 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.574      ;
; 0.446 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.568      ;
; 0.447 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.577      ;
; 0.447 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.266      ; 0.797      ;
; 0.448 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.578      ;
; 0.450 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.580      ;
; 0.450 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.580      ;
; 0.451 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.581      ;
; 0.454 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.584      ;
; 0.456 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.586      ;
; 0.456 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.578      ;
; 0.457 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.587      ;
; 0.458 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.589      ;
; 0.459 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.589      ;
; 0.460 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.590      ;
; 0.462 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.592      ;
; 0.463 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.593      ;
; 0.465 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.596      ;
; 0.465 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.596      ;
; 0.465 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.596      ;
; 0.465 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.587      ;
; 0.467 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.266      ; 0.817      ;
; 0.468 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.599      ;
; 0.474 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.605      ;
; 0.475 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.606      ;
; 0.477 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.608      ;
; 0.478 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.609      ;
; 0.479 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.601      ;
; 0.480 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.602      ;
; 0.482 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[1]                      ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.270      ; 0.836      ;
; 0.482 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.604      ;
; 0.483 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.605      ;
; 0.486 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.608      ;
; 0.487 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                           ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.047      ; 0.618      ;
; 0.487 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.261      ; 0.832      ;
; 0.491 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.078      ; 0.653      ;
; 0.491 ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[14]                        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.054      ; 0.629      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.184 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.206 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.329      ;
; 0.216 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.339      ;
; 0.250 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.372      ;
; 0.288 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.411      ;
; 0.292 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.414      ;
; 0.296 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.419      ;
; 0.297 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.420      ;
; 0.301 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.424      ;
; 0.302 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.425      ;
; 0.304 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.427      ;
; 0.308 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.431      ;
; 0.309 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.432      ;
; 0.316 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.438      ;
; 0.321 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.443      ;
; 0.322 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.444      ;
; 0.322 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.444      ;
; 0.322 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.444      ;
; 0.325 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.447      ;
; 0.325 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.447      ;
; 0.328 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.450      ;
; 0.329 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.451      ;
; 0.329 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.451      ;
; 0.329 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.451      ;
; 0.330 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.452      ;
; 0.336 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.458      ;
; 0.342 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.464      ;
; 0.381 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.503      ;
; 0.381 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.504      ;
; 0.382 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.040      ; 0.506      ;
; 0.417 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.540      ;
; 0.427 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.037      ; 0.548      ;
; 0.438 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[4]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.040      ; 0.562      ;
; 0.440 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[3]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.044      ; 0.568      ;
; 0.441 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.041      ; 0.566      ;
; 0.445 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.568      ;
; 0.445 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.568      ;
; 0.446 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.569      ;
; 0.448 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.571      ;
; 0.450 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.573      ;
; 0.453 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.576      ;
; 0.454 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.577      ;
; 0.454 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.577      ;
; 0.455 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.578      ;
; 0.457 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.580      ;
; 0.457 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.580      ;
; 0.458 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.581      ;
; 0.460 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.583      ;
; 0.465 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.587      ;
; 0.466 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.589      ;
; 0.467 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.590      ;
; 0.469 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.592      ;
; 0.470 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.592      ;
; 0.470 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.593      ;
; 0.474 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[1]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.042      ; 0.600      ;
; 0.474 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.596      ;
; 0.474 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.596      ;
; 0.476 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.040      ; 0.600      ;
; 0.477 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.599      ;
; 0.478 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.600      ;
; 0.479 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.601      ;
; 0.480 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.602      ;
; 0.480 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.602      ;
; 0.480 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.602      ;
; 0.483 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.605      ;
; 0.483 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.605      ;
; 0.483 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.605      ;
; 0.483 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.605      ;
; 0.486 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.608      ;
; 0.489 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.611      ;
; 0.489 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.611      ;
; 0.492 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.614      ;
; 0.492 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.614      ;
; 0.502 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[6]                      ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.040      ; 0.626      ;
; 0.504 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[5]                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.044      ; 0.632      ;
; 0.505 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.627      ;
; 0.505 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.627      ;
; 0.508 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.631      ;
; 0.508 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.631      ;
; 0.509 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.632      ;
; 0.511 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.634      ;
; 0.511 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.634      ;
; 0.512 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.635      ;
; 0.513 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.636      ;
; 0.514 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.038      ; 0.636      ;
; 0.516 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.639      ;
; 0.518 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.642      ;
; 0.520 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.046      ; 0.650      ;
; 0.520 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.643      ;
; 0.520 ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 0.039      ; 0.643      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                       ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.959 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.007      ; 2.361      ;
; -1.959 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.007      ; 2.361      ;
; -1.959 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.007      ; 2.361      ;
; -1.959 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.007      ; 2.361      ;
; -1.959 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.014      ; 2.368      ;
; -1.959 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.014      ; 2.368      ;
; -1.959 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.014      ; 2.368      ;
; -1.959 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.014      ; 2.368      ;
; -1.959 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.013      ; 2.367      ;
; -1.959 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.013      ; 2.367      ;
; -1.959 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.013      ; 2.367      ;
; -1.959 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.013      ; 2.367      ;
; -1.958 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.012      ; 2.365      ;
; -1.958 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.012      ; 2.365      ;
; -1.958 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.012      ; 2.365      ;
; -1.958 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.012      ; 2.365      ;
; -1.958 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.006      ; 2.359      ;
; -1.958 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.006      ; 2.359      ;
; -1.958 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.006      ; 2.359      ;
; -1.958 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.006      ; 2.359      ;
; -1.953 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.015      ; 2.363      ;
; -1.953 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.015      ; 2.363      ;
; -1.953 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.015      ; 2.363      ;
; -1.953 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.015      ; 2.363      ;
; -1.952 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.015      ; 2.362      ;
; -1.952 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.015      ; 2.362      ;
; -1.952 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.015      ; 2.362      ;
; -1.952 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.015      ; 2.362      ;
; -1.947 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.016      ; 2.358      ;
; -1.947 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.016      ; 2.358      ;
; -1.947 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.016      ; 2.358      ;
; -1.947 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.016      ; 2.358      ;
; -1.922 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.007      ; 2.378      ;
; -1.922 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.014      ; 2.385      ;
; -1.922 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.013      ; 2.384      ;
; -1.921 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.012      ; 2.382      ;
; -1.921 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.006      ; 2.376      ;
; -1.916 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0   ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.015      ; 2.380      ;
; -1.915 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.015      ; 2.379      ;
; -1.910 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0   ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.016      ; 2.375      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.133     ; 2.150      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.133     ; 2.150      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.133     ; 2.150      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.133     ; 2.150      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.133     ; 2.150      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]                 ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.133     ; 2.150      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]                 ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.133     ; 2.150      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.133     ; 2.150      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.133     ; 2.150      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 2.151      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[1] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 2.151      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[0]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.125     ; 2.158      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[0]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.124     ; 2.159      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[2]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.124     ; 2.159      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[3]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.124     ; 2.159      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[6]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.125     ; 2.158      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.142     ; 2.141      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[6]                                          ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.142     ; 2.141      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[7]                                          ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.142     ; 2.141      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[8]                                          ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.142     ; 2.141      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[9]                                          ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.142     ; 2.141      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[6]   ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.142     ; 2.141      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[7]   ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.142     ; 2.141      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[8]   ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.142     ; 2.141      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[9]   ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.142     ; 2.141      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[0]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.141     ; 2.142      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[3]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.141     ; 2.142      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.127     ; 2.156      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[8]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.127     ; 2.156      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]                 ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.127     ; 2.156      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.126     ; 2.157      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.126     ; 2.157      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.127     ; 2.156      ;
; -1.856 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.127     ; 2.156      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.126     ; 2.156      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.126     ; 2.156      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.126     ; 2.156      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.126     ; 2.156      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.126     ; 2.156      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.126     ; 2.156      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                          ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.137     ; 2.145      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                          ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.137     ; 2.145      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.137     ; 2.145      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.137     ; 2.145      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.137     ; 2.145      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.137     ; 2.145      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.126     ; 2.156      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.127     ; 2.155      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[1]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.127     ; 2.155      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.127     ; 2.155      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.127     ; 2.155      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.127     ; 2.155      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                                                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.127     ; 2.155      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[15]                                                                                                              ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.129     ; 2.153      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[16]                                                                                                              ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.129     ; 2.153      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[21]                                                                                                              ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.129     ; 2.153      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[9]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.130     ; 2.152      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[10]                                                                                                              ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.130     ; 2.152      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[17]                                                                                                              ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.130     ; 2.152      ;
; -1.855 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[20]                                                                                                              ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.130     ; 2.152      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                    ;
+--------+-----------+------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                              ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.854 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.129     ; 2.152      ;
; -1.853 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.132     ; 2.148      ;
; -1.853 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.132     ; 2.148      ;
; -1.853 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.132     ; 2.148      ;
; -1.848 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.130     ; 2.145      ;
; -1.848 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.130     ; 2.145      ;
; -1.848 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.130     ; 2.145      ;
; -1.848 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.130     ; 2.145      ;
; -1.848 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.130     ; 2.145      ;
; -1.848 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.130     ; 2.145      ;
; -1.848 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.130     ; 2.145      ;
; -1.848 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.130     ; 2.145      ;
; -1.848 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.130     ; 2.145      ;
; -1.848 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.130     ; 2.145      ;
; -1.848 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.130     ; 2.145      ;
; -1.848 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.130     ; 2.145      ;
; -1.847 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.125     ; 2.149      ;
; -1.847 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.125     ; 2.149      ;
; -1.847 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.125     ; 2.149      ;
; -1.847 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.125     ; 2.149      ;
; -1.847 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.125     ; 2.149      ;
; -1.023 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.129     ; 1.821      ;
; -1.023 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.132     ; 1.818      ;
; -1.023 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.132     ; 1.818      ;
; -1.023 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.132     ; 1.818      ;
; -1.017 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.814      ;
; -1.017 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.814      ;
; -1.017 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.814      ;
; -1.017 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.814      ;
; -1.017 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.814      ;
; -1.017 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.814      ;
; -1.017 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.814      ;
; -1.017 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.814      ;
; -1.017 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.814      ;
; -1.017 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.814      ;
; -1.017 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.814      ;
; -1.017 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.130     ; 1.814      ;
; -1.016 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.125     ; 1.818      ;
; -1.016 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.125     ; 1.818      ;
; -1.016 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.125     ; 1.818      ;
; -1.016 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.125     ; 1.818      ;
; -1.016 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.125     ; 1.818      ;
+--------+-----------+------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cam0_pclk'                                                                                                                                                                                                                         ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.191 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.006      ; 2.674      ;
; -1.191 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.006      ; 2.674      ;
; -1.191 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.006      ; 2.674      ;
; -1.191 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.006      ; 2.674      ;
; -1.191 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.006      ; 2.674      ;
; -1.180 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.014      ; 2.671      ;
; -1.180 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.014      ; 2.671      ;
; -1.180 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.014      ; 2.671      ;
; -1.180 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.014      ; 2.671      ;
; -1.180 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.014      ; 2.671      ;
; -1.180 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.014      ; 2.671      ;
; -1.180 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.014      ; 2.671      ;
; -1.180 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.014      ; 2.671      ;
; -1.173 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.024      ; 2.674      ;
; -1.173 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.003      ; 2.653      ;
; -1.144 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.147      ; 2.768      ;
; -1.144 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.147      ; 2.768      ;
; -1.143 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.017      ; 2.637      ;
; -1.143 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.017      ; 2.637      ;
; -1.143 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.017      ; 2.637      ;
; -1.130 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.030      ; 2.637      ;
; -1.130 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.030      ; 2.637      ;
; -1.130 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.030      ; 2.637      ;
; -1.130 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.030      ; 2.637      ;
; -1.130 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.030      ; 2.637      ;
; -1.130 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.030      ; 2.637      ;
; -1.130 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.030      ; 2.637      ;
; -1.019 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.011      ; 2.507      ;
; -1.019 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.011      ; 2.507      ;
; -1.019 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.011      ; 2.507      ;
; -1.019 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.011      ; 2.507      ;
; -1.019 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.011      ; 2.507      ;
; -1.019 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.011      ; 2.507      ;
; -0.688 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 0.987      ; 2.152      ;
; -0.688 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 0.987      ; 2.152      ;
; -0.688 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 0.987      ; 2.152      ;
; -0.688 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 0.987      ; 2.152      ;
; -0.688 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 0.987      ; 2.152      ;
; -0.688 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 0.987      ; 2.152      ;
; -0.672 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.004      ; 2.153      ;
; -0.671 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.003      ; 2.151      ;
; -0.671 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.003      ; 2.151      ;
; -0.671 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.003      ; 2.151      ;
; -0.671 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.003      ; 2.151      ;
; -0.671 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.003      ; 2.151      ;
; -0.671 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                          ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.003      ; 2.151      ;
; -0.669 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.005      ; 2.151      ;
; -0.669 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                 ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.005      ; 2.151      ;
; -0.669 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.005      ; 2.151      ;
; -0.669 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.005      ; 2.151      ;
; -0.669 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.005      ; 2.151      ;
; -0.669 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.005      ; 2.151      ;
; -0.668 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.013      ; 2.158      ;
; -0.668 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.013      ; 2.158      ;
; -0.667 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.006      ; 2.150      ;
; -0.667 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.006      ; 2.150      ;
; -0.667 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.006      ; 2.150      ;
; -0.667 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.006      ; 2.150      ;
; -0.666 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.014      ; 2.157      ;
; -0.666 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.014      ; 2.157      ;
; -0.653 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.020      ; 2.150      ;
; -0.653 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.020      ; 2.150      ;
; -0.653 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.020      ; 2.150      ;
; -0.653 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.020      ; 2.150      ;
; -0.566 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.107      ; 2.150      ;
; -0.545 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.133      ; 2.155      ;
; -0.545 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.133      ; 2.155      ;
; -0.545 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.133      ; 2.155      ;
; -0.545 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.133      ; 2.155      ;
; -0.545 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.133      ; 2.155      ;
; -0.545 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.133      ; 2.155      ;
; -0.532 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.146      ; 2.155      ;
; -0.532 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.146      ; 2.155      ;
; -0.532 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.146      ; 2.155      ;
; -0.532 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sys_rst_n    ; cam0_pclk   ; 0.500        ; 1.146      ; 2.155      ;
; -0.502 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.006      ; 2.485      ;
; -0.502 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.006      ; 2.485      ;
; -0.502 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.006      ; 2.485      ;
; -0.502 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.006      ; 2.485      ;
; -0.502 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.006      ; 2.485      ;
; -0.493 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.014      ; 2.484      ;
; -0.493 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.014      ; 2.484      ;
; -0.493 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.014      ; 2.484      ;
; -0.493 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.014      ; 2.484      ;
; -0.493 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.014      ; 2.484      ;
; -0.493 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.014      ; 2.484      ;
; -0.493 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.014      ; 2.484      ;
; -0.493 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.014      ; 2.484      ;
; -0.484 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.024      ; 2.485      ;
; -0.481 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.003      ; 2.461      ;
; -0.467 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.147      ; 2.591      ;
; -0.467 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.147      ; 2.591      ;
; -0.448 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.017      ; 2.442      ;
; -0.448 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.017      ; 2.442      ;
; -0.448 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.017      ; 2.442      ;
; -0.435 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.030      ; 2.442      ;
; -0.435 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.030      ; 2.442      ;
; -0.435 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.030      ; 2.442      ;
; -0.435 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.030      ; 2.442      ;
; -0.435 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; sys_rst_n    ; cam0_pclk   ; 1.000        ; 1.030      ; 2.442      ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cam1_pclk'                                                                                                                                                                                                                         ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.004 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.167      ; 2.648      ;
; -1.004 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.167      ; 2.648      ;
; -0.990 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.147      ; 2.614      ;
; -0.990 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.147      ; 2.614      ;
; -0.990 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.147      ; 2.614      ;
; -0.990 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.147      ; 2.614      ;
; -0.990 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.147      ; 2.614      ;
; -0.983 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.151      ; 2.611      ;
; -0.974 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.163      ; 2.614      ;
; -0.974 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.163      ; 2.614      ;
; -0.974 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.163      ; 2.614      ;
; -0.974 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.163      ; 2.614      ;
; -0.974 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.163      ; 2.614      ;
; -0.974 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.163      ; 2.614      ;
; -0.974 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.163      ; 2.614      ;
; -0.974 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.163      ; 2.614      ;
; -0.974 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.163      ; 2.614      ;
; -0.974 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.163      ; 2.614      ;
; -0.967 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.167      ; 2.611      ;
; -0.967 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.167      ; 2.611      ;
; -0.967 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.167      ; 2.611      ;
; -0.967 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.167      ; 2.611      ;
; -0.967 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.167      ; 2.611      ;
; -0.967 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.167      ; 2.611      ;
; -0.891 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.139      ; 2.507      ;
; -0.891 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.139      ; 2.507      ;
; -0.891 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.139      ; 2.507      ;
; -0.891 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.139      ; 2.507      ;
; -0.891 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.139      ; 2.507      ;
; -0.891 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.139      ; 2.507      ;
; -0.891 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.139      ; 2.507      ;
; -0.891 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.139      ; 2.507      ;
; -0.891 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.139      ; 2.507      ;
; -0.541 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.137      ; 2.155      ;
; -0.541 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.137      ; 2.155      ;
; -0.541 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.137      ; 2.155      ;
; -0.541 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.137      ; 2.155      ;
; -0.541 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.137      ; 2.155      ;
; -0.541 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.137      ; 2.155      ;
; -0.541 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.137      ; 2.155      ;
; -0.541 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.137      ; 2.155      ;
; -0.541 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.137      ; 2.155      ;
; -0.540 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.134      ; 2.151      ;
; -0.540 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.134      ; 2.151      ;
; -0.540 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.134      ; 2.151      ;
; -0.540 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.134      ; 2.151      ;
; -0.540 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.134      ; 2.151      ;
; -0.540 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.134      ; 2.151      ;
; -0.538 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.141      ; 2.156      ;
; -0.538 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.141      ; 2.156      ;
; -0.538 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.141      ; 2.156      ;
; -0.538 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.141      ; 2.156      ;
; -0.538 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.141      ; 2.156      ;
; -0.538 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.141      ; 2.156      ;
; -0.538 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.141      ; 2.156      ;
; -0.538 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.141      ; 2.156      ;
; -0.538 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.141      ; 2.156      ;
; -0.538 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.141      ; 2.156      ;
; -0.531 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.148      ; 2.156      ;
; -0.531 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.148      ; 2.156      ;
; -0.531 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.148      ; 2.156      ;
; -0.531 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.148      ; 2.156      ;
; -0.531 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                         ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.148      ; 2.156      ;
; -0.531 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.148      ; 2.156      ;
; -0.531 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                          ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.148      ; 2.156      ;
; -0.525 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.152      ; 2.154      ;
; -0.525 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.152      ; 2.154      ;
; -0.525 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.152      ; 2.154      ;
; -0.525 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.152      ; 2.154      ;
; -0.510 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.167      ; 2.154      ;
; -0.510 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.167      ; 2.154      ;
; -0.461 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.209      ; 2.147      ;
; -0.461 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.209      ; 2.147      ;
; -0.461 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                 ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.209      ; 2.147      ;
; -0.461 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sys_rst_n    ; cam1_pclk   ; 0.500        ; 1.209      ; 2.147      ;
; -0.314 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.167      ; 2.458      ;
; -0.314 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.167      ; 2.458      ;
; -0.295 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.147      ; 2.419      ;
; -0.295 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.147      ; 2.419      ;
; -0.295 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.147      ; 2.419      ;
; -0.295 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.147      ; 2.419      ;
; -0.295 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.147      ; 2.419      ;
; -0.279 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.151      ; 2.407      ;
; -0.279 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.163      ; 2.419      ;
; -0.279 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.163      ; 2.419      ;
; -0.279 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.163      ; 2.419      ;
; -0.279 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.163      ; 2.419      ;
; -0.279 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.163      ; 2.419      ;
; -0.279 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.163      ; 2.419      ;
; -0.279 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.163      ; 2.419      ;
; -0.279 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.163      ; 2.419      ;
; -0.279 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.163      ; 2.419      ;
; -0.279 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.163      ; 2.419      ;
; -0.263 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.167      ; 2.407      ;
; -0.263 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.167      ; 2.407      ;
; -0.263 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.167      ; 2.407      ;
; -0.263 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.167      ; 2.407      ;
; -0.263 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.167      ; 2.407      ;
; -0.263 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.167      ; 2.407      ;
; -0.184 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; sys_rst_n    ; cam1_pclk   ; 1.000        ; 1.139      ; 2.300      ;
+--------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                                           ;
+--------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                     ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.083      ; 1.811      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.084      ; 1.812      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.084      ; 1.812      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.084      ; 1.812      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.084      ; 1.812      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.084      ; 1.812      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.084      ; 1.812      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.084      ; 1.812      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.084      ; 1.812      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.084      ; 1.812      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.084      ; 1.812      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.084      ; 1.812      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.084      ; 1.812      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.083      ; 1.811      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.083      ; 1.811      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.083      ; 1.811      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.083      ; 1.811      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.083      ; 1.811      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[7]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.081      ; 1.809      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[3]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.081      ; 1.809      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[1]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.081      ; 1.809      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[5]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.081      ; 1.809      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[6]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.081      ; 1.809      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.081      ; 1.809      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[0]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.081      ; 1.809      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[2]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.081      ; 1.809      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[4]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.082      ; 1.810      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[2]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.082      ; 1.810      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[0]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.082      ; 1.810      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[7]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.081      ; 1.809      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[3]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.081      ; 1.809      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[1]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.081      ; 1.809      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[5]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.081      ; 1.809      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.076      ; 1.804      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[11]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.082      ; 1.810      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[9]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.081      ; 1.809      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[13]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.082      ; 1.810      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[14]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.082      ; 1.810      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[12]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.082      ; 1.810      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.076      ; 1.804      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[8]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.082      ; 1.810      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[10]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.081      ; 1.809      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.082      ; 1.810      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.083      ; 1.811      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|scl                               ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.083      ; 1.811      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.082      ; 1.809      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.082      ; 1.809      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.082      ; 1.809      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.082      ; 1.809      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.082      ; 1.809      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.082      ; 1.809      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.082      ; 1.809      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.083      ; 1.810      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.083      ; 1.810      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.081      ; 1.808      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.081      ; 1.808      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.083      ; 1.810      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.083      ; 1.810      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.083      ; 1.810      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.083      ; 1.810      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.082      ; 1.809      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.080      ; 1.807      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.075      ; 1.802      ;
; -0.249 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.073      ; 1.799      ;
; -0.249 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.077      ; 1.803      ;
; -0.249 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.070      ; 1.796      ;
; -0.249 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.075      ; 1.801      ;
; -0.249 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.075      ; 1.801      ;
; -0.249 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.070      ; 1.796      ;
; -0.248 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.072      ; 1.797      ;
; -0.248 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.072      ; 1.797      ;
; -0.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.080      ; 1.798      ;
; -0.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.080      ; 1.798      ;
; -0.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.080      ; 1.798      ;
; -0.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.080      ; 1.798      ;
; -0.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.080      ; 1.798      ;
; -0.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.080      ; 1.798      ;
; -0.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.080      ; 1.798      ;
; -0.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.074      ; 1.792      ;
; -0.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.079      ; 1.797      ;
; -0.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.078      ; 1.796      ;
; -0.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.081      ; 1.799      ;
; -0.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.079      ; 1.797      ;
; -0.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.080      ; 1.798      ;
; -0.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.080      ; 1.798      ;
; -0.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.075      ; 1.793      ;
; -0.241 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.075      ; 1.793      ;
; -0.240 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.074      ; 1.791      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.083      ; 2.141      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.084      ; 2.142      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.084      ; 2.142      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.084      ; 2.142      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.084      ; 2.142      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.084      ; 2.142      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.084      ; 2.142      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.084      ; 2.142      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.084      ; 2.142      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.084      ; 2.142      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.084      ; 2.142      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.084      ; 2.142      ;
+--------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                                           ;
+--------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                     ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -0.251 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.082      ; 1.810      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.078      ; 1.806      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.082      ; 1.810      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.077      ; 1.805      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.081      ; 1.809      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.082      ; 1.810      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.078      ; 1.806      ;
; -0.251 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.078      ; 1.806      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.078      ; 1.805      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.078      ; 1.805      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.078      ; 1.805      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.078      ; 1.805      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.078      ; 1.805      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.078      ; 1.805      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.078      ; 1.805      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.076      ; 1.803      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.076      ; 1.803      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.076      ; 1.803      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.078      ; 1.805      ;
; -0.250 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[5]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.081      ; 1.808      ;
; -0.082 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.078      ; 2.137      ;
; -0.082 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.077      ; 2.136      ;
; -0.082 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.078      ; 2.137      ;
; -0.082 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.078      ; 2.137      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.082      ; 2.140      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.078      ; 2.136      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.078      ; 2.136      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.078      ; 2.136      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.078      ; 2.136      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.078      ; 2.136      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.078      ; 2.136      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.078      ; 2.136      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.082      ; 2.140      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.076      ; 2.134      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.081      ; 2.139      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.076      ; 2.134      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.078      ; 2.136      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[5]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.081      ; 2.139      ;
; -0.081 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.082      ; 2.140      ;
; -0.080 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 1.000        ; 1.076      ; 2.133      ;
; -0.056 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.276      ; 1.809      ;
; -0.055 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.275      ; 1.807      ;
; -0.055 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.281      ; 1.813      ;
; -0.055 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.281      ; 1.813      ;
; -0.037 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[6]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.294      ; 1.808      ;
; -0.037 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.294      ; 1.808      ;
; -0.037 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[0]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.294      ; 1.808      ;
; -0.037 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[2]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.294      ; 1.808      ;
; -0.037 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[7]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.294      ; 1.808      ;
; -0.037 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[3]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.294      ; 1.808      ;
; -0.037 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[1]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.294      ; 1.808      ;
; -0.037 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[7]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.294      ; 1.808      ;
; -0.037 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[3]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.294      ; 1.808      ;
; -0.037 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[1]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.294      ; 1.808      ;
; -0.037 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[5]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.294      ; 1.808      ;
; -0.037 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.297      ; 1.811      ;
; -0.037 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.292      ; 1.806      ;
; -0.037 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[14]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.294      ; 1.808      ;
; -0.037 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[12]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.294      ; 1.808      ;
; -0.037 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.296      ; 1.810      ;
; -0.037 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[8]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.294      ; 1.808      ;
; -0.037 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[10]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.294      ; 1.808      ;
; -0.037 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.296      ; 1.810      ;
; -0.037 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|scl                               ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.300      ; 1.814      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.293      ; 1.806      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.293      ; 1.806      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.293      ; 1.806      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.293      ; 1.806      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.293      ; 1.806      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.293      ; 1.806      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.293      ; 1.806      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.293      ; 1.806      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.293      ; 1.806      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.293      ; 1.806      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.293      ; 1.806      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.293      ; 1.806      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.300      ; 1.813      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.300      ; 1.813      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.300      ; 1.813      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.300      ; 1.813      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.300      ; 1.813      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.300      ; 1.813      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.297      ; 1.810      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.300      ; 1.813      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.297      ; 1.810      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.297      ; 1.810      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.297      ; 1.810      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.297      ; 1.810      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.296      ; 1.809      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.297      ; 1.810      ;
; -0.036 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.297      ; 1.810      ;
; -0.031 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.305      ; 1.813      ;
; -0.031 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.301      ; 1.809      ;
; -0.031 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.305      ; 1.813      ;
; -0.031 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.305      ; 1.813      ;
; -0.031 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.305      ; 1.813      ;
; -0.031 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.305      ; 1.813      ;
; -0.031 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[4]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.301      ; 1.809      ;
; -0.031 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[2]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.301      ; 1.809      ;
; -0.031 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[0]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.500        ; 1.301      ; 1.809      ;
+--------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'                                                                                                                                                                                                                                     ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; -0.051 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.865      ; 2.361      ;
; -0.051 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.865      ; 2.361      ;
; -0.051 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.865      ; 2.361      ;
; -0.051 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.865      ; 2.361      ;
; -0.051 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.865      ; 2.361      ;
; -0.051 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.865      ; 2.361      ;
; -0.051 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.865      ; 2.361      ;
; -0.051 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.865      ; 2.361      ;
; -0.051 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.865      ; 2.361      ;
; -0.051 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.865      ; 2.361      ;
; -0.051 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.865      ; 2.361      ;
; -0.051 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.865      ; 2.361      ;
; -0.051 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.864      ; 2.360      ;
; -0.051 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.864      ; 2.360      ;
; -0.051 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.864      ; 2.360      ;
; -0.051 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.864      ; 2.360      ;
; -0.045 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.866      ; 2.356      ;
; -0.045 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.866      ; 2.356      ;
; -0.045 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.866      ; 2.356      ;
; -0.045 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.866      ; 2.356      ;
; -0.045 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.862      ; 2.352      ;
; -0.045 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.862      ; 2.352      ;
; -0.045 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.862      ; 2.352      ;
; -0.045 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.862      ; 2.352      ;
; -0.044 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.865      ; 2.354      ;
; -0.044 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.865      ; 2.354      ;
; -0.044 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.865      ; 2.354      ;
; -0.044 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.865      ; 2.354      ;
; -0.044 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.864      ; 2.353      ;
; -0.044 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.864      ; 2.353      ;
; -0.044 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.864      ; 2.353      ;
; -0.044 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.864      ; 2.353      ;
; -0.014 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.865      ; 2.378      ;
; -0.014 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.865      ; 2.378      ;
; -0.014 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.865      ; 2.378      ;
; -0.014 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.864      ; 2.377      ;
; -0.008 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.866      ; 2.373      ;
; -0.008 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.862      ; 2.369      ;
; -0.007 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.865      ; 2.371      ;
; -0.007 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.864      ; 2.370      ;
; 0.051  ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.724      ; 2.150      ;
; 0.051  ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.724      ; 2.150      ;
; 0.051  ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.724      ; 2.150      ;
; 0.051  ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.724      ; 2.150      ;
; 0.052  ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.725      ; 2.150      ;
; 0.052  ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.725      ; 2.150      ;
; 0.052  ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.725      ; 2.150      ;
; 0.052  ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.725      ; 2.150      ;
; 0.052  ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.725      ; 2.150      ;
; 0.052  ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.725      ; 2.150      ;
; 0.052  ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.725      ; 2.150      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.723      ; 2.148      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.723      ; 2.148      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.723      ; 2.148      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.723      ; 2.148      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.723      ; 2.148      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.723      ; 2.148      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.723      ; 2.148      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.723      ; 2.148      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.723      ; 2.148      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.723      ; 2.148      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.723      ; 2.148      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.723      ; 2.148      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.723      ; 2.148      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.716      ; 2.141      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.716      ; 2.141      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.716      ; 2.141      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.723      ; 2.148      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.716      ; 2.141      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.723      ; 2.148      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.723      ; 2.148      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.723      ; 2.148      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.723      ; 2.148      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.716      ; 2.141      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.723      ; 2.148      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.723      ; 2.148      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.723      ; 2.148      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.716      ; 2.141      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.716      ; 2.141      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.723      ; 2.148      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]                                               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.716      ; 2.141      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.716      ; 2.141      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.716      ; 2.141      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.716      ; 2.141      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.716      ; 2.141      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[5]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.716      ; 2.141      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.716      ; 2.141      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.716      ; 2.141      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.716      ; 2.141      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.716      ; 2.141      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]                                               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.716      ; 2.141      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.716      ; 2.141      ;
; 0.052  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.716      ; 2.141      ;
; 0.053  ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.715      ; 2.139      ;
; 0.059  ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.722      ; 2.140      ;
; 0.059  ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.722      ; 2.140      ;
; 0.059  ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.722      ; 2.140      ;
; 0.059  ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.721      ; 2.139      ;
; 0.059  ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.721      ; 2.139      ;
; 0.059  ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.500        ; 1.721      ; 2.139      ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                                ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.521 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 0.958      ;
; -0.521 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 0.958      ;
; -0.521 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 0.958      ;
; -0.521 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 0.958      ;
; -0.521 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 0.958      ;
; -0.521 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 0.958      ;
; -0.521 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 0.958      ;
; -0.521 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 0.958      ;
; -0.521 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 0.958      ;
; -0.448 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.344      ; 1.060      ;
; -0.448 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.344      ; 1.060      ;
; -0.448 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.344      ; 1.060      ;
; -0.448 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.344      ; 1.060      ;
; -0.448 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.344      ; 1.060      ;
; -0.448 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.344      ; 1.060      ;
; -0.432 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.071      ;
; -0.432 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.071      ;
; -0.432 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.071      ;
; -0.432 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.071      ;
; -0.432 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.071      ;
; -0.432 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.071      ;
; -0.432 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.071      ;
; -0.432 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.071      ;
; -0.432 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.071      ;
; -0.432 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.071      ;
; -0.431 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.327      ; 1.060      ;
; -0.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.323      ; 1.071      ;
; -0.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.323      ; 1.071      ;
; -0.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.323      ; 1.071      ;
; -0.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.323      ; 1.071      ;
; -0.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.323      ; 1.071      ;
; -0.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 1.070      ;
; -0.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 1.070      ;
; -0.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 1.070      ;
; -0.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 1.070      ;
; -0.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 1.070      ;
; -0.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 1.070      ;
; -0.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 1.070      ;
; -0.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 1.070      ;
; -0.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 1.070      ;
; -0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.343      ; 1.105      ;
; -0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.343      ; 1.105      ;
; -0.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 1.087      ;
; -0.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 1.087      ;
; -0.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 1.087      ;
; -0.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 1.087      ;
; -0.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 1.087      ;
; -0.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 1.087      ;
; -0.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 1.087      ;
; -0.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 1.087      ;
; -0.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.315      ; 1.087      ;
; -0.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.344      ; 1.172      ;
; -0.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.344      ; 1.172      ;
; -0.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.344      ; 1.172      ;
; -0.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.344      ; 1.172      ;
; -0.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.344      ; 1.172      ;
; -0.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.344      ; 1.172      ;
; -0.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.344      ; 1.189      ;
; -0.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.344      ; 1.189      ;
; -0.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.344      ; 1.189      ;
; -0.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.344      ; 1.189      ;
; -0.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.344      ; 1.189      ;
; -0.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.344      ; 1.189      ;
; -0.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.327      ; 1.172      ;
; -0.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.184      ;
; -0.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.184      ;
; -0.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.184      ;
; -0.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.184      ;
; -0.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.184      ;
; -0.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.184      ;
; -0.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.184      ;
; -0.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.184      ;
; -0.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.184      ;
; -0.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.184      ;
; -0.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.323      ; 1.184      ;
; -0.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.323      ; 1.184      ;
; -0.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.323      ; 1.184      ;
; -0.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.323      ; 1.184      ;
; -0.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.323      ; 1.184      ;
; -0.302 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.327      ; 1.189      ;
; -0.302 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.201      ;
; -0.302 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.201      ;
; -0.302 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.201      ;
; -0.302 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.201      ;
; -0.302 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.201      ;
; -0.302 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.201      ;
; -0.302 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.201      ;
; -0.302 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.201      ;
; -0.302 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.201      ;
; -0.302 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.339      ; 1.201      ;
; -0.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.323      ; 1.201      ;
; -0.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.323      ; 1.201      ;
; -0.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.323      ; 1.201      ;
; -0.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.323      ; 1.201      ;
; -0.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.323      ; 1.201      ;
; -0.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.343      ; 1.221      ;
; -0.286 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.343      ; 1.221      ;
; -0.269 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.343      ; 1.238      ;
; -0.269 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.343      ; 1.238      ;
; 0.371  ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8] ; sys_rst_n                                         ; cam1_pclk   ; 0.000        ; 1.261      ; 1.746      ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.388 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.182      ; 0.958      ;
; -0.388 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.182      ; 0.958      ;
; -0.388 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.182      ; 0.958      ;
; -0.388 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.182      ; 0.958      ;
; -0.388 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.182      ; 0.958      ;
; -0.388 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.182      ; 0.958      ;
; -0.276 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.182      ; 1.070      ;
; -0.276 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.182      ; 1.070      ;
; -0.276 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.182      ; 1.070      ;
; -0.276 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.182      ; 1.070      ;
; -0.276 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.182      ; 1.070      ;
; -0.276 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.182      ; 1.070      ;
; -0.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.201      ; 1.094      ;
; -0.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.201      ; 1.094      ;
; -0.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.201      ; 1.094      ;
; -0.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.201      ; 1.094      ;
; -0.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.201      ; 1.094      ;
; -0.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.201      ; 1.094      ;
; -0.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.201      ; 1.094      ;
; -0.267 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.323      ; 1.220      ;
; -0.267 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.323      ; 1.220      ;
; -0.259 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.182      ; 1.087      ;
; -0.259 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.182      ; 1.087      ;
; -0.259 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.182      ; 1.087      ;
; -0.259 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.182      ; 1.087      ;
; -0.259 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.182      ; 1.087      ;
; -0.259 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.182      ; 1.087      ;
; -0.257 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.187      ; 1.094      ;
; -0.257 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.187      ; 1.094      ;
; -0.257 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.187      ; 1.094      ;
; -0.230 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.195      ; 1.129      ;
; -0.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.173      ; 1.110      ;
; -0.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.127      ;
; -0.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.127      ;
; -0.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.127      ;
; -0.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.127      ;
; -0.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.127      ;
; -0.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.127      ;
; -0.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.127      ;
; -0.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.127      ;
; -0.211 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.176      ; 1.129      ;
; -0.211 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.176      ; 1.129      ;
; -0.211 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.176      ; 1.129      ;
; -0.211 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.176      ; 1.129      ;
; -0.211 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.176      ; 1.129      ;
; -0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.201      ; 1.206      ;
; -0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.201      ; 1.206      ;
; -0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.201      ; 1.206      ;
; -0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.201      ; 1.206      ;
; -0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.201      ; 1.206      ;
; -0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.201      ; 1.206      ;
; -0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.201      ; 1.206      ;
; -0.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.187      ; 1.206      ;
; -0.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.187      ; 1.206      ;
; -0.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.187      ; 1.206      ;
; -0.142 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.201      ; 1.223      ;
; -0.142 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.201      ; 1.223      ;
; -0.142 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.201      ; 1.223      ;
; -0.142 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.201      ; 1.223      ;
; -0.142 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.201      ; 1.223      ;
; -0.142 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.201      ; 1.223      ;
; -0.142 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.201      ; 1.223      ;
; -0.138 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.323      ; 1.349      ;
; -0.138 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.323      ; 1.349      ;
; -0.128 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.187      ; 1.223      ;
; -0.128 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.187      ; 1.223      ;
; -0.128 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.187      ; 1.223      ;
; -0.121 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.323      ; 1.366      ;
; -0.121 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.323      ; 1.366      ;
; -0.113 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.173      ; 1.224      ;
; -0.112 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.195      ; 1.247      ;
; -0.102 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.246      ;
; -0.102 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.246      ;
; -0.102 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.246      ;
; -0.102 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.246      ;
; -0.102 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.246      ;
; -0.102 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.246      ;
; -0.102 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.246      ;
; -0.102 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.246      ;
; -0.096 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.173      ; 1.241      ;
; -0.095 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.195      ; 1.264      ;
; -0.093 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.176      ; 1.247      ;
; -0.093 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.176      ; 1.247      ;
; -0.093 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.176      ; 1.247      ;
; -0.093 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.176      ; 1.247      ;
; -0.093 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.176      ; 1.247      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.263      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.263      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.263      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.263      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.263      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.263      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.263      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.184      ; 1.263      ;
; -0.076 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.176      ; 1.264      ;
; -0.076 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.176      ; 1.264      ;
; -0.076 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.176      ; 1.264      ;
; -0.076 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.176      ; 1.264      ;
; -0.076 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.176      ; 1.264      ;
; 0.445  ; sys_rst_n                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sys_rst_n                                         ; cam0_pclk   ; 0.000        ; 1.197      ; 1.756      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'                                                                                                                                                                                                                                      ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+
; -0.180 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.805      ; 1.739      ;
; -0.180 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.805      ; 1.739      ;
; -0.180 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.805      ; 1.739      ;
; -0.180 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.805      ; 1.739      ;
; -0.180 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.805      ; 1.739      ;
; -0.180 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.808      ; 1.742      ;
; -0.179 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.805      ; 1.740      ;
; -0.179 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.805      ; 1.740      ;
; -0.179 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.805      ; 1.740      ;
; -0.179 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.805      ; 1.740      ;
; -0.179 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.805      ; 1.740      ;
; -0.179 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.805      ; 1.740      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.805      ; 1.740      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.807      ; 1.742      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.807      ; 1.742      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.804      ; 1.739      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.804      ; 1.739      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.804      ; 1.739      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.804      ; 1.739      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.804      ; 1.739      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.804      ; 1.739      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.804      ; 1.739      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.805      ; 1.740      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.805      ; 1.740      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.805      ; 1.740      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.805      ; 1.740      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.804      ; 1.739      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.804      ; 1.739      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.805      ; 1.740      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[5]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.805      ; 1.740      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.805      ; 1.740      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.805      ; 1.740      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.805      ; 1.740      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.805      ; 1.740      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.807      ; 1.742      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.741      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.741      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.741      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]                                               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.741      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]                                               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.741      ;
; -0.179 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.741      ;
; -0.172 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.808      ; 1.750      ;
; -0.172 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.809      ; 1.751      ;
; -0.172 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.809      ; 1.751      ;
; -0.172 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.808      ; 1.750      ;
; -0.172 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.808      ; 1.750      ;
; -0.172 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.808      ; 1.750      ;
; -0.172 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.809      ; 1.751      ;
; -0.172 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.809      ; 1.751      ;
; -0.172 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.809      ; 1.751      ;
; -0.172 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                            ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.809      ; 1.751      ;
; -0.172 ; sys_rst_n ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                           ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.809      ; 1.751      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.748      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.748      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.748      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.748      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.748      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.748      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.748      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.748      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.748      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.748      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.748      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.748      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.748      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.799      ; 1.741      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.799      ; 1.741      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.799      ; 1.741      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.748      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.799      ; 1.741      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.748      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.748      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.748      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.748      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.799      ; 1.741      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.748      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.748      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.748      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.799      ; 1.741      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.799      ; 1.741      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.806      ; 1.748      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]                                               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.799      ; 1.741      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.799      ; 1.741      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.799      ; 1.741      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.799      ; 1.741      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.799      ; 1.741      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[5]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.799      ; 1.741      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.799      ; 1.741      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.799      ; 1.741      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.799      ; 1.741      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.799      ; 1.741      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]                                               ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.799      ; 1.741      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.799      ; 1.741      ;
; -0.172 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]                                                ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.799      ; 1.741      ;
; -0.171 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.798      ; 1.741      ;
; -0.160 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.949      ; 1.923      ;
; -0.160 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.945      ; 1.919      ;
; -0.159 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.948      ; 1.923      ;
; -0.159 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.946      ; 1.921      ;
; -0.153 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ; sys_rst_n    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; 0.000        ; 1.948      ; 1.929      ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                                           ;
+-------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                     ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.595 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.372      ; 2.081      ;
; 0.595 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.372      ; 2.081      ;
; 0.595 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.372      ; 2.081      ;
; 0.595 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.372      ; 2.081      ;
; 0.595 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.372      ; 2.081      ;
; 0.596 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.366      ; 2.076      ;
; 0.596 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.366      ; 2.076      ;
; 0.596 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.366      ; 2.076      ;
; 0.596 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.366      ; 2.076      ;
; 0.596 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.366      ; 2.076      ;
; 0.597 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.367      ; 2.078      ;
; 0.597 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[4]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.367      ; 2.078      ;
; 0.597 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[2]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.367      ; 2.078      ;
; 0.597 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[0]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.367      ; 2.078      ;
; 0.597 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[11]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.367      ; 2.078      ;
; 0.597 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[9]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.367      ; 2.078      ;
; 0.597 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[13]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.367      ; 2.078      ;
; 0.601 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.366      ; 2.081      ;
; 0.601 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.366      ; 2.081      ;
; 0.601 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.366      ; 2.081      ;
; 0.601 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.366      ; 2.081      ;
; 0.601 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.366      ; 2.081      ;
; 0.601 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.366      ; 2.081      ;
; 0.601 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.363      ; 2.078      ;
; 0.601 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.366      ; 2.081      ;
; 0.601 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.363      ; 2.078      ;
; 0.601 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.363      ; 2.078      ;
; 0.601 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.363      ; 2.078      ;
; 0.601 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.363      ; 2.078      ;
; 0.601 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.362      ; 2.077      ;
; 0.601 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.363      ; 2.078      ;
; 0.601 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.363      ; 2.078      ;
; 0.602 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.363      ; 2.079      ;
; 0.602 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.358      ; 2.074      ;
; 0.602 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.362      ; 2.078      ;
; 0.602 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.362      ; 2.078      ;
; 0.602 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|scl                               ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.366      ; 2.082      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.358      ; 2.075      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.358      ; 2.075      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.358      ; 2.075      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.358      ; 2.075      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.358      ; 2.075      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.358      ; 2.075      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.358      ; 2.075      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.358      ; 2.075      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.358      ; 2.075      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.358      ; 2.075      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.358      ; 2.075      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.358      ; 2.075      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[6]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.360      ; 2.077      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.360      ; 2.077      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[0]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.360      ; 2.077      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[2]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.360      ; 2.077      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[7]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.360      ; 2.077      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[3]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.360      ; 2.077      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[1]                      ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.360      ; 2.077      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[7]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.360      ; 2.077      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[3]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.360      ; 2.077      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[1]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.360      ; 2.077      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[5]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.360      ; 2.077      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[14]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.360      ; 2.077      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[12]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.360      ; 2.077      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[8]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.360      ; 2.077      ;
; 0.603 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[10]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.360      ; 2.077      ;
; 0.621 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.346      ; 2.081      ;
; 0.621 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.346      ; 2.081      ;
; 0.622 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.340      ; 2.076      ;
; 0.622 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.342      ; 2.078      ;
; 0.758 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.372      ; 1.744      ;
; 0.758 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.372      ; 1.744      ;
; 0.758 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.372      ; 1.744      ;
; 0.758 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.372      ; 1.744      ;
; 0.758 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.372      ; 1.744      ;
; 0.759 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.366      ; 1.739      ;
; 0.759 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.366      ; 1.739      ;
; 0.759 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.366      ; 1.739      ;
; 0.759 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.366      ; 1.739      ;
; 0.759 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.366      ; 1.739      ;
; 0.760 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.367      ; 1.741      ;
; 0.760 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[4]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.367      ; 1.741      ;
; 0.760 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[2]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.367      ; 1.741      ;
; 0.760 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[0]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.367      ; 1.741      ;
; 0.760 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[11]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.367      ; 1.741      ;
; 0.760 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[9]                         ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.367      ; 1.741      ;
; 0.760 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[13]                        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.367      ; 1.741      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.366      ; 1.745      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.366      ; 1.745      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.366      ; 1.745      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.366      ; 1.745      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.366      ; 1.745      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.366      ; 1.745      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.363      ; 1.742      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.366      ; 1.745      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.363      ; 1.742      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.363      ; 1.742      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.363      ; 1.742      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.363      ; 1.742      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.363      ; 1.742      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.362      ; 1.741      ;
; 0.765 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; sys_rst_n    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.358      ; 1.737      ;
+-------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                                           ;
+-------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                     ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.815 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.138      ; 2.067      ;
; 0.815 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.137      ; 2.066      ;
; 0.816 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.137      ; 2.067      ;
; 0.816 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.137      ; 2.067      ;
; 0.816 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.137      ; 2.067      ;
; 0.816 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.137      ; 2.067      ;
; 0.816 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.137      ; 2.067      ;
; 0.816 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.137      ; 2.067      ;
; 0.816 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.137      ; 2.067      ;
; 0.816 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.131      ; 2.061      ;
; 0.816 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.136      ; 2.066      ;
; 0.816 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.137      ; 2.067      ;
; 0.816 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.137      ; 2.067      ;
; 0.817 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.135      ; 2.066      ;
; 0.817 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.132      ; 2.063      ;
; 0.817 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.130      ; 2.061      ;
; 0.817 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.132      ; 2.063      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.139      ; 2.076      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.139      ; 2.076      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.139      ; 2.076      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.139      ; 2.076      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.139      ; 2.076      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.139      ; 2.076      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.139      ; 2.076      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.140      ; 2.077      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.140      ; 2.077      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.138      ; 2.075      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.138      ; 2.075      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.140      ; 2.077      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.141      ; 2.078      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.141      ; 2.078      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.140      ; 2.077      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.140      ; 2.077      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.140      ; 2.077      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.141      ; 2.078      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.141      ; 2.078      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.139      ; 2.076      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.137      ; 2.074      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.127      ; 2.064      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.132      ; 2.069      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.132      ; 2.069      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.127      ; 2.064      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.141      ; 2.078      ;
; 0.823 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|scl                               ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.141      ; 2.078      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.141      ; 2.079      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.142      ; 2.080      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.142      ; 2.080      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.142      ; 2.080      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.142      ; 2.080      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.142      ; 2.080      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.142      ; 2.080      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.142      ; 2.080      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.142      ; 2.080      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.142      ; 2.080      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.142      ; 2.080      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.142      ; 2.080      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.142      ; 2.080      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.141      ; 2.079      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[7]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.138      ; 2.076      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[3]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.138      ; 2.076      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[1]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.138      ; 2.076      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[5]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.138      ; 2.076      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[6]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.138      ; 2.076      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.130      ; 2.068      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.138      ; 2.076      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[0]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.138      ; 2.076      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[2]                      ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.138      ; 2.076      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[4]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.139      ; 2.077      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[2]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.139      ; 2.077      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[0]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.139      ; 2.077      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.128      ; 2.066      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[7]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.138      ; 2.076      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.132      ; 2.070      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[3]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.138      ; 2.076      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.134      ; 2.072      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[1]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.138      ; 2.076      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[5]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.138      ; 2.076      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.133      ; 2.071      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[11]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.139      ; 2.077      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[9]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.138      ; 2.076      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[13]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.139      ; 2.077      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[14]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.139      ; 2.077      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.128      ; 2.066      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[12]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.139      ; 2.077      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.133      ; 2.071      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[8]                         ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.139      ; 2.077      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[10]                        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.138      ; 2.076      ;
; 0.824 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                           ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0.000        ; 1.139      ; 2.077      ;
; 0.979 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.137      ; 1.730      ;
; 0.979 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.137      ; 1.730      ;
; 0.979 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.137      ; 1.730      ;
; 0.979 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.137      ; 1.730      ;
; 0.979 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.137      ; 1.730      ;
; 0.979 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.137      ; 1.730      ;
; 0.979 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.137      ; 1.730      ;
; 0.979 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.131      ; 1.724      ;
; 0.979 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.136      ; 1.729      ;
; 0.979 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.138      ; 1.731      ;
; 0.979 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.137      ; 1.730      ;
; 0.979 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ; sys_rst_n    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -0.500       ; 1.137      ; 1.730      ;
+-------+-----------+-----------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                        ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.258 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.300      ; 1.752      ;
; 1.258 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.300      ; 1.752      ;
; 1.258 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.300      ; 1.752      ;
; 1.258 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[22]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.300      ; 1.752      ;
; 1.263 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[1]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.294      ; 1.751      ;
; 1.263 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[0]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.294      ; 1.751      ;
; 1.263 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[1]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.294      ; 1.751      ;
; 1.263 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[1]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.294      ; 1.751      ;
; 1.263 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[2]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.294      ; 1.751      ;
; 1.263 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[2]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.294      ; 1.751      ;
; 1.263 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[3]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.294      ; 1.751      ;
; 1.263 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[5]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.294      ; 1.751      ;
; 1.263 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[5]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.294      ; 1.751      ;
; 1.263 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[6]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.294      ; 1.751      ;
; 1.263 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[7]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.294      ; 1.751      ;
; 1.263 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[7]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.294      ; 1.751      ;
; 1.263 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[8]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.294      ; 1.751      ;
; 1.263 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[9]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.294      ; 1.751      ;
; 1.263 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[9]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.294      ; 1.751      ;
; 1.263 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                           ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.736      ;
; 1.265 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                          ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.295      ; 1.754      ;
; 1.265 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[2]    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.743      ;
; 1.265 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.295      ; 1.754      ;
; 1.265 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[21]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 1.751      ;
; 1.265 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.293      ; 1.752      ;
; 1.265 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.293      ; 1.752      ;
; 1.265 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.293      ; 1.752      ;
; 1.266 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[14]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 1.752      ;
; 1.266 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[23]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 1.752      ;
; 1.268 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_fifo_flag                                                                                                                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 1.753      ;
; 1.268 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 1.753      ;
; 1.268 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                           ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.292      ; 1.754      ;
; 1.268 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~_emulated                                                                                                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 1.753      ;
; 1.268 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~_emulated                                                                                                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 1.753      ;
; 1.268 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~_emulated                                                                                                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 1.753      ;
; 1.268 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                            ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 1.753      ;
; 1.268 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~_emulated                                                                                                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 1.753      ;
; 1.268 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                           ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 1.753      ;
; 1.268 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                           ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 1.753      ;
; 1.270 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.287      ; 1.751      ;
; 1.270 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_fifo_flag                                                                                                                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.288      ; 1.752      ;
; 1.270 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.288      ; 1.752      ;
; 1.270 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                                           ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.737      ;
; 1.271 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.287      ; 1.752      ;
; 1.271 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~_emulated                                                                                                      ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.288      ; 1.753      ;
; 1.272 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[11]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.286      ; 1.752      ;
; 1.272 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[15]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.286      ; 1.752      ;
; 1.272 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[18]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.286      ; 1.752      ;
; 1.274 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 1.749      ;
; 1.274 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 1.749      ;
; 1.274 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 1.749      ;
; 1.274 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 1.749      ;
; 1.274 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[0]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 1.751      ;
; 1.274 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[6]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 1.751      ;
; 1.274 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[5]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 1.751      ;
; 1.274 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[8]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 1.751      ;
; 1.274 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[11] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 1.751      ;
; 1.274 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[7]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 1.751      ;
; 1.274 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[2]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 1.751      ;
; 1.274 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[4]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 1.751      ;
; 1.274 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_2e8:rs_dgwp|dffpipe_te9:dffpipe10|dffe11a[3]  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 1.751      ;
; 1.274 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[3]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 1.751      ;
; 1.274 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp|dffe10a[8]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 1.751      ;
; 1.274 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp|dffe10a[10]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 1.751      ;
; 1.274 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                        ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 1.731      ;
; 1.274 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 1.731      ;
; 1.274 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 1.731      ;
; 1.274 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 1.731      ;
; 1.274 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 1.731      ;
; 1.274 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                       ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 1.731      ;
; 1.274 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[5]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.740      ;
; 1.274 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[7]                                                                                         ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 1.740      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 1.754      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 1.754      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 1.754      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 1.754      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 1.754      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 1.754      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 1.754      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                          ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.753      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 1.740      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[0]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.742      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[5]    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.742      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[1]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.742      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[2]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.742      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[4]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.743      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[5]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.742      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[5]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.742      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[8]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.742      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[8]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.742      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp|dffe10a[9]                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.742      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp|dffe10a[10]                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.742      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                             ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 1.754      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[16]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.751      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[17]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.751      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[19]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 1.751      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[9]                                                                                                                ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.753      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[10]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.753      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[12]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.753      ;
; 1.275 ; sys_rst_n ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[13]                                                                                                               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.753      ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                    ;
+-------+-----------+------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                              ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.475 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.750      ;
; 1.475 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.750      ;
; 1.475 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.750      ;
; 1.475 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.750      ;
; 1.475 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.750      ;
; 1.475 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.745      ;
; 1.475 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.745      ;
; 1.475 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.745      ;
; 1.475 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.745      ;
; 1.475 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.745      ;
; 1.475 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.745      ;
; 1.475 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.745      ;
; 1.475 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.745      ;
; 1.475 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.745      ;
; 1.475 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.745      ;
; 1.476 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.746      ;
; 1.476 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.746      ;
; 1.481 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.749      ;
; 1.481 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.749      ;
; 1.481 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.749      ;
; 1.482 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.752      ;
; 2.312 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.081      ; 2.087      ;
; 2.312 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.081      ; 2.087      ;
; 2.312 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.081      ; 2.087      ;
; 2.312 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.081      ; 2.087      ;
; 2.312 ; sys_rst_n ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                  ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.081      ; 2.087      ;
; 2.312 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.076      ; 2.082      ;
; 2.312 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.076      ; 2.082      ;
; 2.312 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.076      ; 2.082      ;
; 2.312 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.076      ; 2.082      ;
; 2.312 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.076      ; 2.082      ;
; 2.312 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.076      ; 2.082      ;
; 2.312 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.076      ; 2.082      ;
; 2.312 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.076      ; 2.082      ;
; 2.312 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.076      ; 2.082      ;
; 2.312 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.076      ; 2.082      ;
; 2.312 ; sys_rst_n ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.076      ; 2.082      ;
; 2.312 ; sys_rst_n ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.076      ; 2.082      ;
; 2.317 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.074      ; 2.085      ;
; 2.317 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.074      ; 2.085      ;
; 2.317 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                    ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.074      ; 2.085      ;
; 2.319 ; sys_rst_n ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; sys_rst_n    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.076      ; 2.089      ;
+-------+-----------+------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cam1_pclk'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; cam1_pclk ; Rise       ; cam1_pclk                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ;
; -0.188 ; 0.042        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; -0.188 ; 0.042        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; -0.186 ; 0.044        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; -0.166 ; 0.064        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; -0.166 ; 0.064        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; -0.164 ; 0.066        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; -0.162 ; 0.068        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; -0.162 ; 0.068        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; -0.162 ; 0.068        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; -0.162 ; 0.068        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; -0.160 ; 0.070        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; -0.160 ; 0.070        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
+--------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cam0_pclk'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; cam0_pclk ; Rise       ; cam0_pclk                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ;
; -0.142 ; 0.088        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; -0.142 ; 0.088        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; -0.140 ; 0.090        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; -0.137 ; 0.093        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; -0.137 ; 0.093        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; -0.135 ; 0.095        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; -0.134 ; 0.096        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; -0.134 ; 0.096        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; -0.132 ; 0.098        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; -0.132 ; 0.098        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; -0.132 ; 0.098        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; -0.130 ; 0.100        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
+--------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_rst_n'                                                                                                             ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                       ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; sys_rst_n ; Rise       ; sys_rst_n                                                                    ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sys_rst_n~input|o                                                            ;
; 0.125  ; 0.125        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; rst_n~0|combout                                                              ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; rst_n~0|datad                                                                ;
; 0.140  ; 0.140        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; rst_n~0clkctrl|inclk[0]                                                      ;
; 0.140  ; 0.140        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; rst_n~0clkctrl|outclk                                                        ;
; 0.176  ; 0.176        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57 ;
; 0.177  ; 0.177        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25 ;
; 0.178  ; 0.178        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49 ;
; 0.178  ; 0.178        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49 ;
; 0.179  ; 0.179        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13 ;
; 0.179  ; 0.179        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13 ;
; 0.179  ; 0.179        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53 ;
; 0.180  ; 0.180        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17 ;
; 0.180  ; 0.180        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21 ;
; 0.180  ; 0.180        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29 ;
; 0.180  ; 0.180        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21 ;
; 0.180  ; 0.180        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33 ;
; 0.180  ; 0.180        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37 ;
; 0.180  ; 0.180        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[21]~57|datad                     ;
; 0.181  ; 0.181        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1  ;
; 0.181  ; 0.181        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5  ;
; 0.181  ; 0.181        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1  ;
; 0.181  ; 0.181        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5  ;
; 0.181  ; 0.181        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[13]~25|datad                     ;
; 0.182  ; 0.182        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[19]~49|datad                     ;
; 0.182  ; 0.182        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[19]~49|datad                     ;
; 0.183  ; 0.183        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[10]~13|datad                     ;
; 0.183  ; 0.183        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[10]~13|datad                     ;
; 0.183  ; 0.183        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[20]~53|datad                     ;
; 0.184  ; 0.184        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~17|datad                     ;
; 0.184  ; 0.184        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~21|datad                     ;
; 0.184  ; 0.184        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~29|datad                     ;
; 0.184  ; 0.184        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[12]~21|datad                     ;
; 0.184  ; 0.184        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[15]~33|datad                     ;
; 0.184  ; 0.184        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[16]~37|datad                     ;
; 0.185  ; 0.185        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~1|datad                      ;
; 0.185  ; 0.185        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[23]~5|datad                      ;
; 0.185  ; 0.185        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~17|datac                     ;
; 0.185  ; 0.185        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~29|datac                     ;
; 0.185  ; 0.185        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~1|datad                      ;
; 0.185  ; 0.185        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23]~5|datad                      ;
; 0.186  ; 0.186        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~41|datac                     ;
; 0.186  ; 0.186        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~41|datac                     ;
; 0.187  ; 0.187        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~37|datac                     ;
; 0.187  ; 0.187        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~57|datac                     ;
; 0.188  ; 0.188        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17 ;
; 0.188  ; 0.188        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29 ;
; 0.188  ; 0.188        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~33|datac                     ;
; 0.188  ; 0.188        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~45|datac                     ;
; 0.188  ; 0.188        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~9|datac                       ;
; 0.189  ; 0.189        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41 ;
; 0.189  ; 0.189        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41 ;
; 0.189  ; 0.189        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~25|datac                     ;
; 0.189  ; 0.189        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~45|datac                     ;
; 0.189  ; 0.189        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~9|datac                       ;
; 0.190  ; 0.190        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37 ;
; 0.190  ; 0.190        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57 ;
; 0.191  ; 0.191        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33 ;
; 0.191  ; 0.191        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45 ;
; 0.191  ; 0.191        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9   ;
; 0.192  ; 0.192        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25 ;
; 0.192  ; 0.192        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45 ;
; 0.192  ; 0.192        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9   ;
; 0.194  ; 0.194        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53 ;
; 0.196  ; 0.196        ; 0.000          ; High Pulse Width ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~53|dataa                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sys_rst_n~input|i                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Rise       ; sys_rst_n~input|i                                                            ;
; 0.797  ; 0.797        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53 ;
; 0.802  ; 0.802        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[20]~53|dataa                     ;
; 0.806  ; 0.806        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25 ;
; 0.806  ; 0.806        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9   ;
; 0.806  ; 0.806        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9   ;
; 0.807  ; 0.807        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37 ;
; 0.807  ; 0.807        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45 ;
; 0.807  ; 0.807        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57 ;
; 0.807  ; 0.807        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45 ;
; 0.808  ; 0.808        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33 ;
; 0.809  ; 0.809        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41 ;
; 0.809  ; 0.809        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[13]~25|datac                     ;
; 0.809  ; 0.809        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[9]~9|datac                       ;
; 0.809  ; 0.809        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[9]~9|datac                       ;
; 0.810  ; 0.810        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41 ;
; 0.810  ; 0.810        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17 ;
; 0.810  ; 0.810        ; 0.000          ; High Pulse Width ; sys_rst_n ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29 ;
; 0.810  ; 0.810        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[16]~37|datac                     ;
; 0.810  ; 0.810        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[18]~45|datac                     ;
; 0.810  ; 0.810        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[21]~57|datac                     ;
; 0.810  ; 0.810        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[18]~45|datac                     ;
; 0.811  ; 0.811        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[15]~33|datac                     ;
; 0.812  ; 0.812        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[17]~41|datac                     ;
; 0.813  ; 0.813        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[17]~41|datac                     ;
; 0.813  ; 0.813        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[22]~1|datad                      ;
; 0.813  ; 0.813        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[11]~17|datac                     ;
; 0.813  ; 0.813        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[14]~29|datac                     ;
; 0.813  ; 0.813        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[22]~1|datad                      ;
; 0.813  ; 0.813        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_wr_addr[23]~5|datad                      ;
; 0.814  ; 0.814        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[11]~17|datad                     ;
; 0.814  ; 0.814        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[12]~21|datad                     ;
; 0.814  ; 0.814        ; 0.000          ; Low Pulse Width  ; sys_rst_n ; Fall       ; u_sdram_top|u_sdram_fifo_ctrl|sdram_rd_addr[14]~29|datad                     ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lcd:u_lcd|clk_div:u_clk_div|clk_10m'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------+-------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                               ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------+-------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[0]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[10]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[1]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[2]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[3]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[4]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[5]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[6]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[7]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[8]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_h[9]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[0]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[10]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[1]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[2]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[3]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[4]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[5]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[6]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[7]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[8]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; lcd:u_lcd|lcd_driver:u_lcd_driver|cnt_v[9]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[0]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[10]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[11]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[12]                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[1]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[2]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[3]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[4]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[5]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[6]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[7]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[8]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_cnt[9]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[5]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd:u_lcd|clk_div:u_clk_div|clk_10m ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]               ;
+--------+--------------+----------------+------------+-------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[10]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[11]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[12]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[13]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[14]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[4]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[5]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[7]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[8]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[9]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|scl                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk'                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[10]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[11]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[12]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[13]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[14]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[4]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[5]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[7]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[8]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[9]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|data_wr_t[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|scl                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|st_done                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|wr_flag                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[10]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[12]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[13]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[15]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[16]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[17]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[18]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[19]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[20]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[21]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[22]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[9]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_rh_wl          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16               ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd              ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr              ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                 ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr               ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                 ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|i2c_done                          ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[11]       ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ;
; 0.202  ; 0.418        ; 0.216          ; High Pulse Width ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|addr_t[0]                         ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                          ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                          ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                          ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                          ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                          ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                          ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0  ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0 ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                        ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                 ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                 ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[21]                                                                                                            ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[14]                                                                                                            ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[22]                                                                                                            ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[23]                                                                                                            ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~_emulated                                                                                                   ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~_emulated                                                                                                   ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~_emulated                                                                                                   ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~_emulated                                                                                                   ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                  ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                   ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_fifo_flag                                                                                                                  ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                         ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                        ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                        ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                         ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                         ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                         ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                         ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                         ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                         ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                         ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                           ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                           ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                        ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                       ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                    ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                    ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                    ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                    ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                    ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                     ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a[2] ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 4.756 ; 4.972        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.756 ; 4.972        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0]                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1]                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2]                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3]                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4]                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5]                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6]                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7]                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8]                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9]                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                       ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.799 ; 5.015        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0]                    ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1]                    ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2]                    ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3]                    ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4]                    ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5]                    ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6]                    ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7]                    ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8]                    ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9]                    ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                       ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                       ;
; 4.844 ; 5.028        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.844 ; 5.028        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[0]|clk                                   ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[1]|clk                                   ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[2]|clk                                   ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[3]|clk                                   ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[4]|clk                                   ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[5]|clk                                   ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[6]|clk                                   ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[7]|clk                                   ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[8]|clk                                   ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[9]|clk                                   ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|dri_clk|clk                                      ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u1_ov5640_dri|u_i2c_dr|dri_clk|clk                                      ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 5.001 ; 5.001        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 5.001 ; 5.001        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 5.021 ; 5.021        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[0]|clk                                   ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[1]|clk                                   ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[2]|clk                                   ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[3]|clk                                   ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[4]|clk                                   ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[5]|clk                                   ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[6]|clk                                   ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[7]|clk                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam0_data[*]    ; cam0_pclk  ; 1.901 ; 2.563 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[0]   ; cam0_pclk  ; 1.494 ; 2.161 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[1]   ; cam0_pclk  ; 1.432 ; 2.063 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[2]   ; cam0_pclk  ; 1.441 ; 2.111 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[3]   ; cam0_pclk  ; 1.303 ; 1.917 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[4]   ; cam0_pclk  ; 1.901 ; 2.563 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[5]   ; cam0_pclk  ; 1.242 ; 1.837 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[6]   ; cam0_pclk  ; 1.231 ; 1.814 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[7]   ; cam0_pclk  ; 1.086 ; 1.646 ; Rise       ; cam0_pclk                                         ;
; cam0_href       ; cam0_pclk  ; 2.230 ; 2.950 ; Rise       ; cam0_pclk                                         ;
; cam0_vsync      ; cam0_pclk  ; 1.536 ; 2.200 ; Rise       ; cam0_pclk                                         ;
; cam1_data[*]    ; cam1_pclk  ; 1.315 ; 1.963 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[0]   ; cam1_pclk  ; 1.263 ; 1.925 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[1]   ; cam1_pclk  ; 1.225 ; 1.841 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[2]   ; cam1_pclk  ; 1.120 ; 1.735 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[3]   ; cam1_pclk  ; 1.139 ; 1.736 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[4]   ; cam1_pclk  ; 1.136 ; 1.738 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[5]   ; cam1_pclk  ; 1.031 ; 1.638 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[6]   ; cam1_pclk  ; 1.060 ; 1.659 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[7]   ; cam1_pclk  ; 1.315 ; 1.963 ; Rise       ; cam1_pclk                                         ;
; cam1_href       ; cam1_pclk  ; 1.776 ; 2.427 ; Rise       ; cam1_pclk                                         ;
; cam1_vsync      ; cam1_pclk  ; 1.041 ; 1.610 ; Rise       ; cam1_pclk                                         ;
; sdram_data[*]   ; sys_clk    ; 2.462 ; 3.112 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.365 ; 3.037 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.462 ; 3.112 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.255 ; 2.860 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.281 ; 2.920 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.277 ; 2.893 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 2.233 ; 2.833 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.259 ; 2.917 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.346 ; 2.990 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.450 ; 3.096 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.369 ; 2.983 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.364 ; 2.968 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.229 ; 2.825 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.349 ; 2.963 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.184 ; 2.800 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.341 ; 2.950 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.377 ; 2.999 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 1.799 ; 2.123 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 2.605 ; 3.239 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 2.461 ; 3.079 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 2.324 ; 2.913 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 2.605 ; 3.239 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; cam0_data[*]    ; cam0_pclk  ; -0.813 ; -1.373 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[0]   ; cam0_pclk  ; -1.152 ; -1.778 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[1]   ; cam0_pclk  ; -1.163 ; -1.795 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[2]   ; cam0_pclk  ; -1.138 ; -1.757 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[3]   ; cam0_pclk  ; -1.020 ; -1.603 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[4]   ; cam0_pclk  ; -0.988 ; -1.574 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[5]   ; cam0_pclk  ; -0.879 ; -1.461 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[6]   ; cam0_pclk  ; -0.946 ; -1.520 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[7]   ; cam0_pclk  ; -0.813 ; -1.373 ; Rise       ; cam0_pclk                                         ;
; cam0_href       ; cam0_pclk  ; -1.240 ; -1.905 ; Rise       ; cam0_pclk                                         ;
; cam0_vsync      ; cam0_pclk  ; -1.321 ; -1.975 ; Rise       ; cam0_pclk                                         ;
; cam1_data[*]    ; cam1_pclk  ; -0.771 ; -1.323 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[0]   ; cam1_pclk  ; -1.012 ; -1.641 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[1]   ; cam1_pclk  ; -0.955 ; -1.532 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[2]   ; cam1_pclk  ; -0.904 ; -1.493 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[3]   ; cam1_pclk  ; -0.921 ; -1.493 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[4]   ; cam1_pclk  ; -0.916 ; -1.494 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[5]   ; cam1_pclk  ; -0.803 ; -1.396 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[6]   ; cam1_pclk  ; -0.771 ; -1.323 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[7]   ; cam1_pclk  ; -0.884 ; -1.483 ; Rise       ; cam1_pclk                                         ;
; cam1_href       ; cam1_pclk  ; -0.820 ; -1.399 ; Rise       ; cam1_pclk                                         ;
; cam1_vsync      ; cam1_pclk  ; -0.836 ; -1.396 ; Rise       ; cam1_pclk                                         ;
; sdram_data[*]   ; sys_clk    ; -1.806 ; -2.407 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -1.981 ; -2.634 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -2.073 ; -2.707 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -1.878 ; -2.476 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -1.898 ; -2.522 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -1.899 ; -2.507 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -1.858 ; -2.450 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -1.880 ; -2.519 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -1.960 ; -2.589 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -2.066 ; -2.703 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -1.988 ; -2.594 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -1.984 ; -2.580 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -1.854 ; -2.443 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -1.968 ; -2.574 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -1.806 ; -2.407 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -1.962 ; -2.563 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -1.996 ; -2.610 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -1.033 ; -1.333 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; -1.962 ; -2.542 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; -2.094 ; -2.702 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; -1.962 ; -2.542 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; -2.232 ; -2.855 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; lcd_de          ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 6.970  ; 7.247  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; lcd_pclk        ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 2.745  ;        ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; lcd_rgb[*]      ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.386 ; 14.636 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[0]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 13.773 ; 13.683 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[1]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 13.769 ; 13.681 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[2]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 13.790 ; 13.706 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[3]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.001 ; 13.942 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[4]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 13.991 ; 13.921 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[5]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.252 ; 14.495 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[6]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.042 ; 14.243 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[7]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.148 ; 14.370 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[8]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.212 ; 14.433 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[9]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.268 ; 14.503 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[10]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.384 ; 14.636 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[11]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.316 ; 14.544 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[12]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.386 ; 14.632 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[13]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.300 ; 14.521 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[14]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.293 ; 14.532 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[15]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 14.353 ; 14.612 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; lcd_pclk        ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;        ; 2.901  ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; cam0_scl        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 3.538  ; 3.454  ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam0_sda        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 3.510  ; 3.435  ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_scl        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 4.634  ; 4.446  ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_sda        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 4.400  ; 4.239  ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; sdram_addr[*]   ; sys_clk                                           ; 4.724  ; 4.433  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                                           ; 3.239  ; 3.081  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                                           ; 3.145  ; 2.999  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                                           ; 3.699  ; 3.528  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                                           ; 3.339  ; 3.163  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                                           ; 3.341  ; 3.175  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                                           ; 2.989  ; 2.871  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                                           ; 3.654  ; 3.439  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                                           ; 3.038  ; 2.884  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                                           ; 3.571  ; 3.389  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                                           ; 2.952  ; 2.799  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                                           ; 4.724  ; 4.433  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                                           ; 3.234  ; 3.043  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                                           ; 3.269  ; 3.090  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                                           ; 3.375  ; 3.218  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                                           ; 3.305  ; 3.112  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                                           ; 3.375  ; 3.218  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                                           ; 2.844  ; 2.709  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                                           ; 2.158  ; 2.219  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                                           ; 2.244  ; 2.204  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                                           ; 3.840  ; 4.063  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                           ; 2.916  ; 3.065  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                           ; 3.101  ; 3.278  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                           ; 3.044  ; 3.203  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                           ; 2.660  ; 2.798  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                           ; 3.092  ; 3.260  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                           ; 3.840  ; 4.063  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                           ; 3.075  ; 3.241  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                           ; 2.978  ; 3.151  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                           ; 2.618  ; 2.737  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                           ; 2.949  ; 3.109  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                           ; 3.074  ; 3.256  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                           ; 3.059  ; 3.238  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                           ; 2.868  ; 3.018  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                           ; 3.111  ; 3.308  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                           ; 3.031  ; 3.190  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                           ; 3.038  ; 3.240  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                                           ; 3.020  ; 2.869  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                                           ; 2.531  ; 2.436  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                                           ; -0.544 ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                                           ;        ; -0.498 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk                                           ; 6.416  ; 6.823  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk                                           ; 4.162  ; 4.300  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_rgb[*]      ; sys_clk                                           ; 14.697 ; 14.947 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk                                           ; 14.084 ; 13.994 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk                                           ; 14.080 ; 13.992 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk                                           ; 14.101 ; 14.017 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk                                           ; 14.312 ; 14.253 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk                                           ; 14.302 ; 14.232 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk                                           ; 14.563 ; 14.806 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk                                           ; 14.353 ; 14.554 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk                                           ; 14.459 ; 14.681 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk                                           ; 14.523 ; 14.744 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk                                           ; 14.579 ; 14.814 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk                                           ; 14.695 ; 14.947 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk                                           ; 14.627 ; 14.855 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk                                           ; 14.697 ; 14.943 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk                                           ; 14.611 ; 14.832 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk                                           ; 14.604 ; 14.843 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk                                           ; 14.664 ; 14.923 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk                                           ; 3.105  ; 3.268  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; lcd_de          ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.407  ; 5.569  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; lcd_pclk        ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 2.653  ;        ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; lcd_rgb[*]      ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.546  ; 4.662  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[0]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.936  ; 5.093  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[1]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.808  ; 4.964  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[2]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.782  ; 4.921  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[3]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.380  ; 5.471  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[4]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.141  ; 5.319  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[5]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.765  ; 4.915  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[6]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.642  ; 4.770  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[7]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.546  ; 4.662  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[8]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.554  ; 4.680  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[9]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.562  ; 4.676  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[10]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.692  ; 4.828  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[11]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.674  ; 4.809  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[12]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.781  ; 4.919  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[13]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.006  ; 5.157  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[14]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.844  ; 4.998  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[15]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.951  ; 5.142  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; lcd_pclk        ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;        ; 2.804  ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; cam0_scl        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 3.408  ; 3.326  ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam0_sda        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 3.382  ; 3.310  ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_scl        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 4.461  ; 4.281  ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_sda        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 4.235  ; 4.080  ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; sdram_addr[*]   ; sys_clk                                           ; 2.658  ; 2.510  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                                           ; 2.931  ; 2.780  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                                           ; 2.839  ; 2.698  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                                           ; 3.371  ; 3.207  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                                           ; 3.025  ; 2.857  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                                           ; 3.029  ; 2.869  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                                           ; 2.691  ; 2.578  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                                           ; 3.331  ; 3.124  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                                           ; 2.741  ; 2.591  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                                           ; 3.253  ; 3.077  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                                           ; 2.658  ; 2.510  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                                           ; 4.395  ; 4.113  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                                           ; 2.928  ; 2.744  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                                           ; 2.962  ; 2.789  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                                           ; 2.994  ; 2.809  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                                           ; 2.994  ; 2.809  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                                           ; 3.062  ; 2.911  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                                           ; 2.554  ; 2.424  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                                           ; 1.894  ; 1.955  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                                           ; 1.975  ; 1.936  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                                           ; 2.336  ; 2.451  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                           ; 2.619  ; 2.763  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                           ; 2.799  ; 2.969  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                           ; 2.743  ; 2.896  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                           ; 2.375  ; 2.507  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                           ; 2.789  ; 2.950  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                           ; 3.544  ; 3.761  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                           ; 2.771  ; 2.931  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                           ; 2.680  ; 2.846  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                           ; 2.336  ; 2.451  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                           ; 2.652  ; 2.806  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                           ; 2.775  ; 2.951  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                           ; 2.760  ; 2.933  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                           ; 2.576  ; 2.721  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                           ; 2.809  ; 2.999  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                           ; 2.734  ; 2.888  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                           ; 2.740  ; 2.935  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                                           ; 2.720  ; 2.574  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                                           ; 2.250  ; 2.159  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                                           ; -0.779 ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                                           ;        ; -0.734 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk                                           ; 4.384  ; 4.699  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk                                           ; 2.542  ; 2.683  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_rgb[*]      ; sys_clk                                           ; 2.713  ; 2.704  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk                                           ; 2.718  ; 2.707  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk                                           ; 2.713  ; 2.704  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk                                           ; 2.733  ; 2.728  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk                                           ; 2.936  ; 2.954  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk                                           ; 2.926  ; 2.935  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk                                           ; 3.713  ; 3.892  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk                                           ; 3.511  ; 3.649  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk                                           ; 3.592  ; 3.737  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk                                           ; 3.675  ; 3.832  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk                                           ; 3.708  ; 3.864  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk                                           ; 3.819  ; 3.993  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk                                           ; 3.773  ; 3.938  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk                                           ; 3.820  ; 3.989  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk                                           ; 3.759  ; 3.917  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk                                           ; 3.724  ; 3.878  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk                                           ; 3.783  ; 3.985  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk                                           ; 2.780  ; 2.936  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                  ;
+-----------------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 6.647 ; 6.633 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[0]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 7.106 ; 7.092 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[1]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 7.017 ; 7.003 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[2]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 7.017 ; 7.003 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[3]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 7.019 ; 7.005 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[4]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 7.019 ; 7.005 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[5]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 6.647 ; 6.633 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[6]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 6.952 ; 6.938 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[7]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 6.952 ; 6.938 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[8]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 7.106 ; 7.092 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[9]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 7.087 ; 7.073 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[10]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 7.106 ; 7.092 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[11]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 6.944 ; 6.930 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[12]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 6.944 ; 6.930 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[13]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 6.927 ; 6.913 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[14]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 6.927 ; 6.913 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[15]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 6.647 ; 6.633 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; cam0_sda        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 3.211 ; 3.197 ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_sda        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 4.137 ; 4.123 ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; sdram_data[*]   ; sys_clk                                           ; 2.885 ; 2.872 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                           ; 2.911 ; 2.897 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                           ; 3.090 ; 3.077 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                           ; 3.134 ; 3.121 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                           ; 2.975 ; 2.962 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                           ; 2.885 ; 2.872 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                           ; 4.085 ; 4.120 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                           ; 2.911 ; 2.897 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                           ; 2.975 ; 2.962 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                           ; 3.124 ; 3.123 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                           ; 2.888 ; 2.875 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                           ; 2.943 ; 2.942 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                           ; 2.916 ; 2.915 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                           ; 2.943 ; 2.942 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                           ; 2.943 ; 2.942 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                           ; 2.940 ; 2.939 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                           ; 2.940 ; 2.939 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk                                           ; 6.093 ; 6.079 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk                                           ; 6.552 ; 6.538 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk                                           ; 6.463 ; 6.449 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk                                           ; 6.463 ; 6.449 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk                                           ; 6.465 ; 6.451 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk                                           ; 6.465 ; 6.451 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk                                           ; 6.093 ; 6.079 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk                                           ; 6.398 ; 6.384 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk                                           ; 6.398 ; 6.384 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk                                           ; 6.552 ; 6.538 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk                                           ; 6.533 ; 6.519 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk                                           ; 6.552 ; 6.538 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk                                           ; 6.390 ; 6.376 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk                                           ; 6.390 ; 6.376 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk                                           ; 6.373 ; 6.359 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk                                           ; 6.373 ; 6.359 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk                                           ; 6.093 ; 6.079 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                          ;
+-----------------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.096 ; 5.082 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[0]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.537 ; 5.523 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[1]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.452 ; 5.438 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[2]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.452 ; 5.438 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[3]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.454 ; 5.440 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[4]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.454 ; 5.440 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[5]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.096 ; 5.082 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[6]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.389 ; 5.375 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[7]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.389 ; 5.375 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[8]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.537 ; 5.523 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[9]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.518 ; 5.504 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[10]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.537 ; 5.523 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[11]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.381 ; 5.367 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[12]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.381 ; 5.367 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[13]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.365 ; 5.351 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[14]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.365 ; 5.351 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[15]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.096 ; 5.082 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; cam0_sda        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 3.093 ; 3.079 ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_sda        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 3.983 ; 3.969 ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; sdram_data[*]   ; sys_clk                                           ; 2.597 ; 2.584 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                           ; 2.615 ; 2.601 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                           ; 2.794 ; 2.781 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                           ; 2.836 ; 2.823 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                           ; 2.683 ; 2.670 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                           ; 2.597 ; 2.584 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                           ; 3.786 ; 3.821 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                           ; 2.615 ; 2.601 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                           ; 2.683 ; 2.670 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                           ; 2.829 ; 2.828 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                           ; 2.599 ; 2.586 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                           ; 2.654 ; 2.653 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                           ; 2.629 ; 2.628 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                           ; 2.654 ; 2.653 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                           ; 2.654 ; 2.653 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                           ; 2.652 ; 2.651 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                           ; 2.652 ; 2.651 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk                                           ; 4.073 ; 4.059 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk                                           ; 4.514 ; 4.500 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk                                           ; 4.429 ; 4.415 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk                                           ; 4.429 ; 4.415 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk                                           ; 4.431 ; 4.417 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk                                           ; 4.431 ; 4.417 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk                                           ; 4.073 ; 4.059 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk                                           ; 4.366 ; 4.352 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk                                           ; 4.366 ; 4.352 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk                                           ; 4.514 ; 4.500 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk                                           ; 4.495 ; 4.481 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk                                           ; 4.514 ; 4.500 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk                                           ; 4.358 ; 4.344 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk                                           ; 4.358 ; 4.344 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk                                           ; 4.342 ; 4.328 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk                                           ; 4.342 ; 4.328 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk                                           ; 4.073 ; 4.059 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                         ;
+-----------------+---------------------------------------------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port                                        ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+---------------------------------------------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 6.835     ; 6.849     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[0]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 7.376     ; 7.390     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[1]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 7.281     ; 7.295     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[2]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 7.281     ; 7.295     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[3]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 7.283     ; 7.297     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[4]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 7.283     ; 7.297     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[5]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 6.835     ; 6.849     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[6]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 7.201     ; 7.215     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[7]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 7.201     ; 7.215     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[8]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 7.376     ; 7.390     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[9]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 7.349     ; 7.363     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[10]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 7.376     ; 7.390     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[11]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 7.173     ; 7.187     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[12]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 7.173     ; 7.187     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[13]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 7.149     ; 7.163     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[14]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 7.149     ; 7.163     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[15]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 6.835     ; 6.849     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; cam0_sda        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 3.250     ; 3.264     ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_sda        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 4.293     ; 4.307     ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; sdram_data[*]   ; sys_clk                                           ; 3.020     ; 3.033     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                           ; 3.045     ; 3.059     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                           ; 3.246     ; 3.259     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                           ; 3.295     ; 3.308     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                           ; 3.120     ; 3.133     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                           ; 3.020     ; 3.033     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                           ; 4.296     ; 4.261     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                           ; 3.045     ; 3.059     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                           ; 3.120     ; 3.133     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                           ; 3.294     ; 3.295     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                           ; 3.020     ; 3.033     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                           ; 3.087     ; 3.088     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                           ; 3.063     ; 3.064     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                           ; 3.087     ; 3.088     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                           ; 3.087     ; 3.088     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                           ; 3.087     ; 3.088     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                           ; 3.087     ; 3.088     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk                                           ; 6.411     ; 6.425     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk                                           ; 6.952     ; 6.966     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk                                           ; 6.857     ; 6.871     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk                                           ; 6.857     ; 6.871     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk                                           ; 6.859     ; 6.873     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk                                           ; 6.859     ; 6.873     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk                                           ; 6.411     ; 6.425     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk                                           ; 6.777     ; 6.791     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk                                           ; 6.777     ; 6.791     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk                                           ; 6.952     ; 6.966     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk                                           ; 6.925     ; 6.939     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk                                           ; 6.952     ; 6.966     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk                                           ; 6.749     ; 6.763     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk                                           ; 6.749     ; 6.763     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk                                           ; 6.725     ; 6.739     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk                                           ; 6.725     ; 6.739     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk                                           ; 6.411     ; 6.425     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------------------------------+-----------+-----------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                 ;
+-----------------+---------------------------------------------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port                                        ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+---------------------------------------------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_rgb[*]      ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.173     ; 5.187     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[0]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.692     ; 5.706     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[1]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.601     ; 5.615     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[2]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.601     ; 5.615     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[3]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.603     ; 5.617     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[4]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.603     ; 5.617     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[5]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.173     ; 5.187     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[6]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.524     ; 5.538     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[7]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.524     ; 5.538     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[8]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.692     ; 5.706     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[9]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.666     ; 5.680     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[10]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.692     ; 5.706     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[11]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.497     ; 5.511     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[12]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.497     ; 5.511     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[13]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.474     ; 5.488     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[14]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.474     ; 5.488     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[15]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.173     ; 5.187     ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; cam0_sda        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 3.131     ; 3.145     ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_sda        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 4.133     ; 4.147     ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; sdram_data[*]   ; sys_clk                                           ; 2.726     ; 2.739     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                           ; 2.743     ; 2.757     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                           ; 2.943     ; 2.956     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                           ; 2.990     ; 3.003     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                           ; 2.822     ; 2.835     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                           ; 2.726     ; 2.739     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                           ; 3.990     ; 3.955     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                           ; 2.743     ; 2.757     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                           ; 2.822     ; 2.835     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                           ; 2.992     ; 2.993     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                           ; 2.726     ; 2.739     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                           ; 2.793     ; 2.794     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                           ; 2.770     ; 2.771     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                           ; 2.793     ; 2.794     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                           ; 2.793     ; 2.794     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                           ; 2.793     ; 2.794     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                           ; 2.793     ; 2.794     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk                                           ; 4.303     ; 4.317     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk                                           ; 4.822     ; 4.836     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk                                           ; 4.731     ; 4.745     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk                                           ; 4.731     ; 4.745     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk                                           ; 4.733     ; 4.747     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk                                           ; 4.733     ; 4.747     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk                                           ; 4.303     ; 4.317     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk                                           ; 4.654     ; 4.668     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk                                           ; 4.654     ; 4.668     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk                                           ; 4.822     ; 4.836     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk                                           ; 4.796     ; 4.810     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk                                           ; 4.822     ; 4.836     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk                                           ; 4.627     ; 4.641     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk                                           ; 4.627     ; 4.641     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk                                           ; 4.604     ; 4.618     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk                                           ; 4.604     ; 4.618     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk                                           ; 4.303     ; 4.317     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------------------------------+-----------+-----------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+----------------------------------------------------+-----------+---------+-----------+----------+---------------------+
; Clock                                              ; Setup     ; Hold    ; Recovery  ; Removal  ; Minimum Pulse Width ;
+----------------------------------------------------+-----------+---------+-----------+----------+---------------------+
; Worst-case Slack                                   ; -7.909    ; -2.193  ; -3.969    ; -0.931   ; -3.201              ;
;  cam0_pclk                                         ; -2.577    ; -1.408  ; -2.723    ; -0.546   ; -3.201              ;
;  cam1_pclk                                         ; -2.604    ; -1.171  ; -2.239    ; -0.931   ; -3.201              ;
;  lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; -7.909    ; -2.193  ; -0.051    ; -0.590   ; -3.201              ;
;  ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -3.971    ; 0.184   ; -1.167    ; 0.815    ; -1.487              ;
;  ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -4.003    ; 0.176   ; -1.170    ; 0.595    ; -1.487              ;
;  sys_clk                                           ; N/A       ; N/A     ; N/A       ; N/A      ; 9.594               ;
;  sys_rst_n                                         ; -0.451    ; -1.217  ; N/A       ; N/A      ; -3.000              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; -6.321    ; 0.159   ; -3.969    ; 1.258    ; 4.663               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.120    ; -0.341  ; -3.654    ; 1.475    ; 4.716               ;
; Design-wide TNS                                    ; -1842.342 ; -40.6   ; -2306.58  ; -107.445 ; -839.891            ;
;  cam0_pclk                                         ; -125.430  ; -1.824  ; -133.597  ; -10.163  ; -152.937            ;
;  cam1_pclk                                         ; -123.561  ; -1.608  ; -104.909  ; -26.380  ; -152.937            ;
;  lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; -948.793  ; -7.278  ; -1.614    ; -72.906  ; -269.305            ;
;  ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -225.595  ; 0.000   ; -102.251  ; 0.000    ; -130.856            ;
;  ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; -199.218  ; 0.000   ; -72.047   ; 0.000    ; -130.856            ;
;  sys_clk                                           ; N/A       ; N/A     ; N/A       ; N/A      ; 0.000               ;
;  sys_rst_n                                         ; -6.152    ; -29.265 ; N/A       ; N/A      ; -3.000              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; -217.410  ; 0.000   ; -1817.256 ; 0.000    ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.351    ; -0.975  ; -76.520   ; 0.000    ; 0.000               ;
+----------------------------------------------------+-----------+---------+-----------+----------+---------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam0_data[*]    ; cam0_pclk  ; 4.272 ; 4.320 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[0]   ; cam0_pclk  ; 3.154 ; 3.392 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[1]   ; cam0_pclk  ; 3.072 ; 3.291 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[2]   ; cam0_pclk  ; 3.009 ; 3.287 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[3]   ; cam0_pclk  ; 2.679 ; 2.915 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[4]   ; cam0_pclk  ; 4.272 ; 4.320 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[5]   ; cam0_pclk  ; 2.531 ; 2.725 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[6]   ; cam0_pclk  ; 2.506 ; 2.744 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[7]   ; cam0_pclk  ; 2.164 ; 2.424 ; Rise       ; cam0_pclk                                         ;
; cam0_href       ; cam0_pclk  ; 4.885 ; 5.060 ; Rise       ; cam0_pclk                                         ;
; cam0_vsync      ; cam0_pclk  ; 3.264 ; 3.500 ; Rise       ; cam0_pclk                                         ;
; cam1_data[*]    ; cam1_pclk  ; 2.708 ; 2.923 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[0]   ; cam1_pclk  ; 2.511 ; 2.826 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[1]   ; cam1_pclk  ; 2.438 ; 2.616 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[2]   ; cam1_pclk  ; 2.193 ; 2.441 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[3]   ; cam1_pclk  ; 2.290 ; 2.476 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[4]   ; cam1_pclk  ; 2.276 ; 2.479 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[5]   ; cam1_pclk  ; 2.042 ; 2.250 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[6]   ; cam1_pclk  ; 2.094 ; 2.327 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[7]   ; cam1_pclk  ; 2.708 ; 2.923 ; Rise       ; cam1_pclk                                         ;
; cam1_href       ; cam1_pclk  ; 3.841 ; 3.955 ; Rise       ; cam1_pclk                                         ;
; cam1_vsync      ; cam1_pclk  ; 2.011 ; 2.230 ; Rise       ; cam1_pclk                                         ;
; sdram_data[*]   ; sys_clk    ; 5.100 ; 5.334 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.835 ; 5.128 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.100 ; 5.286 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.602 ; 4.856 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.724 ; 4.924 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.668 ; 4.926 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.598 ; 4.828 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.646 ; 4.908 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.814 ; 5.062 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.077 ; 5.334 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.914 ; 5.111 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.857 ; 5.073 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.551 ; 4.794 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.850 ; 5.055 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.420 ; 4.656 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.834 ; 5.045 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.946 ; 5.141 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 3.827 ; 4.035 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 5.484 ; 5.720 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 5.166 ; 5.398 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 4.816 ; 5.076 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 5.484 ; 5.720 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; cam0_data[*]    ; cam0_pclk  ; -0.813 ; -1.330 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[0]   ; cam0_pclk  ; -1.152 ; -1.778 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[1]   ; cam0_pclk  ; -1.163 ; -1.795 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[2]   ; cam0_pclk  ; -1.138 ; -1.757 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[3]   ; cam0_pclk  ; -1.020 ; -1.603 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[4]   ; cam0_pclk  ; -0.988 ; -1.574 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[5]   ; cam0_pclk  ; -0.879 ; -1.455 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[6]   ; cam0_pclk  ; -0.946 ; -1.520 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[7]   ; cam0_pclk  ; -0.813 ; -1.330 ; Rise       ; cam0_pclk                                         ;
; cam0_href       ; cam0_pclk  ; -1.240 ; -1.905 ; Rise       ; cam0_pclk                                         ;
; cam0_vsync      ; cam0_pclk  ; -1.321 ; -1.975 ; Rise       ; cam0_pclk                                         ;
; cam1_data[*]    ; cam1_pclk  ; -0.771 ; -1.238 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[0]   ; cam1_pclk  ; -1.012 ; -1.641 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[1]   ; cam1_pclk  ; -0.955 ; -1.523 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[2]   ; cam1_pclk  ; -0.904 ; -1.470 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[3]   ; cam1_pclk  ; -0.921 ; -1.493 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[4]   ; cam1_pclk  ; -0.916 ; -1.494 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[5]   ; cam1_pclk  ; -0.803 ; -1.242 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[6]   ; cam1_pclk  ; -0.771 ; -1.238 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[7]   ; cam1_pclk  ; -0.884 ; -1.483 ; Rise       ; cam1_pclk                                         ;
; cam1_href       ; cam1_pclk  ; -0.820 ; -1.268 ; Rise       ; cam1_pclk                                         ;
; cam1_vsync      ; cam1_pclk  ; -0.836 ; -1.330 ; Rise       ; cam1_pclk                                         ;
; sdram_data[*]   ; sys_clk    ; -1.806 ; -2.407 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -1.981 ; -2.634 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -2.073 ; -2.707 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -1.878 ; -2.476 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -1.898 ; -2.522 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -1.899 ; -2.507 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -1.858 ; -2.450 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -1.880 ; -2.519 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -1.960 ; -2.589 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -2.066 ; -2.703 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -1.988 ; -2.594 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -1.984 ; -2.580 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -1.854 ; -2.443 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -1.968 ; -2.574 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -1.806 ; -2.407 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -1.962 ; -2.563 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -1.996 ; -2.610 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -1.033 ; -1.333 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; -1.962 ; -2.542 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; -2.094 ; -2.702 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; -1.962 ; -2.542 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; -2.232 ; -2.855 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; lcd_de          ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 15.496 ; 15.442 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; lcd_pclk        ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 6.102  ;        ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; lcd_rgb[*]      ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 32.294 ; 32.035 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[0]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 30.507 ; 30.360 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[1]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 30.508 ; 30.363 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[2]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 30.542 ; 30.404 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[3]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 31.149 ; 30.892 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[4]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 31.089 ; 30.846 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[5]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 31.835 ; 31.683 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[6]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 31.454 ; 31.253 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[7]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 31.676 ; 31.508 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[8]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 31.831 ; 31.615 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[9]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 31.964 ; 31.768 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[10]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 32.294 ; 32.035 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[11]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 32.131 ; 31.843 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[12]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 32.276 ; 32.023 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[13]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 32.074 ; 31.795 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[14]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 32.028 ; 31.827 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[15]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 32.050 ; 31.878 ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; lcd_pclk        ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;        ; 5.920  ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; cam0_scl        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 7.204  ; 7.352  ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam0_sda        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 7.192  ; 7.357  ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_scl        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 9.409  ; 9.671  ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_sda        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 8.916  ; 9.160  ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; sdram_addr[*]   ; sys_clk                                           ; 9.348  ; 9.421  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                                           ; 6.771  ; 6.997  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                                           ; 6.594  ; 6.762  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                                           ; 7.660  ; 8.119  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                                           ; 7.031  ; 7.218  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                                           ; 7.021  ; 7.285  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                                           ; 6.249  ; 6.391  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                                           ; 7.578  ; 7.772  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                                           ; 6.329  ; 6.437  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                                           ; 7.376  ; 7.733  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                                           ; 6.195  ; 6.259  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                                           ; 9.348  ; 9.421  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                                           ; 6.750  ; 6.813  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                                           ; 6.798  ; 6.969  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                                           ; 7.060  ; 7.419  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                                           ; 6.876  ; 6.892  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                                           ; 7.060  ; 7.419  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                                           ; 5.986  ; 6.102  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                                           ; 4.790  ; 4.769  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                                           ; 4.857  ; 4.954  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                                           ; 8.023  ; 8.048  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                           ; 6.584  ; 6.453  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                           ; 7.105  ; 6.879  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                           ; 6.985  ; 6.755  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                           ; 5.969  ; 5.956  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                           ; 7.101  ; 6.842  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                           ; 8.023  ; 8.048  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                           ; 6.944  ; 6.752  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                           ; 6.680  ; 6.612  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                           ; 5.857  ; 5.772  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                           ; 6.649  ; 6.509  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                           ; 6.962  ; 6.804  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                           ; 6.922  ; 6.724  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                           ; 6.492  ; 6.358  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                           ; 7.028  ; 6.875  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                           ; 6.843  ; 6.645  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                           ; 6.777  ; 6.735  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                                           ; 6.359  ; 6.508  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                                           ; 5.452  ; 5.504  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                                           ; 1.223  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                                           ;        ; 1.115  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk                                           ; 14.886 ; 14.610 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk                                           ; 9.438  ; 9.245  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_rgb[*]      ; sys_clk                                           ; 33.349 ; 33.090 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk                                           ; 31.562 ; 31.415 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk                                           ; 31.563 ; 31.418 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk                                           ; 31.597 ; 31.459 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk                                           ; 32.204 ; 31.947 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk                                           ; 32.144 ; 31.901 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk                                           ; 32.890 ; 32.738 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk                                           ; 32.509 ; 32.308 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk                                           ; 32.731 ; 32.563 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk                                           ; 32.886 ; 32.670 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk                                           ; 33.019 ; 32.823 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk                                           ; 33.349 ; 33.090 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk                                           ; 33.186 ; 32.898 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk                                           ; 33.331 ; 33.078 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk                                           ; 33.129 ; 32.850 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk                                           ; 33.083 ; 32.882 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk                                           ; 33.105 ; 32.933 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk                                           ; 7.092  ; 6.917  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; lcd_de          ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.407  ; 5.569  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; lcd_pclk        ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 2.653  ;        ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; lcd_rgb[*]      ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.546  ; 4.662  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[0]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.936  ; 5.093  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[1]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.808  ; 4.964  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[2]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.782  ; 4.921  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[3]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.380  ; 5.471  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[4]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.141  ; 5.319  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[5]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.765  ; 4.915  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[6]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.642  ; 4.770  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[7]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.546  ; 4.662  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[8]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.554  ; 4.680  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[9]     ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.562  ; 4.676  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[10]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.692  ; 4.828  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[11]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.674  ; 4.809  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[12]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.781  ; 4.919  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[13]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 5.006  ; 5.157  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[14]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.844  ; 4.998  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
;  lcd_rgb[15]    ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 4.951  ; 5.142  ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; lcd_pclk        ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;        ; 2.804  ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ;
; cam0_scl        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 3.408  ; 3.326  ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam0_sda        ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 3.382  ; 3.310  ; Fall       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_scl        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 4.461  ; 4.281  ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; cam1_sda        ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 4.235  ; 4.080  ; Fall       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ;
; sdram_addr[*]   ; sys_clk                                           ; 2.658  ; 2.510  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                                           ; 2.931  ; 2.780  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                                           ; 2.839  ; 2.698  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                                           ; 3.371  ; 3.207  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                                           ; 3.025  ; 2.857  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                                           ; 3.029  ; 2.869  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                                           ; 2.691  ; 2.578  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                                           ; 3.331  ; 3.124  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                                           ; 2.741  ; 2.591  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                                           ; 3.253  ; 3.077  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                                           ; 2.658  ; 2.510  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                                           ; 4.395  ; 4.113  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                                           ; 2.928  ; 2.744  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                                           ; 2.962  ; 2.789  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                                           ; 2.994  ; 2.809  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                                           ; 2.994  ; 2.809  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                                           ; 3.062  ; 2.911  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                                           ; 2.554  ; 2.424  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                                           ; 1.894  ; 1.955  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                                           ; 1.975  ; 1.936  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                                           ; 2.336  ; 2.451  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                                           ; 2.619  ; 2.763  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                                           ; 2.799  ; 2.969  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                                           ; 2.743  ; 2.896  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                                           ; 2.375  ; 2.507  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                                           ; 2.789  ; 2.950  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                                           ; 3.544  ; 3.761  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                                           ; 2.771  ; 2.931  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                                           ; 2.680  ; 2.846  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                                           ; 2.336  ; 2.451  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                                           ; 2.652  ; 2.806  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                                           ; 2.775  ; 2.951  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                                           ; 2.760  ; 2.933  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                                           ; 2.576  ; 2.721  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                                           ; 2.809  ; 2.999  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                                           ; 2.734  ; 2.888  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                                           ; 2.740  ; 2.935  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                                           ; 2.720  ; 2.574  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                                           ; 2.250  ; 2.159  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                                           ; -0.779 ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                                           ;        ; -0.734 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk                                           ; 4.384  ; 4.699  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk                                           ; 2.542  ; 2.683  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_rgb[*]      ; sys_clk                                           ; 2.713  ; 2.704  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk                                           ; 2.718  ; 2.707  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk                                           ; 2.713  ; 2.704  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk                                           ; 2.733  ; 2.728  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk                                           ; 2.936  ; 2.954  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk                                           ; 2.926  ; 2.935  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk                                           ; 3.713  ; 3.892  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk                                           ; 3.511  ; 3.649  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk                                           ; 3.592  ; 3.737  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk                                           ; 3.675  ; 3.832  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk                                           ; 3.708  ; 3.864  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk                                           ; 3.819  ; 3.993  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk                                           ; 3.773  ; 3.938  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk                                           ; 3.820  ; 3.989  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk                                           ; 3.759  ; 3.917  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk                                           ; 3.724  ; 3.878  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk                                           ; 3.783  ; 3.985  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk                                           ; 2.780  ; 2.936  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cam0_rst_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam0_pwdn      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam0_scl       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam1_rst_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam1_pwdn      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam1_scl       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_de         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_bl         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rst        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_pclk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam0_sda       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam1_sda       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; cam0_sda                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_sda                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[8]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[9]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[10]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[11]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[12]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[13]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[14]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[15]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_pclk               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_pclk               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_href               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_href               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_vsync              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_vsync              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam0_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam0_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam0_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam1_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam1_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam1_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_rst        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_pclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam0_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam1_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam0_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam0_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam0_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam1_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam1_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam1_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_pclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam0_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam1_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam0_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam0_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam0_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam1_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam1_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam1_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_pclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam0_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam1_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; cam0_pclk                                         ; cam0_pclk                                         ; 488      ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk                                         ; 24       ; 0        ; 0        ; 0        ;
; cam1_pclk                                         ; cam1_pclk                                         ; 488      ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk                                         ; 24       ; 0        ; 0        ; 0        ;
; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 29440    ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 48       ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 939909   ; 0        ; 0        ; 0        ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0        ; 0        ; 0        ; 2120     ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0        ; 0        ; 81       ; 0        ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0        ; 0        ; 0        ; 2103     ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0        ; 0        ; 86       ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n                                         ; 30       ; 0        ; 0        ; 0        ;
; cam0_pclk                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
; cam1_pclk                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 72       ; 0        ; 0        ; 0        ;
; sys_rst_n                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 91       ; 31       ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 14765    ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8452     ; 0        ; 0        ; 0        ;
; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 124      ; 0        ; 0        ; 4        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; cam0_pclk                                         ; cam0_pclk                                         ; 488      ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk                                         ; 24       ; 0        ; 0        ; 0        ;
; cam1_pclk                                         ; cam1_pclk                                         ; 488      ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk                                         ; 24       ; 0        ; 0        ; 0        ;
; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 29440    ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 48       ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 939909   ; 0        ; 0        ; 0        ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0        ; 0        ; 0        ; 2120     ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0        ; 0        ; 81       ; 0        ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0        ; 0        ; 0        ; 2103     ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0        ; 0        ; 86       ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; sys_rst_n                                         ; 30       ; 0        ; 0        ; 0        ;
; cam0_pclk                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
; cam1_pclk                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 72       ; 0        ; 0        ; 0        ;
; sys_rst_n                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 91       ; 31       ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 14765    ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 8452     ; 0        ; 0        ; 0        ;
; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 124      ; 0        ; 0        ; 4        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; sys_rst_n                                         ; cam0_pclk                                         ; 75       ; 75       ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk                                         ; 99       ; 0        ; 0        ; 0        ;
; sys_rst_n                                         ; cam1_pclk                                         ; 75       ; 75       ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk                                         ; 99       ; 0        ; 0        ; 0        ;
; sys_rst_n                                         ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 135      ; 135      ; 0        ; 0        ;
; sys_rst_n                                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0        ; 0        ; 88       ; 88       ;
; sys_rst_n                                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0        ; 0        ; 88       ; 88       ;
; sys_rst_n                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 527      ; 527      ; 0        ; 0        ;
; sys_rst_n                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 21       ; 21       ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; sys_rst_n                                         ; cam0_pclk                                         ; 75       ; 75       ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk                                         ; 99       ; 0        ; 0        ; 0        ;
; sys_rst_n                                         ; cam1_pclk                                         ; 75       ; 75       ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk                                         ; 99       ; 0        ; 0        ; 0        ;
; sys_rst_n                                         ; lcd:u_lcd|clk_div:u_clk_div|clk_10m               ; 135      ; 135      ; 0        ; 0        ;
; sys_rst_n                                         ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0        ; 0        ; 88       ; 88       ;
; sys_rst_n                                         ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ; 0        ; 0        ; 88       ; 88       ;
; sys_rst_n                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 527      ; 527      ; 0        ; 0        ;
; sys_rst_n                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 21       ; 21       ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 39    ; 39   ;
; Unconstrained Input Port Paths  ; 103   ; 103  ;
; Unconstrained Output Ports      ; 59    ; 59   ;
; Unconstrained Output Port Paths ; 731   ; 731  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sun Jan 19 14:20:35 2020
Info: Command: quartus_sta dual_ov5640_lcd -c dual_ov5640_lcd
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "ov5640_rgb565_lcd" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity ov5640_rgb565_lcd -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ov5640_rgb565_lcd -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ov5640_rgb565_lcd -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ov5640_rgb565_lcd -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ov5640_rgb565_lcd -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ov5640_rgb565_lcd -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ov5640_rgb565_lcd -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ov5640_rgb565_lcd -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ov5640_rgb565_lcd -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ov5640_rgb565_lcd -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ov5640_rgb565_lcd -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ov5640_rgb565_lcd -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ov5640_rgb565_lcd -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ov5640_rgb565_lcd -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ov5640_rgb565_lcd -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ov5640_rgb565_lcd -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ov5640_rgb565_lcd -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ov5640_rgb565_lcd -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ov5640_rgb565_lcd -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ov5640_rgb565_lcd -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ov5640_rgb565_lcd -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ov5640_rgb565_lcd -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ov5640_rgb565_lcd -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ov5640_rgb565_lcd -section_id Top was ignored
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 30 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_0ol1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe10|dffe11a* 
    Info (332165): Entity dcfifo_jol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe3|dffe4a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'dual_ov5640_lcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {u_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_pll|altpll_component|auto_generated|pll1|clk[0]} {u_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name {u_pll|altpll_component|auto_generated|pll1|clk[1]} {u_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_pll|altpll_component|auto_generated|pll1|clk[2]} {u_pll|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name lcd:u_lcd|clk_div:u_clk_div|clk_10m lcd:u_lcd|clk_div:u_clk_div|clk_10m
    Info (332105): create_clock -period 1.000 -name ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk
    Info (332105): create_clock -period 1.000 -name ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk
    Info (332105): create_clock -period 1.000 -name cam1_pclk cam1_pclk
    Info (332105): create_clock -period 1.000 -name cam0_pclk cam0_pclk
    Info (332105): create_clock -period 1.000 -name sys_rst_n sys_rst_n
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.909
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.909            -948.793 lcd:u_lcd|clk_div:u_clk_div|clk_10m 
    Info (332119):    -6.321            -217.410 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.003            -199.218 ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):    -3.971            -225.595 ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):    -2.604            -123.561 cam1_pclk 
    Info (332119):    -2.577            -125.430 cam0_pclk 
    Info (332119):    -0.266              -1.984 sys_rst_n 
    Info (332119):    -0.120              -0.351 u_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -2.193
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.193              -7.278 lcd:u_lcd|clk_div:u_clk_div|clk_10m 
    Info (332119):    -1.408              -1.824 cam0_pclk 
    Info (332119):    -1.217             -29.265 sys_rst_n 
    Info (332119):    -1.171              -1.608 cam1_pclk 
    Info (332119):    -0.231              -0.625 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.430               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.435               0.000 ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):     0.454               0.000 ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
Info (332146): Worst-case recovery slack is -3.969
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.969           -1817.256 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.654             -76.520 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -2.723            -133.597 cam0_pclk 
    Info (332119):    -2.239            -104.909 cam1_pclk 
    Info (332119):    -1.170             -72.047 ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):    -1.167            -102.251 ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):     0.083               0.000 lcd:u_lcd|clk_div:u_clk_div|clk_10m 
Info (332146): Worst-case removal slack is -0.931
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.931             -26.380 cam1_pclk 
    Info (332119):    -0.577             -70.902 lcd:u_lcd|clk_div:u_clk_div|clk_10m 
    Info (332119):    -0.546             -10.163 cam0_pclk 
    Info (332119):     0.763               0.000 ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):     1.230               0.000 ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):     2.560               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.103               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -269.305 lcd:u_lcd|clk_div:u_clk_div|clk_10m 
    Info (332119):    -3.201            -152.937 cam0_pclk 
    Info (332119):    -3.201            -152.937 cam1_pclk 
    Info (332119):    -3.000              -3.000 sys_rst_n 
    Info (332119):    -1.487            -130.856 ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):    -1.487            -130.856 ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):     4.691               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.719               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.934               0.000 sys_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.487            -889.112 lcd:u_lcd|clk_div:u_clk_div|clk_10m 
    Info (332119):    -5.746            -189.328 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.917            -206.143 ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):    -3.720            -181.039 ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):    -2.406            -111.468 cam1_pclk 
    Info (332119):    -2.386            -113.701 cam0_pclk 
    Info (332119):    -0.451              -6.152 sys_rst_n 
    Info (332119):     0.068               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -1.995
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.995              -6.665 lcd:u_lcd|clk_div:u_clk_div|clk_10m 
    Info (332119):    -1.252              -1.646 cam0_pclk 
    Info (332119):    -1.119              -1.569 cam1_pclk 
    Info (332119):    -1.035             -24.238 sys_rst_n 
    Info (332119):    -0.341              -0.975 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.380               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.387               0.000 ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):     0.404               0.000 ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
Info (332146): Worst-case recovery slack is -3.507
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.507           -1593.797 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.219             -67.397 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -2.581            -121.548 cam0_pclk 
    Info (332119):    -2.098             -93.454 cam1_pclk 
    Info (332119):    -1.054             -65.515 ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):    -1.052             -92.227 ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):     0.132               0.000 lcd:u_lcd|clk_div:u_clk_div|clk_10m 
Info (332146): Worst-case removal slack is -0.827
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.827             -23.666 cam1_pclk 
    Info (332119):    -0.590             -72.906 lcd:u_lcd|clk_div:u_clk_div|clk_10m 
    Info (332119):    -0.452              -7.866 cam0_pclk 
    Info (332119):     0.788               0.000 ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):     1.199               0.000 ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):     2.201               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.713               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -269.305 lcd:u_lcd|clk_div:u_clk_div|clk_10m 
    Info (332119):    -3.201            -152.937 cam0_pclk 
    Info (332119):    -3.201            -152.937 cam1_pclk 
    Info (332119):    -3.000              -3.000 sys_rst_n 
    Info (332119):    -1.487            -130.856 ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):    -1.487            -130.856 ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):     4.663               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.716               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.943               0.000 sys_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.849
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.849            -329.110 lcd:u_lcd|clk_div:u_clk_div|clk_10m 
    Info (332119):    -2.368             -77.671 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.417             -50.292 ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):    -1.198             -37.929 ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):    -0.611             -13.714 cam1_pclk 
    Info (332119):    -0.573             -13.989 cam0_pclk 
    Info (332119):     0.067               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.474               0.000 sys_rst_n 
Info (332146): Worst-case hold slack is -1.184
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.184              -4.065 lcd:u_lcd|clk_div:u_clk_div|clk_10m 
    Info (332119):    -0.809             -20.848 sys_rst_n 
    Info (332119):    -0.787              -1.177 cam0_pclk 
    Info (332119):    -0.665              -1.046 cam1_pclk 
    Info (332119):    -0.063              -0.147 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.159               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.176               0.000 ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):     0.184               0.000 ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
Info (332146): Worst-case recovery slack is -1.959
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.959            -931.845 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.854             -38.824 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.191             -64.234 cam0_pclk 
    Info (332119):    -1.004             -53.672 cam1_pclk 
    Info (332119):    -0.251             -21.881 ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):    -0.251              -7.463 ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):    -0.051              -1.614 lcd:u_lcd|clk_div:u_clk_div|clk_10m 
Info (332146): Worst-case removal slack is -0.521
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.521             -15.012 cam1_pclk 
    Info (332119):    -0.388              -8.810 cam0_pclk 
    Info (332119):    -0.180             -22.136 lcd:u_lcd|clk_div:u_clk_div|clk_10m 
    Info (332119):     0.595               0.000 ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):     0.815               0.000 ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):     1.258               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.475               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -101.192 cam1_pclk 
    Info (332119):    -3.000             -98.738 cam0_pclk 
    Info (332119):    -3.000              -3.000 sys_rst_n 
    Info (332119):    -1.000            -135.000 lcd:u_lcd|clk_div:u_clk_div|clk_10m 
    Info (332119):    -1.000             -88.000 ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):    -1.000             -88.000 ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (332119):     4.734               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.756               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.594               0.000 sys_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 4784 megabytes
    Info: Processing ended: Sun Jan 19 14:20:42 2020
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


