============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     24448
   Run Date =   Thu Apr 18 13:25:29 2024

   Run on =     CHOCODESKTOP
============================================================
RUN-1002 : start command "open_project SOC_2_times.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(57)
HDL-1007 : analyze verilog file ../../src/soc_top.v
HDL-1007 : analyze verilog file ../../src/soc_cm0.v
HDL-1007 : undeclared symbol 'SWCLKTCK', assumed default net type 'wire' in ../../src/soc_cm0.v(65)
HDL-1007 : undeclared symbol 'HMASTER', assumed default net type 'wire' in ../../src/soc_cm0.v(136)
HDL-1007 : undeclared symbol 'HMASTLOCK', assumed default net type 'wire' in ../../src/soc_cm0.v(137)
HDL-1007 : undeclared symbol 'RXEV', assumed default net type 'wire' in ../../src/soc_cm0.v(167)
HDL-1007 : undeclared symbol 'irq_gpio0', assumed default net type 'wire' in ../../src/soc_cm0.v(414)
HDL-5007 WARNING: block identifier is required on this block in ../../src/soc_cm0.v(438)
HDL-5007 WARNING: identifier 'btn_interrupt' is used before its declaration in ../../src/soc_cm0.v(81)
HDL-1007 : analyze verilog file ../../al_ip/dtcm.v
HDL-1007 : analyze verilog file ../../al_ip/itcm.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_arb.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_decS0.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_default_slave.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_i.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../src/bus/cm0_mtx_i.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../src/bus/cm0_mtx_i.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../src/bus/cm0_mtx_i.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../src/bus/cm0_mtx_i.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../src/bus/cm0_mtx_i.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../src/bus/cm0_mtx_i.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../src/bus/cm0_mtx_i.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../src/bus/cm0_mtx_i.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../src/bus/cm0_mtx_i.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../src/bus/cm0_mtx_i.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_lite.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_o.v
HDL-1007 : analyze verilog file ../../src/core/CORTEXM0INTEGRATION.v
HDL-1007 : analyze verilog file ../../src/core/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/tcm/cmsdk_ahb_to_sram.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_ahb_gpio.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_ahb_to_iop.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_iop_gpio.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_apb_subsystem.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/uart/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../src/btn_interupt_generator.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-5007 WARNING: literal value 'h1000_0010_0100 truncated to fit in 10 bits in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
RUN-1001 : Project manager successfully analyzed 24 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SOC_2_times_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model soc_top
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net soc_cm0_u0/cm0_u0/u_logic/SCLK is clkc0 of pll pll_u0/pll_inst.
SYN-4019 : Net clk_dup_1 is refclk of pll pll_u0/pll_inst.
SYN-4024 : Net "swclk_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net soc_cm0_u0/cm0_u0/u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net swclk_dup_1 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net swclk_dup_1 to drive 107 clock pins.
PHY-1001 : Populate physical database on model soc_top.
RUN-1001 : There are total 8099 instances
RUN-0007 : 5979 luts, 1899 seqs, 59 mslices, 43 lslices, 63 pads, 48 brams, 3 dsps
RUN-1001 : There are total 8524 nets
RUN-1001 : 4659 nets have 2 pins
RUN-1001 : 2791 nets have [3 - 5] pins
RUN-1001 : 601 nets have [6 - 10] pins
RUN-1001 : 248 nets have [11 - 20] pins
RUN-1001 : 220 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     207     
RUN-1001 :   No   |  No   |  Yes  |     555     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     835     
RUN-1001 :   Yes  |  No   |  Yes  |     302     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  56   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 61
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8097 instances, 5979 luts, 1899 seqs, 102 slices, 13 macros(102 instances: 59 mslices 43 lslices)
PHY-0007 : Cell area utilization is 31%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.06502e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8097.
PHY-3001 : Level 1 #clusters 1060.
PHY-3001 : End clustering;  0.075429s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (41.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 593000, overlap = 295.906
PHY-3002 : Step(2): len = 517194, overlap = 303.125
PHY-3002 : Step(3): len = 368467, overlap = 419.438
PHY-3002 : Step(4): len = 319824, overlap = 475.688
PHY-3002 : Step(5): len = 258024, overlap = 544.281
PHY-3002 : Step(6): len = 229297, overlap = 560.094
PHY-3002 : Step(7): len = 189976, overlap = 601
PHY-3002 : Step(8): len = 169431, overlap = 639.062
PHY-3002 : Step(9): len = 146778, overlap = 680.594
PHY-3002 : Step(10): len = 133152, overlap = 710.562
PHY-3002 : Step(11): len = 118244, overlap = 734.844
PHY-3002 : Step(12): len = 104817, overlap = 754
PHY-3002 : Step(13): len = 92823.5, overlap = 764.25
PHY-3002 : Step(14): len = 82908.3, overlap = 782.094
PHY-3002 : Step(15): len = 75849.8, overlap = 797.469
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.09479e-07
PHY-3002 : Step(16): len = 82211, overlap = 775.875
PHY-3002 : Step(17): len = 106870, overlap = 752.344
PHY-3002 : Step(18): len = 114574, overlap = 711.531
PHY-3002 : Step(19): len = 122813, overlap = 663.25
PHY-3002 : Step(20): len = 121133, overlap = 644.812
PHY-3002 : Step(21): len = 122993, overlap = 628.812
PHY-3002 : Step(22): len = 119762, overlap = 632.094
PHY-3002 : Step(23): len = 119168, overlap = 620.406
PHY-3002 : Step(24): len = 117336, overlap = 626.25
PHY-3002 : Step(25): len = 117176, overlap = 620.844
PHY-3002 : Step(26): len = 115495, overlap = 631.625
PHY-3002 : Step(27): len = 115032, overlap = 637.125
PHY-3002 : Step(28): len = 114323, overlap = 639.062
PHY-3002 : Step(29): len = 114022, overlap = 643.188
PHY-3002 : Step(30): len = 113280, overlap = 641.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.01896e-06
PHY-3002 : Step(31): len = 126172, overlap = 621.5
PHY-3002 : Step(32): len = 133909, overlap = 609.719
PHY-3002 : Step(33): len = 135224, overlap = 587.438
PHY-3002 : Step(34): len = 136032, overlap = 585.219
PHY-3002 : Step(35): len = 135358, overlap = 582.219
PHY-3002 : Step(36): len = 134994, overlap = 586.781
PHY-3002 : Step(37): len = 133686, overlap = 588.094
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.03792e-06
PHY-3002 : Step(38): len = 146920, overlap = 559
PHY-3002 : Step(39): len = 153891, overlap = 543.656
PHY-3002 : Step(40): len = 156691, overlap = 508.062
PHY-3002 : Step(41): len = 158113, overlap = 496.844
PHY-3002 : Step(42): len = 157801, overlap = 499.688
PHY-3002 : Step(43): len = 157864, overlap = 503.594
PHY-3002 : Step(44): len = 156417, overlap = 512.281
PHY-3002 : Step(45): len = 155904, overlap = 517.188
PHY-3002 : Step(46): len = 155306, overlap = 519.594
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.07583e-06
PHY-3002 : Step(47): len = 172300, overlap = 499.906
PHY-3002 : Step(48): len = 182188, overlap = 489.656
PHY-3002 : Step(49): len = 185096, overlap = 477.062
PHY-3002 : Step(50): len = 185767, overlap = 461.812
PHY-3002 : Step(51): len = 185470, overlap = 458.594
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.15167e-06
PHY-3002 : Step(52): len = 208299, overlap = 388.25
PHY-3002 : Step(53): len = 226859, overlap = 343.938
PHY-3002 : Step(54): len = 234259, overlap = 326.5
PHY-3002 : Step(55): len = 234938, overlap = 318.031
PHY-3002 : Step(56): len = 232174, overlap = 317.844
PHY-3002 : Step(57): len = 229447, overlap = 326.938
PHY-3002 : Step(58): len = 227225, overlap = 328.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.63033e-05
PHY-3002 : Step(59): len = 250031, overlap = 284.594
PHY-3002 : Step(60): len = 263165, overlap = 263.781
PHY-3002 : Step(61): len = 267571, overlap = 239.594
PHY-3002 : Step(62): len = 269110, overlap = 220.969
PHY-3002 : Step(63): len = 268353, overlap = 229.906
PHY-3002 : Step(64): len = 267323, overlap = 219.562
PHY-3002 : Step(65): len = 265865, overlap = 219.219
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.20274e-05
PHY-3002 : Step(66): len = 284342, overlap = 200.188
PHY-3002 : Step(67): len = 300301, overlap = 178.906
PHY-3002 : Step(68): len = 306969, overlap = 166.25
PHY-3002 : Step(69): len = 308104, overlap = 161.656
PHY-3002 : Step(70): len = 307076, overlap = 160.344
PHY-3002 : Step(71): len = 305584, overlap = 160.281
PHY-3002 : Step(72): len = 304488, overlap = 163.375
PHY-3002 : Step(73): len = 304399, overlap = 162.656
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 6.05129e-05
PHY-3002 : Step(74): len = 318285, overlap = 141.125
PHY-3002 : Step(75): len = 332362, overlap = 132.719
PHY-3002 : Step(76): len = 339427, overlap = 132.375
PHY-3002 : Step(77): len = 341330, overlap = 138.531
PHY-3002 : Step(78): len = 341838, overlap = 136.375
PHY-3002 : Step(79): len = 341438, overlap = 135.406
PHY-3002 : Step(80): len = 340005, overlap = 133.344
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000112387
PHY-3002 : Step(81): len = 347566, overlap = 126.688
PHY-3002 : Step(82): len = 363056, overlap = 120.625
PHY-3002 : Step(83): len = 368241, overlap = 121.75
PHY-3002 : Step(84): len = 367862, overlap = 118.969
PHY-3002 : Step(85): len = 367990, overlap = 121.594
PHY-3002 : Step(86): len = 369162, overlap = 117.906
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000191409
PHY-3002 : Step(87): len = 374744, overlap = 118.125
PHY-3002 : Step(88): len = 384882, overlap = 113.75
PHY-3002 : Step(89): len = 388769, overlap = 111.5
PHY-3002 : Step(90): len = 388360, overlap = 111.812
PHY-3002 : Step(91): len = 388486, overlap = 115.062
PHY-3002 : Step(92): len = 389739, overlap = 115.062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014473s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8524.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 553048, over cnt = 1116(3%), over = 6278, worst = 29
PHY-1001 : End global iterations;  0.354639s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (39.7%)

PHY-1001 : Congestion index: top1 = 76.44, top5 = 58.92, top10 = 49.68, top15 = 43.73.
PHY-3001 : End congestion estimation;  0.481694s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (35.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.23709e-05
PHY-3002 : Step(93): len = 475388, overlap = 1.875
PHY-3002 : Step(94): len = 479142, overlap = 0.875
PHY-3002 : Step(95): len = 457456, overlap = 1.1875
PHY-3002 : Step(96): len = 449702, overlap = 1.625
PHY-3002 : Step(97): len = 442990, overlap = 2.25
PHY-3002 : Step(98): len = 439035, overlap = 3.65625
PHY-3002 : Step(99): len = 436992, overlap = 2.75
PHY-3002 : Step(100): len = 433447, overlap = 3.8125
PHY-3002 : Step(101): len = 431962, overlap = 5.03125
PHY-3002 : Step(102): len = 424150, overlap = 5.96875
PHY-3002 : Step(103): len = 421452, overlap = 6.78125
PHY-3002 : Step(104): len = 420573, overlap = 6.84375
PHY-3002 : Step(105): len = 416629, overlap = 5.78125
PHY-3002 : Step(106): len = 416934, overlap = 6.46875
PHY-3002 : Step(107): len = 415840, overlap = 7.53125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000144742
PHY-3002 : Step(108): len = 427593, overlap = 2.75
PHY-3002 : Step(109): len = 434520, overlap = 1.25
PHY-3002 : Step(110): len = 441878, overlap = 0.84375
PHY-3002 : Step(111): len = 437905, overlap = 0.65625
PHY-3002 : Step(112): len = 437258, overlap = 0.75
PHY-3002 : Step(113): len = 437518, overlap = 1.28125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16/8524.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 540072, over cnt = 1487(4%), over = 5629, worst = 60
PHY-1001 : End global iterations;  0.467318s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (36.8%)

PHY-1001 : Congestion index: top1 = 71.81, top5 = 53.20, top10 = 45.84, top15 = 41.38.
PHY-3001 : End congestion estimation;  0.582820s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (32.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.91533e-05
PHY-3002 : Step(114): len = 435699, overlap = 23.375
PHY-3002 : Step(115): len = 434613, overlap = 16.7188
PHY-3002 : Step(116): len = 426017, overlap = 15.7812
PHY-3002 : Step(117): len = 415767, overlap = 14.5625
PHY-3002 : Step(118): len = 411095, overlap = 16.5
PHY-3002 : Step(119): len = 401630, overlap = 14.125
PHY-3002 : Step(120): len = 397597, overlap = 17.0938
PHY-3002 : Step(121): len = 392896, overlap = 19.7812
PHY-3002 : Step(122): len = 387707, overlap = 20.5938
PHY-3002 : Step(123): len = 385747, overlap = 18.9062
PHY-3002 : Step(124): len = 381898, overlap = 21.0312
PHY-3002 : Step(125): len = 379658, overlap = 20.9062
PHY-3002 : Step(126): len = 379129, overlap = 24.5625
PHY-3002 : Step(127): len = 376779, overlap = 24.75
PHY-3002 : Step(128): len = 376469, overlap = 24.0625
PHY-3002 : Step(129): len = 375769, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000198307
PHY-3002 : Step(130): len = 386974, overlap = 21.5625
PHY-3002 : Step(131): len = 391880, overlap = 18.8438
PHY-3002 : Step(132): len = 397367, overlap = 16.8125
PHY-3002 : Step(133): len = 400045, overlap = 16.4375
PHY-3002 : Step(134): len = 401957, overlap = 13.4375
PHY-3002 : Step(135): len = 402835, overlap = 12.5938
PHY-3002 : Step(136): len = 403115, overlap = 11.5312
PHY-3002 : Step(137): len = 403008, overlap = 10.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000396613
PHY-3002 : Step(138): len = 406557, overlap = 9.3125
PHY-3002 : Step(139): len = 409081, overlap = 9.84375
PHY-3002 : Step(140): len = 415730, overlap = 8.3125
PHY-3002 : Step(141): len = 421009, overlap = 6.78125
PHY-3002 : Step(142): len = 424766, overlap = 6.71875
PHY-3002 : Step(143): len = 427200, overlap = 7.75
PHY-3002 : Step(144): len = 428026, overlap = 7.75
PHY-3002 : Step(145): len = 427605, overlap = 8.21875
PHY-3002 : Step(146): len = 427531, overlap = 7.4375
PHY-3002 : Step(147): len = 427586, overlap = 7.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000786643
PHY-3002 : Step(148): len = 429431, overlap = 7.84375
PHY-3002 : Step(149): len = 432513, overlap = 8.5
PHY-3002 : Step(150): len = 436414, overlap = 7.6875
PHY-3002 : Step(151): len = 438515, overlap = 7.375
PHY-3002 : Step(152): len = 440363, overlap = 6.96875
PHY-3002 : Step(153): len = 442470, overlap = 6.4375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 101.53 peak overflow 1.47
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 240/8524.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 561896, over cnt = 1502(4%), over = 4725, worst = 28
PHY-1001 : End global iterations;  0.488451s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (25.6%)

PHY-1001 : Congestion index: top1 = 57.87, top5 = 45.82, top10 = 40.55, top15 = 37.31.
PHY-1001 : End incremental global routing;  0.600297s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (36.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 38041, tnet num: 8522, tinst num: 8097, tnode num: 44282, tedge num: 61164.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.546359s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (40.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.291859s wall, 0.421875s user + 0.062500s system = 0.484375s CPU (37.5%)

OPT-1001 : Current memory(MB): used = 376, reserve = 353, peak = 376.
OPT-1001 : End physical optimization;  1.358235s wall, 0.421875s user + 0.062500s system = 0.484375s CPU (35.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5979 LUT to BLE ...
SYN-4008 : Packed 5979 LUT and 947 SEQ to BLE.
SYN-4003 : Packing 952 remaining SEQ's ...
SYN-4005 : Packed 925 SEQ with LUT/SLICE
SYN-4006 : 4115 single LUT's are left
SYN-4006 : 27 single SEQ's are left
SYN-4011 : Packing model "soc_top" (AL_USER_NORMAL) with 6006/6227 primitive instances ...
PHY-3001 : End packing;  0.382865s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (32.6%)

PHY-1001 : Populate physical database on model soc_top.
RUN-1001 : There are total 3544 instances
RUN-1001 : 1713 mslices, 1712 lslices, 63 pads, 48 brams, 3 dsps
RUN-1001 : There are total 7779 nets
RUN-1001 : 3687 nets have 2 pins
RUN-1001 : 2883 nets have [3 - 5] pins
RUN-1001 : 705 nets have [6 - 10] pins
RUN-1001 : 275 nets have [11 - 20] pins
RUN-1001 : 224 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 3542 instances, 3425 slices, 13 macros(102 instances: 59 mslices 43 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : After packing: Len = 457427, Over = 30.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3912/7779.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 584408, over cnt = 1278(3%), over = 3044, worst = 18
PHY-1002 : len = 599320, over cnt = 721(2%), over = 1301, worst = 14
PHY-1002 : len = 608248, over cnt = 166(0%), over = 292, worst = 8
PHY-1002 : len = 610176, over cnt = 41(0%), over = 79, worst = 6
PHY-1002 : len = 610096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.765397s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (28.6%)

PHY-1001 : Congestion index: top1 = 49.66, top5 = 43.13, top10 = 38.97, top15 = 36.33.
PHY-3001 : End congestion estimation;  0.926610s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (27.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.05791e-05
PHY-3002 : Step(154): len = 440726, overlap = 33.5
PHY-3002 : Step(155): len = 426427, overlap = 46.25
PHY-3002 : Step(156): len = 416433, overlap = 47.5
PHY-3002 : Step(157): len = 411744, overlap = 50
PHY-3002 : Step(158): len = 408704, overlap = 50
PHY-3002 : Step(159): len = 404207, overlap = 52
PHY-3002 : Step(160): len = 400545, overlap = 63
PHY-3002 : Step(161): len = 399561, overlap = 65.5
PHY-3002 : Step(162): len = 397584, overlap = 64.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.11583e-05
PHY-3002 : Step(163): len = 412747, overlap = 49.5
PHY-3002 : Step(164): len = 424064, overlap = 38.5
PHY-3002 : Step(165): len = 423997, overlap = 36.5
PHY-3002 : Step(166): len = 424412, overlap = 37.5
PHY-3002 : Step(167): len = 426281, overlap = 36
PHY-3002 : Step(168): len = 428616, overlap = 32
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000161291
PHY-3002 : Step(169): len = 440737, overlap = 24
PHY-3002 : Step(170): len = 451836, overlap = 20.25
PHY-3002 : Step(171): len = 457721, overlap = 21.25
PHY-3002 : Step(172): len = 461857, overlap = 18.25
PHY-3002 : Step(173): len = 464872, overlap = 16.25
PHY-3002 : Step(174): len = 466704, overlap = 18.25
PHY-3002 : Step(175): len = 468141, overlap = 18.25
PHY-3002 : Step(176): len = 467584, overlap = 15.25
PHY-3002 : Step(177): len = 467674, overlap = 15.75
PHY-3002 : Step(178): len = 468187, overlap = 15
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000310109
PHY-3002 : Step(179): len = 474626, overlap = 13.5
PHY-3002 : Step(180): len = 480605, overlap = 10
PHY-3002 : Step(181): len = 483591, overlap = 9.25
PHY-3002 : Step(182): len = 484489, overlap = 8.5
PHY-3002 : Step(183): len = 485390, overlap = 8.5
PHY-3002 : Step(184): len = 485987, overlap = 10
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000602906
PHY-3002 : Step(185): len = 489920, overlap = 9
PHY-3002 : Step(186): len = 494275, overlap = 8.5
PHY-3002 : Step(187): len = 497321, overlap = 7
PHY-3002 : Step(188): len = 499903, overlap = 6.5
PHY-3002 : Step(189): len = 500498, overlap = 6
PHY-3002 : Step(190): len = 500545, overlap = 6
PHY-3002 : Step(191): len = 500234, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.080641s wall, 0.109375s user + 0.359375s system = 0.468750s CPU (43.4%)

PHY-3001 : Trial Legalized: Len = 516261
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 171/7779.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 636824, over cnt = 1061(3%), over = 1806, worst = 8
PHY-1002 : len = 643248, over cnt = 622(1%), over = 916, worst = 7
PHY-1002 : len = 650216, over cnt = 197(0%), over = 272, worst = 5
PHY-1002 : len = 652048, over cnt = 50(0%), over = 66, worst = 4
PHY-1002 : len = 652632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.846639s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (38.8%)

PHY-1001 : Congestion index: top1 = 52.72, top5 = 44.09, top10 = 39.83, top15 = 37.23.
PHY-3001 : End congestion estimation;  1.011932s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (41.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000100754
PHY-3002 : Step(192): len = 489898, overlap = 7.5
PHY-3002 : Step(193): len = 478125, overlap = 16.25
PHY-3002 : Step(194): len = 470746, overlap = 14
PHY-3002 : Step(195): len = 465008, overlap = 15.75
PHY-3002 : Step(196): len = 460358, overlap = 22
PHY-3002 : Step(197): len = 457798, overlap = 20.5
PHY-3002 : Step(198): len = 455671, overlap = 23
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000201507
PHY-3002 : Step(199): len = 465989, overlap = 16.25
PHY-3002 : Step(200): len = 472915, overlap = 12
PHY-3002 : Step(201): len = 470123, overlap = 11.75
PHY-3002 : Step(202): len = 469460, overlap = 11
PHY-3002 : Step(203): len = 470598, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010636s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 479945, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.017466s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.5%)

PHY-3001 : 6 instances has been re-located, deltaX = 1, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 480059, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 536/7779.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 602784, over cnt = 1071(3%), over = 1896, worst = 7
PHY-1002 : len = 610600, over cnt = 589(1%), over = 874, worst = 6
PHY-1002 : len = 616632, over cnt = 238(0%), over = 322, worst = 5
PHY-1002 : len = 619368, over cnt = 50(0%), over = 59, worst = 3
PHY-1002 : len = 620064, over cnt = 5(0%), over = 6, worst = 2
PHY-1001 : End global iterations;  0.840513s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (37.2%)

PHY-1001 : Congestion index: top1 = 50.37, top5 = 42.18, top10 = 38.19, top15 = 35.72.
PHY-1001 : End incremental global routing;  0.982876s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (36.6%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37037, tnet num: 7777, tinst num: 3542, tnode num: 42334, tedge num: 61836.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.739377s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (25.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.890439s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (31.4%)

OPT-1001 : Current memory(MB): used = 409, reserve = 386, peak = 409.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.011239s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7273/7779.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 620064, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 620056, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 620080, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 620200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.223729s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (21.0%)

PHY-1001 : Congestion index: top1 = 50.37, top5 = 42.19, top10 = 38.20, top15 = 35.74.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.012371s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.965517
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.344177s wall, 0.656250s user + 0.031250s system = 0.687500s CPU (29.3%)

RUN-1003 : finish command "place" in  12.379029s wall, 3.437500s user + 0.765625s system = 4.203125s CPU (34.0%)

RUN-1004 : used memory is 351 MB, reserved memory is 327 MB, peak memory is 415 MB
RUN-1002 : start command "export_db SOC_2_times_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 3544 instances
RUN-1001 : 1713 mslices, 1712 lslices, 63 pads, 48 brams, 3 dsps
RUN-1001 : There are total 7779 nets
RUN-1001 : 3687 nets have 2 pins
RUN-1001 : 2883 nets have [3 - 5] pins
RUN-1001 : 705 nets have [6 - 10] pins
RUN-1001 : 275 nets have [11 - 20] pins
RUN-1001 : 224 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37037, tnet num: 7777, tinst num: 3542, tnode num: 42334, tedge num: 61836.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1713 mslices, 1712 lslices, 63 pads, 48 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7777 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3110 clock pins, and constraint 5263 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 599088, over cnt = 1087(3%), over = 1944, worst = 7
PHY-1002 : len = 608400, over cnt = 559(1%), over = 808, worst = 5
PHY-1002 : len = 613920, over cnt = 197(0%), over = 296, worst = 5
PHY-1002 : len = 617176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.734805s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (42.5%)

PHY-1001 : Congestion index: top1 = 49.96, top5 = 42.16, top10 = 38.30, top15 = 35.72.
PHY-1001 : End global routing;  0.906682s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (39.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 462, reserve = 442, peak = 462.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net swclk_syn_4 will be merged with clock swclk_dup_1
PHY-1001 : net soc_cm0_u0/cm0_u0/u_logic/SCLK will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 720, reserve = 704, peak = 720.
PHY-1001 : End build detailed router design. 3.229175s wall, 1.031250s user + 0.125000s system = 1.156250s CPU (35.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 88192, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.544293s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (37.3%)

PHY-1001 : Current memory(MB): used = 755, reserve = 740, peak = 755.
PHY-1001 : End phase 1; 0.549232s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (37.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 98% nets.
PHY-1022 : len = 1.894e+06, over cnt = 571(0%), over = 580, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 761, reserve = 745, peak = 761.
PHY-1001 : End initial routed; 21.882880s wall, 9.000000s user + 0.093750s system = 9.093750s CPU (41.6%)

PHY-1001 : Current memory(MB): used = 761, reserve = 745, peak = 761.
PHY-1001 : End phase 2; 21.882920s wall, 9.000000s user + 0.093750s system = 9.093750s CPU (41.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.88116e+06, over cnt = 176(0%), over = 176, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.686367s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (43.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.87598e+06, over cnt = 19(0%), over = 20, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 0.431443s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (36.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.87603e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.204779s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (22.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.87612e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.150259s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.87612e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.143785s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (21.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.87612e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.177876s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (17.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.87612e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.289004s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (10.8%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.8761e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.072062s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (21.7%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.87613e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.080211s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for pll_u0/pll_inst.fbclk[0]
PHY-1001 : 144 feed throughs used by 82 nets
PHY-1001 : End commit to database; 1.163707s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (28.2%)

PHY-1001 : Current memory(MB): used = 825, reserve = 812, peak = 825.
PHY-1001 : End phase 3; 3.564229s wall, 1.000000s user + 0.031250s system = 1.031250s CPU (28.9%)

PHY-1003 : Routed, final wirelength = 1.87613e+06
PHY-1001 : Current memory(MB): used = 828, reserve = 814, peak = 828.
PHY-1001 : End export database. 0.026542s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  29.479495s wall, 11.281250s user + 0.281250s system = 11.562500s CPU (39.2%)

RUN-1003 : finish command "route" in  31.458157s wall, 11.968750s user + 0.312500s system = 12.281250s CPU (39.0%)

RUN-1004 : used memory is 712 MB, reserved memory is 697 MB, peak memory is 828 MB
RUN-1002 : start command "report_area -io_info -file SOC_2_times_phy.area"
RUN-1001 : standard
***Report Model: soc_top Device: EG4S20BG256***

IO Statistics
#IO                        63
  #input                    8
  #output                  38
  #inout                   17

Utilization Statistics
#lut                     6591   out of  19600   33.63%
#reg                     1899   out of  19600    9.69%
#le                      6618
  #lut only              4719   out of   6618   71.31%
  #reg only                27   out of   6618    0.41%
  #lut&reg               1872   out of   6618   28.29%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       63   out of    188   33.51%
  #ireg                     6
  #oreg                    50
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                          Type               DriverType         Driver                   Fanout
#1        soc_cm0_u0/cm0_u0/u_logic/SCLK    GCLK               pll                pll_u0/pll_inst.clkc0    1479
#2        swclk_dup_1                       GCLK               io                 swclk_syn_2.di           76
#3        clk_dup_1                         GCLK               io                 clk_syn_2.di             1


Detailed IO Report

           Name             Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
          btn[3]              INPUT        J13        LVCMOS33          N/A          PULLUP      IREG    
          btn[2]              INPUT        G12        LVCMOS33          N/A          PULLUP      IREG    
          btn[1]              INPUT        H14        LVCMOS33          N/A          PULLUP      IREG    
          btn[0]              INPUT        L12        LVCMOS33          N/A          PULLUP      IREG    
           clk                INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
          rst_n               INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
          swclk               INPUT         A8        LVCMOS33          N/A          PULLUP      NONE    
        uart0_rxd             INPUT        F16        LVCMOS33          N/A          PULLUP      IREG    
      LED_DEBUG[31]          OUTPUT        H16        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[30]          OUTPUT         B8        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[29]          OUTPUT         H5        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[28]          OUTPUT        P10        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[27]          OUTPUT        T14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[26]          OUTPUT        A14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[25]          OUTPUT         H1        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[24]          OUTPUT         T9        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[23]          OUTPUT        G16        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[22]          OUTPUT         B6        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[21]          OUTPUT        P14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[20]          OUTPUT         T5        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[19]          OUTPUT        B12        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[18]          OUTPUT         C1        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[17]          OUTPUT         J6        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[16]          OUTPUT         M9        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[15]          OUTPUT         E6        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[14]          OUTPUT        M12        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[13]          OUTPUT         E8        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[12]          OUTPUT        B14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[11]          OUTPUT        J11        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[10]          OUTPUT         T4        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[9]          OUTPUT        N16        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[8]          OUTPUT        M14        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[7]          OUTPUT         T6        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[6]          OUTPUT        N14        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[5]          OUTPUT        M13        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[4]          OUTPUT         N4        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[3]          OUTPUT        B16        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[2]          OUTPUT        M11        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[1]          OUTPUT         P5        LVCMOS33           8           PULLUP      OREG    
       LED_DEBUG[0]          OUTPUT         N5        LVCMOS33           8           PULLUP      OREG    
  btn_interrupt_debug[3]     OUTPUT        K12        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[2]     OUTPUT         C4        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[1]     OUTPUT         K5        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[0]     OUTPUT        E10        LVCMOS33           8            N/A        NONE    
          led_1s             OUTPUT        T13        LVCMOS33           8            NONE       OREG    
        uart0_txd            OUTPUT        E16        LVCMOS33           8            NONE       OREG    
        gpio0[15]             INOUT        K15        LVCMOS33           8            N/A        OREG    
        gpio0[14]             INOUT        J12        LVCMOS33           8            N/A        OREG    
        gpio0[13]             INOUT         E4        LVCMOS33           8            N/A        OREG    
        gpio0[12]             INOUT         P1        LVCMOS33           8            N/A        OREG    
        gpio0[11]             INOUT        H13        LVCMOS33           8            N/A        OREG    
        gpio0[10]             INOUT         N3        LVCMOS33           8           PULLUP      OREG    
         gpio0[9]             INOUT         M4        LVCMOS33           8           PULLUP      OREG    
         gpio0[8]             INOUT         M3        LVCMOS33           8           PULLUP      OREG    
         gpio0[7]             INOUT        C13        LVCMOS33           8           PULLUP      OREG    
         gpio0[6]             INOUT         C8        LVCMOS33           8           PULLUP      OREG    
         gpio0[5]             INOUT         C5        LVCMOS33           8           PULLUP      OREG    
         gpio0[4]             INOUT         C7        LVCMOS33           8           PULLUP      OREG    
         gpio0[3]             INOUT         C9        LVCMOS33           8           PULLUP      OREG    
         gpio0[2]             INOUT        A11        LVCMOS33           8           PULLUP      OREG    
         gpio0[1]             INOUT        C11        LVCMOS33           8           PULLUP      OREG    
         gpio0[0]             INOUT        B15        LVCMOS33           8           PULLUP      OREG    
          swdio               INOUT         A7        LVCMOS33           8           PULLUP      IREG    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                  |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------+
|top                               |soc_top                 |6618   |6489    |102     |1955    |48      |3       |
|  pll_u0                          |pll                     |0      |0       |0       |0       |0       |0       |
|  soc_cm0_u0                      |soc_cm0                 |6569   |6454    |93      |1868    |48      |3       |
|    ISPcontroller_inst            |mysdk_ahb_ISPcontroller |19     |18      |0       |18      |0       |0       |
|    ahb_dtcm                      |cmsdk_ahb_to_sram       |53     |53      |0       |29      |0       |0       |
|    ahb_itcm                      |cmsdk_ahb_to_sram       |124    |124     |0       |44      |0       |0       |
|    btn_interupt_generator_inst   |btn_interupt_generator  |47     |28      |9       |31      |0       |0       |
|    cm0_u0                        |CORTEXM0INTEGRATION     |5554   |5481    |65      |1400    |0       |3       |
|      u_logic                     |cortexm0ds_logic        |5554   |5481    |65      |1400    |0       |3       |
|    cmsdk_ahb_gpio_u0             |cmsdk_ahb_gpio          |208    |208     |0       |133     |0       |0       |
|      u_ahb_to_gpio               |cmsdk_ahb_to_iop        |17     |17      |0       |16      |0       |0       |
|      u_iop_gpio                  |cmsdk_iop_gpio          |191    |191     |0       |117     |0       |0       |
|    cmsdk_apb_subsystem_u0        |cmsdk_apb_subsystem     |250    |235     |12      |151     |0       |0       |
|      gen_apb_uart_0$u_apb_uart_0 |cmsdk_apb_uart          |204    |189     |12      |115     |0       |0       |
|      u_ahb_to_apb                |cmsdk_ahb_to_apb        |46     |46      |0       |36      |0       |0       |
|    dtcm_u0                       |dtcm                    |50     |50      |0       |8       |32      |0       |
|    itcm_u0                       |itcm                    |57     |57      |0       |9       |16      |0       |
|    mtx_lite_u0                   |cm0_mtx_lite            |200    |193     |7       |42      |0       |0       |
|      ucm0_mtx                    |cm0_mtx                 |200    |193     |7       |42      |0       |0       |
|        u_cm0_mtx_decs0           |cm0_mtx_decS0           |28     |21      |7       |3       |0       |0       |
|          u_cm0_mtx_default_slave |cm0_mtx_default_slave   |2      |2       |0       |1       |0       |0       |
|        u_cm0_mtx_i_0             |cm0_mtx_i               |163    |163     |0       |33      |0       |0       |
|        u_cm0_mtx_o_0             |cm0_mtx_o               |2      |2       |0       |2       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |2      |2       |0       |2       |0       |0       |
|        u_cm0_mtx_o_2             |cm0_mtx_o               |2      |2       |0       |1       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |2      |2       |0       |1       |0       |0       |
|        u_cm0_mtx_o_3             |cm0_mtx_o               |4      |4       |0       |3       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |4      |4       |0       |3       |0       |0       |
|        u_cm0_mtx_o_4             |cm0_mtx_o               |1      |1       |0       |0       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |1      |1       |0       |0       |0       |0       |
+----------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3623  
    #2          2       1856  
    #3          3       520   
    #4          4       507   
    #5        5-10      759   
    #6        11-50     418   
    #7       51-100      26   
    #8       101-500     1    
    #9        >500       1    
  Average     3.58            

RUN-1002 : start command "export_db SOC_2_times_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SOC_2_times_pr.db" in  1.329131s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (49.4%)

RUN-1004 : used memory is 713 MB, reserved memory is 698 MB, peak memory is 828 MB
RUN-1002 : start command "export_bid SOC_2_times_inst.bid"
PRG-1000 : <!-- HMAC is: ea76553325dc059ef5462b3e373b83d4acf2b60063771cdb83e2bd6220d7b312 -->
RUN-1002 : start command "bitgen -bit SOC_2_times.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 3542
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 7779, pip num: 106896
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 144
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3149 valid insts, and 280581 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000000000000000000000
BIT-1004 : PLL setting string = 1000
BIT-1004 : Generate bits file SOC_2_times.bit.
RUN-1003 : finish command "bitgen -bit SOC_2_times.bit" in  8.751929s wall, 67.968750s user + 0.203125s system = 68.171875s CPU (778.9%)

RUN-1004 : used memory is 760 MB, reserved memory is 755 MB, peak memory is 919 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240418_132529.log"
