.section .text # this is risc-v assembly. https://rv8.io/isa.html 
			   # https://www.csl.cornell.edu/courses/ece4750/handouts/ece4750-tinyrv-isa.txt
start:

# zero-initialize register file
addi x1, zero, 0
# x2 (sp) is initialized by reset
addi x3, zero, 0
addi x4, zero, 0
addi x5, zero, 0
addi x6, zero, 0
addi x7, zero, 0
addi x8, zero, 0
addi x9, zero, 0
addi x10, zero, 0
addi x11, zero, 0
addi x12, zero, 0
addi x13, zero, 0
addi x14, zero, 0
addi x15, zero, 0
addi x16, zero, 0
addi x17, zero, 0
addi x18, zero, 0
addi x19, zero, 0
addi x20, zero, 0
addi x21, zero, 0
addi x22, zero, 0
addi x23, zero, 0
addi x24, zero, 0
addi x25, zero, 0
addi x26, zero, 0
addi x27, zero, 0
addi x28, zero, 0
addi x29, zero, 0
addi x30, zero, 0
addi x31, zero, 0

# zero initialize entire scratchpad memory

#li a0, 0x00000000 # load 0 into a0 
#setmemloop:
#sw a0, 0(a0) # SW rs2,offset(rs1) : (u32[rs1 + offset] <- rs2) #this should be SW zero 0 (a0) ?
#addi a0, a0, 4 # ADDI rd,rs1,imm : rd <- rs1 + sx(imm)
#blt a0, sp, setmemloop # branch back if a0 is less than sp (sp is upper bound of ram)


# copy data section
la a0, _sidata
la a1, _sdata
la a2, _edata
bge a1, a2, end_init_data
loop_init_data:
lw a3, 0(a0)
sw a3, 0(a1)
addi a0, a0, 4
addi a1, a1, 4
blt a1, a2, loop_init_data
end_init_data:

# zero-init bss section
la a0, _sbss
la a1, _ebss
bge a0, a1, end_init_bss
loop_init_bss:
sw zero, 0(a0)
addi a0, a0, 4
blt a0, a1, loop_init_bss
end_init_bss:


# call main
call main
loop:
j loop
