<snippet>
   <name>Always FF Async (reset high)</name>
   <content><![CDATA[always @(posedge clk or negedge rst) begin : proc_${0}
	if(~rst) begin

	end else if(clk_en) begin

	end
end]]></content>
    <tabTrigger>alwaysh</tabTrigger>
    <scope>source.systemverilog</scope>
</snippet>