
*** Running vivado
    with args -log HDMI_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source HDMI_bd_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source HDMI_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 381.961 ; gain = 41.102
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 393.719 ; gain = 11.758
Command: synth_design -top HDMI_bd_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4456 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 501.262 ; gain = 96.051
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_wrapper' [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd:35]
INFO: [Synth 8-3491] module 'HDMI_bd' declared at 'C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:14' bound to instance 'HDMI_bd_i' of component 'HDMI_bd' [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd:75]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd' [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:43]
INFO: [Synth 8-3491] module 'HDMI_bd_Decryption_0_0' declared at 'C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CSK43KJ/realtime/HDMI_bd_Decryption_0_0_stub.vhdl:5' bound to instance 'Decryption_0' of component 'HDMI_bd_Decryption_0_0' [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:241]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_Decryption_0_0' [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CSK43KJ/realtime/HDMI_bd_Decryption_0_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'HDMI_bd_Encryption_0_0' declared at 'C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CSK43KJ/realtime/HDMI_bd_Encryption_0_0_stub.vhdl:5' bound to instance 'Encryption_0' of component 'HDMI_bd_Encryption_0_0' [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:257]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_Encryption_0_0' [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CSK43KJ/realtime/HDMI_bd_Encryption_0_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'HDMI_bd_Generator_0_0' declared at 'C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CSK43KJ/realtime/HDMI_bd_Generator_0_0_stub.vhdl:5' bound to instance 'Generator_0' of component 'HDMI_bd_Generator_0_0' [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:273]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_Generator_0_0' [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CSK43KJ/realtime/HDMI_bd_Generator_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'HDMI_bd_clk_wiz_0_0' declared at 'C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CSK43KJ/realtime/HDMI_bd_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'HDMI_bd_clk_wiz_0_0' [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:284]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_clk_wiz_0_0' [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CSK43KJ/realtime/HDMI_bd_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'HDMI_bd_dvi2rgb_0_0' declared at 'C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CSK43KJ/realtime/HDMI_bd_dvi2rgb_0_0_stub.vhdl:5' bound to instance 'dvi2rgb_0' of component 'HDMI_bd_dvi2rgb_0_0' [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:291]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_dvi2rgb_0_0' [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CSK43KJ/realtime/HDMI_bd_dvi2rgb_0_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'HDMI_bd_mux_decrypt_0_0' declared at 'C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CSK43KJ/realtime/HDMI_bd_mux_decrypt_0_0_stub.vhdl:5' bound to instance 'mux_decrypt_0' of component 'HDMI_bd_mux_decrypt_0_0' [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:313]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_mux_decrypt_0_0' [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CSK43KJ/realtime/HDMI_bd_mux_decrypt_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'HDMI_bd_rgb2dvi_0_0' declared at 'C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CSK43KJ/realtime/HDMI_bd_rgb2dvi_0_0_stub.vhdl:5' bound to instance 'rgb2dvi_0' of component 'HDMI_bd_rgb2dvi_0_0' [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:330]
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_rgb2dvi_0_0' [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.runs/synth_1/.Xil/Vivado-17376-DESKTOP-CSK43KJ/realtime/HDMI_bd_rgb2dvi_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'HDMI_bd_xlconstant_0_0' declared at 'c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_0/synth/HDMI_bd_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'HDMI_bd_xlconstant_0_0' [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:343]
INFO: [Synth 8-6157] synthesizing module 'HDMI_bd_xlconstant_0_0' [c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_0/synth/HDMI_bd_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (1#1) [c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_bd_xlconstant_0_0' (2#1) [c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_xlconstant_0_0/synth/HDMI_bd_xlconstant_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'HDMI_bd' (3#1) [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/synth/HDMI_bd.vhd:43]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615' bound to instance 'hdmi_in_ddc_scl_iobuf' of component 'IOBUF' [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd:98]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (4#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615' bound to instance 'hdmi_in_ddc_sda_iobuf' of component 'IOBUF' [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'HDMI_bd_wrapper' (5#1) [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 558.020 ; gain = 152.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 558.020 ; gain = 152.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 558.020 ; gain = 152.809
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0_in_context.xdc] for cell 'HDMI_bd_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0_in_context.xdc] for cell 'HDMI_bd_i/clk_wiz_0'
Parsing XDC File [c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0_in_context.xdc] for cell 'HDMI_bd_i/dvi2rgb_0'
Finished Parsing XDC File [c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0_in_context.xdc] for cell 'HDMI_bd_i/dvi2rgb_0'
Parsing XDC File [c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0_in_context.xdc] for cell 'HDMI_bd_i/rgb2dvi_0'
Finished Parsing XDC File [c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0_in_context.xdc] for cell 'HDMI_bd_i/rgb2dvi_0'
Parsing XDC File [c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Generator_0_0/HDMI_bd_Generator_0_0/HDMI_bd_Generator_0_0_in_context.xdc] for cell 'HDMI_bd_i/Generator_0'
Finished Parsing XDC File [c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Generator_0_0/HDMI_bd_Generator_0_0/HDMI_bd_Generator_0_0_in_context.xdc] for cell 'HDMI_bd_i/Generator_0'
Parsing XDC File [c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Encryption_0_0/HDMI_bd_Encryption_0_0/HDMI_bd_Encryption_0_0_in_context.xdc] for cell 'HDMI_bd_i/Encryption_0'
Finished Parsing XDC File [c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Encryption_0_0/HDMI_bd_Encryption_0_0/HDMI_bd_Encryption_0_0_in_context.xdc] for cell 'HDMI_bd_i/Encryption_0'
Parsing XDC File [c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mux_decrypt_0_0/HDMI_bd_mux_decrypt_0_0/HDMI_bd_mux_decrypt_0_0_in_context.xdc] for cell 'HDMI_bd_i/mux_decrypt_0'
Finished Parsing XDC File [c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mux_decrypt_0_0/HDMI_bd_mux_decrypt_0_0/HDMI_bd_mux_decrypt_0_0_in_context.xdc] for cell 'HDMI_bd_i/mux_decrypt_0'
Parsing XDC File [c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Decryption_0_0/HDMI_bd_Decryption_0_0/HDMI_bd_Decryption_0_0_in_context.xdc] for cell 'HDMI_bd_i/Decryption_0'
Finished Parsing XDC File [c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Decryption_0_0/HDMI_bd_Decryption_0_0/HDMI_bd_Decryption_0_0_in_context.xdc] for cell 'HDMI_bd_i/Decryption_0'
Parsing XDC File [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/HDMI_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/HDMI_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 861.180 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 861.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 861.180 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 861.180 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 861.180 ; gain = 455.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 861.180 ; gain = 455.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0/HDMI_bd_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0/HDMI_bd_dvi2rgb_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  c:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0/HDMI_bd_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property DONT_TOUCH = true for HDMI_bd_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/rgb2dvi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Encryption_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/mux_decrypt_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI_bd_i/Decryption_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 861.180 ; gain = 455.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 861.180 ; gain = 455.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 861.180 ; gain = 455.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'HDMI_bd_i/clk_wiz_0/clk_out1' to pin 'HDMI_bd_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'HDMI_bd_i/dvi2rgb_0/PixelClk' to pin 'HDMI_bd_i/dvi2rgb_0/bbstub_PixelClk/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 889.891 ; gain = 484.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 889.891 ; gain = 484.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 899.770 ; gain = 494.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 899.770 ; gain = 494.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 899.770 ; gain = 494.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 899.770 ; gain = 494.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 899.770 ; gain = 494.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 899.770 ; gain = 494.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 899.770 ; gain = 494.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |HDMI_bd_Decryption_0_0  |         1|
|2     |HDMI_bd_Encryption_0_0  |         1|
|3     |HDMI_bd_Generator_0_0   |         1|
|4     |HDMI_bd_clk_wiz_0_0     |         1|
|5     |HDMI_bd_dvi2rgb_0_0     |         1|
|6     |HDMI_bd_mux_decrypt_0_0 |         1|
|7     |HDMI_bd_rgb2dvi_0_0     |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |HDMI_bd_Decryption_0_0_bbox_0  |     1|
|2     |HDMI_bd_Encryption_0_0_bbox_1  |     1|
|3     |HDMI_bd_Generator_0_0_bbox_2   |     1|
|4     |HDMI_bd_clk_wiz_0_0_bbox_3     |     1|
|5     |HDMI_bd_dvi2rgb_0_0_bbox_4     |     1|
|6     |HDMI_bd_mux_decrypt_0_0_bbox_5 |     1|
|7     |HDMI_bd_rgb2dvi_0_0_bbox_6     |     1|
|8     |IBUF                           |     4|
|9     |IOBUF                          |     2|
|10    |OBUF                           |     1|
+------+-------------------------------+------+

Report Instance Areas: 
+------+-----------------+-----------------------+------+
|      |Instance         |Module                 |Cells |
+------+-----------------+-----------------------+------+
|1     |top              |                       |   332|
|2     |  HDMI_bd_i      |HDMI_bd                |   325|
|3     |    xlconstant_0 |HDMI_bd_xlconstant_0_0 |     0|
+------+-----------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 899.770 ; gain = 494.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 899.770 ; gain = 191.398
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 899.770 ; gain = 494.559
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 915.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 915.059 ; gain = 521.340
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 915.059 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mathews/Documents/GitHub/VLSI/essai_FINAL/project_1/project_1.runs/synth_1/HDMI_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HDMI_bd_wrapper_utilization_synth.rpt -pb HDMI_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  8 22:13:26 2021...
