<?xml version="1.0" encoding="UTF-8"?>
<module id="ADC" HW_revision="" XML_version="1.0" description="ADC (Analog to Digital Converter) module

" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
   <register acronym="IMASK0" width="32" description="Interrupt mask. This register selects interrupt sources which are allowed to pass from RIS0 to MIS0 when the corresponding bit-fields are set to 1." id="IMASK0" offset="0x28">
      <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED12" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="MEMRES3 conversion result interrupt mask." id="MEMRESIFG3" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable interrupt mask" description="Enable interrupt mask"/>
         <bitenum id="DIS" value="0" token="Disable interrupt mask" description="Disable interrupt mask"/>
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="MEMRES2 conversion result interrupt mask." id="MEMRESIFG2" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable interrupt mask" description="Enable interrupt mask"/>
         <bitenum id="DIS" value="0" token="Disable interrupt mask" description="Disable interrupt mask"/>
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="MEMRES1 conversion result interrupt mask." id="MEMRESIFG1" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable interrupt mask" description="Enable interrupt mask"/>
         <bitenum id="DIS" value="0" token="Disable interrupt mask" description="Disable interrupt mask"/>
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="MEMRES0 conversion result interrupt mask." id="MEMRESIFG0" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable interrupt mask" description="Enable interrupt mask"/>
         <bitenum id="DIS" value="0" token="Disable interrupt mask" description="Disable interrupt mask"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Mask for ASC done raw interrupt flag." id="ASCDONE" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable interrupt mask" description="Enable interrupt mask"/>
         <bitenum id="DIS" value="0" token="Disable interrupt mask" description="Disable interrupt mask"/>
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Conversion underflow interrupt mask." id="UVIFG" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable interrupt mask" description="Enable interrupt mask"/>
         <bitenum id="DIS" value="0" token="Disable interrupt mask" description="Disable interrupt mask"/>
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="DMA done interrupt mask." id="DMADONE" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable interrupt mask" description="Enable interrupt mask"/>
         <bitenum id="DIS" value="0" token="Disable interrupt mask" description="Disable interrupt mask"/>
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="In-range comparator interrupt mask." id="INIFG" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable interrupt mask" description="Enable interrupt mask"/>
         <bitenum id="DIS" value="0" token="Disable interrupt mask" description="Disable interrupt mask"/>
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Low threshold compare interrupt mask." id="LOWIFG" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable interrupt mask" description="Enable interrupt mask"/>
         <bitenum id="DIS" value="0" token="Disable interrupt mask" description="Disable interrupt mask"/>
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="High threshold compare interrupt mask." id="HIGHIFG" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable interrupt mask" description="Enable interrupt mask"/>
         <bitenum id="DIS" value="0" token="Disable interrupt mask" description="Disable interrupt mask"/>
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Sequence conversion time overflow interrupt mask." id="TOVIFG" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable interrupt mask" description="Enable interrupt mask"/>
         <bitenum id="DIS" value="0" token="Disable interrupt mask" description="Disable interrupt mask"/>
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Conversion overflow interrupt mask." id="OVIFG" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable interrupt mask" description="Enable interrupt mask"/>
         <bitenum id="DIS" value="0" token="Disable interrupt mask" description="Disable interrupt mask"/>
      </bitfield>
   </register>
   <register acronym="RIS0" width="32" description="Raw interrupt status. This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR0 register bit." id="RIS0" offset="0x30">
      <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED12" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="Raw interrupt status for MEMRES3.
This bit is set to 1 when MEMRES3 is loaded with a new
conversion result.
Reading MEMRES3 register will clear this bit, or when the
corresponding bit in ICLR0 is set to 1" id="MEMRESIFG3" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="CLR" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="Raw interrupt status for MEMRES2.
This bit is set to 1 when MEMRES2 is loaded with a new
conversion result.
Reading MEMRES2 register will clear this bit, or when the
corresponding bit in ICLR0 is set to 1" id="MEMRESIFG2" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="CLR" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="Raw interrupt status for MEMRES1.
This bit is set to 1 when MEMRES1 is loaded with a new
conversion result.
Reading MEMRES1 register will clear this bit, or when the
corresponding bit in ICLR0 is set to 1" id="MEMRESIFG1" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="CLR" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Raw interrupt status for MEMRES0.
This bit is set to 1 when MEMRES0 is loaded with a new
conversion result.
Reading MEMRES0 register will clear this bit, or when the
corresponding bit in ICLR0 is set to 1" id="MEMRESIFG0" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="CLR" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Raw interrupt flag for ASC done." id="ASCDONE" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Raw interrupt flag for MEMRESx underflow." id="UVIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Raw interrupt flag for DMADONE." id="DMADONE" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Raw interrupt status for In-range comparator." id="INIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Raw interrupt flag for the MEMRESx result register being below than the WCLOWx threshold of the window comparator." id="LOWIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Raw interrupt flag for the MEMRESx result register being higher than the WCHIGHx threshold of the window comparator." id="HIGHIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Raw interrupt flag for sequence conversion trigger overflow." id="TOVIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Raw interrupt flag for MEMRESx overflow." id="OVIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
   </register>
   <register acronym="MIS0" width="32" description="Masked interrupt status. This register is simply a bitwise AND of the contents of IMASK and RIS registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit." id="MIS0" offset="0x38">
      <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED12" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="Masked interrupt status for MEMRES3." id="MEMRESIFG3" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="CLR" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="Masked interrupt status for MEMRES2." id="MEMRESIFG2" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="CLR" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="Masked interrupt status for MEMRES1." id="MEMRESIFG1" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="CLR" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Masked interrupt status for MEMRES0." id="MEMRESIFG0" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="CLR" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Masked interrupt status for ASC done." id="ASCDONE" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Masked interrupt flag for MEMRESx underflow." id="UVIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Masked interrupt flag for DMADONE." id="DMADONE" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Mask INIFG in MIS0 register. " id="INIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Masked interrupt flag for the MEMRESx result register being below than the WCLOWx threshold of the window comparator." id="LOWIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Masked interrupt flag for the MEMRESx result register being higher than the WCHIGHx threshold of the window comparator." id="HIGHIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Masked interrupt flag for sequence conversion timeout overflow." id="TOVIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Masked interrupt flag for MEMRESx overflow." id="OVIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
   </register>
   <register acronym="ISET0" width="32" description="Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.
" id="ISET0" offset="0x40">
      <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED12" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="Set interrupt status for MEMRES3." id="MEMRESIFG3" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="NO_EFFECT" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="Set interrupt status for MEMRES2." id="MEMRESIFG2" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="NO_EFFECT" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="Set interrupt status for MEMRES1." id="MEMRESIFG1" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="NO_EFFECT" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Set Interrupt status for MEMRES0." id="MEMRESIFG0" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="NO_EFFECT" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Set interrupt for ASC done." id="ASCDONE" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="NO_EFFECT" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Set interrupt for MEMRESx underflow." id="UVIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="NO_EFFECT" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Set interrupt for DMADONE." id="DMADONE" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="NO_EFFECT" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Set INIFG interrupt register." id="INIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="NO_EFFECT" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Set interrupt for MEMRESx result register being below than the WCLOWx threshold of the window comparator." id="LOWIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="NO_EFFECT" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Set Interrupt for the MEMRESx result register being higher than the WCHIGHx threshold of the window comparator." id="HIGHIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="NO_EFFECT" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Set interrupt for sequence conversion timeout overflow." id="TOVIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="NO_EFFECT" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Set Interrupt for MEMRESx overflow." id="OVIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="NO_EFFECT" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
   </register>
   <register acronym="ICLR0" width="32" description="Interrupt clear register. This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared." id="ICLR0" offset="0x48">
      <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED12" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="Clear interrupt status for MEMRES3." id="MEMRESIFG3" resetval="0x0">
         <bitenum id="CLR" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="NO_EFFECT" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="Clear interrupt status for MEMRES2." id="MEMRESIFG2" resetval="0x0">
         <bitenum id="CLR" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="NO_EFFECT" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="Clear interrupt status for MEMRES1." id="MEMRESIFG1" resetval="0x0">
         <bitenum id="CLR" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="NO_EFFECT" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Clear interrupt status for MEMRES0." id="MEMRESIFG0" resetval="0x0">
         <bitenum id="CLR" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="NO_EFFECT" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Clear ASC done flag in RIS." id="ASCDONE" resetval="0x0">
         <bitenum id="CLR" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="NO_EFFECT" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Clear interrupt flag for MEMRESx underflow." id="UVIFG" resetval="0x0">
         <bitenum id="CLR" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="NO_EFFECT" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Clear interrupt flag for DMADONE." id="DMADONE" resetval="0x0">
         <bitenum id="CLR" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="NO_EFFECT" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Clear INIFG in MIS0 register." id="INIFG" resetval="0x0">
         <bitenum id="CLR" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="NO_EFFECT" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Clear interrupt flag for the MEMRESx result register being below than the WCLOWx threshold of the window comparator." id="LOWIFG" resetval="0x0">
         <bitenum id="CLR" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="NO_EFFECT" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Clear interrupt flag for the MEMRESx result register being higher than the WCHIGHx threshold of the window comparator." id="HIGHIFG" resetval="0x0">
         <bitenum id="CLR" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="NO_EFFECT" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Clear interrupt flag for sequence conversion timeout overflow." id="TOVIFG" resetval="0x0">
         <bitenum id="CLR" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="NO_EFFECT" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Clear interrupt flag for MEMRESx overflow." id="OVIFG" resetval="0x0">
         <bitenum id="CLR" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="NO_EFFECT" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
   </register>
   <register acronym="IMASK1" width="32" description="Interrupt mask. This register selects interrupt sources which are allowed to pass from RIS0 to MIS0 when the corresponding bit-fields are set to 1." id="IMASK1" offset="0x58">
      <bitfield range="" begin="31" width="23" end="9" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED9" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="MEMRES0 conversion result interrupt mask." id="MEMRESIFG0" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="CLR" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="7" width="3" end="5" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED5" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="In-range comparator interrupt mask." id="INIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Low threshold compare interrupt mask." id="LOWIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="High threshold compare interrupt mask." id="HIGHIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="1" width="2" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="RIS1" width="32" description="Raw interrupt status. This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR0 register bit." id="RIS1" offset="0x60">
      <bitfield range="" begin="31" width="23" end="9" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED9" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Raw interrupt status for MEMRES0.
This bit is set to 1 when MEMRES0 is loaded with a new
conversion result.
Reading MEMRES0 register will clear this bit, or when the
corresponding bit in ICLR1 is set to 1" id="MEMRESIFG0" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="CLR" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="7" width="3" end="5" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED5" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Raw interrupt status for In-range comparator." id="INIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Raw interrupt flag for the MEMRESx result register being below than the WCLOWx threshold of the window comparator." id="LOWIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Raw interrupt flag for the MEMRESx result register being higher than the WCHIGHx threshold of the window comparator." id="HIGHIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="1" width="2" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="MIS1" width="32" description="Masked interrupt status. This register is simply a bitwise AND of the contents of IMASK and RIS registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit." id="MIS1" offset="0x68">
      <bitfield range="" begin="31" width="23" end="9" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED9" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Masked interrupt status for MEMRES0." id="MEMRESIFG0" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="CLR" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="7" width="3" end="5" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED5" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Mask INIFG in MIS1 register." id="INIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Masked interrupt flag for the MEMRESx result register being below than the WCLOWx threshold of the window comparator." id="LOWIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Masked interrupt flag for the MEMRESx result register being higher than the WCHIGHx threshold of the window comparator." id="HIGHIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="CLR" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="1" width="2" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ISET1" width="32" description="Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set.
" id="ISET1" offset="0x70">
      <bitfield range="" begin="31" width="23" end="9" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED9" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Set Interrupt status for MEMRES0." id="MEMRESIFG0" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="NO_EFFECT" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="7" width="3" end="5" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED5" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Set INIFG interrupt register." id="INIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="NO_EFFECT" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Set interrupt for MEMRESx result register being below than the WCLOWx threshold of the window comparator." id="LOWIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="NO_EFFECT" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Set Interrupt for the MEMRESx result register being higher than the WCHIGHx threshold of the window comparator." id="HIGHIFG" resetval="0x0">
         <bitenum id="SET" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="NO_EFFECT" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="1" width="2" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ICLR1" width="32" description="Interrupt clear register. This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared." id="ICLR1" offset="0x78">
      <bitfield range="" begin="31" width="23" end="9" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED9" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Clear interrupt status for MEMRES0." id="MEMRESIFG0" resetval="0x0">
         <bitenum id="CLR" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="NO_EFFECT" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="7" width="3" end="5" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED5" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Clear INIFG in MIS1 register." id="INIFG" resetval="0x0">
         <bitenum id="CLR" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="NO_EFFECT" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Clear interrupt flag for the MEMRESx result register being below than the WCLOWx threshold of the window comparator." id="LOWIFG" resetval="0x0">
         <bitenum id="CLR" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="NO_EFFECT" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Clear interrupt flag for the MEMRESx result register being higher than the WCHIGHx threshold of the window comparator." id="HIGHIFG" resetval="0x0">
         <bitenum id="CLR" value="1" token="Interrupt is pending." description="Interrupt is pending."/>
         <bitenum id="NO_EFFECT" value="0" token="Interrupt is not pending." description="Interrupt is not pending."/>
      </bitfield>
      <bitfield range="" begin="1" width="2" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="IMASK2" width="32" description="Interrupt mask. This register selects interrupt sources which are allowed to pass from RIS0 to MIS0 when the corresponding bit-fields are set to 1." id="IMASK2" offset="0x88">
      <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED12" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="MEMRES3 conversion result interrupt mask." id="MEMRESIFG3" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="CLR" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="MEMRES2 conversion result interrupt mask." id="MEMRESIFG2" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="CLR" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="MEMRES1 conversion result interrupt mask." id="MEMRESIFG1" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="CLR" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="MEMRES0 conversion result interrupt mask." id="MEMRESIFG0" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="CLR" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="RIS2" width="32" description="Raw interrupt status. This register reflects the state of all pending interrupts, regardless of masking. This register allows the user to implement a poll scheme. A flag set in this register can be cleared by writing 1 to the corresponding ICLR0 register bit." id="RIS2" offset="0x90">
      <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED12" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="Raw interrupt status for MEMRES3.
This bit is set to 1 when MEMRES3 is loaded with a new
conversion result.
Reading MEMRES3 register will clear this bit, or when the
corresponding bit in ICLR2 is set to 1" id="MEMRESIFG3" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="CLR" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="Raw interrupt status for MEMRES2.
This bit is set to 1 when MEMRES2 is loaded with a new
conversion result.
Reading MEMRES2 register will clear this bit, or when the
corresponding bit in ICLR2 is set to 1
" id="MEMRESIFG2" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="CLR" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="Raw interrupt status for MEMRES1.
This bit is set to 1 when MEMRES1 is loaded with a new
conversion result.
Reading MEMRES1 register will clear this bit, or when the
corresponding bit in ICLR2 is set to 1" id="MEMRESIFG1" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="CLR" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Raw interrupt status for MEMRES0.
This bit is set to 1 when MEMRES0 is loaded with a new
conversion result.
Reading MEMRES0 register will clear this bit, or when the
corresponding bit in ICLR2 is set to 1" id="MEMRESIFG0" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="CLR" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="MIS2" width="32" description="Extension of Masked interrupt status. This register is simply a bitwise AND of the contents of IMASK and RIS registers. A flag set in this register can be cleared by writing 1 to the corresponding ICLR register bit." id="MIS2" offset="0x98">
      <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED12" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="Masked interrupt status for MEMRES3." id="MEMRESIFG3" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="CLR" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="Masked interrupt status for MEMRES2." id="MEMRESIFG2" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="CLR" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="Masked interrupt status for MEMRES1." id="MEMRESIFG1" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="CLR" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Masked interrupt status for MEMRES0." id="MEMRESIFG0" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="CLR" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ISET2" width="32" description="Interrupt set register. This register can used by software for diagnostics and safety checking purposes. Writing a 1 to a bit in this register will set the event and the corresponding RIS bit also gets set. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets set." id="ISET2" offset="0xa0">
      <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED12" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="Set interrupt status for MEMRES3." id="MEMRESIFG3" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="NO_EFFECT" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="Set interrupt status for MEMRES2." id="MEMRESIFG2" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="NO_EFFECT" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="Set interrupt status for MEMRES1." id="MEMRESIFG1" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="NO_EFFECT" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Set Interrupt status for MEMRES0." id="MEMRESIFG0" resetval="0x0">
         <bitenum id="SET" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="NO_EFFECT" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ICLR2" width="32" description="Interrupt clear register. This register allows software to clear interrupts. Writing a 1 to a bit in this register will clear the event and the corresponding RIS bit also gets cleared. If the corresponding IMASK bit is set, then the corresponding MIS register bit also gets cleared." id="ICLR2" offset="0xa8">
      <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED12" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="Clear interrupt status for MEMRES3." id="MEMRESIFG3" resetval="0x0">
         <bitenum id="CLR" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="NO_EFFECT" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="Clear interrupt status for MEMRES2." id="MEMRESIFG2" resetval="0x0">
         <bitenum id="CLR" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="NO_EFFECT" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="Clear interrupt status for MEMRES1." id="MEMRESIFG1" resetval="0x0">
         <bitenum id="CLR" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="NO_EFFECT" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Clear interrupt status for MEMRES0." id="MEMRESIFG0" resetval="0x0">
         <bitenum id="CLR" value="1" token="A new data is ready to be read." description="A new data is ready to be read."/>
         <bitenum id="NO_EFFECT" value="0" token="No new data ready." description="No new data ready."/>
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="CTL0" width="32" description="Control Register 0 " id="CTL0" offset="0x100">
      <bitfield range="" begin="31" width="5" end="27" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED27" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="Sample clock divider" id="SCLKDIV" resetval="0x0">
         <bitenum id="DIV_BY_48" value="7" token="Divide clock source by 48" description="Divide clock source by 48"/>
         <bitenum id="DIV_BY_32" value="6" token="Divide clock source by 32" description="Divide clock source by 32"/>
         <bitenum id="DIV_BY_24" value="5" token="Divide clock source by 24" description="Divide clock source by 24"/>
         <bitenum id="DIV_BY_16" value="4" token="Divide clock source by 16" description="Divide clock source by 16"/>
         <bitenum id="DIV_BY_8" value="3" token="Divide clock source by 8" description="Divide clock source by 8"/>
         <bitenum id="DIV_BY_4" value="2" token="Divide clock source by 4" description="Divide clock source by 4"/>
         <bitenum id="DIV_BY_2" value="1" token="Divide clock source by 2" description="Divide clock source by 2"/>
         <bitenum id="DIV_BY_1" value="0" token="Do not divide clock source" description="Do not divide clock source"/>
      </bitfield>
      <bitfield range="" begin="23" width="7" end="17" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED17" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Power down policy" id="PWRDN" resetval="0x0">
         <bitenum id="MANUAL" value="1" token="ADC remains powered on as long as it is enabled through software." description="ADC remains powered on as long as it is enabled through software."/>
         <bitenum id="AUTO" value="0" token="ADC is powered down on completion of a conversion if there is no pending trigger" description="ADC is powered down on completion of a conversion if there is no pending trigger"/>
      </bitfield>
      <bitfield range="" begin="15" width="15" end="1" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Enable conversion" id="ENC" resetval="0x0">
         <bitenum id="ON" value="1" token="Conversion enabled. ADC sequencer waits for the programmed trigger (software or hardware)." description="Conversion enabled. ADC sequencer waits for the programmed trigger (software or hardware)."/>
         <bitenum id="OFF" value="0" token="Conversion disabled. ENC change from ON to OFF will abort single or repeat sequence on a MEMCTLx boundary. The current conversion will finish and result stored in corresponding MEMRESx." description="Conversion disabled. ENC change from ON to OFF will abort single or repeat sequence on a MEMCTLx boundary. The current conversion will finish and result stored in corresponding MEMRESx."/>
      </bitfield>
   </register>
   <register acronym="CTL1" width="32" description="Control Register 1" id="CTL1" offset="0x104">
      <bitfield range="" begin="31" width="11" end="21" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED21" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="1" end="20" rwaccess="RW" description="Sample mode. This bit selects the source of the sampling signal. 
MANUAL option is not applicable when TRIGSRC is selected as hardware event trigger." id="SAMPMODE" resetval="0x0">
         <bitenum id="MANUAL" value="1" token="Software trigger is used as sample signal" description="Software trigger is used as sample signal"/>
         <bitenum id="AUTO" value="0" token="Sample timer high phase is used as sample signal" description="Sample timer high phase is used as sample signal"/>
      </bitfield>
      <bitfield range="" begin="19" width="2" end="18" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED18" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Conversion sequence mode" id="CONSEQ" resetval="0x0">
         <bitenum id="REPEATSEQUENCE" value="3" token="ADC channel sequence pointed by STARTADD and ENDADD will be converted repeatedly" description="ADC channel sequence pointed by STARTADD and ENDADD will be converted repeatedly"/>
         <bitenum id="REPEATSINGLE" value="2" token="ADC channel in MEMCTLx pointed by STARTADD will be converted repeatedly" description="ADC channel in MEMCTLx pointed by STARTADD will be converted repeatedly"/>
         <bitenum id="SEQUENCE" value="1" token="ADC channel sequence pointed by STARTADD and ENDADD will be converted once" description="ADC channel sequence pointed by STARTADD and ENDADD will be converted once"/>
         <bitenum id="SINGLE" value="0" token="ADC channel in MEMCTLx pointed by STARTADD will be converted once" description="ADC channel in MEMCTLx pointed by STARTADD will be converted once"/>
      </bitfield>
      <bitfield range="" begin="15" width="7" end="9" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED9" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Start of conversion" id="SC" resetval="0x0">
         <bitenum id="START" value="1" token="When SAMPMODE is set to MANUAL, setting this bit will start the sample phase. Sample phase will last as long as this bit is set. 
When SAMPMODE is set to AUTO, setting this bit will trigger the timer based sample time." description="When SAMPMODE is set to MANUAL, setting this bit will start the sample phase. Sample phase will last as long as this bit is set. 
When SAMPMODE is set to AUTO, setting this bit will trigger the timer based sample time."/>
         <bitenum id="STOP" value="0" token="When SAMPMODE is set to MANUAL, clearing this bit will end the sample phase and the conversion phase will start.
When SAMPMODE is set to AUTO, writing 0 has no effect." description="When SAMPMODE is set to MANUAL, clearing this bit will end the sample phase and the conversion phase will start.
When SAMPMODE is set to AUTO, writing 0 has no effect."/>
      </bitfield>
      <bitfield range="" begin="7" width="7" end="1" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Sample trigger source" id="TRIGSRC" resetval="0x0">
         <bitenum id="EVENT" value="1" token="Hardware event trigger" description="Hardware event trigger"/>
         <bitenum id="SOFTWARE" value="0" token="Software trigger" description="Software trigger"/>
      </bitfield>
   </register>
   <register acronym="CTL2" width="32" description="Control Register 2" id="CTL2" offset="0x108">
      <bitfield range="" begin="31" width="3" end="29" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED29" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="5" end="24" rwaccess="RW" description="Sequence end address. These bits select which MEMCTLx is the last one for the sequence mode.
The value of ENDADD is 0x00 to 0x03 corresponding to MEMRES0 to MEMRES3." id="ENDADD" resetval="0x0">
         <bitenum id="ADDR_03" value="3" token="MEMCTL3 is selected as end address of sequence." description="MEMCTL3 is selected as end address of sequence."/>
         <bitenum id="ADDR_02" value="2" token="MEMCTL2 is selected as end address of sequence." description="MEMCTL2 is selected as end address of sequence."/>
         <bitenum id="ADDR_01" value="1" token="MEMCTL1 is selected as end address of sequence." description="MEMCTL1 is selected as end address of sequence."/>
         <bitenum id="ADDR_00" value="0" token="MEMCTL0 is selected as end address of sequence." description="MEMCTL0 is selected as end address of sequence."/>
      </bitfield>
      <bitfield range="" begin="23" width="3" end="21" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED21" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="5" end="16" rwaccess="RW" description="Sequencer start address. These bits select which MEMCTLx is used for single conversion or as first MEMCTL for sequence mode. 
The value of STARTADD is 0x00 to 0x17, corresponding to MEMRES0 to MEMRES23." id="STARTADD" resetval="0x0">
         <bitenum id="ADDR_03" value="3" token="MEMCTL3 is selected as start address of a sequence or for a single conversion." description="MEMCTL3 is selected as start address of a sequence or for a single conversion."/>
         <bitenum id="ADDR_02" value="2" token="MEMCTL2 is selected as start address of a sequence or for a single conversion." description="MEMCTL2 is selected as start address of a sequence or for a single conversion."/>
         <bitenum id="ADDR_01" value="1" token="MEMCTL1 is selected as start address of a sequence or for a single conversion." description="MEMCTL1 is selected as start address of a sequence or for a single conversion."/>
         <bitenum id="ADDR_00" value="0" token="MEMCTL0 is selected as start address of a sequence or for a single conversion." description="MEMCTL0 is selected as start address of a sequence or for a single conversion."/>
      </bitfield>
      <bitfield range="" begin="15" width="5" end="11" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED11" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="Enable FIFO based operation" id="FIFOEN" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable" description="Enable"/>
         <bitenum id="DIS" value="0" token="Disable" description="Disable"/>
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED9" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Enable DMA trigger for data transfer. 
Note: DMAEN bit is cleared by hardware based on DMA done signal at the end of data transfer. Software has to re-enable DMAEN bit for ADC to generate DMA triggers." id="DMAEN" resetval="0x0">
         <bitenum id="EN" value="1" token="DMA trigger enabled" description="DMA trigger enabled"/>
         <bitenum id="DIS" value="0" token="DMA trigger not enabled" description="DMA trigger not enabled"/>
      </bitfield>
      <bitfield range="" begin="7" width="5" end="3" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="2" end="1" rwaccess="RW" description="Resolution. These bits define the resolutoin of ADC conversion result.
Note : A value of 3 defaults to 12-bits resolution." id="RES" resetval="0x0">
         <bitenum id="BIT_8" value="2" token="8-bits resolution" description="8-bits resolution"/>
         <bitenum id="BIT_10" value="1" token="10-bits resolution" description="10-bits resolution"/>
         <bitenum id="BIT_12" value="0" token="12-bits resolution" description="12-bits resolution"/>
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Data read-back format. Data is always stored in binary unsigned format." id="DF" resetval="0x0">
         <bitenum id="SIGNED" value="1" token="Digital result reads Signed Binary. (2s complement), left aligned." description="Digital result reads Signed Binary. (2s complement), left aligned."/>
         <bitenum id="UNSIGNED" value="0" token="Digital result reads as Binary Unsigned. " description="Digital result reads as Binary Unsigned. "/>
      </bitfield>
   </register>
   <register acronym="CTL3" width="32" description="Control Register 3. This register is used to configure ADC for ad-hoc single conversion." id="CTL3" offset="0x10c">
      <bitfield range="" begin="31" width="18" end="14" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED14" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="13" width="2" end="12" rwaccess="RW" description="Selects voltage reference for ASC operation. AREF- must be connected to on-board ground when external reference option is selected.
Note: Writing value 0x3 defaults to INTREF." id="ASCVRSEL" resetval="0x0">
         <bitenum id="INTREF" value="2" token="Internal reference" description="Internal reference"/>
         <bitenum id="EXTREF" value="1" token="External reference from AREF+/AREF- pins" description="External reference from AREF+/AREF- pins"/>
         <bitenum id="VDDS" value="0" token="VDDS reference" description="VDDS reference"/>
      </bitfield>
      <bitfield range="" begin="11" width="3" end="9" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED9" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="ASC sample time compare value select. This is used to select between SCOMP0 and SCOMP1 registers for ASC operation." id="ASCSTIME" resetval="0x0">
         <bitenum id="SEL_SCOMP1" value="1" token="Select SCOMP1" description="Select SCOMP1"/>
         <bitenum id="SEL_SCOMP0" value="0" token="Select SCOMP0" description="Select SCOMP0"/>
      </bitfield>
      <bitfield range="" begin="7" width="3" end="5" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED5" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="ASC channel select" id="ASCCHSEL" resetval="0x0">
         <bitenum id="CHAN_15" value="15" token="Selects channel 15" description="Selects channel 15"/>
         <bitenum id="CHAN_14" value="14" token="Selects channel 14" description="Selects channel 14"/>
         <bitenum id="CHAN_13" value="13" token="Selects channel 13" description="Selects channel 13"/>
         <bitenum id="CHAN_12" value="12" token="Selects channel 12" description="Selects channel 12"/>
         <bitenum id="CHAN_11" value="11" token="Selects channel 11" description="Selects channel 11"/>
         <bitenum id="CHAN_10" value="10" token="Selects channel 10" description="Selects channel 10"/>
         <bitenum id="CHAN_9" value="9" token="Selects channel 9" description="Selects channel 9"/>
         <bitenum id="CHAN_8" value="8" token="Selects channel 8" description="Selects channel 8"/>
         <bitenum id="CHAN_7" value="7" token="Selects channel 7" description="Selects channel 7"/>
         <bitenum id="CHAN_6" value="6" token="Selects channel 6" description="Selects channel 6"/>
         <bitenum id="CHAN_5" value="5" token="Selects channel 5" description="Selects channel 5"/>
         <bitenum id="CHAN_4" value="4" token="Selects channel 4" description="Selects channel 4"/>
         <bitenum id="CHAN_3" value="3" token="Selects channel 3" description="Selects channel 3"/>
         <bitenum id="CHAN_2" value="2" token="Selects channel 2" description="Selects channel 2"/>
         <bitenum id="CHAN_1" value="1" token="Selects channel 1" description="Selects channel 1"/>
         <bitenum id="CHAN_0" value="0" token="Selects channel 0" description="Selects channel 0"/>
      </bitfield>
   </register>
   <register acronym="SCOMP0" width="32" description="Sample time compare 0 register. Specifies the sample time, in number of ADC sample clock cycles. CTL0.ENC must be set to 0 to write to this register." id="SCOMP0" offset="0x114">
      <bitfield range="" begin="31" width="22" end="10" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED10" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="9" width="10" end="0" rwaccess="RW" description="Specifies the number of sample clocks.
When VAL = 0 or 1, number of sample clocks = Sample clock divide value.
When VAL $gt; 1, number of sample clocks = VAL x Sample clock divide value.
Note: Sample clock divide value is not the value written to SCLKDIV but the actual divide value (SCLKDIV = 2 implies divide value is 4).
Example: VAL = 4, SCLKDIV = 3 implies 32 sample clock cycles. " id="VAL" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="SCOMP1" width="32" description="Sample time compare 1 register. Specifies the sample time, in number of ADC sample clock cycles. CTL0.ENC must be set to 0 to write to this register." id="SCOMP1" offset="0x118">
      <bitfield range="" begin="31" width="22" end="10" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED10" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="9" width="10" end="0" rwaccess="RW" description="Specifies the number of sample clocks.
When VAL = 0 or 1, number of sample clocks = Sample clock divide value.
When VAL $gt; 1, number of sample clocks = VAL x Sample clock divide value.
Note: Sample clock divide value is not the value written to SCLKDIV but the actual divide value (SCLKDIV = 2 implies divide value is 4).
Example: VAL = 4, SCLKDIV = 3 implies 32 sample clock cycles." id="VAL" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="REFCFG" width="32" description="Reference buffer configuration register" id="REFCFG" offset="0x11c">
      <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED5" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="2" end="3" rwaccess="RW" description="Configures reference buffer bias current output value" id="IBPROG" resetval="0x0">
         <bitenum id="VAL3" value="3" token="0.67uA" description="0.67uA"/>
         <bitenum id="VAL2" value="2" token="2uA" description="2uA"/>
         <bitenum id="VAL1" value="1" token="0.5uA" description="0.5uA"/>
         <bitenum id="VAL0" value="0" token="1uA" description="1uA"/>
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Spare bit" id="SPARE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Configures reference buffer output voltage" id="REFVSEL" resetval="0x0">
         <bitenum id="V1P4" value="1" token="REFBUF generates 1.4V output" description="REFBUF generates 1.4V output"/>
         <bitenum id="V2P5" value="0" token="REFBUF generates 2.5V output" description="REFBUF generates 2.5V output"/>
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Reference buffer enable" id="REFEN" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable" description="Enable"/>
         <bitenum id="DIS" value="0" token="Disable" description="Disable"/>
      </bitfield>
   </register>
   <register acronym="WCLOW" width="32" description="Window Comparator Low Threshold Register.
The data format that is used to write and read WCLOW depends on the value of DF bit in CTL2 register. 
CTL0.ENC must be 0 to write to this register.
Note: Change in ADC data format or resolution does not reset WCLOW. " id="WCLOW" offset="0x148">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="If DF = 0, unsigned binary format has to be used. 
The value based on the resolution has to be right aligned with the MSB on the left.
For 10-bits and 8-bits resolution, unused bits have to be 0s.

If DF = 1, 2s-complement format has to be used.
The value based on the resolution has to be left aligned with the LSB on the right. 
For 10-bits and 8-bits resolution, unused bits have to be 0s." id="DATA" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="WCHIGH" width="32" description="Window Comparator High Threshold Register.
The data format that is used to write and read WCHIGH depends on the value of DF bit in CTL2 register. 
CTL0.ENC  must be 0 to write to this register.
Note: Change in ADC data format or resolution does not reset WCHIGH." id="WCHIGH" offset="0x150">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="If DF = 0, unsigned binary format has to be used.
The threshold value has to be right aligned, with the MSB on the left.
For 10-bits and 8-bits resolution, unused bit have to be 0s.

If DF = 1, 2s-complement format has to be used.
The value based on the resolution has to be left aligned with the LSB on the right. 
For 10-bits and 8-bits resolution, unused bit have to be 0s." id="DATA" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="FIFODATA" width="32" description="FIFO data register. This is a virtual register used to read from FIFO." id="FIFODATA" offset="0x160">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Read from this data field returns the ADC sample from FIFO." id="DATA" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ASCRES" width="32" description="ASC result register" id="ASCRES" offset="0x170">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RO" description="Result of ADC ad-hoc single conversion.
If DF = 0, unsigned binary:
The conversion result is right aligned. In 10 and 8 bit modes, the unused MSB bits are forced to 0. 
If DF = 1, 2s-complement format:
The conversion result is left aligned. In 10 and 8 bit modes, the unused LSB bits are forced to 0.
The data is stored in the right-justified format and is converted to the left-justified 2s-complement format during read back." id="DATA" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="MEMCTL0" width="32" description="Conversion Memory Control Register 0. 
CTL0.ENC must be set to 0 to write to this register." id="MEMCTL0" offset="0x180">
      <bitfield range="" begin="31" width="3" end="29" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED29" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="1" end="28" rwaccess="RW" description="Enable window comparator." id="WINCOMP" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable" description="Enable"/>
         <bitenum id="DIS" value="0" token="Disable" description="Disable"/>
      </bitfield>
      <bitfield range="" begin="27" width="3" end="25" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED25" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="24" width="1" end="24" rwaccess="RW" description="Trigger policy. Indicates if a trigger will be needed to step to the next MEMCTL in the sequence or to perform next conversion in the case of repeat single channel conversions." id="TRG" resetval="0x0">
         <bitenum id="TRIGGER_NEXT" value="1" token="Next conversion requires a trigger" description="Next conversion requires a trigger"/>
         <bitenum id="AUTO_NEXT" value="0" token="Next conversion is automatic" description="Next conversion is automatic"/>
      </bitfield>
      <bitfield range="" begin="23" width="11" end="13" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED13" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="Selects the source of sample timer period between SCOMP0 and SCOMP1." id="STIME" resetval="0x0">
         <bitenum id="SEL_SCOMP1" value="1" token="Select SCOMP1" description="Select SCOMP1"/>
         <bitenum id="SEL_SCOMP0" value="0" token="Select SCOMP0" description="Select SCOMP0"/>
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED10" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Voltage reference selection. AREF- must be connected to on-board ground when external reference option is selected.
Note: Writing value 0x3 defaults to INTREF." id="VRSEL" resetval="0x0">
         <bitenum id="INTREF" value="2" token="Internal reference" description="Internal reference"/>
         <bitenum id="EXTREF" value="1" token="External reference from AREF+/AREF- pins" description="External reference from AREF+/AREF- pins"/>
         <bitenum id="VDDS" value="0" token="VDDS reference" description="VDDS reference"/>
      </bitfield>
      <bitfield range="" begin="7" width="3" end="5" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED5" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Input channel select." id="CHANSEL" resetval="0x0">
         <bitenum id="CHAN_15" value="15" token="Selects channel 15" description="Selects channel 15"/>
         <bitenum id="CHAN_14" value="14" token="Selects channel 14" description="Selects channel 14"/>
         <bitenum id="CHAN_13" value="13" token="Selects channel 13" description="Selects channel 13"/>
         <bitenum id="CHAN_12" value="12" token="Selects channel 12" description="Selects channel 12"/>
         <bitenum id="CHAN_11" value="11" token="Selects channel 11" description="Selects channel 11"/>
         <bitenum id="CHAN_10" value="10" token="Selects channel 10" description="Selects channel 10"/>
         <bitenum id="CHAN_9" value="9" token="Selects channel 9" description="Selects channel 9"/>
         <bitenum id="CHAN_8" value="8" token="Selects channel 8" description="Selects channel 8"/>
         <bitenum id="CHAN_7" value="7" token="Selects channel 7" description="Selects channel 7"/>
         <bitenum id="CHAN_6" value="6" token="Selects channel 6" description="Selects channel 6"/>
         <bitenum id="CHAN_5" value="5" token="Selects channel 5" description="Selects channel 5"/>
         <bitenum id="CHAN_4" value="4" token="Selects channel 4" description="Selects channel 4"/>
         <bitenum id="CHAN_3" value="3" token="Selects channel 3" description="Selects channel 3"/>
         <bitenum id="CHAN_2" value="2" token="Selects channel 2" description="Selects channel 2"/>
         <bitenum id="CHAN_1" value="1" token="Selects channel 1" description="Selects channel 1"/>
         <bitenum id="CHAN_0" value="0" token="Selects channel 0" description="Selects channel 0"/>
      </bitfield>
   </register>
   <register acronym="MEMCTL1" width="32" description="Conversion Memory Control Register 1. 
CTL0.ENC must be set to 0 to write to this register." id="MEMCTL1" offset="0x184">
      <bitfield range="" begin="31" width="3" end="29" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED29" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="1" end="28" rwaccess="RW" description="Enable window comparator." id="WINCOMP" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable" description="Enable"/>
         <bitenum id="DIS" value="0" token="Disable" description="Disable"/>
      </bitfield>
      <bitfield range="" begin="27" width="3" end="25" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED25" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="24" width="1" end="24" rwaccess="RW" description="Trigger policy. Indicates if a trigger will be needed to step to the next MEMCTL in the sequence or to perform next conversion in the case of repeat single channel conversions." id="TRG" resetval="0x0">
         <bitenum id="TRIGGER_NEXT" value="1" token="Next conversion requires a trigger" description="Next conversion requires a trigger"/>
         <bitenum id="AUTO_NEXT" value="0" token="Next conversion is automatic" description="Next conversion is automatic"/>
      </bitfield>
      <bitfield range="" begin="23" width="11" end="13" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED13" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="Selects the source of sample timer period between SCOMP0 and SCOMP1." id="STIME" resetval="0x0">
         <bitenum id="SEL_SCOMP1" value="1" token="Select SCOMP1" description="Select SCOMP1"/>
         <bitenum id="SEL_SCOMP0" value="0" token="Select SCOMP0" description="Select SCOMP0"/>
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED10" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Voltage reference selection. AREF- must be connected to on-board ground when external reference option is selected.
Note: Writing value 0x3 defaults to INTREF." id="VRSEL" resetval="0x0">
         <bitenum id="INTREF" value="2" token="Internal reference" description="Internal reference"/>
         <bitenum id="EXTREF" value="1" token="External reference from AREF+/AREF- pins" description="External reference from AREF+/AREF- pins"/>
         <bitenum id="VDDS" value="0" token="VDDS reference" description="VDDS reference"/>
      </bitfield>
      <bitfield range="" begin="7" width="3" end="5" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED5" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Input channel select." id="CHANSEL" resetval="0x0">
         <bitenum id="CHAN_15" value="15" token="Selects channel 15" description="Selects channel 15"/>
         <bitenum id="CHAN_14" value="14" token="Selects channel 14" description="Selects channel 14"/>
         <bitenum id="CHAN_13" value="13" token="Selects channel 13" description="Selects channel 13"/>
         <bitenum id="CHAN_12" value="12" token="Selects channel 12" description="Selects channel 12"/>
         <bitenum id="CHAN_11" value="11" token="Selects channel 11" description="Selects channel 11"/>
         <bitenum id="CHAN_10" value="10" token="Selects channel 10" description="Selects channel 10"/>
         <bitenum id="CHAN_9" value="9" token="Selects channel 9" description="Selects channel 9"/>
         <bitenum id="CHAN_8" value="8" token="Selects channel 8" description="Selects channel 8"/>
         <bitenum id="CHAN_7" value="7" token="Selects channel 7" description="Selects channel 7"/>
         <bitenum id="CHAN_6" value="6" token="Selects channel 6" description="Selects channel 6"/>
         <bitenum id="CHAN_5" value="5" token="Selects channel 5" description="Selects channel 5"/>
         <bitenum id="CHAN_4" value="4" token="Selects channel 4" description="Selects channel 4"/>
         <bitenum id="CHAN_3" value="3" token="Selects channel 3" description="Selects channel 3"/>
         <bitenum id="CHAN_2" value="2" token="Selects channel 2" description="Selects channel 2"/>
         <bitenum id="CHAN_1" value="1" token="Selects channel 1" description="Selects channel 1"/>
         <bitenum id="CHAN_0" value="0" token="Selects channel 0" description="Selects channel 0"/>
      </bitfield>
   </register>
   <register acronym="MEMCTL2" width="32" description="Conversion Memory Control Register 2. 
CTL0.ENC must be set to 0 to write to this register." id="MEMCTL2" offset="0x188">
      <bitfield range="" begin="31" width="3" end="29" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED29" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="1" end="28" rwaccess="RW" description="Enable window comparator." id="WINCOMP" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable" description="Enable"/>
         <bitenum id="DIS" value="0" token="Disable" description="Disable"/>
      </bitfield>
      <bitfield range="" begin="27" width="3" end="25" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED25" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="24" width="1" end="24" rwaccess="RW" description="Trigger policy. Indicates if a trigger will be needed to step to the next MEMCTL in the sequence or to perform next conversion in the case of repeat single channel conversions." id="TRG" resetval="0x0">
         <bitenum id="TRIGGER_NEXT" value="1" token="Next conversion requires a trigger" description="Next conversion requires a trigger"/>
         <bitenum id="AUTO_NEXT" value="0" token="Next conversion is automatic" description="Next conversion is automatic"/>
      </bitfield>
      <bitfield range="" begin="23" width="11" end="13" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED13" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="Selects the source of sample timer period between SCOMP0 and SCOMP1." id="STIME" resetval="0x0">
         <bitenum id="SEL_SCOMP1" value="1" token="Select SCOMP1" description="Select SCOMP1"/>
         <bitenum id="SEL_SCOMP0" value="0" token="Select SCOMP0" description="Select SCOMP0"/>
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED10" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Voltage reference selection. AREF- must be connected to on-board ground when external reference option is selected.
Note: Writing value 0x3 defaults to INTREF." id="VRSEL" resetval="0x0">
         <bitenum id="INTREF" value="2" token="Internal reference" description="Internal reference"/>
         <bitenum id="EXTREF" value="1" token="External reference from AREF+/AREF- pins" description="External reference from AREF+/AREF- pins"/>
         <bitenum id="VDDS" value="0" token="VDDS reference" description="VDDS reference"/>
      </bitfield>
      <bitfield range="" begin="7" width="3" end="5" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED5" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Input channel select." id="CHANSEL" resetval="0x0">
         <bitenum id="CHAN_15" value="15" token="Selects channel 15" description="Selects channel 15"/>
         <bitenum id="CHAN_14" value="14" token="Selects channel 14" description="Selects channel 14"/>
         <bitenum id="CHAN_13" value="13" token="Selects channel 13" description="Selects channel 13"/>
         <bitenum id="CHAN_12" value="12" token="Selects channel 12" description="Selects channel 12"/>
         <bitenum id="CHAN_11" value="11" token="Selects channel 11" description="Selects channel 11"/>
         <bitenum id="CHAN_10" value="10" token="Selects channel 10" description="Selects channel 10"/>
         <bitenum id="CHAN_9" value="9" token="Selects channel 9" description="Selects channel 9"/>
         <bitenum id="CHAN_8" value="8" token="Selects channel 8" description="Selects channel 8"/>
         <bitenum id="CHAN_7" value="7" token="Selects channel 7" description="Selects channel 7"/>
         <bitenum id="CHAN_6" value="6" token="Selects channel 6" description="Selects channel 6"/>
         <bitenum id="CHAN_5" value="5" token="Selects channel 5" description="Selects channel 5"/>
         <bitenum id="CHAN_4" value="4" token="Selects channel 4" description="Selects channel 4"/>
         <bitenum id="CHAN_3" value="3" token="Selects channel 3" description="Selects channel 3"/>
         <bitenum id="CHAN_2" value="2" token="Selects channel 2" description="Selects channel 2"/>
         <bitenum id="CHAN_1" value="1" token="Selects channel 1" description="Selects channel 1"/>
         <bitenum id="CHAN_0" value="0" token="Selects channel 0" description="Selects channel 0"/>
      </bitfield>
   </register>
   <register acronym="MEMCTL3" width="32" description="Conversion Memory Control Register 3. 
CTL0.ENC must be set to 0 to write to this register." id="MEMCTL3" offset="0x18c">
      <bitfield range="" begin="31" width="3" end="29" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED29" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="1" end="28" rwaccess="RW" description="Enable window comparator." id="WINCOMP" resetval="0x0">
         <bitenum id="EN" value="1" token="Enable" description="Enable"/>
         <bitenum id="DIS" value="0" token="Disable" description="Disable"/>
      </bitfield>
      <bitfield range="" begin="27" width="3" end="25" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED25" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="24" width="1" end="24" rwaccess="RW" description="Trigger policy. Indicates if a trigger will be needed to step to the next MEMCTL in the sequence or to perform next conversion in the case of repeat single channel conversions." id="TRG" resetval="0x0">
         <bitenum id="TRIGGER_NEXT" value="1" token="Next conversion requires a trigger" description="Next conversion requires a trigger"/>
         <bitenum id="AUTO_NEXT" value="0" token="Next conversion is automatic" description="Next conversion is automatic"/>
      </bitfield>
      <bitfield range="" begin="23" width="11" end="13" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED13" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="Selects the source of sample timer period between SCOMP0 and SCOMP1." id="STIME" resetval="0x0">
         <bitenum id="SEL_SCOMP1" value="1" token="Select SCOMP1" description="Select SCOMP1"/>
         <bitenum id="SEL_SCOMP0" value="0" token="Select SCOMP0" description="Select SCOMP0"/>
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED10" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Voltage reference selection. AREF- must be connected to on-board ground when external reference option is selected.
Note: Writing value 0x3 defaults to INTREF." id="VRSEL" resetval="0x0">
         <bitenum id="INTREF" value="2" token="Internal reference" description="Internal reference"/>
         <bitenum id="EXTREF" value="1" token="External reference from AREF+/AREF- pins" description="External reference from AREF+/AREF- pins"/>
         <bitenum id="VDDS" value="0" token="VDDS reference" description="VDDS reference"/>
      </bitfield>
      <bitfield range="" begin="7" width="3" end="5" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED5" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Input channel select." id="CHANSEL" resetval="0x0">
         <bitenum id="CHAN_15" value="15" token="Selects channel 15" description="Selects channel 15"/>
         <bitenum id="CHAN_14" value="14" token="Selects channel 14" description="Selects channel 14"/>
         <bitenum id="CHAN_13" value="13" token="Selects channel 13" description="Selects channel 13"/>
         <bitenum id="CHAN_12" value="12" token="Selects channel 12" description="Selects channel 12"/>
         <bitenum id="CHAN_11" value="11" token="Selects channel 11" description="Selects channel 11"/>
         <bitenum id="CHAN_10" value="10" token="Selects channel 10" description="Selects channel 10"/>
         <bitenum id="CHAN_9" value="9" token="Selects channel 9" description="Selects channel 9"/>
         <bitenum id="CHAN_8" value="8" token="Selects channel 8" description="Selects channel 8"/>
         <bitenum id="CHAN_7" value="7" token="Selects channel 7" description="Selects channel 7"/>
         <bitenum id="CHAN_6" value="6" token="Selects channel 6" description="Selects channel 6"/>
         <bitenum id="CHAN_5" value="5" token="Selects channel 5" description="Selects channel 5"/>
         <bitenum id="CHAN_4" value="4" token="Selects channel 4" description="Selects channel 4"/>
         <bitenum id="CHAN_3" value="3" token="Selects channel 3" description="Selects channel 3"/>
         <bitenum id="CHAN_2" value="2" token="Selects channel 2" description="Selects channel 2"/>
         <bitenum id="CHAN_1" value="1" token="Selects channel 1" description="Selects channel 1"/>
         <bitenum id="CHAN_0" value="0" token="Selects channel 0" description="Selects channel 0"/>
      </bitfield>
   </register>
   <register acronym="MEMRES0" width="32" description="Memory Result Register 0" id="MEMRES0" offset="0x280">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="If DF = 0, unsigned binary:
The conversion results are right aligned. In 10 and 8 bit modes, the unused MSB bits are forced to 0. 
If DF = 1, 2s-complement format:
The conversion results are left aligned. In 10 and 8 bit modes, the unused LSB bits are forced to 0.
The data is stored in the right-justified format and is converted to the left-justified 2s-complement format during read back.
 " id="DATA" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="MEMRES1" width="32" description="Memory Result Register 1" id="MEMRES1" offset="0x284">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="If DF = 0, unsigned binary:
The conversion results are right aligned. In 10 and 8 bit modes, the unused MSB bits are forced to 0. 
If DF = 1, 2s-complement format:
The conversion results are left aligned. In 10 and 8 bit modes, the unused LSB bits are forced to 0.
The data is stored in the right-justified format and is converted to the left-justified 2s-complement format during read back.
 " id="DATA" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="MEMRES2" width="32" description="Memory Result Register 2" id="MEMRES2" offset="0x288">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="If DF = 0, unsigned binary:
The conversion results are right aligned. In 10 and 8 bit modes, the unused MSB bits are forced to 0. 
If DF = 1, 2s-complement format:
The conversion results are left aligned. In 10 and 8 bit modes, the unused LSB bits are forced to 0.
The data is stored in the right-justified format and is converted to the left-justified 2s-complement format during read back.
 " id="DATA" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="MEMRES3" width="32" description="Memory Result Register 3" id="MEMRES3" offset="0x28c">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="If DF = 0, unsigned binary:
The conversion results are right aligned. In 10 and 8 bit modes, the unused MSB bits are forced to 0. 
If DF = 1, 2s-complement format:
The conversion results are left aligned. In 10 and 8 bit modes, the unused LSB bits are forced to 0.
The data is stored in the right-justified format and is converted to the left-justified 2s-complement format during read back.
 " id="DATA" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="STA" width="32" description="Status Register" id="STA" offset="0x340">
      <bitfield range="" begin="31" width="29" end="3" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description="ASC active" id="ASCACT" resetval="0x0">
         <bitenum id="ACTIVE" value="1" token="ASC active" description="ASC active"/>
         <bitenum id="IDLE" value="0" token="Idle or done" description="Idle or done"/>
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Busy. This bit indicates that an active ADC sample or conversion operation is in progress." id="BUSY" resetval="0x0">
         <bitenum id="ACTIVE" value="1" token="ADC sampling or conversion is in progress." description="ADC sampling or conversion is in progress."/>
         <bitenum id="IDLE" value="0" token="No ADC sampling or conversion in progress." description="No ADC sampling or conversion in progress."/>
      </bitfield>
   </register>
   <register acronym="TEST0" width="32" description="Internal. Only to be used through TI provided API." id="TEST0" offset="0xe00">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="ATEST0_EN" resetval="0x0">
         <bitenum id="EN" value="1" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="DIS" value="0" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="ATEST1_EN" resetval="0x0">
         <bitenum id="EN" value="1" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="DIS" value="0" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
      </bitfield>
      <bitfield range="" begin="28" width="16" end="13" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED13" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="ATEST1_MUXSEL" resetval="0x0">
         <bitenum id="VAL16" value="16" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="VAL8" value="8" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="VAL4" value="4" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="VAL2" value="2" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="VAL1" value="1" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
      </bitfield>
      <bitfield range="" begin="7" width="3" end="5" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED5" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="ATEST0_MUXSEL" resetval="0x0">
         <bitenum id="VAL16" value="16" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="VAL8" value="8" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="VAL4" value="4" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="VAL2" value="2" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="VAL1" value="1" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
      </bitfield>
   </register>
   <register acronym="TEST2" width="32" description="Internal. Only to be used through TI provided API." id="TEST2" offset="0xe08">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="CDAC_OVST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="6" end="25" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED25" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="24" width="1" end="24" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="LATCH_TRIM_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="3" end="21" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED21" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="1" end="20" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="COMP_GAIN_TRIM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="19" width="11" end="9" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED9" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="MUX_TEST_SEL" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="TEST3" width="32" description="Internal. Only to be used through TI provided API." id="TEST3" offset="0xe0c">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="CAL_ACUML" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="TEST4" width="32" description="Internal. Only to be used through TI provided API." id="TEST4" offset="0xe10">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="HW_STEP_SEL_DIS" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="6" end="25" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED25" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="24" width="1" end="24" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="CAL_MODE_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="2" end="22" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="6" end="16" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="CAL_STEP_SEL" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="TEST5" width="32" description="Internal. Only to be used through TI provided API." id="TEST5" offset="0xe14">
      <bitfield range="" begin="31" width="22" end="10" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED10" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="9" width="10" end="0" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="CAL_CAP_CTL" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="TEST6" width="32" description="Internal. Only to be used through TI provided API." id="TEST6" offset="0xe18">
      <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED4" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="ATESTSEL" resetval="0x0">
         <bitenum id="VAL8" value="8" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="VAL4" value="4" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="VAL2" value="2" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="VAL1" value="1" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
         <bitenum id="VAL0" value="0" token="Internal. Only to be used through TI provided API." description="Internal. Only to be used through TI provided API."/>
      </bitfield>
   </register>
   <register acronym="DEBUG1" width="32" description="Internal. Only to be used through TI provided API." id="DEBUG1" offset="0xe20">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="CTRL" resetval="0x801000">
      </bitfield>
   </register>
   <register acronym="DEBUG2" width="32" description="Internal. Only to be used through TI provided API." id="DEBUG2" offset="0xe24">
      <bitfield range="" begin="31" width="2" end="30" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED30" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="2" end="28" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="VTOI_CTRL" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="3" end="25" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED25" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="24" width="1" end="24" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="VTOI_TESTMODE_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="24" end="0" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="DEBUG3" width="32" description="Internal. Only to be used through TI provided API." id="DEBUG3" offset="0xe28">
      <bitfield range="" begin="31" width="26" end="6" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED6" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="DEC1_DIS" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="DEC0_DIS" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="3" end="1" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="BOOST_ENZ" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="DEBUG4" width="32" description="Internal. Only to be used through TI provided API." id="DEBUG4" offset="0xe2c">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Internal. Only to be used through TI provided API." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="Internal. Only to be used through TI provided API." id="ADC_CTRL0" resetval="0x0">
      </bitfield>
   </register>
</module>
