/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000000.0;
	SIMULATION_TIME = 20000.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 10.0;
	GRID_DUTY_CYCLE = 50;
}

USER_TYPE("|SCOMP_SRAM|SCOMP:inst|STATE")
{
	VALUES = "STATE.RESET_PC", "STATE.FETCH", "STATE.DECODE", "STATE.EX_LOAD", "STATE.EX_STORE", "STATE.EX_STORE2", "STATE.EX_ILOAD", "STATE.EX_ISTORE", "STATE.EX_LOADI", "STATE.EX_ADD", "STATE.EX_SUB", "STATE.EX_ADDI", "STATE.EX_JUMP", "STATE.EX_JNEG", "STATE.EX_JPOS", "STATE.EX_JZERO", "STATE.EX_CALL", "STATE.EX_RETURN", "STATE.EX_RETI", "STATE.EX_AND", "STATE.EX_OR", "STATE.EX_XOR", "STATE.EX_SHIFT", "STATE.EX_IN", "STATE.EX_IN2", "STATE.EX_OUT", "STATE.EX_OUT2";
}

USER_TYPE("__SRAM:inst9|STATE")
{
	VALUES = "Undefined";
}

SIGNAL("clk_50")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("reset_n")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_addr")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 18;
	LSB_INDEX = 0;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("sram_addr[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_addr[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_addr";
}

SIGNAL("sram_dq")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 16;
	LSB_INDEX = 0;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("sram_dq[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_dq[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "sram_dq";
}

SIGNAL("sram_oe_n")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("sram_we_n")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("SCOMP:inst|AC")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 16;
	LSB_INDEX = 0;
	DIRECTION = REGISTERED;
	PARENT = "";
}

SIGNAL("SCOMP:inst|AC[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|AC[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = REGISTERED;
	PARENT = "SCOMP:inst|AC";
}

SIGNAL("SCOMP:inst|STATE")
{
	VALUE_TYPE = ENUM;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = MACHINE;
	PARENT = "";
	ENUM_NAME = "|SCOMP_SRAM|SCOMP:inst|STATE";
}

SIGNAL("io_cycle")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("io_write")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("divider 2242")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("divider 1743")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("io_addr")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 8;
	LSB_INDEX = 0;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("io_addr[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "io_addr";
}

SIGNAL("io_addr[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "io_addr";
}

SIGNAL("io_addr[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "io_addr";
}

SIGNAL("io_addr[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "io_addr";
}

SIGNAL("io_addr[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "io_addr";
}

SIGNAL("io_addr[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "io_addr";
}

SIGNAL("io_addr[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "io_addr";
}

SIGNAL("io_addr[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "io_addr";
}

SIGNAL("SRAM_DATA_EN")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("SRAM:inst9|STATE")
{
	VALUE_TYPE = ENUM;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = MACHINE;
	PARENT = "";
	ENUM_NAME = "__SRAM:inst9|STATE";
}

TRANSITION_LIST("clk_50")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 50000;
			LEVEL 0 FOR 10.0;
			LEVEL 1 FOR 10.0;
		}
	}
}

TRANSITION_LIST("reset_n")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 999980.0;
	}
}

TRANSITION_LIST("sram_addr[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20000.0;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_addr[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20000.0;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_addr[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20000.0;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_addr[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20000.0;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_addr[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20000.0;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_addr[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20000.0;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_addr[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20000.0;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_addr[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20000.0;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_addr[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20000.0;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_addr[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 4755.588;
		LEVEL 1 FOR 880.0;
		LEVEL 0 FOR 14364.412;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_addr[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20000.0;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_addr[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20000.0;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_addr[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20000.0;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_addr[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20000.0;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_addr[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20000.0;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_addr[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1396.252;
		LEVEL 1 FOR 18603.748;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_addr[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2516.865;
		LEVEL 1 FOR 2240.0;
		LEVEL 0 FOR 1760.0;
		LEVEL 1 FOR 13483.135;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_addr[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1396.143;
		LEVEL 1 FOR 1120.0;
		LEVEL 0 FOR 1120.0;
		LEVEL 1 FOR 2880.0;
		LEVEL 0 FOR 880.0;
		LEVEL 1 FOR 12603.857;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_dq[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 199.187;
		LEVEL 1 FOR 1201.702;
		LEVEL X FOR 556.893;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 0.445;
			LEVEL X FOR 1.968;
			LEVEL 0 FOR 77.453;
			LEVEL Z FOR 1.539;
			LEVEL 0 FOR 481.819;
			LEVEL X FOR 556.776;
		}
		LEVEL 1 FOR 0.445;
		LEVEL X FOR 1.968;
		LEVEL 0 FOR 77.453;
		LEVEL Z FOR 1.539;
		LEVEL 0 FOR 480.576;
		LEVEL 1 FOR 880.0;
		LEVEL 0 FOR 881.243;
		LEVEL X FOR 1.101;
		LEVEL 0 FOR 13477.893;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_dq[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 199.197;
		LEVEL 1 FOR 1200.21;
		LEVEL X FOR 558.513;
		LEVEL 1 FOR 0.9;
		LEVEL X FOR 1.503;
		LEVEL 0 FOR 77.335;
		LEVEL Z FOR 1.539;
		LEVEL 0 FOR 481.823;
		LEVEL X FOR 556.9;
		LEVEL 1 FOR 0.9;
		LEVEL X FOR 1.503;
		LEVEL 0 FOR 77.335;
		LEVEL Z FOR 1.539;
		LEVEL 0 FOR 481.989;
		LEVEL X FOR 556.734;
		LEVEL 1 FOR 0.9;
		LEVEL X FOR 1.503;
		LEVEL 0 FOR 77.335;
		LEVEL Z FOR 1.539;
		LEVEL 0 FOR 481.104;
		LEVEL 1 FOR 880.0;
		LEVEL 0 FOR 14359.699;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_dq[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 199.41;
		LEVEL 1 FOR 1199.186;
		LEVEL X FOR 560.51;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 1.249;
			LEVEL 0 FOR 77.516;
			LEVEL Z FOR 1.539;
			LEVEL 0 FOR 481.609;
			LEVEL X FOR 558.087;
		}
		LEVEL 1 FOR 1.249;
		LEVEL 0 FOR 77.516;
		LEVEL Z FOR 1.539;
		LEVEL 0 FOR 481.122;
		LEVEL 1 FOR 880.0;
		LEVEL 0 FOR 880.487;
		LEVEL X FOR 0.604;
		LEVEL 0 FOR 13478.377;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_dq[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 199.429;
		LEVEL 1 FOR 1199.321;
		LEVEL X FOR 559.467;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 0.764;
			LEVEL 0 FOR 78.909;
			LEVEL Z FOR 1.539;
			LEVEL 0 FOR 479.903;
			LEVEL X FOR 558.885;
		}
		LEVEL 1 FOR 0.764;
		LEVEL 0 FOR 78.909;
		LEVEL Z FOR 1.539;
		LEVEL 0 FOR 480.611;
		LEVEL 1 FOR 880.154;
		LEVEL 0 FOR 879.138;
		LEVEL X FOR 0.708;
		LEVEL 0 FOR 13479.96;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_dq[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 199.095;
		LEVEL 1 FOR 1200.928;
		LEVEL X FOR 557.844;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 0.697;
			LEVEL X FOR 0.748;
			LEVEL 0 FOR 78.244;
			LEVEL Z FOR 1.539;
			LEVEL 0 FOR 481.997;
			LEVEL X FOR 556.775;
		}
		LEVEL 1 FOR 0.697;
		LEVEL X FOR 0.748;
		LEVEL 0 FOR 78.244;
		LEVEL Z FOR 1.539;
		LEVEL 0 FOR 481.028;
		LEVEL 1 FOR 880.0;
		LEVEL 0 FOR 14359.877;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_dq[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 199.107;
		LEVEL 1 FOR 1201.221;
		LEVEL X FOR 557.11;
		LEVEL 1 FOR 2.193;
		LEVEL X FOR 0.437;
		LEVEL 0 FOR 77.534;
		LEVEL Z FOR 1.505;
		LEVEL 0 FOR 481.893;
		LEVEL X FOR 556.438;
		LEVEL 1 FOR 2.193;
		LEVEL X FOR 0.437;
		LEVEL 0 FOR 77.534;
		LEVEL Z FOR 1.505;
		LEVEL 0 FOR 481.783;
		LEVEL X FOR 556.548;
		LEVEL 1 FOR 2.193;
		LEVEL X FOR 0.437;
		LEVEL 0 FOR 77.534;
		LEVEL Z FOR 1.505;
		LEVEL 0 FOR 480.366;
		LEVEL 1 FOR 880.0;
		LEVEL 0 FOR 14360.527;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_dq[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 198.92;
		LEVEL 1 FOR 1200.86;
		LEVEL X FOR 556.513;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 1.049;
			LEVEL X FOR 1.687;
			LEVEL 0 FOR 78.352;
			LEVEL Z FOR 1.539;
			LEVEL 0 FOR 482.697;
			LEVEL X FOR 554.676;
		}
		LEVEL 1 FOR 1.049;
		LEVEL X FOR 1.687;
		LEVEL 0 FOR 78.352;
		LEVEL Z FOR 1.539;
		LEVEL 0 FOR 480.495;
		LEVEL 1 FOR 880.0;
		LEVEL 0 FOR 882.202;
		LEVEL X FOR 0.897;
		LEVEL 0 FOR 13477.486;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_dq[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 199.121;
		LEVEL 1 FOR 1200.521;
		LEVEL X FOR 558.039;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 0.486;
			LEVEL X FOR 1.687;
			LEVEL 0 FOR 77.728;
			LEVEL Z FOR 1.539;
			LEVEL 0 FOR 482.129;
			LEVEL X FOR 556.431;
		}
		LEVEL 1 FOR 0.486;
		LEVEL X FOR 1.687;
		LEVEL 0 FOR 77.728;
		LEVEL Z FOR 1.539;
		LEVEL 0 FOR 1358.179;
		LEVEL 1 FOR 2.378;
		LEVEL 0 FOR 881.572;
		LEVEL X FOR 0.647;
		LEVEL 0 FOR 13478.103;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_dq[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 199.187;
		LEVEL 1 FOR 1199.881;
		LEVEL X FOR 558.296;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 0.59;
			LEVEL X FOR 0.209;
			LEVEL 0 FOR 79.485;
			LEVEL Z FOR 1.539;
			LEVEL 0 FOR 482.283;
			LEVEL X FOR 555.894;
		}
		LEVEL 1 FOR 0.59;
		LEVEL X FOR 0.209;
		LEVEL 0 FOR 79.485;
		LEVEL Z FOR 1.539;
		LEVEL 0 FOR 480.474;
		LEVEL 1 FOR 880.0;
		LEVEL 0 FOR 881.809;
		LEVEL X FOR 0.53;
		LEVEL 0 FOR 13478.0;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_dq[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 198.92;
		LEVEL 1 FOR 1201.515;
		LEVEL X FOR 558.409;
		LEVEL 0 FOR 78.537;
		LEVEL Z FOR 1.539;
		LEVEL 0 FOR 481.659;
		LEVEL X FOR 558.265;
		LEVEL 0 FOR 78.537;
		LEVEL Z FOR 1.539;
		LEVEL 0 FOR 481.72;
		LEVEL X FOR 558.204;
		LEVEL 0 FOR 78.537;
		LEVEL Z FOR 1.539;
		LEVEL 0 FOR 481.659;
		LEVEL 1 FOR 0.283;
		LEVEL 0 FOR 1.474;
		LEVEL 1 FOR 880.0;
		LEVEL 0 FOR 14357.664;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_dq[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 198.847;
		LEVEL 1 FOR 1199.92;
		LEVEL X FOR 559.368;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 0.456;
			LEVEL 0 FOR 78.751;
			LEVEL Z FOR 1.505;
			LEVEL 0 FOR 481.388;
			LEVEL X FOR 557.9;
		}
		LEVEL 1 FOR 0.456;
		LEVEL 0 FOR 78.751;
		LEVEL Z FOR 1.505;
		LEVEL 0 FOR 480.981;
		LEVEL 1 FOR 880.0;
		LEVEL 0 FOR 14360.172;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_dq[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 199.138;
		LEVEL 1 FOR 1199.389;
		LEVEL X FOR 558.421;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 0.549;
		LEVEL 0 FOR 0.136;
		LEVEL Z FOR 1.505;
		LEVEL 0 FOR 480.237;
		LEVEL X FOR 557.573;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 0.549;
		LEVEL 0 FOR 0.136;
		LEVEL Z FOR 1.505;
		LEVEL 0 FOR 480.847;
		LEVEL X FOR 556.963;
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 0.549;
		LEVEL 0 FOR 0.136;
		LEVEL Z FOR 1.505;
		LEVEL 0 FOR 480.215;
		LEVEL 1 FOR 880.0;
		LEVEL 0 FOR 14360.647;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_dq[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 199.107;
		LEVEL 1 FOR 1200.667;
		LEVEL X FOR 556.539;
		LEVEL 1 FOR 81.289;
		LEVEL Z FOR 1.505;
		LEVEL 1 FOR 480.778;
		LEVEL 0 FOR 0.879;
		LEVEL X FOR 555.549;
		LEVEL 1 FOR 81.289;
		LEVEL Z FOR 1.505;
		LEVEL 1 FOR 480.778;
		LEVEL X FOR 556.428;
		LEVEL 1 FOR 81.289;
		LEVEL Z FOR 1.505;
		LEVEL 1 FOR 1359.734;
		LEVEL 0 FOR 0.769;
		LEVEL 1 FOR 880.275;
		LEVEL 0 FOR 0.879;
		LEVEL X FOR 0.495;
		LEVEL 1 FOR 13478.741;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_dq[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 199.134;
		LEVEL 1 FOR 1198.471;
		LEVEL X FOR 559.996;
		LEVEL 1 FOR 0.683;
		LEVEL X FOR 1.652;
		LEVEL 0 FOR 77.693;
		LEVEL Z FOR 1.505;
		LEVEL 0 FOR 481.527;
		LEVEL X FOR 556.94;
		LEVEL 1 FOR 0.683;
		LEVEL X FOR 1.652;
		LEVEL 0 FOR 77.693;
		LEVEL Z FOR 1.505;
		LEVEL 0 FOR 481.968;
		LEVEL X FOR 556.499;
		LEVEL 1 FOR 80.028;
		LEVEL Z FOR 1.505;
		LEVEL 1 FOR 481.646;
		LEVEL 0 FOR 2640.322;
		LEVEL 1 FOR 12598.898;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_dq[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 198.827;
		LEVEL 1 FOR 1200.623;
		LEVEL X FOR 558.896;
		LEVEL 1 FOR 78.976;
		LEVEL Z FOR 1.505;
		LEVEL 1 FOR 482.304;
		LEVEL X FOR 557.215;
		LEVEL 1 FOR 78.976;
		LEVEL Z FOR 1.505;
		LEVEL 1 FOR 482.406;
		LEVEL X FOR 557.113;
		LEVEL 1 FOR 1.096;
		LEVEL 0 FOR 77.88;
		LEVEL Z FOR 1.505;
		LEVEL 0 FOR 481.525;
		LEVEL 1 FOR 1760.779;
		LEVEL X FOR 0.314;
		LEVEL 1 FOR 879.788;
		LEVEL 0 FOR 12598.767;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_dq[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 199.197;
		LEVEL 1 FOR 1200.312;
		LEVEL X FOR 558.832;
		LEVEL 1 FOR 0.841;
		LEVEL 0 FOR 78.476;
		LEVEL Z FOR 1.539;
		LEVEL 0 FOR 480.676;
		LEVEL X FOR 558.468;
		LEVEL 1 FOR 79.317;
		LEVEL Z FOR 1.539;
		LEVEL 1 FOR 480.894;
		LEVEL X FOR 558.25;
		LEVEL 1 FOR 0.841;
		LEVEL 0 FOR 78.476;
		LEVEL Z FOR 1.539;
		LEVEL 0 FOR 480.676;
		LEVEL 1 FOR 0.644;
		LEVEL 0 FOR 1759.574;
		LEVEL X FOR 0.6;
		LEVEL 1 FOR 879.4;
		LEVEL 0 FOR 12599.909;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_oe_n")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20000.0;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("sram_we_n")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 195.687;
		LEVEL 1 FOR 1760.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 0 FOR 80.0;
			LEVEL 1 FOR 1040.0;
		}
		LEVEL 0 FOR 80.0;
		LEVEL 1 FOR 15724.313;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 4910.561;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 320.0;
			LEVEL 0 FOR 560.0;
		}
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 12449.439;
		LEVEL U FOR 980000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 4910.563;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 320.0;
			LEVEL 0 FOR 560.0;
		}
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 12449.437;
		LEVEL U FOR 980000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 4910.559;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 320.0;
			LEVEL 0 FOR 560.0;
		}
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 12449.441;
		LEVEL U FOR 980000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 4910.563;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 320.0;
			LEVEL 0 FOR 560.0;
		}
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 12449.437;
		LEVEL U FOR 980000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 4910.556;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 320.0;
			LEVEL 0 FOR 560.0;
		}
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 12449.444;
		LEVEL U FOR 980000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 4910.559;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 320.0;
			LEVEL 0 FOR 560.0;
		}
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 12449.441;
		LEVEL U FOR 980000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 4910.563;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 320.0;
			LEVEL 0 FOR 560.0;
		}
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 12449.437;
		LEVEL U FOR 980000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 4350.559;
		LEVEL 1 FOR 880.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 0 FOR 560.0;
			LEVEL 1 FOR 320.0;
		}
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 12449.441;
		LEVEL U FOR 980000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 4910.561;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 320.0;
			LEVEL 0 FOR 560.0;
		}
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 12449.439;
		LEVEL U FOR 980000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 4910.556;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 320.0;
			LEVEL 0 FOR 560.0;
		}
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 12449.444;
		LEVEL U FOR 980000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 4910.559;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 320.0;
			LEVEL 0 FOR 560.0;
		}
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 12449.441;
		LEVEL U FOR 980000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 4910.563;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 320.0;
			LEVEL 0 FOR 560.0;
		}
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 12449.437;
		LEVEL U FOR 980000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1550.556;
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 560.0;
			LEVEL 0 FOR 560.0;
		}
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 320.0;
			LEVEL 0 FOR 560.0;
		}
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 12449.444;
		LEVEL U FOR 980000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 990.559;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 16769.441;
		LEVEL U FOR 980000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1550.562;
		LEVEL 1 FOR 2240.0;
		LEVEL 0 FOR 1120.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 14209.438;
		LEVEL U FOR 980000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|AC[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 990.559;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 1120.0;
		LEVEL 1 FOR 1120.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 1760.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 13329.441;
		LEVEL U FOR 980000.0;
	}
}

TRANSITION_LIST("SCOMP:inst|STATE")
{
	NODE
	{
		REPEAT = 1;
		LEVEL STATE.RESET_PC FOR 190.53;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_LOADI FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_OUT FOR 80.0;
		LEVEL STATE.EX_OUT2 FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_LOADI FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_OUT FOR 80.0;
		LEVEL STATE.EX_OUT2 FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_LOADI FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_OUT FOR 80.0;
		LEVEL STATE.EX_OUT2 FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_LOADI FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_OUT FOR 80.0;
		LEVEL STATE.EX_OUT2 FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_LOADI FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_OUT FOR 80.0;
		LEVEL STATE.EX_OUT2 FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_LOADI FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_OUT FOR 80.0;
		LEVEL STATE.EX_OUT2 FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_LOADI FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_OUT FOR 80.0;
		LEVEL STATE.EX_OUT2 FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_LOADI FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_OUT FOR 80.0;
		LEVEL STATE.EX_OUT2 FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_IN FOR 80.0;
		LEVEL STATE.EX_IN2 FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_LOADI FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_OUT FOR 80.0;
		LEVEL STATE.EX_OUT2 FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_IN FOR 80.0;
		LEVEL STATE.EX_IN2 FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_LOADI FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_OUT FOR 80.0;
		LEVEL STATE.EX_OUT2 FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_IN FOR 80.0;
		LEVEL STATE.EX_IN2 FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_LOADI FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_OUT FOR 80.0;
		LEVEL STATE.EX_OUT2 FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.EX_IN FOR 80.0;
		LEVEL STATE.EX_IN2 FOR 79.999;
		LEVEL Undefined FOR 0.001;
		LEVEL STATE.FETCH FOR 79.999;
		NODE
		{
			REPEAT = 50;
			LEVEL STATE.DECODE FOR 80.0;
			LEVEL STATE.EX_JUMP FOR 80.0;
			LEVEL STATE.FETCH FOR 80.0;
		}
		LEVEL STATE.DECODE FOR 80.0;
		LEVEL STATE.EX_JUMP FOR 80.0;
		LEVEL STATE.FETCH FOR 80.0;
		LEVEL STATE.DECODE FOR 49.47;
		LEVEL Undefined FOR 980000.0;
	}
}

TRANSITION_LIST("io_cycle")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 674.92;
		NODE
		{
			REPEAT = 7;
			LEVEL 1 FOR 80.0;
			LEVEL 0 FOR 480.0;
		}
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 80.0;
			LEVEL 0 FOR 160.0;
			LEVEL 1 FOR 160.0;
			LEVEL 0 FOR 480.0;
		}
		LEVEL 1 FOR 80.0;
		LEVEL 0 FOR 160.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 12365.08;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("io_write")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 595.627;
		NODE
		{
			REPEAT = 7;
			LEVEL 1 FOR 240.0;
			LEVEL 0 FOR 320.0;
		}
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 240.0;
			LEVEL 0 FOR 640.0;
		}
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 12604.373;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("io_addr[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20000.0;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("io_addr[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20000.0;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("io_addr[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 20000.0;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("io_addr[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 516.468;
		NODE
		{
			REPEAT = 7;
			LEVEL 1 FOR 320.0;
			LEVEL 0 FOR 240.0;
		}
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 640.0;
			LEVEL 0 FOR 240.0;
		}
		LEVEL 1 FOR 640.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 12923.532;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("io_addr[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1395.982;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 240.0;
			LEVEL 0 FOR 880.0;
		}
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 3840.0;
		LEVEL 1 FOR 12284.018;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("io_addr[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 835.969;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 240.0;
			LEVEL 0 FOR 880.0;
		}
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 240.0;
			LEVEL 0 FOR 320.0;
		}
		NODE
		{
			REPEAT = 3;
			LEVEL 1 FOR 240.0;
			LEVEL 0 FOR 640.0;
		}
		LEVEL 1 FOR 240.0;
		LEVEL 0 FOR 12924.031;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("io_addr[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 515.391;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 240.0;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 800.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 800.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 320.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 0 FOR 320.0;
			LEVEL 1 FOR 560.0;
		}
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 12284.609;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("io_addr[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 516.197;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 800.0;
		LEVEL 0 FOR 560.0;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 560.0;
			LEVEL 0 FOR 320.0;
		}
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 560.0;
		LEVEL 1 FOR 560.0;
		LEVEL 0 FOR 320.0;
		LEVEL 1 FOR 320.0;
		LEVEL 0 FOR 12283.803;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("SRAM_DATA_EN")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1798.051;
		NODE
		{
			REPEAT = 2;
			LEVEL 1 FOR 80.0;
			LEVEL 0 FOR 1040.0;
		}
		LEVEL 1 FOR 80.0;
		NODE
		{
			REPEAT = 3;
			LEVEL 0 FOR 720.0;
			LEVEL 1 FOR 160.0;
		}
		LEVEL 0 FOR 720.0;
		LEVEL 1 FOR 160.0;
		LEVEL 0 FOR 12361.949;
		LEVEL X FOR 980000.0;
	}
}

TRANSITION_LIST("SRAM:inst9|STATE")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Undefined FOR 1000000.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "clk_50";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "reset_n";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "divider 2242";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
	IS_DIVIDER = ON;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
	CHILDREN = 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 4;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 5;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 6;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 7;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 8;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 9;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 10;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 11;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 12;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 13;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 14;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 15;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 16;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 17;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 18;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 19;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 20;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_addr[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 21;
	TREE_LEVEL = 1;
	PARENT = 3;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 22;
	TREE_LEVEL = 0;
	CHILDREN = 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 23;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 24;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 25;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 26;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 27;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 28;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 29;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 30;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 31;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 32;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 33;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 34;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 35;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 36;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 37;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_dq[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 38;
	TREE_LEVEL = 1;
	PARENT = 22;
}

DISPLAY_LINE
{
	CHANNEL = "sram_oe_n";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 39;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_we_n";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 40;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM_DATA_EN";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 41;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "divider 1743";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 42;
	TREE_LEVEL = 0;
	IS_DIVIDER = ON;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 43;
	TREE_LEVEL = 0;
	CHILDREN = 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 44;
	TREE_LEVEL = 1;
	PARENT = 43;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 45;
	TREE_LEVEL = 1;
	PARENT = 43;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 46;
	TREE_LEVEL = 1;
	PARENT = 43;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 47;
	TREE_LEVEL = 1;
	PARENT = 43;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 48;
	TREE_LEVEL = 1;
	PARENT = 43;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 49;
	TREE_LEVEL = 1;
	PARENT = 43;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 50;
	TREE_LEVEL = 1;
	PARENT = 43;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 51;
	TREE_LEVEL = 1;
	PARENT = 43;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 52;
	TREE_LEVEL = 1;
	PARENT = 43;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 53;
	TREE_LEVEL = 1;
	PARENT = 43;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 54;
	TREE_LEVEL = 1;
	PARENT = 43;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 55;
	TREE_LEVEL = 1;
	PARENT = 43;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 56;
	TREE_LEVEL = 1;
	PARENT = 43;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 57;
	TREE_LEVEL = 1;
	PARENT = 43;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 58;
	TREE_LEVEL = 1;
	PARENT = 43;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|AC[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 59;
	TREE_LEVEL = 1;
	PARENT = 43;
}

DISPLAY_LINE
{
	CHANNEL = "SCOMP:inst|STATE";
	EXPAND_STATUS = COLLAPSED;
	RADIX = ASCII;
	TREE_INDEX = 60;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "io_addr";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 61;
	TREE_LEVEL = 0;
	CHILDREN = 62, 63, 64, 65, 66, 67, 68, 69;
}

DISPLAY_LINE
{
	CHANNEL = "io_addr[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 62;
	TREE_LEVEL = 1;
	PARENT = 61;
}

DISPLAY_LINE
{
	CHANNEL = "io_addr[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 63;
	TREE_LEVEL = 1;
	PARENT = 61;
}

DISPLAY_LINE
{
	CHANNEL = "io_addr[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 64;
	TREE_LEVEL = 1;
	PARENT = 61;
}

DISPLAY_LINE
{
	CHANNEL = "io_addr[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 65;
	TREE_LEVEL = 1;
	PARENT = 61;
}

DISPLAY_LINE
{
	CHANNEL = "io_addr[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 66;
	TREE_LEVEL = 1;
	PARENT = 61;
}

DISPLAY_LINE
{
	CHANNEL = "io_addr[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 67;
	TREE_LEVEL = 1;
	PARENT = 61;
}

DISPLAY_LINE
{
	CHANNEL = "io_addr[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 68;
	TREE_LEVEL = 1;
	PARENT = 61;
}

DISPLAY_LINE
{
	CHANNEL = "io_addr[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 69;
	TREE_LEVEL = 1;
	PARENT = 61;
}

DISPLAY_LINE
{
	CHANNEL = "io_cycle";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 70;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "io_write";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 71;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "SRAM:inst9|STATE";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Hexadecimal;
	TREE_INDEX = 72;
	TREE_LEVEL = 0;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}
;
