Source Block: hdl/projects/ad7768evb/common/ad7768_if.v@133:143@HdlIdDef
  reg               adc_crc_enable = 'd0;
  reg               adc_crc_4_or_16_n_m1 = 'd0;
  reg               adc_crc_4_or_16_n = 'd0;
  reg     [ 35:0]   adc_status_clr_m1 = 'd0;
  reg     [ 35:0]   adc_status_clr = 'd0;
  reg     [ 35:0]   adc_status_clr_d = 'd0;

  // internal signals

  wire    [  7:0]   adc_crc_in_s;
  wire    [  7:0]   adc_crc_s;

Diff Content:
+ 138   reg               adc_valid_d = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/projects/ad7768evb/common/ad7768_if.v@131:141
  reg     [  1:0]   adc_format = 'd0;
  reg               adc_crc_enable_m1 = 'd0;
  reg               adc_crc_enable = 'd0;
  reg               adc_crc_4_or_16_n_m1 = 'd0;
  reg               adc_crc_4_or_16_n = 'd0;
  reg     [ 35:0]   adc_status_clr_m1 = 'd0;
  reg     [ 35:0]   adc_status_clr = 'd0;
  reg     [ 35:0]   adc_status_clr_d = 'd0;

  // internal signals


Clone Blocks 2:
hdl/projects/ad7768evb/common/ad7768_if.v@129:139
  reg               adc_sshot = 'd0;
  reg     [  1:0]   adc_format_m1 = 'd0;
  reg     [  1:0]   adc_format = 'd0;
  reg               adc_crc_enable_m1 = 'd0;
  reg               adc_crc_enable = 'd0;
  reg               adc_crc_4_or_16_n_m1 = 'd0;
  reg               adc_crc_4_or_16_n = 'd0;
  reg     [ 35:0]   adc_status_clr_m1 = 'd0;
  reg     [ 35:0]   adc_status_clr = 'd0;
  reg     [ 35:0]   adc_status_clr_d = 'd0;


Clone Blocks 3:
hdl/projects/ad7768evb/common/ad7768_if.v@130:140
  reg     [  1:0]   adc_format_m1 = 'd0;
  reg     [  1:0]   adc_format = 'd0;
  reg               adc_crc_enable_m1 = 'd0;
  reg               adc_crc_enable = 'd0;
  reg               adc_crc_4_or_16_n_m1 = 'd0;
  reg               adc_crc_4_or_16_n = 'd0;
  reg     [ 35:0]   adc_status_clr_m1 = 'd0;
  reg     [ 35:0]   adc_status_clr = 'd0;
  reg     [ 35:0]   adc_status_clr_d = 'd0;

  // internal signals

Clone Blocks 4:
hdl/projects/ad7768evb/common/ad7768_if.v@137:147
  reg     [ 35:0]   adc_status_clr = 'd0;
  reg     [ 35:0]   adc_status_clr_d = 'd0;

  // internal signals

  wire    [  7:0]   adc_crc_in_s;
  wire    [  7:0]   adc_crc_s;
  wire              adc_crc_mismatch_s;
  wire              adc_seq_fmatch_s;
  wire              adc_seq_fupdate_s;
  wire    [  7:0]   adc_enable_8_s;

Clone Blocks 5:
hdl/projects/ad7768evb/common/ad7768_if.v@132:142
  reg               adc_crc_enable_m1 = 'd0;
  reg               adc_crc_enable = 'd0;
  reg               adc_crc_4_or_16_n_m1 = 'd0;
  reg               adc_crc_4_or_16_n = 'd0;
  reg     [ 35:0]   adc_status_clr_m1 = 'd0;
  reg     [ 35:0]   adc_status_clr = 'd0;
  reg     [ 35:0]   adc_status_clr_d = 'd0;

  // internal signals

  wire    [  7:0]   adc_crc_in_s;

