/dts-v1/;

#include "linux_autoconf.h"

/* bootstrap reserved memory */
#include "../boot_rsvdmem.dtsi"


/ {
	/* arch */
	#define PMU_CORE0_SPI	7
	#define PMU_CORE1_SPI	8
	#define PMU_CORE2_SPI	9
	#define PMU_CORE3_SPI	10
	#include "../ip/bcm_b53_quad.dtsi"

	/* clocks */
	#define PERIPH_CLK		200000000
	#define HS_SPI_PLL_CLK	200000000
	#include "../ip/bcm_clocks.dtsi"

	/* broadcom memory reservations */
	#include "../bcm_rsvdmem.dtsi"

	/* memc */
	memory_controller {
		#define BP_DDR_6813_DEFAULT	BP_DDR_SSC_CONFIG_1

		#define MEMC_REG_NAMES	"memc-int-clear-reg",	\
					"memc-int-mask-clear-reg",\
					"phyctl_idle_pad_ctl",	\
					"phyctl_idle_pad_en0",	\
					"phyctl_idle_pad_en1",	\
					"phybl0_idle_pad_ctl",	\
					"phybl1_idle_pad_ctl",	\
					"phybl0_clock_idle",	\
					"phybl1_clock_idle",	\
					"auto_self_refresh",	\
					"glb_gcfg"

		#define MEMC_REG	<0 0x80040E28 0 4>,	\
					<0 0x80040E34 0 4>,	\
					<0 0x80060200 0 4>,	\
					<0 0x80060204 0 4>,	\
					<0 0x80060208 0 4>,	\
					<0 0x8006071c 0 4>,	\
					<0 0x8006091c 0 4>,	\
					<0 0x8006073c 0 4>,	\
					<0 0x8006093c 0 4>,	\
					<0 0x8004000c 0 4>,	\
					<0 0x80040008 0 4>

		#define MEMC_CPU_INT_LINE		19

		#include "../ip/memc.dtsi"
	};

	aliases {
		serial0 = &uart0;
		serial3 = &uart3;
		spi1 = &hsspi; /* 0 = legacy, 1 = high speed */
		spinand0 = &spinand;
		spinor0 = &spinor;		
		nand0 = &nand;
		hs_serial0 = &hs_uart0;
	};

	chosen {
		stdout-path = "serial0:115200n8";
		/* increase coherent_pool size */
		bootargs = "coherent_pool=4M cpuidle_sysfs_switch pci=pcie_bus_safe console=ttyAMA0,115200  rootwait rng_core.default_quality=1024";
	};

	/* wan type auto detect */
	wantype_detect {
		#define GPON_GENERAL_CONFIG_ADDR    0x0 0x828E1000
		#define GPON_GENERAL_CONFIG_SIZE    0x0 0x10
		#define EPON_TOP_ADDR               0x0 0x828C0000
		#define EPON_TOP_SIZE               0x0 0x1C
		#define EPON_LIF_ADDR               0x0 0x828C1800
		#define EPON_LIF_SIZE               0x0 0x110
		#define EPON_XPCSR_ADDR	            0x0 0x828C3000
		#define EPON_XPCSR_SIZE	            0x0 0x124
		#define NGPON_RXGEN_ADDR            0x0 0x828E4000
		#define NGPON_RXGEN_SIZE            0x0 0x80
		#include "../ip/bcm_wantype_detect.dtsi"
	};

	misc_io {
		compatible = "brcm,misc-io";
		misc-periph-int-ctrl = <0x0 0xFF80260C 0x0 0x4>;
		sdio-emmc-clk-sel-mask = <0x00010000>;
		misc-emmc-cktap-ctrl = <0x0 0xFF80264C 0x0 0x18>;

		misc-periph-chip-id-rev = <0x0 0xff800000 0x0 0x4>;
		misc-periph-chip-id-mask = <0xfffff000>;
		misc-periph-chip-id-shift = <12>;
		misc-periph-chip-rev-mask = <0xfff>;
	};

	/* PMC */
	pmc: pmc {
		#define PMC_REG_OFFSET              0x0 0xffb01018
		#define PMC_REG_SIZE                0x0 0x5080
		#define PROCMON_REG_OFFSET          0x0 0xffb20000
		#define PROCMON_REG_SIZE            0x0 0x240
		#define MAESTRO_REG_OFFSET          0x0 0xffb00400
		#define MAESTRO_REG_SIZE            0x0 0x5d0
		#define MAESTRO_DTCM_REG_OFFSET     0x0 0xffb80000
		#define MAESTRO_DTCM_REG_SIZE       0x0 0x1000
		#define MAESTRO_ITCM_REG_OFFSET     0x0 0xffbc0000
		#define MAESTRO_ITCM_REG_SIZE       0x0 0x4000
		#include "../ip/bcm_pmc_3_2.dtsi"
		interrupt-names = "pmc-temp-irq";
		interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
	};

	cci: cci {
		#define CCI_OFFSET					0x0 0x81100000
		#define CCI_SIZE					0x0 0x8000
		#define SLAVEINTF_CPU_NUM			1
		#include "../ip/bcm_arm_cci500.dtsi"
	};

#if defined(CONFIG_BCM_PCIE_HCD) || defined(CONFIG_BCM_PCIE_HCD_MODULE)
		/* pcie 1 & 3 share same clock */
		#define PCIEC_PLLCLKID      0x1210
		/* PCIe#1 GEN3 port (includes G3 PLL registers) */
		#define PCIE1_REG_SIZE      0xB000

	/* pcie common */
	pcie: pciec {
		compatible = "brcm,bcm-pcie";
		device_type = "cpci";

		brcm,pllclkid = <PCIEC_PLLCLKID>;
	};

	/* pcie core 0 */
	pcie0: pcie@0 {
		#define PCIE_ID				0
		#define PCIE_SPI			68
		#define PCIE_ADDR			0x80080000
		#define PCIE_SIZE			0x0000A000
		#define PCIE_RANGE_ADDR		0xC0000000
		#define PCIE_RANGE_SIZE		0x10000000
		#include "../ip/bcm_pcie_core.dtsi"
	};
	/* pcie core 1 */
	pcie1: pcie@1 {
		#define PCIE_ID				1
		#define PCIE_SPI			69
		#define PCIE_ADDR			0x80090000
		#define PCIE_SIZE			PCIE1_REG_SIZE
		#define PCIE_RANGE_ADDR		0xD0000000
		#define PCIE_RANGE_SIZE		0x10000000
		#include "../ip/bcm_pcie_core.dtsi"
	};
	/* pcie core 2 */
	pcie2: pcie@2 {
		#define PCIE_ID				2
		#define PCIE_SPI			70
		#define PCIE_ADDR			0x800A0000
		#define PCIE_SIZE			0x0000A000
		#define PCIE_RANGE_ADDR		0xE0000000
		#define PCIE_RANGE_SIZE		0x10000000
		#include "../ip/bcm_pcie_core.dtsi"
	};
	/* pcie core 3 */
	pcie3: pcie@3 {
		#define PCIE_ID				3
		#define PCIE_SPI			71
		#define PCIE_ADDR			0x800B0000
		#define PCIE_SIZE			0x0000B000
		#define PCIE_RANGE_ADDR		0xA0000000
		#define PCIE_RANGE_SIZE		0x20000000
		#include "../ip/bcm_pcie_core.dtsi"
		brcm,strap-pcie-rc-mode=<6 1>;
	};
#endif /* defined(CONFIG_BCM_PCIE_HCD) || defined(CONFIG_BCM_PCIE_HCD_MODULE) */

#if (defined(CONFIG_BCM_FLEXRM) || defined(CONFIG_BCM_FLEXRM_MODULE)) && \
    (defined(CONFIG_BCM_SPU) || defined(CONFIG_BCM_SPU_MODULE))
	/* spu */
	#define SPU_DMA_ADDR			0x00000000 0x83800000
	#define SPU_DMA_SIZE			0x00000000 0x400000
	#define SPU_DMA_NUM_CHAN		4
	#define SPU_DMA_NUM_AE			2
	#define SPU_CRYPTO_ADDR			0x00000000 0x83800000
	#define SPU_CRYPTO_SIZE			0x00000000 0x400000
	#define SPU_GMAC_SPI			58
	#include "../ip/bcm_spu.dtsi"
#endif

	/* usb */
	usb_ctrl: usb_ctrl {
		#define USB_CTRL_ADDR       0x0 0x800CF200
		#define USB_CTRL_SIZE       0x0 0x128
		#include "../ip/bcm_usb_ctrl.dtsi"
	};

	usb0_xhci: usb0_xhci {
		#define USB_ADDR            0x0 0x800C0000
		#define USB_SIZE            0x0 0x484
		#define GBL_ADDR            0x0 0x800CC100
		#define GBL_SIZE            0x0 0x544
		#define USB_IRQ             73
		#include "../ip/bcm_usb_xhci.dtsi"
		xhci-no-companion;
	};

	serdes {
		compatible = "brcm,serdes1";
		reg = <0x0 0x837ff500 0x0 0x300>;
	};

	swblks {
		compatible = "brcm,swblks";
		reg-names = "bcast-ctrl",
					"qphy-ctrl";

		reg = 	<0 0x837ff000 0 0x4>,
				<0 0x837ff014 0 0x4>;
		phy_base = <0x1>;
	};

	xport {
		compatible = "brcm,xport";
		reg = <0x0 0x837f0000 0x0 0x8000>,  /* XPORT base */
			<0x0 0x828b2000 0x0 0x1000>,  /* XLIF base */
			<0x0 0x837ff1f8 0x0 0x0004>;  /* XPORT0_CLK_CTRL */
	};

	unimac {
		compatible = "brcm,unimac3";
		reg = <0x0 0x828a8000 0x0 0x5000>,
		      <0x0 0x828b0000 0x0 0x1400>;
		conf_offset = <0x1000>;
		mib_offset = <0x400>;
		top_offset = <0x400>;
	};

	xlmac {
		compatible = "brcm,xlmac1";
		reg = <0x0 0x828b2000 0x0 0x0680>,  /* XLMAC_BASE */
		      <0x0 0x82890000 0x0 0x6b88>;  /* BBH_TX_BASE */
		xlmac_offset = <0x200>;
		bbh_tx_offset = <0x2000>;
	};

	ethphytop:ethphytop {
		compatible = "brcm,eth-phy-top";
		reg = <0x0 0x837ff000 0x0 0x1000>;
		xphy0-addr = <0x9>;
		status = "disabled";
	};

	egphy {
		compatible = "brcm,egphy";
		reg = <0x0 0x837FF00C 0x0 0x20>;
	};

	mdiosf2 {
		compatible = "brcm,mdio-sf2";
		reg = <0x0 0x837FFD00 0x0 0x10>,
		      <0x0 0xff85a024 0x0 0x4>;
	};

	mpm {
		#define MPM_REG_OFFSET	0x80020000
		#define MPM_REG_SIZE	0x4000
		#include "../ip/bcm_mpm.dtsi"
	};

	mpcs:mpcs{
		compatible = "brcm,mpcs";
		reg = <0x0 0x828C4000 0x0 0x100>;
	};

	gpon_drv {
		compatible = "brcm,gpon-drv";
		reg = <0x0 0x828E0000  0x0 0x4000>;
                interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_WAN_GPON_RX */
                             <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>; /* INTERRUPT_WAN_GPON_TX */
                interrupt-names = "gpon_rx", "gpon_tx";
	};
	ngpon_drv {
		compatible = "brcm,ngpon-drv";
		reg = <0x0 0x828E4000 0x0 0x1c000>;
                interrupts = <GIC_SPI 129  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_WAN_XGRX */
                             <GIC_SPI 133  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_WAN_XGTX_INTR0 */
                             <GIC_SPI 132  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_WAN_XGTX_INTR1 */
                             <GIC_SPI 131  IRQ_TYPE_LEVEL_HIGH>; /* INTERRUPT_WAN_XGTX_INTR2 */
                interrupt-names = "ngpon_rx", "ngpon_tx0", "ngpon_tx1", "ngpon_tx2";
	};
	wan_serdes {
		compatible = "brcm,pon-drv";
		status = "disabled";
		reg = <0x0 0x828C4000 0x0 0x1c000>;
	};
	epon_drv {
		compatible = "brcm,epon-drv";
		reg = <0x0 0x828C0000 0x0 0x4000>;
	};

	rdpa_drv {
		compatible = "brcm,rdpa";
		reg = <0x0 0x82000000 0x0 0xCAF004>;
                interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_FPM */
                             <GIC_SPI 75  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_0 */
                             <GIC_SPI 76  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_1 */
                             <GIC_SPI 77  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_2 */
                             <GIC_SPI 78  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_3 */
                             <GIC_SPI 79  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_4 */
                             <GIC_SPI 80  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_5 */
                             <GIC_SPI 81  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_6 */
                             <GIC_SPI 82  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_7 */
                             <GIC_SPI 83  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_8 */
                             <GIC_SPI 84  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_9 */
                             <GIC_SPI 85  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_10 */
                             <GIC_SPI 86  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_11 */
                             <GIC_SPI 87  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_12 */
                             <GIC_SPI 88  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_13 */
                             <GIC_SPI 89  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_14 */
                             <GIC_SPI 90  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_15 */
                             <GIC_SPI 91  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_16 */
                             <GIC_SPI 92  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_17 */
                             <GIC_SPI 93  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_18 */
                             <GIC_SPI 94  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_19 */
                             <GIC_SPI 95  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_20 */
                             <GIC_SPI 96  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_21 */
                             <GIC_SPI 97  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_22 */
                             <GIC_SPI 98  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_23 */
                             <GIC_SPI 99  IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_24 */
                             <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_25 */
                             <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_26 */
                             <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_27 */
                             <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_28 */
                             <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_29 */
                             <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>, /* INTERRUPT_XRDP_QUEUE_30 */
                             <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>; /* INTERRUPT_XRDP_QUEUE_31 */
                interrupt-names = "fpm", "queue0", "queue1", "queue2", "queue3", "queue4", "queue5",
                             "queue6", "queue7", "queue8", "queue9", "queue10", "queue11", 
                             "queue12", "queue13", "queue14", "queue15", "queue16", "queue17",
                             "queue18", "queue19", "queue20", "queue21", "queue22", "queue23",
                             "queue24", "queue25", "queue26", "queue27", "queue28", "queue29",
                             "queue30", "queue31";
	};

	xrdp {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges = <0x0 0x0 0x0 0x82000000 0x0 0xcd0000
			  0x1 0x0 0x0 0xff800000 0x0 0x62000>;

		mdio: mdio {
			compatible = "simple-bus";
			bus-type = "DSL_ETHSW";

			#address-cells = <1>;
			#size-cells = <0>;

			/* Port PHY mapping:
			 * port_gphy0 <----> phy_gphy0
			 * port_gphy1 <----> phy_gphy1
			 * port_gphy2 <----> phy_gphy2
			 * port_gphy3 <----> phy_gphy3
			 * port_xphy <-----> phy_xphy
			 * port_sgmii1 <---> phy_serdes0   - phy_cascade0
			 * port_sgmii2 <---> phy_serdes1   - phy_cascade1
			 * port_sgmii2_1 <-> phy_serdes1_1 - phy_cascade1_1
			 * port_sgmii2_2 <-> phy_serdes1_2 - phy_cascade1_2
			 * port_sgmii2_3 <-> phy_serdes1_3 - phy_cascade1_3
			 */
			phy_gphy0:phy_gphy0 {
				compatible = "brcm,bcaphy";
				phy-type = "EGPHY";
				reg = <1>;
				status = "disabled";
			};

			phy_gphy1:phy_gphy1 {
				compatible = "brcm,bcaphy";
				phy-type = "EGPHY";
				reg = <2>;
				status = "disabled";
			};

			phy_gphy2:phy_gphy2 {
				compatible = "brcm,bcaphy";
				phy-type = "EGPHY";
				reg = <3>;
				status = "disabled";
			};

			phy_gphy3:phy_gphy3 {
				compatible = "brcm,bcaphy";
				phy-type = "EGPHY";
				reg = <4>;
				status = "disabled";
			};


			phy_xphy:phy_xphy {
				compatible = "brcm,bcaphy";
				phy-type = "EXT3";
				reg = <9>;
				status = "disabled";

				pinctrl-names = "default";
				pinctrl-0 = <&a_mdc_pin_54 &a_mdio_pin_55>;
			};

			phy_cascade0:phy_cascade0 {
				compatible = "brcm,bcaphy";
				phy-type = "EXT3";
				reg = <21>;
				status = "disabled";
				phy-external;
			};

			phy_serdes0:phy_serdes0 {
				compatible = "brcm,bcaphy";
				phy-type = "10GAE";
				reg = <7>;
				serdes-core = <0>;
				serdes-lane = <0>;
				status = "disabled";
			};

			phy_cascade1:phy_cascade1 {
				compatible = "brcm,bcaphy";
				phy-type = "EXT3";
				mphy-index = <0>;
				reg = <12>;
				status = "disabled";
				phy-external;
			};

			phy_cascade1_1:phy_cascade1_1 {
				compatible = "brcm,bcaphy";
				phy-type = "EXT3";
				mphy-index = <1>;
				reg = <13>;
				status = "disabled";
				phy-external;
			};

			phy_cascade1_2:phy_cascade1_2 {
				compatible = "brcm,bcaphy";
				phy-type = "EXT3";
				mphy-index = <2>;
				reg = <14>;
				status = "disabled";
				phy-external;
			};

			phy_cascade1_3:phy_cascade1_3 {
				compatible = "brcm,bcaphy";
				phy-type = "EXT3";
				mphy-index = <3>;
				reg = <15>;
				status = "disabled";
				phy-external;
			};

			phy_serdes1:phy_serdes1 {
				compatible = "brcm,bcaphy";
				phy-type = "10GAE";
				reg = <8>;
				mphy-index = <0>;
				serdes-core = <1>;
				serdes-lane = <0>;
				status = "disabled";
			};

			phy_serdes1_1:phy_serdes1_1 {
				compatible = "brcm,bcaphy";
				phy-type = "10GAE";
				mphy-index = <1>;
				reg = <0x108>;          /* virtual addr mphy base 8 instance 1 */
				serdes-core = <1>;
				serdes-lane = <0>;
				status = "disabled";
			};

			phy_serdes1_2:phy_serdes1_2 {
				compatible = "brcm,bcaphy";
				phy-type = "10GAE";
				mphy-index = <2>;
				reg = <0x208>;          /* virtual addr mphy base 8 instance 2 */
				serdes-core = <1>;
				serdes-lane = <0>;
				status = "disabled";
			};

			phy_serdes1_3:phy_serdes1_3 {
				compatible = "brcm,bcaphy";
				phy-type = "10GAE";
				mphy-index = <3>;
				reg = <0x308>;          /* virtual addr mphy base 8 instance 3 */
				serdes-core = <1>;
				serdes-lane = <0>;
				status = "disabled";
			};
		};

		wan_serdes_bus {
			compatible = "simple-bus";

			#address-cells = <1>;
			#size-cells = <0>;

			phy_wan_serdes: phy_wan_serdes {
				compatible = "brcm,bcaphy";
				phy-type = "PON";
				reg = <0>;
				status = "disabled";
			};

			wan_ae:wan_ae {
				compatible = "brcm,bcaphy";
				phy-type = "AE";
				reg = <0x1>;
				status = "disabled";
			};
		};

		switch0: switch0 {
		};
	};

	/* UBUS */
	ubus: ubus {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		ubus_sys: ubus_sys {
			#address-cells = <2>;
			#size-cells = <2>;
			#define UBUS_SYSTOP_OFFSET         0x0 0x83000000
			#define UBUS_SYSTOP_SIZE           0x0 0x80
			#define UBUS_REGISTRATION_OFFSET   0x0 0x83000200
			#define UBUS_REGISTRATION_SIZE     0x0 0x80
			#define UBUS_COHERENCY_PORT_OFFSET 0x0 0x810A0400
			#define UBUS_COHERENCY_PORT_SIZE   0x0 0x400
			#define UBUS_MODULE_XRDP           0x0
			#include "../ip/bcm_ubus4.dtsi"
			ubus_mst_sys: ubus_mst {
				reg-names = "BIU", "PER", "USB", "SPU",
					"PCIE0", "PCIE1", "PCIE2", "PCIE3",
					"DMA0", "DMA1", "DMA2", "RQ0",
					"RQ1", "QM", "MPM";
				reg = <0x0 0x83020000 0x0 0x4000>,
					<0x0 0x83010000 0x0 0x4000>,
					<0x0 0x83018000 0x0 0x4000>,
					<0x0 0x83028000 0x0 0x4000>,
					<0x0 0x83030000 0x0 0x4000>,
					<0x0 0x83038000 0x0 0x4000>,
					<0x0 0x83040000 0x0 0x4000>,
					<0x0 0x83048000 0x0 0x4000>,
					<0x0 0x83058000 0x0 0x4000>,
					<0x0 0x83060000 0x0 0x4000>,
					<0x0 0x83070000 0x0 0x4000>,
					<0x0 0x83078000 0x0 0x4000>,
					<0x0 0x83080000 0x0 0x4000>,
					<0x0 0x83050000 0x0 0x4000>,
					<0x0 0x83088000 0x0 0x4000>;
			};
		};

		ubus_dcm_sys: ubus_dcm_sys {
			#define UBUS_DCM_CLK_OFFSET  0x0 0x83000080
			#define UBUS_DCM_CLK_SIZE    0x0 0x80
			#define UBUS_MODULE_XRDP     0x0
			#include "../ip/bcm_ubus4_dcm.dtsi"
		};
	};

	/* Legacy UBUS base */
	periph {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges = <0x0 0x0 0x0 0xff800000 0x0 0x62000>;

		/* boot state */
		boot_state: boot_state {
			#define RESET_REASON_OFFSET	0x0 0x2628
			#define RESET_REASON_SIZE	0x0 0x4
			#define RESET_STATUS_OFFSET	0x0 0x5a01c
			#define RESET_STATUS_SIZE	0x0 0x4
			#include "../ip/bcm_boot_state_v2.dtsi"
		};

		nand: nand {
			pinctrl-0 = <&nand_data_pins &nand_ctrl_pins>;
			pinctrl-names = "default";	
			#define NAND_CTRL_OFFSET		0x0 0x1800
			#define NAND_CTRL_SIZE			0x0 0x400
			#define NAND_INTR_OFFSET		0x0 0x2000
			#define NAND_INTR_SIZE			0x0 0x10
			#define NAND_CACHE_OFFSET		0x0 0x1C00
			#define NAND_CACHE_SIZE			0x0 0x200
			#include "../ip/bcm_nand7_1.dtsi"
		};

		/* EMMC */
		sdhci: sdhci {
			pinctrl-0 = <&emmc_ctrl_pins>;
			pinctrl-names="default";
			#define SDHCI_OFFSET			0x00000000 0x10000
			#define SDHCI_SIZE			0x00000000 0x100
			#define SDHCI_TOPCFG_OFFSET		0x00000000 0x10100
			#define SDHCI_TOPCFG_SIZE		0x00000000 0x100
			#define SDHCI_BOOT_OFFSET		0x00000000 0x10200
			#define SDHCI_BOOT_SIZE			0x00000000 0x40
			#define SDHCI_AHBSS_CTRL_OFFSET		0x00000000 0x10300
			#define SDHCI_AHBSS_CTRL_SIZE		0x00000000 0x100
			#define SDHCI_HS200_BASE_CLOCK_FREQ	180000000
			#define SDIO_EMMC_SPI			38
			#include "../ip/bcm_sdhci.dtsi"
			mmc-ddr-3_3v;
			sdhci-pll-baseclk-mhz = <4400>;
			sdhci-pll-valid-op-mhz = <100 110 160 176 200>;
		};

		rng: rng {
			#define RNG200_OFFSET                   0x00000000 0xb80
			#define RNG200_SIZE                     0x00000000 0x30
			#include "../ip/bcm_rng200.dtsi"
		};

		trng: trng {
			#define TRNG_OFFSET                   0x00000000 0x3800
			#define TRNG_SIZE                     0x00000000 0x0800
			#include "../ip/bcm_trng.dtsi"
			status = "disabled";
		};

		strap: strap {
			#define STRAP_REG_OFFSET            0x0 0x2600
			#define STRAP_REG_SIZE              0x0 0x4
			#include "../ip/bcm_strap.dtsi"
			boot-select-0=<0 1>;
			boot-select-1=<1 1>;
			boot-select-2=<2 1>;
			boot-select-3=<3 1>;
			boot-select-4=<4 1>;
			boot-select-5=<5 1>;
			bootrom-boot=<12 1>;
			strap-cpu-slow-freq=<16 1>;
			strap-vco-clock = <13 2>;
		};

		otp: otp {
			#define OTP_REG_OFFSET            0x0 0x2800
			#define OTP_REG_SIZE              0x0 0x64
			#include "../ip/bcm_otp.dtsi"
		};

		dying_gasp: dying_gasp {
			#define DG_PERIPH_REG_OFFSET	0x0 0x5A004
			#define DG_PERIPH_REG_SIZE	0x0 0x4
			#define DG_UART_DR_OFFSET	0x0 0x12000
			#define DG_UART_DR_SIZE		0x0 0x4
			dg-get-otp-trim = <0x1>;
			dg-get-otp-hys = <0x1>;
			#include "../ip/bcm_dgasp_periph.dtsi"
			interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
		};

		/* pinctrl */
		pincontroller: pinctrl {
			#define PINCTRL_OFFSET       0x0 0x554
			#define PINCTRL_SIZE         0x0 0xc
			#define PINCTRL_NUM_PINS     80
			#define PINCTRL_NUM_FUNC     6
			#define PINCTRL_GPIO_FUNC    4
			#include "../ip/bcm_bca_pinctrl.dtsi"
			#include "6813_pinctrl.dtsi"
		};

		/* gpio */
		gpioc: gpioc {
			#define GPIO_DIR_OFFSET      0x0 0x500
			#define GPIO_DIR_SIZE        0x0 0x20
			#define GPIO_DATA_OFFSET     0x0 0x520
			#define GPIO_DATA_SIZE       0x0 0x20
			#define NUM_OF_GPIOS         80
			#include "../ip/bcm_bca_gpio.dtsi"
		};

		/* external interrups */
		bca_extintr: bca_extintr0 {
			#define EXTINTR_OFFSET       0x0 0x4
			#define EXTINTR_SIZE         0x0 0x48
			#define MAX_EXT_INTR         8
			#include "../ip/bcm_bca_extintr.dtsi"
			external_interrupts = <47 48 49 50 51 52 53 54>;
		};

		uart0: serial0 {
			#define UART_OFFSET			0x0 0x12000
			#define UART_SIZE			0x0 0x1000
			#define UART_SPI			32
			#define UART_CLK_LABEL			refclk50mhz
			#define UART_CLK			50000000
			#include "../ip/bcm_arm_uart.dtsi"
		};
		uart3: serial3 {
			#define UART_OFFSET			0x0 0x15000
			#define UART_SIZE			0x0 0x1000
			#define UART_SPI			33
			#define UART_CLK_LABEL			refclk50mhz
			#define UART_CLK			50000000
			#include "../ip/bcm_arm_uart.dtsi"
		};
		hs_uart0: hs_serial0 {
			#define UART_OFFSET			0x0 0x10400
			#define UART_SIZE			0x0 0x1E0
			#define UART_SPI 			34
			#include "../ip/bcm_hs_uart.dtsi"
		};

		/* HS SPI */
		hsspi: spi {
			pinctrl-0 = <&spim_group_pins>;
			pinctrl-names = "default";
			#define HS_SPI_OFFSET		0x0 0x1000
			#define HS_SPI_SIZE			0x0 0x600
			#define SPIM_CTRL_OFFSET	0x0 0x2610
			#define SPIM_CTRL_SIZE		0x0 0x4
			#define HS_SPI_MAX_FREQ		100000000
			/* #define HS_SPIM_SPI			36 */
			#include "../ip/bcm_bca_hsspi.dtsi"
			spinand: spi-nand@0 {
				pinctrl-0 = <&hs_spim_ss_0_b_pin_24>;
				pinctrl-names = "default";
				#define SPINAND_MAX_FREQ	100000000
				#include "../ip/bcm_spinand.dtsi"
			};
			spinor: spi-nor@0 {
				pinctrl-0 = <&hs_spim_ss_0_b_pin_24>;
				pinctrl-names = "default";
				#define SPINOR_MAX_FREQ	50000000
				#include "../ip/bcm_spinor.dtsi"
			};
			voice7 {
				pinctrl-0 = <&pcm_sdin_pin_8 &pcm_sdout_pin_9 &pcm_clk_pin_10 &pcm_fs_pin_11>;
				pinctrl-names = "default";
				compatible = "bcm-spi-voice";
				reg = <7>; /* chip select 7 */
				spi-index = <7>;/* ZSI/ISI header position index */
				spi-max-frequency = <1024000>;
			};
		};

		bcm63xx-apm-pcm {
			compatible = "brcm,bcm63xx-apm-pcm";
			reg = <0x0 0x60000 0x0 0x1c60>;
			interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
		};

		i2c0: i2c0 {
			#define I2C_OFFSET			0x0 0x2100
			#define I2C_SIZE			0x0 0x60
			#include "../ip/bcm_i2c_bus.dtsi"
		};

		i2c1: i2c1 {
			#define I2C_OFFSET			0x0 0x5a800
			#define I2C_SIZE			0x0 0x60
			#include "../ip/bcm_i2c_bus.dtsi"
		};

		i2c2: i2c2 {
			#define I2C_OFFSET			0x0 0x5ac00
			#define I2C_SIZE			0x0 0x60
			#include "../ip/bcm_i2c_bus.dtsi"
		};

		/* periph timers */
		timers: timers {
			#define TIMERS_OFFSET		0x0 0x400
			#define TIMERS__SIZE		0x0 0x48
			#define TIMER0_SPI			11
			#define TIMER1_SPI			12
			#define TIMER2_SPI			13
			#define TIMER3_SPI			14
			#include "../ip/bcm_timer.dtsi"
		};

		/* watchdog */
		wdt: watchdog {
			#define WATCHDOG_OFFSET			0x0 0x480
			#define WATCHDOG_SIZE			0x0 0x10
			#define WATCHDOG_TIMEOUT		80
			#include "../ip/bcm_wdt.dtsi"
			interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
		};

		/* watchdog reboot */
		wdt-reboot {
			compatible = "wdt-reboot";
			wdt = <&wdt>;
		};

		/* Led Controller */
		led_ctrl: led_ctrl {
			#define CLED_GLBL_CTRL_OFFSET           0x0 0x3000
			#define CLED_GLBL_CTRL_SIZE             0x0 0x4
			#define CLED_HW_EN_OFFSET               0x0 0x3004
			#define CLED_HW_EN_SIZE                 0x0 0x4
			#define CLED_SER_SHIFT_OFFSET           0x0 0x3008
			#define CLED_SER_SHIFT_SIZE             0x0 0x4
			#define CLED_HW_POLARITY_OFFSET         0x0 0x300c
			#define CLED_HW_POLARITY_SIZE           0x0 0x4
			#define CLED_SW_SET_OFFSET              0x0 0x3010
			#define CLED_SW_SET_SIZE                0x0 0x4
			#define CLED_SW_POLARITY_OFFSET         0x0 0x3014
			#define CLED_SW_POLARITY_SIZE           0x0 0x4
			#define CLED_CH_ACTIVATE_OFFSET         0x0 0x301c
			#define CLED_CH_ACTIVATE_SIZE           0x0 0x4
			#define CLED_XX_CONFIG_OFFSET           0x0 0x3020
			#define CLED_XX_CONFIG_SIZE             0x0 0x200
			#define CLED_SW_CLEAR_OFFSET            0x0 0x3444
			#define CLED_SW_CLEAR_SIZE              0x0 0x4
			#define CLED_SW_STATUS_OFFSET           0x0 0x3448
			#define CLED_SW_STATUS_SIZE             0x0 0x4
			#define CLED_OUT_MUX_OFFSET             0x0 0x3460
			#define CLED_OUT_MUX_SIZE               0x0 0x20
			#define CLED_SERIAL_POLARITY_OFFSET     0x0 0x3454
			#define CLED_SERIAL_POLARITY_SIZE       0x0 0x4
			#define CLED_PARALLEL_POLARITY_OFFSET   0x0 0x3018
			#define CLED_PARALLEL_POLARITY_SIZE     0x0 0x4
			#define MAX_SUPPORTED_LEDS              64

			status = "okay";
			#include "../ip/bcm_cled_v2_ctrl.dtsi"
			#include "6813_leds.dtsi"
		};

		/* sotp */
		sotp {
			#define SOTP_OFFSET			0x0 0x5000
			#define SOTP_SIZE			0x0 0x500
			#include "../ip/bcm_sotp_skp.dtsi"
		};
	};

	legacy_leds: legacy_leds {
		compatible = "brcm,legacy-led";
	};

	vreg_sync: vreg_sync {
		compatible = "brcm,vreg-sync";
	};

	therm0: brcm-therm {
		compatible = "brcm,therm";
		reg-names="bac_cpu_therm_temp";
		reg = <0 0x8106037c 0 0x04>;
		status = "okay";
	};

	ephyled {
		compatible = "brcm,ephy-led";
			led_reg_max = <11>;
			reg-names = "aggregate_ctrl", "led_reg_0", "led_reg_1", "led_reg_2", \
				"led_reg_3", "led_reg_4", "led_reg_5", "led_reg_6", "led_reg_7", \
				"led_reg_8", "led_reg_9", "led_reg_10";
			reg = <0 0x837FF1AC 0 0x4>, <0 0x837FF108 0 0xc>, <0 0x837FF114 0 0xc>, <0 0x837FF120 0 0xc>, \
				<0 0x837FF12C 0 0xc>, <0 0x837FF138 0 0xc>, <0 0x837FF144 0 0xc>, <0 0x837FF150 0 0xc>, \
				<0 0x837FF15C 0 0xc>, <0 0x837FF168 0 0xc>, <0 0x837FF174 0 0xc>, <0 0x837FF180 0 0xc>;
	};
};

&clocks {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	i2s_clkmclk_syscon: i2s_clkmclk_syscon@0xFF802080 {
		compatible = "brcm,i2s-audio-clkmclk-syscon", "syscon";
		reg = <0x0 0xFF802080 0x0 0x80>;
	};
	osc: oscillator {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <200000000>; /* xpon 200MHz output */
	};
	i2stxclk: i2stxclk@0x80158000 {
		#clock-cells = <0>;
		compatible = "brcm,i2s-tx-clock";
		clocks = <&osc>;
		clk-mclk-syscon        = <&i2s_clkmclk_syscon>;
		clock-tx-output-names  = "i2s_tx_clk";
	};

	i2srxclk: i2srxclk@0x80158000 {
		#clock-cells = <0>;
		compatible = "brcm,i2s-rx-clock";
		clocks = <&osc>;
		clk-mclk-syscon        = <&i2s_clkmclk_syscon>;
		clock-rx-output-names  = "i2s_rx_clk";
	};
};

&nand {
	status = "okay";
};
&uart0 {
	status = "okay";
};
&wdt {
	status = "okay";
};
&sdhci {
	status = "okay";
};
&hsspi {
	status = "okay";
};
&spinand {
	status = "okay";
};
&switch0 {
	compatible = "brcm,enet";
	label = "bcmsw";
	sw-type = "RUNNER_SW";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port_gphy0 {
			reg = <0>;
			mac-type = "UNIMAC";
			phy-handle = <&phy_gphy0>;
			phy-mode = "gmii";
			gmii-direct;
			status = "disabled";
		};

		port_gphy1 {
			reg = <1>;
			mac-type = "UNIMAC";
			phy-handle = <&phy_gphy1>;
			phy-mode = "gmii";
			gmii-direct;
			status = "disabled";
		};

		port_gphy2 {
			reg = <2>;
			mac-type = "UNIMAC";
			phy-handle = <&phy_gphy2>;
			phy-mode = "gmii";
			gmii-direct;
			status = "disabled";
		};

		port_gphy3 {
			reg = <3>;
			mac-type = "UNIMAC";
			phy-handle = <&phy_gphy3>;
			phy-mode = "gmii";
			gmii-direct;
			status = "disabled";
		};

		port_wan@ae {
			reg = <4>;
			mac-type = "XPORT";
			mac-index = <1>;
			phy-handle = <&wan_ae>;
			phy-mode = "xfi";
			detect;
 			is-wanconf-ae;
			status = "disabled";
		};

		port_xphy {
			reg = <5>;
			mac-type = "XPORT";
			mac-index = <0>;
			phy-handle = <&phy_xphy>;
			phy-mode = "serdes";
			status = "disabled";
		};

		port_sgmii1 {
			reg = <6>;
			mac-type = "XPORT";
			mac-index = <2>;
			phy-handle = <&phy_serdes0>;
			phy-mode = "serdes";
			status = "disabled";
		};

		port_sgmii2 {                   /* USXGMII-S or USXGMII-M.0 */
			reg = <7>;
			mac-type = "XPORT";
			mac-index = <4>;
			phy-handle = <&phy_serdes1>;
			phy-mode = "serdes";
			status = "disabled";
		};

		port_sgmii2_1 {                   /* USXGMII-M.1 */
			reg = <8>;
			mac-type = "XPORT";
			mac-index = <5>;
			phy-handle = <&phy_serdes1_1>;
			phy-mode = "serdes";
			status = "disabled";
		};

		port_sgmii2_2 {                   /* USXGMII-M.2 */
			reg = <9>;
			mac-type = "XPORT";
			mac-index = <6>;
			phy-handle = <&phy_serdes1_2>;
			phy-mode = "serdes";
			status = "disabled";
		};

		port_sgmii2_3 {                 /* USXGMII-M.3 */
			reg = <10>;
			mac-type = "XPORT";
			mac-index = <7>;
			phy-handle = <&phy_serdes1_3>;
			phy-mode = "serdes";
			status = "disabled";
		};

        port_wan@fiber {
			reg = <11>;
			phy-handle = <&phy_wan_serdes>;
			phy-mode = "serdes";
			detect;
			is-wan;
 			is-wanconf-mux-pon;
			status = "disabled";
        };
    };
};


#if (defined(CONFIG_BCM_FLEXRM) || defined(CONFIG_BCM_FLEXRM_MODULE)) && \
    (defined(CONFIG_BCM_SPU) || defined(CONFIG_BCM_SPU_MODULE))
&spu_flexrm {
	status = "okay";
	dma-coherent;
};
&spu_crypto {
	brcm,spu_type = <2>;
	status = "okay";
};
#endif


