------------------------------------------------------------------------------
POWERLINK IP-CORE
------------------------------------------------------------------------------
(C) Bernecker + Rainer, B & R Strasse 1, 5142 Eggelsberg, Austria
------------------------------------------------------------------------------

Revision History
==============================================================================

14.11.2011  V0.1.0      First release

29.11.2011  V0.1.1      [FEATURE] OpenMAC DMA Observer
                        [FEATURE] Wrapper for Xilinx PLB

14.12.2011  V0.1.2      [FEATURE] GUI for POWERLINK IP-Core in XPS with PLB

20.01.2012  V0.1.3      [FIX] Reduction of area utilization
                        [FIX] MAC_REG connection to 100 MHz PLB possible w/o bridge
                        [FIX] Async Fifo synchronizer issue and master write hang
                        [FEATURE] Initialization of M9K
                        [FEATURE] PDI Time Synchronization HW support

15.03.2012  V0.2.0      [FIX] DMA observer report
                        [FIX] Complete GUI in SOPC
                        [FEATURE] Introduction of expert mode
                        [TASK] Split documentation into generic and platform-specific
                        [FEATURE] Forward RPDO, TPDO and Async Buffer size to system.h
                        [FIX] Fix source file paths in powerlink_hw.tcl
                        [FIX] relocation of mif to support IP-core repository

30.03.2012  V0.2.1      [FIX] Removed readdata register in portio (saves resources)
                        [TASK] Changed location of revision.txt
                        [TASK] Converted openMAC to little endian
                        [FIX] 16 to 32 bit converter considers little endian support
                        [FEATURE] POWERLINK IP-Core supports AXI in XPS

16.04.2012  V0.2.2      [FEATURE] POWERLINK IP-Core supports Qsys
                        [FIX] vhdl file names case sensitive
                        [FIX] openMAC Time-Triggered TX has to be enabled via EplCfg.h
                        [FIX] remove tabs in SPI driver, make read/write byte global
                        [FIX] pap tcl script error fix in SDK
                        [FEATURE] changed GUI allows better overview in Qsys
                        [TASK] relocated revision.txt also for sopc
                        [FIX] Implement Altera Enhanced Interrupt API
                        
22.05.2012  V0.2.3      [FIX] Improved time-triggered TX feature of openMAC for POWERLINK FPGA MN / reduced memory load by openMAC DMA read
                        [FIX] Add ODDR2 clock buffer to phy clocks to AXI and PLB IP-Core
                        [FIX] added print in case of DMA observer error
                        [FIX] AXI POWERLINK silent DMA
                        [FIX] openMAC DPRAM size allocation is aligned to 32 bit
                        [FIX] openFILTER redesign with fsm, Preamble-check improvement
                        [FIX] changed timeout of openFILTER for BeMicro Stick
                        
03.07.2012  V0.2.4      [FEATURE] add omethlib_phycfg module for phy/board specific configuration
                        [FIX] introduced debug.h to EdrvOpenMac.c
                        [FIX] reverted phy search to address ZERO as well
                        [FIX] zero jitter fix and cycle time violation is noticed in EdrvCyclicOpenMac and forwarded to error handling correctly
                        [FIX] X: support EdrvCyclic and TimerHighResk
                        
30.07.2012  V0.2.5      [FIX] confusion of EDRV_MAX_AUTO_RESPONSES and EDRV_MAX_FILTERS
                        [FIX] parallel interface address hold workaround
                        
06.09.2012  V0.2.6      [TASK] add phycfg for INK DE2-115 board for proper configuration (MII)
                        [FEATURE] add macro for placing functions in fast memory
                        [TASK] add PCP SYS ID and IP core revision number
                        [FIX] EDRVCYC_NEG_SHIFT_US can be set in EplCfg.h

08.11.2012  V0.2.7      [FIX] Inconsistent PDI memory when DPR larger than 2 kB
                        [FIX] X: BRAM size has to be power of 2
                        [FIX] address offset calculator in pdi.vhd uses EXT() function
                        [FIX] Memory leak in omethlib
                        [FIX] timesync hang when using windows MN
                        [TASK] enhanced DMA master path to 32 bit address width

14.01.2012  V0.2.8      [FIX] master handler of openMAC DMA cuts RX transfers

13.02.2013  V0.2.9      [FIX] Hub functionality should not be lost in case of software reset
                        [FIX] Increase number of Rx buffers, Change description
                        [FIX] Forward Xilinx FPGA family downto HDL
                        [FIX] timing issue with MII phy interface
