INFO: [VRFC 10-163] Analyzing VHDL file "C:/VhdlWiz/My_Projects/T14_CaseWhenTb/T14_CaseWhenTb.srcs/sim_1/imports/exercises/T14_CaseWhenTb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity T14_CaseWhenTb
