
DreamTeam.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e90  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08007020  08007020  00008020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800707c  0800707c  00009064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800707c  0800707c  0000807c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007084  08007084  00009064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007084  08007084  00008084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007088  08007088  00008088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  0800708c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009064  2**0
                  CONTENTS
 10 .bss          0000039c  20000064  20000064  00009064  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000400  20000400  00009064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009064  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e87b  00000000  00000000  00009094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f72  00000000  00000000  0001790f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e30  00000000  00000000  00019888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b1f  00000000  00000000  0001a6b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000226f0  00000000  00000000  0001b1d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010277  00000000  00000000  0003d8c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d873f  00000000  00000000  0004db3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012627d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004220  00000000  00000000  001262c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000009d  00000000  00000000  0012a4e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007008 	.word	0x08007008

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	08007008 	.word	0x08007008

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	@ 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2uiz>:
 800084c:	004a      	lsls	r2, r1, #1
 800084e:	d211      	bcs.n	8000874 <__aeabi_d2uiz+0x28>
 8000850:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000854:	d211      	bcs.n	800087a <__aeabi_d2uiz+0x2e>
 8000856:	d50d      	bpl.n	8000874 <__aeabi_d2uiz+0x28>
 8000858:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800085c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000860:	d40e      	bmi.n	8000880 <__aeabi_d2uiz+0x34>
 8000862:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000866:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800086a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800086e:	fa23 f002 	lsr.w	r0, r3, r2
 8000872:	4770      	bx	lr
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	4770      	bx	lr
 800087a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800087e:	d102      	bne.n	8000886 <__aeabi_d2uiz+0x3a>
 8000880:	f04f 30ff 	mov.w	r0, #4294967295
 8000884:	4770      	bx	lr
 8000886:	f04f 0000 	mov.w	r0, #0
 800088a:	4770      	bx	lr

0800088c <__aeabi_uldivmod>:
 800088c:	b953      	cbnz	r3, 80008a4 <__aeabi_uldivmod+0x18>
 800088e:	b94a      	cbnz	r2, 80008a4 <__aeabi_uldivmod+0x18>
 8000890:	2900      	cmp	r1, #0
 8000892:	bf08      	it	eq
 8000894:	2800      	cmpeq	r0, #0
 8000896:	bf1c      	itt	ne
 8000898:	f04f 31ff 	movne.w	r1, #4294967295
 800089c:	f04f 30ff 	movne.w	r0, #4294967295
 80008a0:	f000 b988 	b.w	8000bb4 <__aeabi_idiv0>
 80008a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008ac:	f000 f806 	bl	80008bc <__udivmoddi4>
 80008b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008b8:	b004      	add	sp, #16
 80008ba:	4770      	bx	lr

080008bc <__udivmoddi4>:
 80008bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008c0:	9d08      	ldr	r5, [sp, #32]
 80008c2:	468e      	mov	lr, r1
 80008c4:	4604      	mov	r4, r0
 80008c6:	4688      	mov	r8, r1
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d14a      	bne.n	8000962 <__udivmoddi4+0xa6>
 80008cc:	428a      	cmp	r2, r1
 80008ce:	4617      	mov	r7, r2
 80008d0:	d962      	bls.n	8000998 <__udivmoddi4+0xdc>
 80008d2:	fab2 f682 	clz	r6, r2
 80008d6:	b14e      	cbz	r6, 80008ec <__udivmoddi4+0x30>
 80008d8:	f1c6 0320 	rsb	r3, r6, #32
 80008dc:	fa01 f806 	lsl.w	r8, r1, r6
 80008e0:	fa20 f303 	lsr.w	r3, r0, r3
 80008e4:	40b7      	lsls	r7, r6
 80008e6:	ea43 0808 	orr.w	r8, r3, r8
 80008ea:	40b4      	lsls	r4, r6
 80008ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008f0:	fa1f fc87 	uxth.w	ip, r7
 80008f4:	fbb8 f1fe 	udiv	r1, r8, lr
 80008f8:	0c23      	lsrs	r3, r4, #16
 80008fa:	fb0e 8811 	mls	r8, lr, r1, r8
 80008fe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000902:	fb01 f20c 	mul.w	r2, r1, ip
 8000906:	429a      	cmp	r2, r3
 8000908:	d909      	bls.n	800091e <__udivmoddi4+0x62>
 800090a:	18fb      	adds	r3, r7, r3
 800090c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000910:	f080 80ea 	bcs.w	8000ae8 <__udivmoddi4+0x22c>
 8000914:	429a      	cmp	r2, r3
 8000916:	f240 80e7 	bls.w	8000ae8 <__udivmoddi4+0x22c>
 800091a:	3902      	subs	r1, #2
 800091c:	443b      	add	r3, r7
 800091e:	1a9a      	subs	r2, r3, r2
 8000920:	b2a3      	uxth	r3, r4
 8000922:	fbb2 f0fe 	udiv	r0, r2, lr
 8000926:	fb0e 2210 	mls	r2, lr, r0, r2
 800092a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800092e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000932:	459c      	cmp	ip, r3
 8000934:	d909      	bls.n	800094a <__udivmoddi4+0x8e>
 8000936:	18fb      	adds	r3, r7, r3
 8000938:	f100 32ff 	add.w	r2, r0, #4294967295
 800093c:	f080 80d6 	bcs.w	8000aec <__udivmoddi4+0x230>
 8000940:	459c      	cmp	ip, r3
 8000942:	f240 80d3 	bls.w	8000aec <__udivmoddi4+0x230>
 8000946:	443b      	add	r3, r7
 8000948:	3802      	subs	r0, #2
 800094a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800094e:	eba3 030c 	sub.w	r3, r3, ip
 8000952:	2100      	movs	r1, #0
 8000954:	b11d      	cbz	r5, 800095e <__udivmoddi4+0xa2>
 8000956:	40f3      	lsrs	r3, r6
 8000958:	2200      	movs	r2, #0
 800095a:	e9c5 3200 	strd	r3, r2, [r5]
 800095e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000962:	428b      	cmp	r3, r1
 8000964:	d905      	bls.n	8000972 <__udivmoddi4+0xb6>
 8000966:	b10d      	cbz	r5, 800096c <__udivmoddi4+0xb0>
 8000968:	e9c5 0100 	strd	r0, r1, [r5]
 800096c:	2100      	movs	r1, #0
 800096e:	4608      	mov	r0, r1
 8000970:	e7f5      	b.n	800095e <__udivmoddi4+0xa2>
 8000972:	fab3 f183 	clz	r1, r3
 8000976:	2900      	cmp	r1, #0
 8000978:	d146      	bne.n	8000a08 <__udivmoddi4+0x14c>
 800097a:	4573      	cmp	r3, lr
 800097c:	d302      	bcc.n	8000984 <__udivmoddi4+0xc8>
 800097e:	4282      	cmp	r2, r0
 8000980:	f200 8105 	bhi.w	8000b8e <__udivmoddi4+0x2d2>
 8000984:	1a84      	subs	r4, r0, r2
 8000986:	eb6e 0203 	sbc.w	r2, lr, r3
 800098a:	2001      	movs	r0, #1
 800098c:	4690      	mov	r8, r2
 800098e:	2d00      	cmp	r5, #0
 8000990:	d0e5      	beq.n	800095e <__udivmoddi4+0xa2>
 8000992:	e9c5 4800 	strd	r4, r8, [r5]
 8000996:	e7e2      	b.n	800095e <__udivmoddi4+0xa2>
 8000998:	2a00      	cmp	r2, #0
 800099a:	f000 8090 	beq.w	8000abe <__udivmoddi4+0x202>
 800099e:	fab2 f682 	clz	r6, r2
 80009a2:	2e00      	cmp	r6, #0
 80009a4:	f040 80a4 	bne.w	8000af0 <__udivmoddi4+0x234>
 80009a8:	1a8a      	subs	r2, r1, r2
 80009aa:	0c03      	lsrs	r3, r0, #16
 80009ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009b0:	b280      	uxth	r0, r0
 80009b2:	b2bc      	uxth	r4, r7
 80009b4:	2101      	movs	r1, #1
 80009b6:	fbb2 fcfe 	udiv	ip, r2, lr
 80009ba:	fb0e 221c 	mls	r2, lr, ip, r2
 80009be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80009c2:	fb04 f20c 	mul.w	r2, r4, ip
 80009c6:	429a      	cmp	r2, r3
 80009c8:	d907      	bls.n	80009da <__udivmoddi4+0x11e>
 80009ca:	18fb      	adds	r3, r7, r3
 80009cc:	f10c 38ff 	add.w	r8, ip, #4294967295
 80009d0:	d202      	bcs.n	80009d8 <__udivmoddi4+0x11c>
 80009d2:	429a      	cmp	r2, r3
 80009d4:	f200 80e0 	bhi.w	8000b98 <__udivmoddi4+0x2dc>
 80009d8:	46c4      	mov	ip, r8
 80009da:	1a9b      	subs	r3, r3, r2
 80009dc:	fbb3 f2fe 	udiv	r2, r3, lr
 80009e0:	fb0e 3312 	mls	r3, lr, r2, r3
 80009e4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80009e8:	fb02 f404 	mul.w	r4, r2, r4
 80009ec:	429c      	cmp	r4, r3
 80009ee:	d907      	bls.n	8000a00 <__udivmoddi4+0x144>
 80009f0:	18fb      	adds	r3, r7, r3
 80009f2:	f102 30ff 	add.w	r0, r2, #4294967295
 80009f6:	d202      	bcs.n	80009fe <__udivmoddi4+0x142>
 80009f8:	429c      	cmp	r4, r3
 80009fa:	f200 80ca 	bhi.w	8000b92 <__udivmoddi4+0x2d6>
 80009fe:	4602      	mov	r2, r0
 8000a00:	1b1b      	subs	r3, r3, r4
 8000a02:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000a06:	e7a5      	b.n	8000954 <__udivmoddi4+0x98>
 8000a08:	f1c1 0620 	rsb	r6, r1, #32
 8000a0c:	408b      	lsls	r3, r1
 8000a0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000a12:	431f      	orrs	r7, r3
 8000a14:	fa0e f401 	lsl.w	r4, lr, r1
 8000a18:	fa20 f306 	lsr.w	r3, r0, r6
 8000a1c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000a20:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000a24:	4323      	orrs	r3, r4
 8000a26:	fa00 f801 	lsl.w	r8, r0, r1
 8000a2a:	fa1f fc87 	uxth.w	ip, r7
 8000a2e:	fbbe f0f9 	udiv	r0, lr, r9
 8000a32:	0c1c      	lsrs	r4, r3, #16
 8000a34:	fb09 ee10 	mls	lr, r9, r0, lr
 8000a38:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000a3c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000a40:	45a6      	cmp	lr, r4
 8000a42:	fa02 f201 	lsl.w	r2, r2, r1
 8000a46:	d909      	bls.n	8000a5c <__udivmoddi4+0x1a0>
 8000a48:	193c      	adds	r4, r7, r4
 8000a4a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000a4e:	f080 809c 	bcs.w	8000b8a <__udivmoddi4+0x2ce>
 8000a52:	45a6      	cmp	lr, r4
 8000a54:	f240 8099 	bls.w	8000b8a <__udivmoddi4+0x2ce>
 8000a58:	3802      	subs	r0, #2
 8000a5a:	443c      	add	r4, r7
 8000a5c:	eba4 040e 	sub.w	r4, r4, lr
 8000a60:	fa1f fe83 	uxth.w	lr, r3
 8000a64:	fbb4 f3f9 	udiv	r3, r4, r9
 8000a68:	fb09 4413 	mls	r4, r9, r3, r4
 8000a6c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000a70:	fb03 fc0c 	mul.w	ip, r3, ip
 8000a74:	45a4      	cmp	ip, r4
 8000a76:	d908      	bls.n	8000a8a <__udivmoddi4+0x1ce>
 8000a78:	193c      	adds	r4, r7, r4
 8000a7a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000a7e:	f080 8082 	bcs.w	8000b86 <__udivmoddi4+0x2ca>
 8000a82:	45a4      	cmp	ip, r4
 8000a84:	d97f      	bls.n	8000b86 <__udivmoddi4+0x2ca>
 8000a86:	3b02      	subs	r3, #2
 8000a88:	443c      	add	r4, r7
 8000a8a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000a8e:	eba4 040c 	sub.w	r4, r4, ip
 8000a92:	fba0 ec02 	umull	lr, ip, r0, r2
 8000a96:	4564      	cmp	r4, ip
 8000a98:	4673      	mov	r3, lr
 8000a9a:	46e1      	mov	r9, ip
 8000a9c:	d362      	bcc.n	8000b64 <__udivmoddi4+0x2a8>
 8000a9e:	d05f      	beq.n	8000b60 <__udivmoddi4+0x2a4>
 8000aa0:	b15d      	cbz	r5, 8000aba <__udivmoddi4+0x1fe>
 8000aa2:	ebb8 0203 	subs.w	r2, r8, r3
 8000aa6:	eb64 0409 	sbc.w	r4, r4, r9
 8000aaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000aae:	fa22 f301 	lsr.w	r3, r2, r1
 8000ab2:	431e      	orrs	r6, r3
 8000ab4:	40cc      	lsrs	r4, r1
 8000ab6:	e9c5 6400 	strd	r6, r4, [r5]
 8000aba:	2100      	movs	r1, #0
 8000abc:	e74f      	b.n	800095e <__udivmoddi4+0xa2>
 8000abe:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ac2:	0c01      	lsrs	r1, r0, #16
 8000ac4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ac8:	b280      	uxth	r0, r0
 8000aca:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000ace:	463b      	mov	r3, r7
 8000ad0:	4638      	mov	r0, r7
 8000ad2:	463c      	mov	r4, r7
 8000ad4:	46b8      	mov	r8, r7
 8000ad6:	46be      	mov	lr, r7
 8000ad8:	2620      	movs	r6, #32
 8000ada:	fbb1 f1f7 	udiv	r1, r1, r7
 8000ade:	eba2 0208 	sub.w	r2, r2, r8
 8000ae2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ae6:	e766      	b.n	80009b6 <__udivmoddi4+0xfa>
 8000ae8:	4601      	mov	r1, r0
 8000aea:	e718      	b.n	800091e <__udivmoddi4+0x62>
 8000aec:	4610      	mov	r0, r2
 8000aee:	e72c      	b.n	800094a <__udivmoddi4+0x8e>
 8000af0:	f1c6 0220 	rsb	r2, r6, #32
 8000af4:	fa2e f302 	lsr.w	r3, lr, r2
 8000af8:	40b7      	lsls	r7, r6
 8000afa:	40b1      	lsls	r1, r6
 8000afc:	fa20 f202 	lsr.w	r2, r0, r2
 8000b00:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b04:	430a      	orrs	r2, r1
 8000b06:	fbb3 f8fe 	udiv	r8, r3, lr
 8000b0a:	b2bc      	uxth	r4, r7
 8000b0c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000b10:	0c11      	lsrs	r1, r2, #16
 8000b12:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b16:	fb08 f904 	mul.w	r9, r8, r4
 8000b1a:	40b0      	lsls	r0, r6
 8000b1c:	4589      	cmp	r9, r1
 8000b1e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000b22:	b280      	uxth	r0, r0
 8000b24:	d93e      	bls.n	8000ba4 <__udivmoddi4+0x2e8>
 8000b26:	1879      	adds	r1, r7, r1
 8000b28:	f108 3cff 	add.w	ip, r8, #4294967295
 8000b2c:	d201      	bcs.n	8000b32 <__udivmoddi4+0x276>
 8000b2e:	4589      	cmp	r9, r1
 8000b30:	d81f      	bhi.n	8000b72 <__udivmoddi4+0x2b6>
 8000b32:	eba1 0109 	sub.w	r1, r1, r9
 8000b36:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b3a:	fb09 f804 	mul.w	r8, r9, r4
 8000b3e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000b42:	b292      	uxth	r2, r2
 8000b44:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000b48:	4542      	cmp	r2, r8
 8000b4a:	d229      	bcs.n	8000ba0 <__udivmoddi4+0x2e4>
 8000b4c:	18ba      	adds	r2, r7, r2
 8000b4e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000b52:	d2c4      	bcs.n	8000ade <__udivmoddi4+0x222>
 8000b54:	4542      	cmp	r2, r8
 8000b56:	d2c2      	bcs.n	8000ade <__udivmoddi4+0x222>
 8000b58:	f1a9 0102 	sub.w	r1, r9, #2
 8000b5c:	443a      	add	r2, r7
 8000b5e:	e7be      	b.n	8000ade <__udivmoddi4+0x222>
 8000b60:	45f0      	cmp	r8, lr
 8000b62:	d29d      	bcs.n	8000aa0 <__udivmoddi4+0x1e4>
 8000b64:	ebbe 0302 	subs.w	r3, lr, r2
 8000b68:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000b6c:	3801      	subs	r0, #1
 8000b6e:	46e1      	mov	r9, ip
 8000b70:	e796      	b.n	8000aa0 <__udivmoddi4+0x1e4>
 8000b72:	eba7 0909 	sub.w	r9, r7, r9
 8000b76:	4449      	add	r1, r9
 8000b78:	f1a8 0c02 	sub.w	ip, r8, #2
 8000b7c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b80:	fb09 f804 	mul.w	r8, r9, r4
 8000b84:	e7db      	b.n	8000b3e <__udivmoddi4+0x282>
 8000b86:	4673      	mov	r3, lr
 8000b88:	e77f      	b.n	8000a8a <__udivmoddi4+0x1ce>
 8000b8a:	4650      	mov	r0, sl
 8000b8c:	e766      	b.n	8000a5c <__udivmoddi4+0x1a0>
 8000b8e:	4608      	mov	r0, r1
 8000b90:	e6fd      	b.n	800098e <__udivmoddi4+0xd2>
 8000b92:	443b      	add	r3, r7
 8000b94:	3a02      	subs	r2, #2
 8000b96:	e733      	b.n	8000a00 <__udivmoddi4+0x144>
 8000b98:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b9c:	443b      	add	r3, r7
 8000b9e:	e71c      	b.n	80009da <__udivmoddi4+0x11e>
 8000ba0:	4649      	mov	r1, r9
 8000ba2:	e79c      	b.n	8000ade <__udivmoddi4+0x222>
 8000ba4:	eba1 0109 	sub.w	r1, r1, r9
 8000ba8:	46c4      	mov	ip, r8
 8000baa:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bae:	fb09 f804 	mul.w	r8, r9, r4
 8000bb2:	e7c4      	b.n	8000b3e <__udivmoddi4+0x282>

08000bb4 <__aeabi_idiv0>:
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bbc:	f001 feb6 	bl	800292c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bc0:	f000 f94c 	bl	8000e5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bc4:	f000 fae0 	bl	8001188 <MX_GPIO_Init>
  MX_DMA_Init();
 8000bc8:	f000 fabe 	bl	8001148 <MX_DMA_Init>
  MX_ADC1_Init();
 8000bcc:	f000 f9b0 	bl	8000f30 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000bd0:	f000 fa0e 	bl	8000ff0 <MX_TIM3_Init>
  MX_UART5_Init();
 8000bd4:	f000 fa8e 	bl	80010f4 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) dma_buffer, 64);
 8000bd8:	2240      	movs	r2, #64	@ 0x40
 8000bda:	4991      	ldr	r1, [pc, #580]	@ (8000e20 <main+0x268>)
 8000bdc:	4891      	ldr	r0, [pc, #580]	@ (8000e24 <main+0x26c>)
 8000bde:	f001 ff7f 	bl	8002ae0 <HAL_ADC_Start_DMA>

	peso[15] = 0;  //inicialización de pesos
 8000be2:	4b91      	ldr	r3, [pc, #580]	@ (8000e28 <main+0x270>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	73da      	strb	r2, [r3, #15]
	peso[11] = peso[14] = 1;
 8000be8:	4b8f      	ldr	r3, [pc, #572]	@ (8000e28 <main+0x270>)
 8000bea:	2201      	movs	r2, #1
 8000bec:	739a      	strb	r2, [r3, #14]
 8000bee:	4b8e      	ldr	r3, [pc, #568]	@ (8000e28 <main+0x270>)
 8000bf0:	7b9a      	ldrb	r2, [r3, #14]
 8000bf2:	4b8d      	ldr	r3, [pc, #564]	@ (8000e28 <main+0x270>)
 8000bf4:	72da      	strb	r2, [r3, #11]
	peso[7] = peso[10] = peso[13] = 2;
 8000bf6:	4b8c      	ldr	r3, [pc, #560]	@ (8000e28 <main+0x270>)
 8000bf8:	2202      	movs	r2, #2
 8000bfa:	735a      	strb	r2, [r3, #13]
 8000bfc:	4b8a      	ldr	r3, [pc, #552]	@ (8000e28 <main+0x270>)
 8000bfe:	7b5a      	ldrb	r2, [r3, #13]
 8000c00:	4b89      	ldr	r3, [pc, #548]	@ (8000e28 <main+0x270>)
 8000c02:	729a      	strb	r2, [r3, #10]
 8000c04:	4b88      	ldr	r3, [pc, #544]	@ (8000e28 <main+0x270>)
 8000c06:	7a9a      	ldrb	r2, [r3, #10]
 8000c08:	4b87      	ldr	r3, [pc, #540]	@ (8000e28 <main+0x270>)
 8000c0a:	71da      	strb	r2, [r3, #7]
	peso[3] = peso[6] = peso[9] = peso[12] = 3;
 8000c0c:	4b86      	ldr	r3, [pc, #536]	@ (8000e28 <main+0x270>)
 8000c0e:	2203      	movs	r2, #3
 8000c10:	731a      	strb	r2, [r3, #12]
 8000c12:	4b85      	ldr	r3, [pc, #532]	@ (8000e28 <main+0x270>)
 8000c14:	7b1a      	ldrb	r2, [r3, #12]
 8000c16:	4b84      	ldr	r3, [pc, #528]	@ (8000e28 <main+0x270>)
 8000c18:	725a      	strb	r2, [r3, #9]
 8000c1a:	4b83      	ldr	r3, [pc, #524]	@ (8000e28 <main+0x270>)
 8000c1c:	7a5a      	ldrb	r2, [r3, #9]
 8000c1e:	4b82      	ldr	r3, [pc, #520]	@ (8000e28 <main+0x270>)
 8000c20:	719a      	strb	r2, [r3, #6]
 8000c22:	4b81      	ldr	r3, [pc, #516]	@ (8000e28 <main+0x270>)
 8000c24:	799a      	ldrb	r2, [r3, #6]
 8000c26:	4b80      	ldr	r3, [pc, #512]	@ (8000e28 <main+0x270>)
 8000c28:	70da      	strb	r2, [r3, #3]
	peso[2] = peso[5] = peso[8] = 4;
 8000c2a:	4b7f      	ldr	r3, [pc, #508]	@ (8000e28 <main+0x270>)
 8000c2c:	2204      	movs	r2, #4
 8000c2e:	721a      	strb	r2, [r3, #8]
 8000c30:	4b7d      	ldr	r3, [pc, #500]	@ (8000e28 <main+0x270>)
 8000c32:	7a1a      	ldrb	r2, [r3, #8]
 8000c34:	4b7c      	ldr	r3, [pc, #496]	@ (8000e28 <main+0x270>)
 8000c36:	715a      	strb	r2, [r3, #5]
 8000c38:	4b7b      	ldr	r3, [pc, #492]	@ (8000e28 <main+0x270>)
 8000c3a:	795a      	ldrb	r2, [r3, #5]
 8000c3c:	4b7a      	ldr	r3, [pc, #488]	@ (8000e28 <main+0x270>)
 8000c3e:	709a      	strb	r2, [r3, #2]
	peso[1] = peso[4] = 5;
 8000c40:	4b79      	ldr	r3, [pc, #484]	@ (8000e28 <main+0x270>)
 8000c42:	2205      	movs	r2, #5
 8000c44:	711a      	strb	r2, [r3, #4]
 8000c46:	4b78      	ldr	r3, [pc, #480]	@ (8000e28 <main+0x270>)
 8000c48:	791a      	ldrb	r2, [r3, #4]
 8000c4a:	4b77      	ldr	r3, [pc, #476]	@ (8000e28 <main+0x270>)
 8000c4c:	705a      	strb	r2, [r3, #1]
	peso[0] = 6;
 8000c4e:	4b76      	ldr	r3, [pc, #472]	@ (8000e28 <main+0x270>)
 8000c50:	2206      	movs	r2, #6
 8000c52:	701a      	strb	r2, [r3, #0]

	//paredes de cada casilla (8=pared en norte, 4=pared en este, 2=pared en sur, 1=pared en oeste)
	pared[0] = 6; //se suma sur y este
 8000c54:	4b75      	ldr	r3, [pc, #468]	@ (8000e2c <main+0x274>)
 8000c56:	2206      	movs	r2, #6
 8000c58:	701a      	strb	r2, [r3, #0]
	pared[1] = pared[2] = 2; //solo sur
 8000c5a:	4b74      	ldr	r3, [pc, #464]	@ (8000e2c <main+0x274>)
 8000c5c:	2202      	movs	r2, #2
 8000c5e:	709a      	strb	r2, [r3, #2]
 8000c60:	4b72      	ldr	r3, [pc, #456]	@ (8000e2c <main+0x274>)
 8000c62:	789a      	ldrb	r2, [r3, #2]
 8000c64:	4b71      	ldr	r3, [pc, #452]	@ (8000e2c <main+0x274>)
 8000c66:	705a      	strb	r2, [r3, #1]
	pared[3] = 3;  //se suma sur y oeste
 8000c68:	4b70      	ldr	r3, [pc, #448]	@ (8000e2c <main+0x274>)
 8000c6a:	2203      	movs	r2, #3
 8000c6c:	70da      	strb	r2, [r3, #3]
	pared[7] = pared[11] = 1; // solo oeste
 8000c6e:	4b6f      	ldr	r3, [pc, #444]	@ (8000e2c <main+0x274>)
 8000c70:	2201      	movs	r2, #1
 8000c72:	72da      	strb	r2, [r3, #11]
 8000c74:	4b6d      	ldr	r3, [pc, #436]	@ (8000e2c <main+0x274>)
 8000c76:	7ada      	ldrb	r2, [r3, #11]
 8000c78:	4b6c      	ldr	r3, [pc, #432]	@ (8000e2c <main+0x274>)
 8000c7a:	71da      	strb	r2, [r3, #7]
	pared[15] = 9;  //se suma norte y oeste
 8000c7c:	4b6b      	ldr	r3, [pc, #428]	@ (8000e2c <main+0x274>)
 8000c7e:	2209      	movs	r2, #9
 8000c80:	73da      	strb	r2, [r3, #15]
	pared[14] = pared[13] = 8; //solo norte
 8000c82:	4b6a      	ldr	r3, [pc, #424]	@ (8000e2c <main+0x274>)
 8000c84:	2208      	movs	r2, #8
 8000c86:	735a      	strb	r2, [r3, #13]
 8000c88:	4b68      	ldr	r3, [pc, #416]	@ (8000e2c <main+0x274>)
 8000c8a:	7b5a      	ldrb	r2, [r3, #13]
 8000c8c:	4b67      	ldr	r3, [pc, #412]	@ (8000e2c <main+0x274>)
 8000c8e:	739a      	strb	r2, [r3, #14]
	pared[12] = 12; //se suma mprte y este
 8000c90:	4b66      	ldr	r3, [pc, #408]	@ (8000e2c <main+0x274>)
 8000c92:	220c      	movs	r2, #12
 8000c94:	731a      	strb	r2, [r3, #12]
	pared[4] = pared[8] = 4; //solo este
 8000c96:	4b65      	ldr	r3, [pc, #404]	@ (8000e2c <main+0x274>)
 8000c98:	2204      	movs	r2, #4
 8000c9a:	721a      	strb	r2, [r3, #8]
 8000c9c:	4b63      	ldr	r3, [pc, #396]	@ (8000e2c <main+0x274>)
 8000c9e:	7a1a      	ldrb	r2, [r3, #8]
 8000ca0:	4b62      	ldr	r3, [pc, #392]	@ (8000e2c <main+0x274>)
 8000ca2:	711a      	strb	r2, [r3, #4]
	pared[5] = pared[6] = pared[9] = pared[10] = 0;
 8000ca4:	4b61      	ldr	r3, [pc, #388]	@ (8000e2c <main+0x274>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	729a      	strb	r2, [r3, #10]
 8000caa:	4b60      	ldr	r3, [pc, #384]	@ (8000e2c <main+0x274>)
 8000cac:	7a9a      	ldrb	r2, [r3, #10]
 8000cae:	4b5f      	ldr	r3, [pc, #380]	@ (8000e2c <main+0x274>)
 8000cb0:	725a      	strb	r2, [r3, #9]
 8000cb2:	4b5e      	ldr	r3, [pc, #376]	@ (8000e2c <main+0x274>)
 8000cb4:	7a5a      	ldrb	r2, [r3, #9]
 8000cb6:	4b5d      	ldr	r3, [pc, #372]	@ (8000e2c <main+0x274>)
 8000cb8:	719a      	strb	r2, [r3, #6]
 8000cba:	4b5c      	ldr	r3, [pc, #368]	@ (8000e2c <main+0x274>)
 8000cbc:	799a      	ldrb	r2, [r3, #6]
 8000cbe:	4b5b      	ldr	r3, [pc, #364]	@ (8000e2c <main+0x274>)
 8000cc0:	715a      	strb	r2, [r3, #5]

	girando = 0;
 8000cc2:	4b5b      	ldr	r3, [pc, #364]	@ (8000e30 <main+0x278>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(m1_izquierda_GPIO_Port, m1_izquierda_Pin, GPIO_PIN_RESET); // INICIALIZACION EN AVANZAR
 8000cc8:	2200      	movs	r2, #0
 8000cca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cce:	4859      	ldr	r0, [pc, #356]	@ (8000e34 <main+0x27c>)
 8000cd0:	f003 f98c 	bl	8003fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(m0_izquierda_GPIO_Port, m0_izquierda_Pin, GPIO_PIN_SET);
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000cda:	4856      	ldr	r0, [pc, #344]	@ (8000e34 <main+0x27c>)
 8000cdc:	f003 f986 	bl	8003fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(m1_derecha_GPIO_Port, m1_derecha_Pin, GPIO_PIN_RESET);
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ce6:	4853      	ldr	r0, [pc, #332]	@ (8000e34 <main+0x27c>)
 8000ce8:	f003 f980 	bl	8003fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(m0_derecha_GPIO_Port, m0_derecha_Pin, GPIO_PIN_SET);
 8000cec:	2201      	movs	r2, #1
 8000cee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cf2:	4850      	ldr	r0, [pc, #320]	@ (8000e34 <main+0x27c>)
 8000cf4:	f003 f97a 	bl	8003fec <HAL_GPIO_WritePin>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3); // Inicio de la modulación PWM, rueda izquierda
 8000cf8:	2108      	movs	r1, #8
 8000cfa:	484f      	ldr	r0, [pc, #316]	@ (8000e38 <main+0x280>)
 8000cfc:	f003 fee8 	bl	8004ad0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4); // Inicio de la modulación PWM, rueda derecha
 8000d00:	210c      	movs	r1, #12
 8000d02:	484d      	ldr	r0, [pc, #308]	@ (8000e38 <main+0x280>)
 8000d04:	f003 fee4 	bl	8004ad0 <HAL_TIM_PWM_Start>
	TIM3->CCR3 = v_media_izq; // rueda a velocidad media (condigurable)
 8000d08:	4b4c      	ldr	r3, [pc, #304]	@ (8000e3c <main+0x284>)
 8000d0a:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000d0e:	63da      	str	r2, [r3, #60]	@ 0x3c
	TIM3->CCR4 = v_media_der; // rueda a velocidad media
 8000d10:	4b4a      	ldr	r3, [pc, #296]	@ (8000e3c <main+0x284>)
 8000d12:	f248 42d0 	movw	r2, #34000	@ 0x84d0
 8000d16:	641a      	str	r2, [r3, #64]	@ 0x40

	HAL_GPIO_WritePin(led_verde_GPIO_Port, led_verde_Pin, GPIO_PIN_RESET);
 8000d18:	2200      	movs	r2, #0
 8000d1a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d1e:	4848      	ldr	r0, [pc, #288]	@ (8000e40 <main+0x288>)
 8000d20:	f003 f964 	bl	8003fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(led_naranja_GPIO_Port, led_naranja_Pin, GPIO_PIN_RESET);
 8000d24:	2200      	movs	r2, #0
 8000d26:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d2a:	4845      	ldr	r0, [pc, #276]	@ (8000e40 <main+0x288>)
 8000d2c:	f003 f95e 	bl	8003fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(led_rojo_GPIO_Port, led_rojo_Pin, GPIO_PIN_RESET);
 8000d30:	2200      	movs	r2, #0
 8000d32:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d36:	4842      	ldr	r0, [pc, #264]	@ (8000e40 <main+0x288>)
 8000d38:	f003 f958 	bl	8003fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(led_azul_GPIO_Port, led_azul_Pin, GPIO_PIN_RESET);
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d42:	483f      	ldr	r0, [pc, #252]	@ (8000e40 <main+0x288>)
 8000d44:	f003 f952 	bl	8003fec <HAL_GPIO_WritePin>

	prueba = 6; //Aca se elige que programa queremos que se realice
 8000d48:	4b3e      	ldr	r3, [pc, #248]	@ (8000e44 <main+0x28c>)
 8000d4a:	2206      	movs	r2, #6
 8000d4c:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		switch (prueba) {
 8000d4e:	4b3d      	ldr	r3, [pc, #244]	@ (8000e44 <main+0x28c>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	2b0c      	cmp	r3, #12
 8000d54:	d8fb      	bhi.n	8000d4e <main+0x196>
 8000d56:	a201      	add	r2, pc, #4	@ (adr r2, 8000d5c <main+0x1a4>)
 8000d58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d5c:	08000d91 	.word	0x08000d91
 8000d60:	08000d4f 	.word	0x08000d4f
 8000d64:	08000d4f 	.word	0x08000d4f
 8000d68:	08000d4f 	.word	0x08000d4f
 8000d6c:	08000d97 	.word	0x08000d97
 8000d70:	08000d9d 	.word	0x08000d9d
 8000d74:	08000da3 	.word	0x08000da3
 8000d78:	08000d4f 	.word	0x08000d4f
 8000d7c:	08000d4f 	.word	0x08000d4f
 8000d80:	08000d4f 	.word	0x08000d4f
 8000d84:	08000dc5 	.word	0x08000dc5
 8000d88:	08000e03 	.word	0x08000e03
 8000d8c:	08000e17 	.word	0x08000e17

		case 0:
			prueba_avanzar();
 8000d90:	f000 fbee 	bl	8001570 <prueba_avanzar>
			break;
 8000d94:	e043      	b.n	8000e1e <main+0x266>
		case 1:

			break;

		case 4:
			programa_principal();
 8000d96:	f000 fbf5 	bl	8001584 <programa_principal>
			break;
 8000d9a:	e040      	b.n	8000e1e <main+0x266>

		case 5:
			ajuste_automatico();
 8000d9c:	f000 fb24 	bl	80013e8 <ajuste_automatico>
			break;
 8000da0:	e03d      	b.n	8000e1e <main+0x266>

		case 6:
			sensor_izq_min = 32700;
 8000da2:	4b29      	ldr	r3, [pc, #164]	@ (8000e48 <main+0x290>)
 8000da4:	f647 72bc 	movw	r2, #32700	@ 0x7fbc
 8000da8:	801a      	strh	r2, [r3, #0]
			sensor_der_min = 32700;
 8000daa:	4b28      	ldr	r3, [pc, #160]	@ (8000e4c <main+0x294>)
 8000dac:	f647 72bc 	movw	r2, #32700	@ 0x7fbc
 8000db0:	801a      	strh	r2, [r3, #0]
			sensor_izq_max = 0;
 8000db2:	4b27      	ldr	r3, [pc, #156]	@ (8000e50 <main+0x298>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	801a      	strh	r2, [r3, #0]
			sensor_der_max = 0;
 8000db8:	4b26      	ldr	r3, [pc, #152]	@ (8000e54 <main+0x29c>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	801a      	strh	r2, [r3, #0]
			prueba = 5;
 8000dbe:	4b21      	ldr	r3, [pc, #132]	@ (8000e44 <main+0x28c>)
 8000dc0:	2205      	movs	r2, #5
 8000dc2:	701a      	strb	r2, [r3, #0]
		case 10:
			TIM3->CCR3 = 0;
 8000dc4:	4b1d      	ldr	r3, [pc, #116]	@ (8000e3c <main+0x284>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	63da      	str	r2, [r3, #60]	@ 0x3c
			TIM3->CCR4 = 0;
 8000dca:	4b1c      	ldr	r3, [pc, #112]	@ (8000e3c <main+0x284>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	641a      	str	r2, [r3, #64]	@ 0x40
			HAL_GPIO_WritePin(led_verde_GPIO_Port, led_verde_Pin, GPIO_PIN_SET);
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000dd6:	481a      	ldr	r0, [pc, #104]	@ (8000e40 <main+0x288>)
 8000dd8:	f003 f908 	bl	8003fec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(led_naranja_GPIO_Port, led_naranja_Pin, GPIO_PIN_SET);
 8000ddc:	2201      	movs	r2, #1
 8000dde:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000de2:	4817      	ldr	r0, [pc, #92]	@ (8000e40 <main+0x288>)
 8000de4:	f003 f902 	bl	8003fec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(led_rojo_GPIO_Port, led_rojo_Pin, GPIO_PIN_SET);
 8000de8:	2201      	movs	r2, #1
 8000dea:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000dee:	4814      	ldr	r0, [pc, #80]	@ (8000e40 <main+0x288>)
 8000df0:	f003 f8fc 	bl	8003fec <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(led_azul_GPIO_Port, led_azul_Pin, GPIO_PIN_SET);
 8000df4:	2201      	movs	r2, #1
 8000df6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000dfa:	4811      	ldr	r0, [pc, #68]	@ (8000e40 <main+0x288>)
 8000dfc:	f003 f8f6 	bl	8003fec <HAL_GPIO_WritePin>
			break;
 8000e00:	e00d      	b.n	8000e1e <main+0x266>
		case 11:
			contador_casillas = contador_casillas - 1;
 8000e02:	4b15      	ldr	r3, [pc, #84]	@ (8000e58 <main+0x2a0>)
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	3b01      	subs	r3, #1
 8000e08:	b2da      	uxtb	r2, r3
 8000e0a:	4b13      	ldr	r3, [pc, #76]	@ (8000e58 <main+0x2a0>)
 8000e0c:	701a      	strb	r2, [r3, #0]
			prueba = 12;
 8000e0e:	4b0d      	ldr	r3, [pc, #52]	@ (8000e44 <main+0x28c>)
 8000e10:	220c      	movs	r2, #12
 8000e12:	701a      	strb	r2, [r3, #0]
			break;
 8000e14:	e003      	b.n	8000e1e <main+0x266>
		case 12:
			de_reversa_mami();
 8000e16:	f000 fa77 	bl	8001308 <de_reversa_mami>
			break;
 8000e1a:	bf00      	nop
 8000e1c:	e797      	b.n	8000d4e <main+0x196>
		switch (prueba) {
 8000e1e:	e796      	b.n	8000d4e <main+0x196>
 8000e20:	2000022c 	.word	0x2000022c
 8000e24:	20000080 	.word	0x20000080
 8000e28:	200001cc 	.word	0x200001cc
 8000e2c:	200001dc 	.word	0x200001dc
 8000e30:	20000218 	.word	0x20000218
 8000e34:	40020400 	.word	0x40020400
 8000e38:	20000128 	.word	0x20000128
 8000e3c:	40000400 	.word	0x40000400
 8000e40:	40020c00 	.word	0x40020c00
 8000e44:	200001ed 	.word	0x200001ed
 8000e48:	20000002 	.word	0x20000002
 8000e4c:	20000004 	.word	0x20000004
 8000e50:	200001f0 	.word	0x200001f0
 8000e54:	200001f2 	.word	0x200001f2
 8000e58:	200001ec 	.word	0x200001ec

08000e5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b094      	sub	sp, #80	@ 0x50
 8000e60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e62:	f107 0320 	add.w	r3, r7, #32
 8000e66:	2230      	movs	r2, #48	@ 0x30
 8000e68:	2100      	movs	r1, #0
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f005 fc4e 	bl	800670c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e70:	f107 030c 	add.w	r3, r7, #12
 8000e74:	2200      	movs	r2, #0
 8000e76:	601a      	str	r2, [r3, #0]
 8000e78:	605a      	str	r2, [r3, #4]
 8000e7a:	609a      	str	r2, [r3, #8]
 8000e7c:	60da      	str	r2, [r3, #12]
 8000e7e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e80:	2300      	movs	r3, #0
 8000e82:	60bb      	str	r3, [r7, #8]
 8000e84:	4b28      	ldr	r3, [pc, #160]	@ (8000f28 <SystemClock_Config+0xcc>)
 8000e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e88:	4a27      	ldr	r2, [pc, #156]	@ (8000f28 <SystemClock_Config+0xcc>)
 8000e8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e8e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e90:	4b25      	ldr	r3, [pc, #148]	@ (8000f28 <SystemClock_Config+0xcc>)
 8000e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e98:	60bb      	str	r3, [r7, #8]
 8000e9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	607b      	str	r3, [r7, #4]
 8000ea0:	4b22      	ldr	r3, [pc, #136]	@ (8000f2c <SystemClock_Config+0xd0>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a21      	ldr	r2, [pc, #132]	@ (8000f2c <SystemClock_Config+0xd0>)
 8000ea6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000eaa:	6013      	str	r3, [r2, #0]
 8000eac:	4b1f      	ldr	r3, [pc, #124]	@ (8000f2c <SystemClock_Config+0xd0>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000eb4:	607b      	str	r3, [r7, #4]
 8000eb6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000eb8:	2302      	movs	r3, #2
 8000eba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ec0:	2310      	movs	r3, #16
 8000ec2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000ecc:	2308      	movs	r3, #8
 8000ece:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000ed0:	2332      	movs	r3, #50	@ 0x32
 8000ed2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000ed4:	2304      	movs	r3, #4
 8000ed6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000ed8:	2307      	movs	r3, #7
 8000eda:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000edc:	f107 0320 	add.w	r3, r7, #32
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f003 f8b5 	bl	8004050 <HAL_RCC_OscConfig>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000eec:	f001 faec 	bl	80024c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ef0:	230f      	movs	r3, #15
 8000ef2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000efc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000f00:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f06:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f08:	f107 030c 	add.w	r3, r7, #12
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f003 fb16 	bl	8004540 <HAL_RCC_ClockConfig>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d001      	beq.n	8000f1e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000f1a:	f001 fad5 	bl	80024c8 <Error_Handler>
  }
}
 8000f1e:	bf00      	nop
 8000f20:	3750      	adds	r7, #80	@ 0x50
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	40023800 	.word	0x40023800
 8000f2c:	40007000 	.word	0x40007000

08000f30 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b084      	sub	sp, #16
 8000f34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f36:	463b      	mov	r3, r7
 8000f38:	2200      	movs	r2, #0
 8000f3a:	601a      	str	r2, [r3, #0]
 8000f3c:	605a      	str	r2, [r3, #4]
 8000f3e:	609a      	str	r2, [r3, #8]
 8000f40:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f42:	4b28      	ldr	r3, [pc, #160]	@ (8000fe4 <MX_ADC1_Init+0xb4>)
 8000f44:	4a28      	ldr	r2, [pc, #160]	@ (8000fe8 <MX_ADC1_Init+0xb8>)
 8000f46:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000f48:	4b26      	ldr	r3, [pc, #152]	@ (8000fe4 <MX_ADC1_Init+0xb4>)
 8000f4a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000f4e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f50:	4b24      	ldr	r3, [pc, #144]	@ (8000fe4 <MX_ADC1_Init+0xb4>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000f56:	4b23      	ldr	r3, [pc, #140]	@ (8000fe4 <MX_ADC1_Init+0xb4>)
 8000f58:	2201      	movs	r2, #1
 8000f5a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f5c:	4b21      	ldr	r3, [pc, #132]	@ (8000fe4 <MX_ADC1_Init+0xb4>)
 8000f5e:	2201      	movs	r2, #1
 8000f60:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f62:	4b20      	ldr	r3, [pc, #128]	@ (8000fe4 <MX_ADC1_Init+0xb4>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f6a:	4b1e      	ldr	r3, [pc, #120]	@ (8000fe4 <MX_ADC1_Init+0xb4>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f70:	4b1c      	ldr	r3, [pc, #112]	@ (8000fe4 <MX_ADC1_Init+0xb4>)
 8000f72:	4a1e      	ldr	r2, [pc, #120]	@ (8000fec <MX_ADC1_Init+0xbc>)
 8000f74:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f76:	4b1b      	ldr	r3, [pc, #108]	@ (8000fe4 <MX_ADC1_Init+0xb4>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000f7c:	4b19      	ldr	r3, [pc, #100]	@ (8000fe4 <MX_ADC1_Init+0xb4>)
 8000f7e:	2202      	movs	r2, #2
 8000f80:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f82:	4b18      	ldr	r3, [pc, #96]	@ (8000fe4 <MX_ADC1_Init+0xb4>)
 8000f84:	2201      	movs	r2, #1
 8000f86:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000f8a:	4b16      	ldr	r3, [pc, #88]	@ (8000fe4 <MX_ADC1_Init+0xb4>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f90:	4814      	ldr	r0, [pc, #80]	@ (8000fe4 <MX_ADC1_Init+0xb4>)
 8000f92:	f001 fd61 	bl	8002a58 <HAL_ADC_Init>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f9c:	f001 fa94 	bl	80024c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000fa0:	2309      	movs	r3, #9
 8000fa2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fac:	463b      	mov	r3, r7
 8000fae:	4619      	mov	r1, r3
 8000fb0:	480c      	ldr	r0, [pc, #48]	@ (8000fe4 <MX_ADC1_Init+0xb4>)
 8000fb2:	f001 feb3 	bl	8002d1c <HAL_ADC_ConfigChannel>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000fbc:	f001 fa84 	bl	80024c8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000fc0:	2308      	movs	r3, #8
 8000fc2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fc8:	463b      	mov	r3, r7
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4805      	ldr	r0, [pc, #20]	@ (8000fe4 <MX_ADC1_Init+0xb4>)
 8000fce:	f001 fea5 	bl	8002d1c <HAL_ADC_ConfigChannel>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000fd8:	f001 fa76 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20000080 	.word	0x20000080
 8000fe8:	40012000 	.word	0x40012000
 8000fec:	0f000001 	.word	0x0f000001

08000ff0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b08e      	sub	sp, #56	@ 0x38
 8000ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ff6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	601a      	str	r2, [r3, #0]
 8000ffe:	605a      	str	r2, [r3, #4]
 8001000:	609a      	str	r2, [r3, #8]
 8001002:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001004:	f107 0320 	add.w	r3, r7, #32
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800100e:	1d3b      	adds	r3, r7, #4
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	605a      	str	r2, [r3, #4]
 8001016:	609a      	str	r2, [r3, #8]
 8001018:	60da      	str	r2, [r3, #12]
 800101a:	611a      	str	r2, [r3, #16]
 800101c:	615a      	str	r2, [r3, #20]
 800101e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001020:	4b32      	ldr	r3, [pc, #200]	@ (80010ec <MX_TIM3_Init+0xfc>)
 8001022:	4a33      	ldr	r2, [pc, #204]	@ (80010f0 <MX_TIM3_Init+0x100>)
 8001024:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001026:	4b31      	ldr	r3, [pc, #196]	@ (80010ec <MX_TIM3_Init+0xfc>)
 8001028:	2200      	movs	r2, #0
 800102a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800102c:	4b2f      	ldr	r3, [pc, #188]	@ (80010ec <MX_TIM3_Init+0xfc>)
 800102e:	2200      	movs	r2, #0
 8001030:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 63999;
 8001032:	4b2e      	ldr	r3, [pc, #184]	@ (80010ec <MX_TIM3_Init+0xfc>)
 8001034:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 8001038:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800103a:	4b2c      	ldr	r3, [pc, #176]	@ (80010ec <MX_TIM3_Init+0xfc>)
 800103c:	2200      	movs	r2, #0
 800103e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001040:	4b2a      	ldr	r3, [pc, #168]	@ (80010ec <MX_TIM3_Init+0xfc>)
 8001042:	2200      	movs	r2, #0
 8001044:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001046:	4829      	ldr	r0, [pc, #164]	@ (80010ec <MX_TIM3_Init+0xfc>)
 8001048:	f003 fc9a 	bl	8004980 <HAL_TIM_Base_Init>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001052:	f001 fa39 	bl	80024c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001056:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800105a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800105c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001060:	4619      	mov	r1, r3
 8001062:	4822      	ldr	r0, [pc, #136]	@ (80010ec <MX_TIM3_Init+0xfc>)
 8001064:	f003 febe 	bl	8004de4 <HAL_TIM_ConfigClockSource>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800106e:	f001 fa2b 	bl	80024c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001072:	481e      	ldr	r0, [pc, #120]	@ (80010ec <MX_TIM3_Init+0xfc>)
 8001074:	f003 fcd3 	bl	8004a1e <HAL_TIM_PWM_Init>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800107e:	f001 fa23 	bl	80024c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001082:	2300      	movs	r3, #0
 8001084:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001086:	2300      	movs	r3, #0
 8001088:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800108a:	f107 0320 	add.w	r3, r7, #32
 800108e:	4619      	mov	r1, r3
 8001090:	4816      	ldr	r0, [pc, #88]	@ (80010ec <MX_TIM3_Init+0xfc>)
 8001092:	f004 fa85 	bl	80055a0 <HAL_TIMEx_MasterConfigSynchronization>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800109c:	f001 fa14 	bl	80024c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010a0:	2360      	movs	r3, #96	@ 0x60
 80010a2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80010a4:	2300      	movs	r3, #0
 80010a6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010a8:	2300      	movs	r3, #0
 80010aa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010ac:	2300      	movs	r3, #0
 80010ae:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80010b0:	1d3b      	adds	r3, r7, #4
 80010b2:	2208      	movs	r2, #8
 80010b4:	4619      	mov	r1, r3
 80010b6:	480d      	ldr	r0, [pc, #52]	@ (80010ec <MX_TIM3_Init+0xfc>)
 80010b8:	f003 fdd2 	bl	8004c60 <HAL_TIM_PWM_ConfigChannel>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80010c2:	f001 fa01 	bl	80024c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80010c6:	1d3b      	adds	r3, r7, #4
 80010c8:	220c      	movs	r2, #12
 80010ca:	4619      	mov	r1, r3
 80010cc:	4807      	ldr	r0, [pc, #28]	@ (80010ec <MX_TIM3_Init+0xfc>)
 80010ce:	f003 fdc7 	bl	8004c60 <HAL_TIM_PWM_ConfigChannel>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80010d8:	f001 f9f6 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80010dc:	4803      	ldr	r0, [pc, #12]	@ (80010ec <MX_TIM3_Init+0xfc>)
 80010de:	f001 fabb 	bl	8002658 <HAL_TIM_MspPostInit>

}
 80010e2:	bf00      	nop
 80010e4:	3738      	adds	r7, #56	@ 0x38
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20000128 	.word	0x20000128
 80010f0:	40000400 	.word	0x40000400

080010f4 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80010f8:	4b11      	ldr	r3, [pc, #68]	@ (8001140 <MX_UART5_Init+0x4c>)
 80010fa:	4a12      	ldr	r2, [pc, #72]	@ (8001144 <MX_UART5_Init+0x50>)
 80010fc:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80010fe:	4b10      	ldr	r3, [pc, #64]	@ (8001140 <MX_UART5_Init+0x4c>)
 8001100:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001104:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001106:	4b0e      	ldr	r3, [pc, #56]	@ (8001140 <MX_UART5_Init+0x4c>)
 8001108:	2200      	movs	r2, #0
 800110a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800110c:	4b0c      	ldr	r3, [pc, #48]	@ (8001140 <MX_UART5_Init+0x4c>)
 800110e:	2200      	movs	r2, #0
 8001110:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001112:	4b0b      	ldr	r3, [pc, #44]	@ (8001140 <MX_UART5_Init+0x4c>)
 8001114:	2200      	movs	r2, #0
 8001116:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001118:	4b09      	ldr	r3, [pc, #36]	@ (8001140 <MX_UART5_Init+0x4c>)
 800111a:	220c      	movs	r2, #12
 800111c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800111e:	4b08      	ldr	r3, [pc, #32]	@ (8001140 <MX_UART5_Init+0x4c>)
 8001120:	2200      	movs	r2, #0
 8001122:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001124:	4b06      	ldr	r3, [pc, #24]	@ (8001140 <MX_UART5_Init+0x4c>)
 8001126:	2200      	movs	r2, #0
 8001128:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800112a:	4805      	ldr	r0, [pc, #20]	@ (8001140 <MX_UART5_Init+0x4c>)
 800112c:	f004 fab4 	bl	8005698 <HAL_UART_Init>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8001136:	f001 f9c7 	bl	80024c8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	20000170 	.word	0x20000170
 8001144:	40005000 	.word	0x40005000

08001148 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800114e:	2300      	movs	r3, #0
 8001150:	607b      	str	r3, [r7, #4]
 8001152:	4b0c      	ldr	r3, [pc, #48]	@ (8001184 <MX_DMA_Init+0x3c>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001156:	4a0b      	ldr	r2, [pc, #44]	@ (8001184 <MX_DMA_Init+0x3c>)
 8001158:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800115c:	6313      	str	r3, [r2, #48]	@ 0x30
 800115e:	4b09      	ldr	r3, [pc, #36]	@ (8001184 <MX_DMA_Init+0x3c>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001162:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001166:	607b      	str	r3, [r7, #4]
 8001168:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800116a:	2200      	movs	r2, #0
 800116c:	2100      	movs	r1, #0
 800116e:	2038      	movs	r0, #56	@ 0x38
 8001170:	f002 f94f 	bl	8003412 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001174:	2038      	movs	r0, #56	@ 0x38
 8001176:	f002 f968 	bl	800344a <HAL_NVIC_EnableIRQ>

}
 800117a:	bf00      	nop
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	40023800 	.word	0x40023800

08001188 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b08a      	sub	sp, #40	@ 0x28
 800118c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800118e:	f107 0314 	add.w	r3, r7, #20
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	605a      	str	r2, [r3, #4]
 8001198:	609a      	str	r2, [r3, #8]
 800119a:	60da      	str	r2, [r3, #12]
 800119c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800119e:	2300      	movs	r3, #0
 80011a0:	613b      	str	r3, [r7, #16]
 80011a2:	4b53      	ldr	r3, [pc, #332]	@ (80012f0 <MX_GPIO_Init+0x168>)
 80011a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a6:	4a52      	ldr	r2, [pc, #328]	@ (80012f0 <MX_GPIO_Init+0x168>)
 80011a8:	f043 0310 	orr.w	r3, r3, #16
 80011ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ae:	4b50      	ldr	r3, [pc, #320]	@ (80012f0 <MX_GPIO_Init+0x168>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b2:	f003 0310 	and.w	r3, r3, #16
 80011b6:	613b      	str	r3, [r7, #16]
 80011b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ba:	2300      	movs	r3, #0
 80011bc:	60fb      	str	r3, [r7, #12]
 80011be:	4b4c      	ldr	r3, [pc, #304]	@ (80012f0 <MX_GPIO_Init+0x168>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c2:	4a4b      	ldr	r2, [pc, #300]	@ (80012f0 <MX_GPIO_Init+0x168>)
 80011c4:	f043 0301 	orr.w	r3, r3, #1
 80011c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ca:	4b49      	ldr	r3, [pc, #292]	@ (80012f0 <MX_GPIO_Init+0x168>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ce:	f003 0301 	and.w	r3, r3, #1
 80011d2:	60fb      	str	r3, [r7, #12]
 80011d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011d6:	2300      	movs	r3, #0
 80011d8:	60bb      	str	r3, [r7, #8]
 80011da:	4b45      	ldr	r3, [pc, #276]	@ (80012f0 <MX_GPIO_Init+0x168>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011de:	4a44      	ldr	r2, [pc, #272]	@ (80012f0 <MX_GPIO_Init+0x168>)
 80011e0:	f043 0302 	orr.w	r3, r3, #2
 80011e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011e6:	4b42      	ldr	r3, [pc, #264]	@ (80012f0 <MX_GPIO_Init+0x168>)
 80011e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ea:	f003 0302 	and.w	r3, r3, #2
 80011ee:	60bb      	str	r3, [r7, #8]
 80011f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011f2:	2300      	movs	r3, #0
 80011f4:	607b      	str	r3, [r7, #4]
 80011f6:	4b3e      	ldr	r3, [pc, #248]	@ (80012f0 <MX_GPIO_Init+0x168>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fa:	4a3d      	ldr	r2, [pc, #244]	@ (80012f0 <MX_GPIO_Init+0x168>)
 80011fc:	f043 0308 	orr.w	r3, r3, #8
 8001200:	6313      	str	r3, [r2, #48]	@ 0x30
 8001202:	4b3b      	ldr	r3, [pc, #236]	@ (80012f0 <MX_GPIO_Init+0x168>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001206:	f003 0308 	and.w	r3, r3, #8
 800120a:	607b      	str	r3, [r7, #4]
 800120c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800120e:	2300      	movs	r3, #0
 8001210:	603b      	str	r3, [r7, #0]
 8001212:	4b37      	ldr	r3, [pc, #220]	@ (80012f0 <MX_GPIO_Init+0x168>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001216:	4a36      	ldr	r2, [pc, #216]	@ (80012f0 <MX_GPIO_Init+0x168>)
 8001218:	f043 0304 	orr.w	r3, r3, #4
 800121c:	6313      	str	r3, [r2, #48]	@ 0x30
 800121e:	4b34      	ldr	r3, [pc, #208]	@ (80012f0 <MX_GPIO_Init+0x168>)
 8001220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001222:	f003 0304 	and.w	r3, r3, #4
 8001226:	603b      	str	r3, [r7, #0]
 8001228:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800122a:	2200      	movs	r2, #0
 800122c:	2108      	movs	r1, #8
 800122e:	4831      	ldr	r0, [pc, #196]	@ (80012f4 <MX_GPIO_Init+0x16c>)
 8001230:	f002 fedc 	bl	8003fec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, m0_izquierda_Pin|m1_izquierda_Pin|m0_derecha_Pin|m1_derecha_Pin, GPIO_PIN_RESET);
 8001234:	2200      	movs	r2, #0
 8001236:	f44f 41f0 	mov.w	r1, #30720	@ 0x7800
 800123a:	482f      	ldr	r0, [pc, #188]	@ (80012f8 <MX_GPIO_Init+0x170>)
 800123c:	f002 fed6 	bl	8003fec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, led_verde_Pin|led_naranja_Pin|led_rojo_Pin|led_azul_Pin, GPIO_PIN_RESET);
 8001240:	2200      	movs	r2, #0
 8001242:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001246:	482d      	ldr	r0, [pc, #180]	@ (80012fc <MX_GPIO_Init+0x174>)
 8001248:	f002 fed0 	bl	8003fec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800124c:	2308      	movs	r3, #8
 800124e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001250:	2301      	movs	r3, #1
 8001252:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001254:	2300      	movs	r3, #0
 8001256:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001258:	2300      	movs	r3, #0
 800125a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800125c:	f107 0314 	add.w	r3, r7, #20
 8001260:	4619      	mov	r1, r3
 8001262:	4824      	ldr	r0, [pc, #144]	@ (80012f4 <MX_GPIO_Init+0x16c>)
 8001264:	f002 fd0e 	bl	8003c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : boton_Pin */
  GPIO_InitStruct.Pin = boton_Pin;
 8001268:	2301      	movs	r3, #1
 800126a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800126c:	2300      	movs	r3, #0
 800126e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001270:	2300      	movs	r3, #0
 8001272:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(boton_GPIO_Port, &GPIO_InitStruct);
 8001274:	f107 0314 	add.w	r3, r7, #20
 8001278:	4619      	mov	r1, r3
 800127a:	4821      	ldr	r0, [pc, #132]	@ (8001300 <MX_GPIO_Init+0x178>)
 800127c:	f002 fd02 	bl	8003c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : m0_izquierda_Pin m1_izquierda_Pin m0_derecha_Pin m1_derecha_Pin */
  GPIO_InitStruct.Pin = m0_izquierda_Pin|m1_izquierda_Pin|m0_derecha_Pin|m1_derecha_Pin;
 8001280:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8001284:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001286:	2301      	movs	r3, #1
 8001288:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128a:	2300      	movs	r3, #0
 800128c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128e:	2300      	movs	r3, #0
 8001290:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001292:	f107 0314 	add.w	r3, r7, #20
 8001296:	4619      	mov	r1, r3
 8001298:	4817      	ldr	r0, [pc, #92]	@ (80012f8 <MX_GPIO_Init+0x170>)
 800129a:	f002 fcf3 	bl	8003c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : led_verde_Pin led_naranja_Pin led_rojo_Pin led_azul_Pin */
  GPIO_InitStruct.Pin = led_verde_Pin|led_naranja_Pin|led_rojo_Pin|led_azul_Pin;
 800129e:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80012a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a4:	2301      	movs	r3, #1
 80012a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a8:	2300      	movs	r3, #0
 80012aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ac:	2300      	movs	r3, #0
 80012ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012b0:	f107 0314 	add.w	r3, r7, #20
 80012b4:	4619      	mov	r1, r3
 80012b6:	4811      	ldr	r0, [pc, #68]	@ (80012fc <MX_GPIO_Init+0x174>)
 80012b8:	f002 fce4 	bl	8003c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : sensor_frontal_Pin sensor_linea_Pin */
  GPIO_InitStruct.Pin = sensor_frontal_Pin|sensor_linea_Pin;
 80012bc:	23c0      	movs	r3, #192	@ 0xc0
 80012be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80012c0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80012c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c6:	2300      	movs	r3, #0
 80012c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012ca:	f107 0314 	add.w	r3, r7, #20
 80012ce:	4619      	mov	r1, r3
 80012d0:	480c      	ldr	r0, [pc, #48]	@ (8001304 <MX_GPIO_Init+0x17c>)
 80012d2:	f002 fcd7 	bl	8003c84 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80012d6:	2200      	movs	r2, #0
 80012d8:	2100      	movs	r1, #0
 80012da:	2017      	movs	r0, #23
 80012dc:	f002 f899 	bl	8003412 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80012e0:	2017      	movs	r0, #23
 80012e2:	f002 f8b2 	bl	800344a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80012e6:	bf00      	nop
 80012e8:	3728      	adds	r7, #40	@ 0x28
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	40023800 	.word	0x40023800
 80012f4:	40021000 	.word	0x40021000
 80012f8:	40020400 	.word	0x40020400
 80012fc:	40020c00 	.word	0x40020c00
 8001300:	40020000 	.word	0x40020000
 8001304:	40020800 	.word	0x40020800

08001308 <de_reversa_mami>:

/* USER CODE BEGIN 4 */

void de_reversa_mami(void) {//codigo para ir de la casilla 15 a la 0... muy chiche
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0

	if (solicitud_linea == 1) { //cambio de casilla
 800130c:	4b2a      	ldr	r3, [pc, #168]	@ (80013b8 <de_reversa_mami+0xb0>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	b2db      	uxtb	r3, r3
 8001312:	2b01      	cmp	r3, #1
 8001314:	d13f      	bne.n	8001396 <de_reversa_mami+0x8e>
		contador_giros = 0;
 8001316:	4b29      	ldr	r3, [pc, #164]	@ (80013bc <de_reversa_mami+0xb4>)
 8001318:	2200      	movs	r2, #0
 800131a:	701a      	strb	r2, [r3, #0]
		ubicacion = act_ubicacion(ubicacion, orientacion_actual);
 800131c:	4b28      	ldr	r3, [pc, #160]	@ (80013c0 <de_reversa_mami+0xb8>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	4a28      	ldr	r2, [pc, #160]	@ (80013c4 <de_reversa_mami+0xbc>)
 8001322:	7812      	ldrb	r2, [r2, #0]
 8001324:	4611      	mov	r1, r2
 8001326:	4618      	mov	r0, r3
 8001328:	f000 fa68 	bl	80017fc <act_ubicacion>
 800132c:	4603      	mov	r3, r0
 800132e:	461a      	mov	r2, r3
 8001330:	4b23      	ldr	r3, [pc, #140]	@ (80013c0 <de_reversa_mami+0xb8>)
 8001332:	701a      	strb	r2, [r3, #0]
		casilla_n = camino_solucion[contador_casillas]; //calcula la casilla a la que hay q ir
 8001334:	4b24      	ldr	r3, [pc, #144]	@ (80013c8 <de_reversa_mami+0xc0>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	461a      	mov	r2, r3
 800133a:	4b24      	ldr	r3, [pc, #144]	@ (80013cc <de_reversa_mami+0xc4>)
 800133c:	5c9a      	ldrb	r2, [r3, r2]
 800133e:	4b24      	ldr	r3, [pc, #144]	@ (80013d0 <de_reversa_mami+0xc8>)
 8001340:	701a      	strb	r2, [r3, #0]
		orientacion_futura = obtener_orientacion_futura(ubicacion, casilla_n); //obtiene a la orientacion a la que hay que ir con la ubicacion actual y casilla n
 8001342:	4b1f      	ldr	r3, [pc, #124]	@ (80013c0 <de_reversa_mami+0xb8>)
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	4a22      	ldr	r2, [pc, #136]	@ (80013d0 <de_reversa_mami+0xc8>)
 8001348:	7812      	ldrb	r2, [r2, #0]
 800134a:	4611      	mov	r1, r2
 800134c:	4618      	mov	r0, r3
 800134e:	f000 f9f7 	bl	8001740 <obtener_orientacion_futura>
 8001352:	4603      	mov	r3, r0
 8001354:	461a      	mov	r2, r3
 8001356:	4b1f      	ldr	r3, [pc, #124]	@ (80013d4 <de_reversa_mami+0xcc>)
 8001358:	701a      	strb	r2, [r3, #0]
		giro = obtenerGiro(orientacion_actual, orientacion_futura); //con la orientacion futura (orientación q quiero) y la orientacion actual que giro debo realizar
 800135a:	4b1a      	ldr	r3, [pc, #104]	@ (80013c4 <de_reversa_mami+0xbc>)
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	4a1d      	ldr	r2, [pc, #116]	@ (80013d4 <de_reversa_mami+0xcc>)
 8001360:	7812      	ldrb	r2, [r2, #0]
 8001362:	4611      	mov	r1, r2
 8001364:	4618      	mov	r0, r3
 8001366:	f000 fa17 	bl	8001798 <obtenerGiro>
 800136a:	4603      	mov	r3, r0
 800136c:	461a      	mov	r2, r3
 800136e:	4b1a      	ldr	r3, [pc, #104]	@ (80013d8 <de_reversa_mami+0xd0>)
 8001370:	701a      	strb	r2, [r3, #0]
		orientacion_actual = orientacion_futura;  //actualizo la orientación
 8001372:	4b18      	ldr	r3, [pc, #96]	@ (80013d4 <de_reversa_mami+0xcc>)
 8001374:	781a      	ldrb	r2, [r3, #0]
 8001376:	4b13      	ldr	r3, [pc, #76]	@ (80013c4 <de_reversa_mami+0xbc>)
 8001378:	701a      	strb	r2, [r3, #0]
		ejecutarGiro(giro); //giro y me voy del if
 800137a:	4b17      	ldr	r3, [pc, #92]	@ (80013d8 <de_reversa_mami+0xd0>)
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	4618      	mov	r0, r3
 8001380:	f000 fb82 	bl	8001a88 <ejecutarGiro>
		contador_casillas = contador_casillas - 1;
 8001384:	4b10      	ldr	r3, [pc, #64]	@ (80013c8 <de_reversa_mami+0xc0>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	3b01      	subs	r3, #1
 800138a:	b2da      	uxtb	r2, r3
 800138c:	4b0e      	ldr	r3, [pc, #56]	@ (80013c8 <de_reversa_mami+0xc0>)
 800138e:	701a      	strb	r2, [r3, #0]
		solicitud_linea = 0;
 8001390:	4b09      	ldr	r3, [pc, #36]	@ (80013b8 <de_reversa_mami+0xb0>)
 8001392:	2200      	movs	r2, #0
 8001394:	701a      	strb	r2, [r3, #0]
	}
	if (filtrado_linea == 1) {
 8001396:	4b11      	ldr	r3, [pc, #68]	@ (80013dc <de_reversa_mami+0xd4>)
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	b2db      	uxtb	r3, r3
 800139c:	2b01      	cmp	r3, #1
 800139e:	d101      	bne.n	80013a4 <de_reversa_mami+0x9c>
		filtrado_linea_funcion();
 80013a0:	f001 f808 	bl	80023b4 <filtrado_linea_funcion>
	}
	if (ubicacion == 0)
 80013a4:	4b06      	ldr	r3, [pc, #24]	@ (80013c0 <de_reversa_mami+0xb8>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d102      	bne.n	80013b2 <de_reversa_mami+0xaa>
		prueba = 10;
 80013ac:	4b0c      	ldr	r3, [pc, #48]	@ (80013e0 <de_reversa_mami+0xd8>)
 80013ae:	220a      	movs	r2, #10
 80013b0:	701a      	strb	r2, [r3, #0]
}
 80013b2:	bf00      	nop
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	20000228 	.word	0x20000228
 80013bc:	200001ee 	.word	0x200001ee
 80013c0:	200001c8 	.word	0x200001c8
 80013c4:	200001c9 	.word	0x200001c9
 80013c8:	200001ec 	.word	0x200001ec
 80013cc:	200001f8 	.word	0x200001f8
 80013d0:	20000000 	.word	0x20000000
 80013d4:	200001ca 	.word	0x200001ca
 80013d8:	200001cb 	.word	0x200001cb
 80013dc:	20000229 	.word	0x20000229
 80013e0:	200001ed 	.word	0x200001ed
 80013e4:	00000000 	.word	0x00000000

080013e8 <ajuste_automatico>:
void ajuste_automatico(void) {
 80013e8:	b5b0      	push	{r4, r5, r7, lr}
 80013ea:	af00      	add	r7, sp, #0
	if ((sensor_der_min == 0) || (sensor_izq_min == 0)) {
 80013ec:	4b56      	ldr	r3, [pc, #344]	@ (8001548 <ajuste_automatico+0x160>)
 80013ee:	881b      	ldrh	r3, [r3, #0]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d003      	beq.n	80013fc <ajuste_automatico+0x14>
 80013f4:	4b55      	ldr	r3, [pc, #340]	@ (800154c <ajuste_automatico+0x164>)
 80013f6:	881b      	ldrh	r3, [r3, #0]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d107      	bne.n	800140c <ajuste_automatico+0x24>
		sensor_der_min = 32000;
 80013fc:	4b52      	ldr	r3, [pc, #328]	@ (8001548 <ajuste_automatico+0x160>)
 80013fe:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001402:	801a      	strh	r2, [r3, #0]
		sensor_izq_min = 32000;
 8001404:	4b51      	ldr	r3, [pc, #324]	@ (800154c <ajuste_automatico+0x164>)
 8001406:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800140a:	801a      	strh	r2, [r3, #0]
	}
	if (sensor_der_min > sensor_der_avg) {
 800140c:	4b4e      	ldr	r3, [pc, #312]	@ (8001548 <ajuste_automatico+0x160>)
 800140e:	881a      	ldrh	r2, [r3, #0]
 8001410:	4b4f      	ldr	r3, [pc, #316]	@ (8001550 <ajuste_automatico+0x168>)
 8001412:	881b      	ldrh	r3, [r3, #0]
 8001414:	b29b      	uxth	r3, r3
 8001416:	429a      	cmp	r2, r3
 8001418:	d904      	bls.n	8001424 <ajuste_automatico+0x3c>
		sensor_der_min = sensor_der_avg;
 800141a:	4b4d      	ldr	r3, [pc, #308]	@ (8001550 <ajuste_automatico+0x168>)
 800141c:	881b      	ldrh	r3, [r3, #0]
 800141e:	b29a      	uxth	r2, r3
 8001420:	4b49      	ldr	r3, [pc, #292]	@ (8001548 <ajuste_automatico+0x160>)
 8001422:	801a      	strh	r2, [r3, #0]
	}
	if (sensor_izq_min > sensor_izq_avg) {
 8001424:	4b49      	ldr	r3, [pc, #292]	@ (800154c <ajuste_automatico+0x164>)
 8001426:	881a      	ldrh	r2, [r3, #0]
 8001428:	4b4a      	ldr	r3, [pc, #296]	@ (8001554 <ajuste_automatico+0x16c>)
 800142a:	881b      	ldrh	r3, [r3, #0]
 800142c:	b29b      	uxth	r3, r3
 800142e:	429a      	cmp	r2, r3
 8001430:	d904      	bls.n	800143c <ajuste_automatico+0x54>
		sensor_izq_min = sensor_izq_avg;
 8001432:	4b48      	ldr	r3, [pc, #288]	@ (8001554 <ajuste_automatico+0x16c>)
 8001434:	881b      	ldrh	r3, [r3, #0]
 8001436:	b29a      	uxth	r2, r3
 8001438:	4b44      	ldr	r3, [pc, #272]	@ (800154c <ajuste_automatico+0x164>)
 800143a:	801a      	strh	r2, [r3, #0]
	}
	if (sensor_der_max < sensor_der_avg) {
 800143c:	4b46      	ldr	r3, [pc, #280]	@ (8001558 <ajuste_automatico+0x170>)
 800143e:	881a      	ldrh	r2, [r3, #0]
 8001440:	4b43      	ldr	r3, [pc, #268]	@ (8001550 <ajuste_automatico+0x168>)
 8001442:	881b      	ldrh	r3, [r3, #0]
 8001444:	b29b      	uxth	r3, r3
 8001446:	429a      	cmp	r2, r3
 8001448:	d204      	bcs.n	8001454 <ajuste_automatico+0x6c>
		sensor_der_max = sensor_der_avg;
 800144a:	4b41      	ldr	r3, [pc, #260]	@ (8001550 <ajuste_automatico+0x168>)
 800144c:	881b      	ldrh	r3, [r3, #0]
 800144e:	b29a      	uxth	r2, r3
 8001450:	4b41      	ldr	r3, [pc, #260]	@ (8001558 <ajuste_automatico+0x170>)
 8001452:	801a      	strh	r2, [r3, #0]
	}
	if (sensor_izq_max < sensor_izq_avg) {
 8001454:	4b41      	ldr	r3, [pc, #260]	@ (800155c <ajuste_automatico+0x174>)
 8001456:	881a      	ldrh	r2, [r3, #0]
 8001458:	4b3e      	ldr	r3, [pc, #248]	@ (8001554 <ajuste_automatico+0x16c>)
 800145a:	881b      	ldrh	r3, [r3, #0]
 800145c:	b29b      	uxth	r3, r3
 800145e:	429a      	cmp	r2, r3
 8001460:	d204      	bcs.n	800146c <ajuste_automatico+0x84>
		sensor_izq_max = sensor_izq_avg;
 8001462:	4b3c      	ldr	r3, [pc, #240]	@ (8001554 <ajuste_automatico+0x16c>)
 8001464:	881b      	ldrh	r3, [r3, #0]
 8001466:	b29a      	uxth	r2, r3
 8001468:	4b3c      	ldr	r3, [pc, #240]	@ (800155c <ajuste_automatico+0x174>)
 800146a:	801a      	strh	r2, [r3, #0]
	}
	if (HAL_GPIO_ReadPin(boton_GPIO_Port, boton_Pin) == GPIO_PIN_SET) {
 800146c:	2101      	movs	r1, #1
 800146e:	483c      	ldr	r0, [pc, #240]	@ (8001560 <ajuste_automatico+0x178>)
 8001470:	f002 fda4 	bl	8003fbc <HAL_GPIO_ReadPin>
 8001474:	4603      	mov	r3, r0
 8001476:	2b01      	cmp	r3, #1
 8001478:	d15c      	bne.n	8001534 <ajuste_automatico+0x14c>
		HAL_Delay(40);
 800147a:	2028      	movs	r0, #40	@ 0x28
 800147c:	f001 fac8 	bl	8002a10 <HAL_Delay>
		if (HAL_GPIO_ReadPin(boton_GPIO_Port, boton_Pin) == GPIO_PIN_SET) {
 8001480:	2101      	movs	r1, #1
 8001482:	4837      	ldr	r0, [pc, #220]	@ (8001560 <ajuste_automatico+0x178>)
 8001484:	f002 fd9a 	bl	8003fbc <HAL_GPIO_ReadPin>
 8001488:	4603      	mov	r3, r0
 800148a:	2b01      	cmp	r3, #1
 800148c:	d152      	bne.n	8001534 <ajuste_automatico+0x14c>
			margen_d = ((sensor_der_max * 0.4) + (sensor_der_min * 0.6));
 800148e:	4b32      	ldr	r3, [pc, #200]	@ (8001558 <ajuste_automatico+0x170>)
 8001490:	881b      	ldrh	r3, [r3, #0]
 8001492:	4618      	mov	r0, r3
 8001494:	f7ff f970 	bl	8000778 <__aeabi_i2d>
 8001498:	a327      	add	r3, pc, #156	@ (adr r3, 8001538 <ajuste_automatico+0x150>)
 800149a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800149e:	f7fe feef 	bl	8000280 <__aeabi_dmul>
 80014a2:	4602      	mov	r2, r0
 80014a4:	460b      	mov	r3, r1
 80014a6:	4614      	mov	r4, r2
 80014a8:	461d      	mov	r5, r3
 80014aa:	4b27      	ldr	r3, [pc, #156]	@ (8001548 <ajuste_automatico+0x160>)
 80014ac:	881b      	ldrh	r3, [r3, #0]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff f962 	bl	8000778 <__aeabi_i2d>
 80014b4:	a322      	add	r3, pc, #136	@ (adr r3, 8001540 <ajuste_automatico+0x158>)
 80014b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ba:	f7fe fee1 	bl	8000280 <__aeabi_dmul>
 80014be:	4602      	mov	r2, r0
 80014c0:	460b      	mov	r3, r1
 80014c2:	4620      	mov	r0, r4
 80014c4:	4629      	mov	r1, r5
 80014c6:	f7ff f80b 	bl	80004e0 <__adddf3>
 80014ca:	4602      	mov	r2, r0
 80014cc:	460b      	mov	r3, r1
 80014ce:	4610      	mov	r0, r2
 80014d0:	4619      	mov	r1, r3
 80014d2:	f7ff f9bb 	bl	800084c <__aeabi_d2uiz>
 80014d6:	4603      	mov	r3, r0
 80014d8:	b29a      	uxth	r2, r3
 80014da:	4b22      	ldr	r3, [pc, #136]	@ (8001564 <ajuste_automatico+0x17c>)
 80014dc:	801a      	strh	r2, [r3, #0]
			margen_i = ((sensor_izq_max * 0.4) + (sensor_izq_min * 0.6));
 80014de:	4b1f      	ldr	r3, [pc, #124]	@ (800155c <ajuste_automatico+0x174>)
 80014e0:	881b      	ldrh	r3, [r3, #0]
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7ff f948 	bl	8000778 <__aeabi_i2d>
 80014e8:	a313      	add	r3, pc, #76	@ (adr r3, 8001538 <ajuste_automatico+0x150>)
 80014ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ee:	f7fe fec7 	bl	8000280 <__aeabi_dmul>
 80014f2:	4602      	mov	r2, r0
 80014f4:	460b      	mov	r3, r1
 80014f6:	4614      	mov	r4, r2
 80014f8:	461d      	mov	r5, r3
 80014fa:	4b14      	ldr	r3, [pc, #80]	@ (800154c <ajuste_automatico+0x164>)
 80014fc:	881b      	ldrh	r3, [r3, #0]
 80014fe:	4618      	mov	r0, r3
 8001500:	f7ff f93a 	bl	8000778 <__aeabi_i2d>
 8001504:	a30e      	add	r3, pc, #56	@ (adr r3, 8001540 <ajuste_automatico+0x158>)
 8001506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800150a:	f7fe feb9 	bl	8000280 <__aeabi_dmul>
 800150e:	4602      	mov	r2, r0
 8001510:	460b      	mov	r3, r1
 8001512:	4620      	mov	r0, r4
 8001514:	4629      	mov	r1, r5
 8001516:	f7fe ffe3 	bl	80004e0 <__adddf3>
 800151a:	4602      	mov	r2, r0
 800151c:	460b      	mov	r3, r1
 800151e:	4610      	mov	r0, r2
 8001520:	4619      	mov	r1, r3
 8001522:	f7ff f993 	bl	800084c <__aeabi_d2uiz>
 8001526:	4603      	mov	r3, r0
 8001528:	b29a      	uxth	r2, r3
 800152a:	4b0f      	ldr	r3, [pc, #60]	@ (8001568 <ajuste_automatico+0x180>)
 800152c:	801a      	strh	r2, [r3, #0]
			prueba = 4;
 800152e:	4b0f      	ldr	r3, [pc, #60]	@ (800156c <ajuste_automatico+0x184>)
 8001530:	2204      	movs	r2, #4
 8001532:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001534:	bf00      	nop
 8001536:	bdb0      	pop	{r4, r5, r7, pc}
 8001538:	9999999a 	.word	0x9999999a
 800153c:	3fd99999 	.word	0x3fd99999
 8001540:	33333333 	.word	0x33333333
 8001544:	3fe33333 	.word	0x3fe33333
 8001548:	20000004 	.word	0x20000004
 800154c:	20000002 	.word	0x20000002
 8001550:	200002ae 	.word	0x200002ae
 8001554:	200002ac 	.word	0x200002ac
 8001558:	200001f2 	.word	0x200001f2
 800155c:	200001f0 	.word	0x200001f0
 8001560:	40020000 	.word	0x40020000
 8001564:	200001f6 	.word	0x200001f6
 8001568:	200001f4 	.word	0x200001f4
 800156c:	200001ed 	.word	0x200001ed

08001570 <prueba_avanzar>:
	ejecutarGiro(izquierda);
	correccion_avanzar();
	while (1)
		;
}
void prueba_avanzar(void) {
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
//	correccion_avanzar(); //codigo sencillo para configurar los margenes del ADC y verificacion de las ruedas y pilas
	ejecutarGiro(izquierda);
 8001574:	2001      	movs	r0, #1
 8001576:	f000 fa87 	bl	8001a88 <ejecutarGiro>
	ejecutarGiro(adelante);
 800157a:	2000      	movs	r0, #0
 800157c:	f000 fa84 	bl	8001a88 <ejecutarGiro>

	while (1)
 8001580:	bf00      	nop
 8001582:	e7fd      	b.n	8001580 <prueba_avanzar+0x10>

08001584 <programa_principal>:
		;
}

void programa_principal(void) {
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
	correccion_avanzar();
 8001588:	f000 f9b8 	bl	80018fc <correccion_avanzar>
	girando=0;
 800158c:	4b5c      	ldr	r3, [pc, #368]	@ (8001700 <programa_principal+0x17c>)
 800158e:	2200      	movs	r2, #0
 8001590:	701a      	strb	r2, [r3, #0]
	if (solicitud_linea == 1) { //cambio de casilla
 8001592:	4b5c      	ldr	r3, [pc, #368]	@ (8001704 <programa_principal+0x180>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	b2db      	uxtb	r3, r3
 8001598:	2b01      	cmp	r3, #1
 800159a:	d156      	bne.n	800164a <programa_principal+0xc6>
		contador_giros = 0;
 800159c:	4b5a      	ldr	r3, [pc, #360]	@ (8001708 <programa_principal+0x184>)
 800159e:	2200      	movs	r2, #0
 80015a0:	701a      	strb	r2, [r3, #0]
		contador_casillas = contador_casillas + 1;
 80015a2:	4b5a      	ldr	r3, [pc, #360]	@ (800170c <programa_principal+0x188>)
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	3301      	adds	r3, #1
 80015a8:	b2da      	uxtb	r2, r3
 80015aa:	4b58      	ldr	r3, [pc, #352]	@ (800170c <programa_principal+0x188>)
 80015ac:	701a      	strb	r2, [r3, #0]
		ubicacion = act_ubicacion(ubicacion, orientacion_actual);
 80015ae:	4b58      	ldr	r3, [pc, #352]	@ (8001710 <programa_principal+0x18c>)
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	4a58      	ldr	r2, [pc, #352]	@ (8001714 <programa_principal+0x190>)
 80015b4:	7812      	ldrb	r2, [r2, #0]
 80015b6:	4611      	mov	r1, r2
 80015b8:	4618      	mov	r0, r3
 80015ba:	f000 f91f 	bl	80017fc <act_ubicacion>
 80015be:	4603      	mov	r3, r0
 80015c0:	461a      	mov	r2, r3
 80015c2:	4b53      	ldr	r3, [pc, #332]	@ (8001710 <programa_principal+0x18c>)
 80015c4:	701a      	strb	r2, [r3, #0]
		envio_ubicacion(ubicacion, casilla_n);
 80015c6:	4b52      	ldr	r3, [pc, #328]	@ (8001710 <programa_principal+0x18c>)
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	4a53      	ldr	r2, [pc, #332]	@ (8001718 <programa_principal+0x194>)
 80015cc:	7812      	ldrb	r2, [r2, #0]
 80015ce:	4611      	mov	r1, r2
 80015d0:	4618      	mov	r0, r3
 80015d2:	f000 ff49 	bl	8002468 <envio_ubicacion>
		casilla_n = calculo_minimo_peso(peso, pared, ubicacion, orientacion_actual); //calcula la casilla a la que hay q ir
 80015d6:	4b4e      	ldr	r3, [pc, #312]	@ (8001710 <programa_principal+0x18c>)
 80015d8:	781a      	ldrb	r2, [r3, #0]
 80015da:	4b4e      	ldr	r3, [pc, #312]	@ (8001714 <programa_principal+0x190>)
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	494f      	ldr	r1, [pc, #316]	@ (800171c <programa_principal+0x198>)
 80015e0:	484f      	ldr	r0, [pc, #316]	@ (8001720 <programa_principal+0x19c>)
 80015e2:	f000 fc63 	bl	8001eac <calculo_minimo_peso>
 80015e6:	4603      	mov	r3, r0
 80015e8:	461a      	mov	r2, r3
 80015ea:	4b4b      	ldr	r3, [pc, #300]	@ (8001718 <programa_principal+0x194>)
 80015ec:	701a      	strb	r2, [r3, #0]
		orientacion_futura = obtener_orientacion_futura(ubicacion, casilla_n); //obtiene a la orientacion a la que hay que ir con la ubicacion actual y casilla n
 80015ee:	4b48      	ldr	r3, [pc, #288]	@ (8001710 <programa_principal+0x18c>)
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	4a49      	ldr	r2, [pc, #292]	@ (8001718 <programa_principal+0x194>)
 80015f4:	7812      	ldrb	r2, [r2, #0]
 80015f6:	4611      	mov	r1, r2
 80015f8:	4618      	mov	r0, r3
 80015fa:	f000 f8a1 	bl	8001740 <obtener_orientacion_futura>
 80015fe:	4603      	mov	r3, r0
 8001600:	461a      	mov	r2, r3
 8001602:	4b48      	ldr	r3, [pc, #288]	@ (8001724 <programa_principal+0x1a0>)
 8001604:	701a      	strb	r2, [r3, #0]
		giro = obtenerGiro(orientacion_actual, orientacion_futura); //con la orientacion futura (orientación q quiero) y la orientacion actual que giro debo realizar
 8001606:	4b43      	ldr	r3, [pc, #268]	@ (8001714 <programa_principal+0x190>)
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	4a46      	ldr	r2, [pc, #280]	@ (8001724 <programa_principal+0x1a0>)
 800160c:	7812      	ldrb	r2, [r2, #0]
 800160e:	4611      	mov	r1, r2
 8001610:	4618      	mov	r0, r3
 8001612:	f000 f8c1 	bl	8001798 <obtenerGiro>
 8001616:	4603      	mov	r3, r0
 8001618:	461a      	mov	r2, r3
 800161a:	4b43      	ldr	r3, [pc, #268]	@ (8001728 <programa_principal+0x1a4>)
 800161c:	701a      	strb	r2, [r3, #0]
		orientacion_actual = orientacion_futura;  //actualizo la orientación
 800161e:	4b41      	ldr	r3, [pc, #260]	@ (8001724 <programa_principal+0x1a0>)
 8001620:	781a      	ldrb	r2, [r3, #0]
 8001622:	4b3c      	ldr	r3, [pc, #240]	@ (8001714 <programa_principal+0x190>)
 8001624:	701a      	strb	r2, [r3, #0]
		ejecutarGiro(giro); //giro y me voy del if
 8001626:	4b40      	ldr	r3, [pc, #256]	@ (8001728 <programa_principal+0x1a4>)
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	4618      	mov	r0, r3
 800162c:	f000 fa2c 	bl	8001a88 <ejecutarGiro>
		girando = 0;
 8001630:	4b33      	ldr	r3, [pc, #204]	@ (8001700 <programa_principal+0x17c>)
 8001632:	2200      	movs	r2, #0
 8001634:	701a      	strb	r2, [r3, #0]
		camino_solucion[contador_casillas] = ubicacion;
 8001636:	4b35      	ldr	r3, [pc, #212]	@ (800170c <programa_principal+0x188>)
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	461a      	mov	r2, r3
 800163c:	4b34      	ldr	r3, [pc, #208]	@ (8001710 <programa_principal+0x18c>)
 800163e:	7819      	ldrb	r1, [r3, #0]
 8001640:	4b3a      	ldr	r3, [pc, #232]	@ (800172c <programa_principal+0x1a8>)
 8001642:	5499      	strb	r1, [r3, r2]
		solicitud_linea = 0;
 8001644:	4b2f      	ldr	r3, [pc, #188]	@ (8001704 <programa_principal+0x180>)
 8001646:	2200      	movs	r2, #0
 8001648:	701a      	strb	r2, [r3, #0]
	}
	if (solicitud_pared == 1) {
 800164a:	4b39      	ldr	r3, [pc, #228]	@ (8001730 <programa_principal+0x1ac>)
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	b2db      	uxtb	r3, r3
 8001650:	2b01      	cmp	r3, #1
 8001652:	d13e      	bne.n	80016d2 <programa_principal+0x14e>
		act_pared(pared, ubicacion, orientacion_actual); //primero actualiza la pared encontrada
 8001654:	4b2e      	ldr	r3, [pc, #184]	@ (8001710 <programa_principal+0x18c>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	4a2e      	ldr	r2, [pc, #184]	@ (8001714 <programa_principal+0x190>)
 800165a:	7812      	ldrb	r2, [r2, #0]
 800165c:	4619      	mov	r1, r3
 800165e:	482f      	ldr	r0, [pc, #188]	@ (800171c <programa_principal+0x198>)
 8001660:	f000 fb32 	bl	8001cc8 <act_pared>
		act_pesos(pared, peso);  //luego actualiza el peso
 8001664:	492e      	ldr	r1, [pc, #184]	@ (8001720 <programa_principal+0x19c>)
 8001666:	482d      	ldr	r0, [pc, #180]	@ (800171c <programa_principal+0x198>)
 8001668:	f000 fb80 	bl	8001d6c <act_pesos>
		casilla_n = calculo_minimo_peso(peso, pared, ubicacion, orientacion_actual); //calcula la casilla a la que hay q ir
 800166c:	4b28      	ldr	r3, [pc, #160]	@ (8001710 <programa_principal+0x18c>)
 800166e:	781a      	ldrb	r2, [r3, #0]
 8001670:	4b28      	ldr	r3, [pc, #160]	@ (8001714 <programa_principal+0x190>)
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	4929      	ldr	r1, [pc, #164]	@ (800171c <programa_principal+0x198>)
 8001676:	482a      	ldr	r0, [pc, #168]	@ (8001720 <programa_principal+0x19c>)
 8001678:	f000 fc18 	bl	8001eac <calculo_minimo_peso>
 800167c:	4603      	mov	r3, r0
 800167e:	461a      	mov	r2, r3
 8001680:	4b25      	ldr	r3, [pc, #148]	@ (8001718 <programa_principal+0x194>)
 8001682:	701a      	strb	r2, [r3, #0]
		orientacion_futura = obtener_orientacion_futura(ubicacion, casilla_n); //obtiene a la orientacion a la que hay que ir con la ubicacion actual y casilla n
 8001684:	4b22      	ldr	r3, [pc, #136]	@ (8001710 <programa_principal+0x18c>)
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	4a23      	ldr	r2, [pc, #140]	@ (8001718 <programa_principal+0x194>)
 800168a:	7812      	ldrb	r2, [r2, #0]
 800168c:	4611      	mov	r1, r2
 800168e:	4618      	mov	r0, r3
 8001690:	f000 f856 	bl	8001740 <obtener_orientacion_futura>
 8001694:	4603      	mov	r3, r0
 8001696:	461a      	mov	r2, r3
 8001698:	4b22      	ldr	r3, [pc, #136]	@ (8001724 <programa_principal+0x1a0>)
 800169a:	701a      	strb	r2, [r3, #0]
		giro = obtenerGiro(orientacion_actual, orientacion_futura); //con la orientacion futura (orientación q quiero) y la orientacion actual que giro debo realizar
 800169c:	4b1d      	ldr	r3, [pc, #116]	@ (8001714 <programa_principal+0x190>)
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	4a20      	ldr	r2, [pc, #128]	@ (8001724 <programa_principal+0x1a0>)
 80016a2:	7812      	ldrb	r2, [r2, #0]
 80016a4:	4611      	mov	r1, r2
 80016a6:	4618      	mov	r0, r3
 80016a8:	f000 f876 	bl	8001798 <obtenerGiro>
 80016ac:	4603      	mov	r3, r0
 80016ae:	461a      	mov	r2, r3
 80016b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001728 <programa_principal+0x1a4>)
 80016b2:	701a      	strb	r2, [r3, #0]
		orientacion_actual = orientacion_futura;  //actualizo la orientación
 80016b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001724 <programa_principal+0x1a0>)
 80016b6:	781a      	ldrb	r2, [r3, #0]
 80016b8:	4b16      	ldr	r3, [pc, #88]	@ (8001714 <programa_principal+0x190>)
 80016ba:	701a      	strb	r2, [r3, #0]
		ejecutarGiro(giro); //giro y me voy del if
 80016bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001728 <programa_principal+0x1a4>)
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	4618      	mov	r0, r3
 80016c2:	f000 f9e1 	bl	8001a88 <ejecutarGiro>
		girando = 0;
 80016c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001700 <programa_principal+0x17c>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	701a      	strb	r2, [r3, #0]
		solicitud_pared = 0;
 80016cc:	4b18      	ldr	r3, [pc, #96]	@ (8001730 <programa_principal+0x1ac>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	701a      	strb	r2, [r3, #0]
	}
	if (filtrado_pared == 1) {
 80016d2:	4b18      	ldr	r3, [pc, #96]	@ (8001734 <programa_principal+0x1b0>)
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	b2db      	uxtb	r3, r3
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d101      	bne.n	80016e0 <programa_principal+0x15c>
		filtrado_pared_funcion();
 80016dc:	f000 fe42 	bl	8002364 <filtrado_pared_funcion>
	}
	if (filtrado_linea == 1) {
 80016e0:	4b15      	ldr	r3, [pc, #84]	@ (8001738 <programa_principal+0x1b4>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	2b01      	cmp	r3, #1
 80016e8:	d101      	bne.n	80016ee <programa_principal+0x16a>
		filtrado_linea_funcion();
 80016ea:	f000 fe63 	bl	80023b4 <filtrado_linea_funcion>
	}
	if (ubicacion == 15) {
 80016ee:	4b08      	ldr	r3, [pc, #32]	@ (8001710 <programa_principal+0x18c>)
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	2b0f      	cmp	r3, #15
 80016f4:	d102      	bne.n	80016fc <programa_principal+0x178>
		prueba = 10;
 80016f6:	4b11      	ldr	r3, [pc, #68]	@ (800173c <programa_principal+0x1b8>)
 80016f8:	220a      	movs	r2, #10
 80016fa:	701a      	strb	r2, [r3, #0]
	}
}
 80016fc:	bf00      	nop
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	20000218 	.word	0x20000218
 8001704:	20000228 	.word	0x20000228
 8001708:	200001ee 	.word	0x200001ee
 800170c:	200001ec 	.word	0x200001ec
 8001710:	200001c8 	.word	0x200001c8
 8001714:	200001c9 	.word	0x200001c9
 8001718:	20000000 	.word	0x20000000
 800171c:	200001dc 	.word	0x200001dc
 8001720:	200001cc 	.word	0x200001cc
 8001724:	200001ca 	.word	0x200001ca
 8001728:	200001cb 	.word	0x200001cb
 800172c:	200001f8 	.word	0x200001f8
 8001730:	20000220 	.word	0x20000220
 8001734:	20000221 	.word	0x20000221
 8001738:	20000229 	.word	0x20000229
 800173c:	200001ed 	.word	0x200001ed

08001740 <obtener_orientacion_futura>:
	TIM3->CCR4 = v_media_der; // rueda a velocidad media
	while (1)
		;
}

uint8_t obtener_orientacion_futura(uint8_t ubicacion, uint8_t casilla_n) { // Devuelve la dirección hacia donde hay que ir según la diferencia entre casillas
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	4603      	mov	r3, r0
 8001748:	460a      	mov	r2, r1
 800174a:	71fb      	strb	r3, [r7, #7]
 800174c:	4613      	mov	r3, r2
 800174e:	71bb      	strb	r3, [r7, #6]

	if (casilla_n == ubicacion + 1)
 8001750:	79ba      	ldrb	r2, [r7, #6]
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	3301      	adds	r3, #1
 8001756:	429a      	cmp	r2, r3
 8001758:	d101      	bne.n	800175e <obtener_orientacion_futura+0x1e>
		return oeste;
 800175a:	2303      	movs	r3, #3
 800175c:	e015      	b.n	800178a <obtener_orientacion_futura+0x4a>
	if (casilla_n == ubicacion - 1)
 800175e:	79ba      	ldrb	r2, [r7, #6]
 8001760:	79fb      	ldrb	r3, [r7, #7]
 8001762:	3b01      	subs	r3, #1
 8001764:	429a      	cmp	r2, r3
 8001766:	d101      	bne.n	800176c <obtener_orientacion_futura+0x2c>
		return este;
 8001768:	2301      	movs	r3, #1
 800176a:	e00e      	b.n	800178a <obtener_orientacion_futura+0x4a>
	if (casilla_n == ubicacion + 4)
 800176c:	79ba      	ldrb	r2, [r7, #6]
 800176e:	79fb      	ldrb	r3, [r7, #7]
 8001770:	3304      	adds	r3, #4
 8001772:	429a      	cmp	r2, r3
 8001774:	d101      	bne.n	800177a <obtener_orientacion_futura+0x3a>
		return norte;
 8001776:	2300      	movs	r3, #0
 8001778:	e007      	b.n	800178a <obtener_orientacion_futura+0x4a>
	if (casilla_n == ubicacion - 4)
 800177a:	79ba      	ldrb	r2, [r7, #6]
 800177c:	79fb      	ldrb	r3, [r7, #7]
 800177e:	3b04      	subs	r3, #4
 8001780:	429a      	cmp	r2, r3
 8001782:	d101      	bne.n	8001788 <obtener_orientacion_futura+0x48>
		return sur;
 8001784:	2302      	movs	r3, #2
 8001786:	e000      	b.n	800178a <obtener_orientacion_futura+0x4a>

	return 100; // Movimiento no válido (no adyacente o fuera del tablero)
 8001788:	2364      	movs	r3, #100	@ 0x64
}
 800178a:	4618      	mov	r0, r3
 800178c:	370c      	adds	r7, #12
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
	...

08001798 <obtenerGiro>:

uint8_t obtenerGiro(uint8_t orientacion_actual, uint8_t orientacion_futura) { // Calcula el giro que debe hacer el autito para pasar de su orientación actual a la deseada
 8001798:	b480      	push	{r7}
 800179a:	b085      	sub	sp, #20
 800179c:	af00      	add	r7, sp, #0
 800179e:	4603      	mov	r3, r0
 80017a0:	460a      	mov	r2, r1
 80017a2:	71fb      	strb	r3, [r7, #7]
 80017a4:	4613      	mov	r3, r2
 80017a6:	71bb      	strb	r3, [r7, #6]
	int diferencia = (orientacion_futura - orientacion_actual + 4) % 4; //el %4 se queda con el resto de la divsion por 4
 80017a8:	79ba      	ldrb	r2, [r7, #6]
 80017aa:	79fb      	ldrb	r3, [r7, #7]
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	3304      	adds	r3, #4
 80017b0:	425a      	negs	r2, r3
 80017b2:	f003 0303 	and.w	r3, r3, #3
 80017b6:	f002 0203 	and.w	r2, r2, #3
 80017ba:	bf58      	it	pl
 80017bc:	4253      	negpl	r3, r2
 80017be:	60fb      	str	r3, [r7, #12]

	switch (diferencia) {
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	2b03      	cmp	r3, #3
 80017c4:	d812      	bhi.n	80017ec <obtenerGiro+0x54>
 80017c6:	a201      	add	r2, pc, #4	@ (adr r2, 80017cc <obtenerGiro+0x34>)
 80017c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017cc:	080017dd 	.word	0x080017dd
 80017d0:	080017e1 	.word	0x080017e1
 80017d4:	080017e5 	.word	0x080017e5
 80017d8:	080017e9 	.word	0x080017e9
	case 0:
		return adelante;
 80017dc:	2300      	movs	r3, #0
 80017de:	e006      	b.n	80017ee <obtenerGiro+0x56>
	case 1:
		return derecha;
 80017e0:	2302      	movs	r3, #2
 80017e2:	e004      	b.n	80017ee <obtenerGiro+0x56>
	case 2:
		return giro_180;
 80017e4:	2303      	movs	r3, #3
 80017e6:	e002      	b.n	80017ee <obtenerGiro+0x56>
	case 3:
		return izquierda;
 80017e8:	2301      	movs	r3, #1
 80017ea:	e000      	b.n	80017ee <obtenerGiro+0x56>
	default:
		return 100; // Error
 80017ec:	2364      	movs	r3, #100	@ 0x64
	}
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3714      	adds	r7, #20
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop

080017fc <act_ubicacion>:
uint8_t act_ubicacion(uint8_t ubicacion, uint8_t orientacion_actual) {
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	460a      	mov	r2, r1
 8001806:	71fb      	strb	r3, [r7, #7]
 8001808:	4613      	mov	r3, r2
 800180a:	71bb      	strb	r3, [r7, #6]

	switch (orientacion_actual) {
 800180c:	79bb      	ldrb	r3, [r7, #6]
 800180e:	2b03      	cmp	r3, #3
 8001810:	d81a      	bhi.n	8001848 <act_ubicacion+0x4c>
 8001812:	a201      	add	r2, pc, #4	@ (adr r2, 8001818 <act_ubicacion+0x1c>)
 8001814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001818:	08001829 	.word	0x08001829
 800181c:	08001831 	.word	0x08001831
 8001820:	08001839 	.word	0x08001839
 8001824:	08001841 	.word	0x08001841
	case 0:
		return ubicacion + 4;
 8001828:	79fb      	ldrb	r3, [r7, #7]
 800182a:	3304      	adds	r3, #4
 800182c:	b2db      	uxtb	r3, r3
 800182e:	e00c      	b.n	800184a <act_ubicacion+0x4e>
	case 1:
		return ubicacion - 1;
 8001830:	79fb      	ldrb	r3, [r7, #7]
 8001832:	3b01      	subs	r3, #1
 8001834:	b2db      	uxtb	r3, r3
 8001836:	e008      	b.n	800184a <act_ubicacion+0x4e>
	case 2:
		return ubicacion - 4;
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	3b04      	subs	r3, #4
 800183c:	b2db      	uxtb	r3, r3
 800183e:	e004      	b.n	800184a <act_ubicacion+0x4e>
	case 3:
		return ubicacion + 1;
 8001840:	79fb      	ldrb	r3, [r7, #7]
 8001842:	3301      	adds	r3, #1
 8001844:	b2db      	uxtb	r3, r3
 8001846:	e000      	b.n	800184a <act_ubicacion+0x4e>
	default:
		return 100; // Error
 8001848:	2364      	movs	r3, #100	@ 0x64
	}
}
 800184a:	4618      	mov	r0, r3
 800184c:	370c      	adds	r7, #12
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop

08001858 <promediar>:

void promediar(uint16_t *buffer) {
 8001858:	b480      	push	{r7}
 800185a:	b087      	sub	sp, #28
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
	uint32_t sensor_izq_sum = 0, sensor_der_sum = 0; // Inicializamos variables para acumular la suma de las muestras
 8001860:	2300      	movs	r3, #0
 8001862:	617b      	str	r3, [r7, #20]
 8001864:	2300      	movs	r3, #0
 8001866:	613b      	str	r3, [r7, #16]
	for (int i = 0; i < 16; ++i) { // Ralizamos la suma incrementando el puntero a las muestras
 8001868:	2300      	movs	r3, #0
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	e012      	b.n	8001894 <promediar+0x3c>
		sensor_izq_sum += buffer[0];
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	881b      	ldrh	r3, [r3, #0]
 8001872:	461a      	mov	r2, r3
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	4413      	add	r3, r2
 8001878:	617b      	str	r3, [r7, #20]
		sensor_der_sum += buffer[1]; //hago la suma y la guardo (eso significa el +=)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	3302      	adds	r3, #2
 800187e:	881b      	ldrh	r3, [r3, #0]
 8001880:	461a      	mov	r2, r3
 8001882:	693b      	ldr	r3, [r7, #16]
 8001884:	4413      	add	r3, r2
 8001886:	613b      	str	r3, [r7, #16]
		buffer += 2;  //desplazo el puntero 2
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	3304      	adds	r3, #4
 800188c:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < 16; ++i) { // Ralizamos la suma incrementando el puntero a las muestras
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	3301      	adds	r3, #1
 8001892:	60fb      	str	r3, [r7, #12]
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	2b0f      	cmp	r3, #15
 8001898:	dde9      	ble.n	800186e <promediar+0x16>
	}
	sensor_izq_avg = sensor_izq_sum / 16; //divido 16 porq son 16 muestras
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	091b      	lsrs	r3, r3, #4
 800189e:	b29a      	uxth	r2, r3
 80018a0:	4b06      	ldr	r3, [pc, #24]	@ (80018bc <promediar+0x64>)
 80018a2:	801a      	strh	r2, [r3, #0]
	sensor_der_avg = sensor_der_sum / 16;
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	091b      	lsrs	r3, r3, #4
 80018a8:	b29a      	uxth	r2, r3
 80018aa:	4b05      	ldr	r3, [pc, #20]	@ (80018c0 <promediar+0x68>)
 80018ac:	801a      	strh	r2, [r3, #0]
}
 80018ae:	bf00      	nop
 80018b0:	371c      	adds	r7, #28
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	200002ac 	.word	0x200002ac
 80018c0:	200002ae 	.word	0x200002ae

080018c4 <HAL_ADC_ConvHalfCpltCallback>:
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) { // Rutina de antención a la interrupción de buffer a mitad
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
// Promediamos la primera mitad del buffer (el primer bloque de tamaño mínimo)
	promediar(&dma_buffer[0]);
 80018cc:	4803      	ldr	r0, [pc, #12]	@ (80018dc <HAL_ADC_ConvHalfCpltCallback+0x18>)
 80018ce:	f7ff ffc3 	bl	8001858 <promediar>
}
 80018d2:	bf00      	nop
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	2000022c 	.word	0x2000022c

080018e0 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) { // Rutina de antención a la interrupción de buffer a tope
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
// Promediamos la segunda mitad del buffer (el segundo bloque de tamaño mínimo)
	promediar(&dma_buffer[32]);
 80018e8:	4803      	ldr	r0, [pc, #12]	@ (80018f8 <HAL_ADC_ConvCpltCallback+0x18>)
 80018ea:	f7ff ffb5 	bl	8001858 <promediar>
}
 80018ee:	bf00      	nop
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	2000026c 	.word	0x2000026c

080018fc <correccion_avanzar>:
void correccion_avanzar(void) {
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
	// corrección para el sensor izquierdo
	if ((sensor_izq_avg < margen_i) && (margen_d < sensor_der_avg)) {
 8001900:	4b13      	ldr	r3, [pc, #76]	@ (8001950 <correccion_avanzar+0x54>)
 8001902:	881b      	ldrh	r3, [r3, #0]
 8001904:	b29a      	uxth	r2, r3
 8001906:	4b13      	ldr	r3, [pc, #76]	@ (8001954 <correccion_avanzar+0x58>)
 8001908:	881b      	ldrh	r3, [r3, #0]
 800190a:	429a      	cmp	r2, r3
 800190c:	d209      	bcs.n	8001922 <correccion_avanzar+0x26>
 800190e:	4b12      	ldr	r3, [pc, #72]	@ (8001958 <correccion_avanzar+0x5c>)
 8001910:	881a      	ldrh	r2, [r3, #0]
 8001912:	4b12      	ldr	r3, [pc, #72]	@ (800195c <correccion_avanzar+0x60>)
 8001914:	881b      	ldrh	r3, [r3, #0]
 8001916:	b29b      	uxth	r3, r3
 8001918:	429a      	cmp	r2, r3
 800191a:	d202      	bcs.n	8001922 <correccion_avanzar+0x26>
		apagar_derecha();  // apagar motor derecho
 800191c:	f000 f870 	bl	8001a00 <apagar_derecha>
 8001920:	e013      	b.n	800194a <correccion_avanzar+0x4e>
	} else if ((margen_i < sensor_izq_avg) && (sensor_der_avg < margen_d)) { // avanzar con ambos motores
 8001922:	4b0c      	ldr	r3, [pc, #48]	@ (8001954 <correccion_avanzar+0x58>)
 8001924:	881a      	ldrh	r2, [r3, #0]
 8001926:	4b0a      	ldr	r3, [pc, #40]	@ (8001950 <correccion_avanzar+0x54>)
 8001928:	881b      	ldrh	r3, [r3, #0]
 800192a:	b29b      	uxth	r3, r3
 800192c:	429a      	cmp	r2, r3
 800192e:	d209      	bcs.n	8001944 <correccion_avanzar+0x48>
 8001930:	4b0a      	ldr	r3, [pc, #40]	@ (800195c <correccion_avanzar+0x60>)
 8001932:	881b      	ldrh	r3, [r3, #0]
 8001934:	b29a      	uxth	r2, r3
 8001936:	4b08      	ldr	r3, [pc, #32]	@ (8001958 <correccion_avanzar+0x5c>)
 8001938:	881b      	ldrh	r3, [r3, #0]
 800193a:	429a      	cmp	r2, r3
 800193c:	d202      	bcs.n	8001944 <correccion_avanzar+0x48>
		apagar_izquierda();  //apaga motor izquierdo
 800193e:	f000 f837 	bl	80019b0 <apagar_izquierda>
 8001942:	e002      	b.n	800194a <correccion_avanzar+0x4e>
	} else {
		avanzar();
 8001944:	f000 f80c 	bl	8001960 <avanzar>
	}
}
 8001948:	bf00      	nop
 800194a:	bf00      	nop
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	200002ac 	.word	0x200002ac
 8001954:	200001f4 	.word	0x200001f4
 8001958:	200001f6 	.word	0x200001f6
 800195c:	200002ae 	.word	0x200002ae

08001960 <avanzar>:
void avanzar(void) {
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(m1_izquierda_GPIO_Port, m1_izquierda_Pin, GPIO_PIN_RESET);
 8001964:	2200      	movs	r2, #0
 8001966:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800196a:	480f      	ldr	r0, [pc, #60]	@ (80019a8 <avanzar+0x48>)
 800196c:	f002 fb3e 	bl	8003fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(m0_izquierda_GPIO_Port, m0_izquierda_Pin, GPIO_PIN_SET);
 8001970:	2201      	movs	r2, #1
 8001972:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001976:	480c      	ldr	r0, [pc, #48]	@ (80019a8 <avanzar+0x48>)
 8001978:	f002 fb38 	bl	8003fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(m1_derecha_GPIO_Port, m1_derecha_Pin, GPIO_PIN_RESET);
 800197c:	2200      	movs	r2, #0
 800197e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001982:	4809      	ldr	r0, [pc, #36]	@ (80019a8 <avanzar+0x48>)
 8001984:	f002 fb32 	bl	8003fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(m0_derecha_GPIO_Port, m0_derecha_Pin, GPIO_PIN_SET);
 8001988:	2201      	movs	r2, #1
 800198a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800198e:	4806      	ldr	r0, [pc, #24]	@ (80019a8 <avanzar+0x48>)
 8001990:	f002 fb2c 	bl	8003fec <HAL_GPIO_WritePin>
	TIM3->CCR3 = v_media_izq; // rueda a velocidad media (condigurable)
 8001994:	4b05      	ldr	r3, [pc, #20]	@ (80019ac <avanzar+0x4c>)
 8001996:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800199a:	63da      	str	r2, [r3, #60]	@ 0x3c
	TIM3->CCR4 = v_media_der; // rueda a velocidad media
 800199c:	4b03      	ldr	r3, [pc, #12]	@ (80019ac <avanzar+0x4c>)
 800199e:	f248 42d0 	movw	r2, #34000	@ 0x84d0
 80019a2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80019a4:	bf00      	nop
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	40020400 	.word	0x40020400
 80019ac:	40000400 	.word	0x40000400

080019b0 <apagar_izquierda>:

void apagar_izquierda(void) {
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(m1_izquierda_GPIO_Port, m1_izquierda_Pin, GPIO_PIN_RESET);
 80019b4:	2200      	movs	r2, #0
 80019b6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019ba:	480f      	ldr	r0, [pc, #60]	@ (80019f8 <apagar_izquierda+0x48>)
 80019bc:	f002 fb16 	bl	8003fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(m0_izquierda_GPIO_Port, m0_izquierda_Pin, GPIO_PIN_SET);
 80019c0:	2201      	movs	r2, #1
 80019c2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80019c6:	480c      	ldr	r0, [pc, #48]	@ (80019f8 <apagar_izquierda+0x48>)
 80019c8:	f002 fb10 	bl	8003fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(m1_derecha_GPIO_Port, m1_derecha_Pin, GPIO_PIN_RESET);
 80019cc:	2200      	movs	r2, #0
 80019ce:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80019d2:	4809      	ldr	r0, [pc, #36]	@ (80019f8 <apagar_izquierda+0x48>)
 80019d4:	f002 fb0a 	bl	8003fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(m0_derecha_GPIO_Port, m0_derecha_Pin, GPIO_PIN_RESET);
 80019d8:	2200      	movs	r2, #0
 80019da:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019de:	4806      	ldr	r0, [pc, #24]	@ (80019f8 <apagar_izquierda+0x48>)
 80019e0:	f002 fb04 	bl	8003fec <HAL_GPIO_WritePin>
	TIM3->CCR3 = v_media; // rueda a velocidad media (condigurable)
 80019e4:	4b05      	ldr	r3, [pc, #20]	@ (80019fc <apagar_izquierda+0x4c>)
 80019e6:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80019ea:	63da      	str	r2, [r3, #60]	@ 0x3c
	TIM3->CCR4 = 0; // rueda a velocidad media
 80019ec:	4b03      	ldr	r3, [pc, #12]	@ (80019fc <apagar_izquierda+0x4c>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	40020400 	.word	0x40020400
 80019fc:	40000400 	.word	0x40000400

08001a00 <apagar_derecha>:

void apagar_derecha(void) {
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(m1_izquierda_GPIO_Port, m1_izquierda_Pin, GPIO_PIN_RESET);
 8001a04:	2200      	movs	r2, #0
 8001a06:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a0a:	480f      	ldr	r0, [pc, #60]	@ (8001a48 <apagar_derecha+0x48>)
 8001a0c:	f002 faee 	bl	8003fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(m0_izquierda_GPIO_Port, m0_izquierda_Pin, GPIO_PIN_RESET);
 8001a10:	2200      	movs	r2, #0
 8001a12:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a16:	480c      	ldr	r0, [pc, #48]	@ (8001a48 <apagar_derecha+0x48>)
 8001a18:	f002 fae8 	bl	8003fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(m1_derecha_GPIO_Port, m1_derecha_Pin, GPIO_PIN_RESET);
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001a22:	4809      	ldr	r0, [pc, #36]	@ (8001a48 <apagar_derecha+0x48>)
 8001a24:	f002 fae2 	bl	8003fec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(m0_derecha_GPIO_Port, m0_derecha_Pin, GPIO_PIN_SET);
 8001a28:	2201      	movs	r2, #1
 8001a2a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a2e:	4806      	ldr	r0, [pc, #24]	@ (8001a48 <apagar_derecha+0x48>)
 8001a30:	f002 fadc 	bl	8003fec <HAL_GPIO_WritePin>
	TIM3->CCR3 = 0; // rueda a velocidad media (condigurable)
 8001a34:	4b05      	ldr	r3, [pc, #20]	@ (8001a4c <apagar_derecha+0x4c>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	63da      	str	r2, [r3, #60]	@ 0x3c
	TIM3->CCR4 = v_media; // rueda a velocidad media
 8001a3a:	4b04      	ldr	r3, [pc, #16]	@ (8001a4c <apagar_derecha+0x4c>)
 8001a3c:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001a40:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	40020400 	.word	0x40020400
 8001a4c:	40000400 	.word	0x40000400

08001a50 <mini_retroceso>:

void mini_retroceso(void) {
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
	setMotorIzquierdo(retroceso);
 8001a54:	2002      	movs	r0, #2
 8001a56:	f000 f8d3 	bl	8001c00 <setMotorIzquierdo>
	setMotorDerecho(retroceso);
 8001a5a:	2002      	movs	r0, #2
 8001a5c:	f000 f902 	bl	8001c64 <setMotorDerecho>
	HAL_Delay(tiempo_muerto_retroceso);
 8001a60:	2064      	movs	r0, #100	@ 0x64
 8001a62:	f000 ffd5 	bl	8002a10 <HAL_Delay>
}
 8001a66:	bf00      	nop
 8001a68:	bd80      	pop	{r7, pc}

08001a6a <mini_avance>:
void mini_avance(void) {
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	af00      	add	r7, sp, #0
	setMotorIzquierdo(avance);
 8001a6e:	2001      	movs	r0, #1
 8001a70:	f000 f8c6 	bl	8001c00 <setMotorIzquierdo>
	setMotorDerecho(avance);
 8001a74:	2001      	movs	r0, #1
 8001a76:	f000 f8f5 	bl	8001c64 <setMotorDerecho>
	HAL_Delay(tiempo_muerto);
 8001a7a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001a7e:	f000 ffc7 	bl	8002a10 <HAL_Delay>
}
 8001a82:	bf00      	nop
 8001a84:	bd80      	pop	{r7, pc}
	...

08001a88 <ejecutarGiro>:

void ejecutarGiro(uint8_t giro) {
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	4603      	mov	r3, r0
 8001a90:	71fb      	strb	r3, [r7, #7]
	switch (giro) {
 8001a92:	79fb      	ldrb	r3, [r7, #7]
 8001a94:	2b03      	cmp	r3, #3
 8001a96:	f200 80ab 	bhi.w	8001bf0 <ejecutarGiro+0x168>
 8001a9a:	a201      	add	r2, pc, #4	@ (adr r2, 8001aa0 <ejecutarGiro+0x18>)
 8001a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001aa0:	08001ab1 	.word	0x08001ab1
 8001aa4:	08001b3d 	.word	0x08001b3d
 8001aa8:	08001ab7 	.word	0x08001ab7
 8001aac:	08001bc5 	.word	0x08001bc5
	case adelante:
		mini_avance(); //este es para q siga recto y no corrija mal
 8001ab0:	f7ff ffdb 	bl	8001a6a <mini_avance>
		break;
 8001ab4:	e09c      	b.n	8001bf0 <ejecutarGiro+0x168>
	case derecha:
		if (contador_giros == 0) {
 8001ab6:	4b50      	ldr	r3, [pc, #320]	@ (8001bf8 <ejecutarGiro+0x170>)
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d126      	bne.n	8001b0c <ejecutarGiro+0x84>
			contador_giros = contador_giros + 1;
 8001abe:	4b4e      	ldr	r3, [pc, #312]	@ (8001bf8 <ejecutarGiro+0x170>)
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	b2da      	uxtb	r2, r3
 8001ac6:	4b4c      	ldr	r3, [pc, #304]	@ (8001bf8 <ejecutarGiro+0x170>)
 8001ac8:	701a      	strb	r2, [r3, #0]
			setMotorIzquierdo(avance);
 8001aca:	2001      	movs	r0, #1
 8001acc:	f000 f898 	bl	8001c00 <setMotorIzquierdo>
			setMotorDerecho(avance);
 8001ad0:	2001      	movs	r0, #1
 8001ad2:	f000 f8c7 	bl	8001c64 <setMotorDerecho>
			HAL_Delay(tiempo_muerto_avanzar);
 8001ad6:	200a      	movs	r0, #10
 8001ad8:	f000 ff9a 	bl	8002a10 <HAL_Delay>
			girando = 1;
 8001adc:	4b47      	ldr	r3, [pc, #284]	@ (8001bfc <ejecutarGiro+0x174>)
 8001ade:	2201      	movs	r2, #1
 8001ae0:	701a      	strb	r2, [r3, #0]
			setMotorIzquierdo(avance);
 8001ae2:	2001      	movs	r0, #1
 8001ae4:	f000 f88c 	bl	8001c00 <setMotorIzquierdo>
			setMotorDerecho(retroceso);
 8001ae8:	2002      	movs	r0, #2
 8001aea:	f000 f8bb 	bl	8001c64 <setMotorDerecho>
			HAL_Delay(tiempo_giro90_der);
 8001aee:	f44f 701b 	mov.w	r0, #620	@ 0x26c
 8001af2:	f000 ff8d 	bl	8002a10 <HAL_Delay>
			mini_avance();
 8001af6:	f7ff ffb8 	bl	8001a6a <mini_avance>
			HAL_Delay(tiempo_muerto);
 8001afa:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001afe:	f000 ff87 	bl	8002a10 <HAL_Delay>
			HAL_Delay(tiempo_muerto);
 8001b02:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001b06:	f000 ff83 	bl	8002a10 <HAL_Delay>
			setMotorIzquierdo(avance);
			setMotorDerecho(retroceso);
			HAL_Delay(tiempo_giro90_2);
			mini_avance();
		}
		break;
 8001b0a:	e071      	b.n	8001bf0 <ejecutarGiro+0x168>
			contador_giros = contador_giros + 1;
 8001b0c:	4b3a      	ldr	r3, [pc, #232]	@ (8001bf8 <ejecutarGiro+0x170>)
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	3301      	adds	r3, #1
 8001b12:	b2da      	uxtb	r2, r3
 8001b14:	4b38      	ldr	r3, [pc, #224]	@ (8001bf8 <ejecutarGiro+0x170>)
 8001b16:	701a      	strb	r2, [r3, #0]
			mini_retroceso();
 8001b18:	f7ff ff9a 	bl	8001a50 <mini_retroceso>
			girando = 1;
 8001b1c:	4b37      	ldr	r3, [pc, #220]	@ (8001bfc <ejecutarGiro+0x174>)
 8001b1e:	2201      	movs	r2, #1
 8001b20:	701a      	strb	r2, [r3, #0]
			setMotorIzquierdo(avance);
 8001b22:	2001      	movs	r0, #1
 8001b24:	f000 f86c 	bl	8001c00 <setMotorIzquierdo>
			setMotorDerecho(retroceso);
 8001b28:	2002      	movs	r0, #2
 8001b2a:	f000 f89b 	bl	8001c64 <setMotorDerecho>
			HAL_Delay(tiempo_giro90_2);
 8001b2e:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8001b32:	f000 ff6d 	bl	8002a10 <HAL_Delay>
			mini_avance();
 8001b36:	f7ff ff98 	bl	8001a6a <mini_avance>
		break;
 8001b3a:	e059      	b.n	8001bf0 <ejecutarGiro+0x168>
	case izquierda:
		if (contador_giros == 0) {
 8001b3c:	4b2e      	ldr	r3, [pc, #184]	@ (8001bf8 <ejecutarGiro+0x170>)
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d126      	bne.n	8001b92 <ejecutarGiro+0x10a>
			contador_giros = contador_giros + 1;
 8001b44:	4b2c      	ldr	r3, [pc, #176]	@ (8001bf8 <ejecutarGiro+0x170>)
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	3301      	adds	r3, #1
 8001b4a:	b2da      	uxtb	r2, r3
 8001b4c:	4b2a      	ldr	r3, [pc, #168]	@ (8001bf8 <ejecutarGiro+0x170>)
 8001b4e:	701a      	strb	r2, [r3, #0]
			setMotorIzquierdo(avance);
 8001b50:	2001      	movs	r0, #1
 8001b52:	f000 f855 	bl	8001c00 <setMotorIzquierdo>
			setMotorDerecho(avance);
 8001b56:	2001      	movs	r0, #1
 8001b58:	f000 f884 	bl	8001c64 <setMotorDerecho>
			HAL_Delay(tiempo_muerto_avanzar);
 8001b5c:	200a      	movs	r0, #10
 8001b5e:	f000 ff57 	bl	8002a10 <HAL_Delay>
			girando = 1;
 8001b62:	4b26      	ldr	r3, [pc, #152]	@ (8001bfc <ejecutarGiro+0x174>)
 8001b64:	2201      	movs	r2, #1
 8001b66:	701a      	strb	r2, [r3, #0]
			setMotorIzquierdo(retroceso);
 8001b68:	2002      	movs	r0, #2
 8001b6a:	f000 f849 	bl	8001c00 <setMotorIzquierdo>
			setMotorDerecho(avance);
 8001b6e:	2001      	movs	r0, #1
 8001b70:	f000 f878 	bl	8001c64 <setMotorDerecho>
			HAL_Delay(tiempo_giro90_izq);
 8001b74:	f240 209e 	movw	r0, #670	@ 0x29e
 8001b78:	f000 ff4a 	bl	8002a10 <HAL_Delay>
			mini_avance();
 8001b7c:	f7ff ff75 	bl	8001a6a <mini_avance>
			HAL_Delay(tiempo_muerto);
 8001b80:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001b84:	f000 ff44 	bl	8002a10 <HAL_Delay>
			HAL_Delay(tiempo_muerto);
 8001b88:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001b8c:	f000 ff40 	bl	8002a10 <HAL_Delay>
			setMotorIzquierdo(retroceso);
			setMotorDerecho(avance);
			HAL_Delay(tiempo_giro90_2);
			mini_avance();
		}
		break;
 8001b90:	e02e      	b.n	8001bf0 <ejecutarGiro+0x168>
			contador_giros = contador_giros + 1;
 8001b92:	4b19      	ldr	r3, [pc, #100]	@ (8001bf8 <ejecutarGiro+0x170>)
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	3301      	adds	r3, #1
 8001b98:	b2da      	uxtb	r2, r3
 8001b9a:	4b17      	ldr	r3, [pc, #92]	@ (8001bf8 <ejecutarGiro+0x170>)
 8001b9c:	701a      	strb	r2, [r3, #0]
			HAL_Delay(tiempo_muerto_avanzar);
 8001b9e:	200a      	movs	r0, #10
 8001ba0:	f000 ff36 	bl	8002a10 <HAL_Delay>
			girando = 1;
 8001ba4:	4b15      	ldr	r3, [pc, #84]	@ (8001bfc <ejecutarGiro+0x174>)
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	701a      	strb	r2, [r3, #0]
			setMotorIzquierdo(retroceso);
 8001baa:	2002      	movs	r0, #2
 8001bac:	f000 f828 	bl	8001c00 <setMotorIzquierdo>
			setMotorDerecho(avance);
 8001bb0:	2001      	movs	r0, #1
 8001bb2:	f000 f857 	bl	8001c64 <setMotorDerecho>
			HAL_Delay(tiempo_giro90_2);
 8001bb6:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8001bba:	f000 ff29 	bl	8002a10 <HAL_Delay>
			mini_avance();
 8001bbe:	f7ff ff54 	bl	8001a6a <mini_avance>
		break;
 8001bc2:	e015      	b.n	8001bf0 <ejecutarGiro+0x168>

	case giro_180:
		contador_giros = contador_giros + 1;
 8001bc4:	4b0c      	ldr	r3, [pc, #48]	@ (8001bf8 <ejecutarGiro+0x170>)
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	3301      	adds	r3, #1
 8001bca:	b2da      	uxtb	r2, r3
 8001bcc:	4b0a      	ldr	r3, [pc, #40]	@ (8001bf8 <ejecutarGiro+0x170>)
 8001bce:	701a      	strb	r2, [r3, #0]
		girando = 1;
 8001bd0:	4b0a      	ldr	r3, [pc, #40]	@ (8001bfc <ejecutarGiro+0x174>)
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	701a      	strb	r2, [r3, #0]
		setMotorIzquierdo(avance);
 8001bd6:	2001      	movs	r0, #1
 8001bd8:	f000 f812 	bl	8001c00 <setMotorIzquierdo>
		setMotorDerecho(retroceso);
 8001bdc:	2002      	movs	r0, #2
 8001bde:	f000 f841 	bl	8001c64 <setMotorDerecho>
		HAL_Delay(tiempo_giro180);
 8001be2:	f240 404c 	movw	r0, #1100	@ 0x44c
 8001be6:	f000 ff13 	bl	8002a10 <HAL_Delay>
		mini_avance();
 8001bea:	f7ff ff3e 	bl	8001a6a <mini_avance>
		break;
 8001bee:	bf00      	nop

	}
}
 8001bf0:	bf00      	nop
 8001bf2:	3708      	adds	r7, #8
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	200001ee 	.word	0x200001ee
 8001bfc:	20000218 	.word	0x20000218

08001c00 <setMotorIzquierdo>:

void setMotorIzquierdo(uint8_t modo) {
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	4603      	mov	r3, r0
 8001c08:	71fb      	strb	r3, [r7, #7]

	TIM3->CCR3 = v_media; // rueda a velocidad media
 8001c0a:	4b14      	ldr	r3, [pc, #80]	@ (8001c5c <setMotorIzquierdo+0x5c>)
 8001c0c:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001c10:	63da      	str	r2, [r3, #60]	@ 0x3c

	switch (modo) {
 8001c12:	79fb      	ldrb	r3, [r7, #7]
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d002      	beq.n	8001c1e <setMotorIzquierdo+0x1e>
 8001c18:	2b02      	cmp	r3, #2
 8001c1a:	d00d      	beq.n	8001c38 <setMotorIzquierdo+0x38>
	case retroceso:
		HAL_GPIO_WritePin(m1_izquierda_GPIO_Port, m1_izquierda_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(m0_izquierda_GPIO_Port, m0_izquierda_Pin, GPIO_PIN_RESET);
		break;
	}
}
 8001c1c:	e019      	b.n	8001c52 <setMotorIzquierdo+0x52>
		HAL_GPIO_WritePin(m1_izquierda_GPIO_Port, m1_izquierda_Pin, GPIO_PIN_RESET);
 8001c1e:	2200      	movs	r2, #0
 8001c20:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c24:	480e      	ldr	r0, [pc, #56]	@ (8001c60 <setMotorIzquierdo+0x60>)
 8001c26:	f002 f9e1 	bl	8003fec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(m0_izquierda_GPIO_Port, m0_izquierda_Pin, GPIO_PIN_SET);
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001c30:	480b      	ldr	r0, [pc, #44]	@ (8001c60 <setMotorIzquierdo+0x60>)
 8001c32:	f002 f9db 	bl	8003fec <HAL_GPIO_WritePin>
		break;
 8001c36:	e00c      	b.n	8001c52 <setMotorIzquierdo+0x52>
		HAL_GPIO_WritePin(m1_izquierda_GPIO_Port, m1_izquierda_Pin, GPIO_PIN_SET);
 8001c38:	2201      	movs	r2, #1
 8001c3a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c3e:	4808      	ldr	r0, [pc, #32]	@ (8001c60 <setMotorIzquierdo+0x60>)
 8001c40:	f002 f9d4 	bl	8003fec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(m0_izquierda_GPIO_Port, m0_izquierda_Pin, GPIO_PIN_RESET);
 8001c44:	2200      	movs	r2, #0
 8001c46:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001c4a:	4805      	ldr	r0, [pc, #20]	@ (8001c60 <setMotorIzquierdo+0x60>)
 8001c4c:	f002 f9ce 	bl	8003fec <HAL_GPIO_WritePin>
		break;
 8001c50:	bf00      	nop
}
 8001c52:	bf00      	nop
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40000400 	.word	0x40000400
 8001c60:	40020400 	.word	0x40020400

08001c64 <setMotorDerecho>:

void setMotorDerecho(uint8_t modo) {
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	71fb      	strb	r3, [r7, #7]

	TIM3->CCR4 = v_media; // rueda a velocidad media
 8001c6e:	4b14      	ldr	r3, [pc, #80]	@ (8001cc0 <setMotorDerecho+0x5c>)
 8001c70:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8001c74:	641a      	str	r2, [r3, #64]	@ 0x40

	switch (modo) {
 8001c76:	79fb      	ldrb	r3, [r7, #7]
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d002      	beq.n	8001c82 <setMotorDerecho+0x1e>
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	d00d      	beq.n	8001c9c <setMotorDerecho+0x38>
		HAL_GPIO_WritePin(m1_derecha_GPIO_Port, m1_derecha_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(m0_derecha_GPIO_Port, m0_derecha_Pin, GPIO_PIN_RESET);
		break;

	}
}
 8001c80:	e019      	b.n	8001cb6 <setMotorDerecho+0x52>
		HAL_GPIO_WritePin(m1_derecha_GPIO_Port, m1_derecha_Pin, GPIO_PIN_RESET);
 8001c82:	2200      	movs	r2, #0
 8001c84:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c88:	480e      	ldr	r0, [pc, #56]	@ (8001cc4 <setMotorDerecho+0x60>)
 8001c8a:	f002 f9af 	bl	8003fec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(m0_derecha_GPIO_Port, m0_derecha_Pin, GPIO_PIN_SET);
 8001c8e:	2201      	movs	r2, #1
 8001c90:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c94:	480b      	ldr	r0, [pc, #44]	@ (8001cc4 <setMotorDerecho+0x60>)
 8001c96:	f002 f9a9 	bl	8003fec <HAL_GPIO_WritePin>
		break;
 8001c9a:	e00c      	b.n	8001cb6 <setMotorDerecho+0x52>
		HAL_GPIO_WritePin(m1_derecha_GPIO_Port, m1_derecha_Pin, GPIO_PIN_SET);
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001ca2:	4808      	ldr	r0, [pc, #32]	@ (8001cc4 <setMotorDerecho+0x60>)
 8001ca4:	f002 f9a2 	bl	8003fec <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(m0_derecha_GPIO_Port, m0_derecha_Pin, GPIO_PIN_RESET);
 8001ca8:	2200      	movs	r2, #0
 8001caa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001cae:	4805      	ldr	r0, [pc, #20]	@ (8001cc4 <setMotorDerecho+0x60>)
 8001cb0:	f002 f99c 	bl	8003fec <HAL_GPIO_WritePin>
		break;
 8001cb4:	bf00      	nop
}
 8001cb6:	bf00      	nop
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	40000400 	.word	0x40000400
 8001cc4:	40020400 	.word	0x40020400

08001cc8 <act_pared>:

uint8_t act_pared(uint8_t *pared, uint8_t ubicacion, uint8_t orientacion_actual) { // este CODIGO ES SUPONIENDO Q YA SE DETECTO LA PARED
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	460b      	mov	r3, r1
 8001cd2:	70fb      	strb	r3, [r7, #3]
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	70bb      	strb	r3, [r7, #2]

	// actualizamos el valor de pared según la orientación
	switch (orientacion_actual) { //SE PONE 0X08 PORQ ES HEXADECIMAL, SI NO LO PONES ESTA EN OTRA BASE, ME HIZO RE CONFUNDIR
 8001cd8:	78bb      	ldrb	r3, [r7, #2]
 8001cda:	2b03      	cmp	r3, #3
 8001cdc:	d83a      	bhi.n	8001d54 <act_pared+0x8c>
 8001cde:	a201      	add	r2, pc, #4	@ (adr r2, 8001ce4 <act_pared+0x1c>)
 8001ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ce4:	08001cf5 	.word	0x08001cf5
 8001ce8:	08001d0d 	.word	0x08001d0d
 8001cec:	08001d25 	.word	0x08001d25
 8001cf0:	08001d3d 	.word	0x08001d3d
	case norte: // TAMBIEN USO EL |= PARA Q SI DETECTA UNA PARED YA INICIALIZADA NO LA SUME Y ACUMULE UN CARRY , SI NO Q HAGA LA OR
		pared[ubicacion] |= 0x08;  // suma 8 (1000 en binario)
 8001cf4:	78fb      	ldrb	r3, [r7, #3]
 8001cf6:	687a      	ldr	r2, [r7, #4]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	781a      	ldrb	r2, [r3, #0]
 8001cfc:	78fb      	ldrb	r3, [r7, #3]
 8001cfe:	6879      	ldr	r1, [r7, #4]
 8001d00:	440b      	add	r3, r1
 8001d02:	f042 0208 	orr.w	r2, r2, #8
 8001d06:	b2d2      	uxtb	r2, r2
 8001d08:	701a      	strb	r2, [r3, #0]
		break;
 8001d0a:	e025      	b.n	8001d58 <act_pared+0x90>
	case este:
		pared[ubicacion] |= 0x04;  // suma 4 (0100 en binario)
 8001d0c:	78fb      	ldrb	r3, [r7, #3]
 8001d0e:	687a      	ldr	r2, [r7, #4]
 8001d10:	4413      	add	r3, r2
 8001d12:	781a      	ldrb	r2, [r3, #0]
 8001d14:	78fb      	ldrb	r3, [r7, #3]
 8001d16:	6879      	ldr	r1, [r7, #4]
 8001d18:	440b      	add	r3, r1
 8001d1a:	f042 0204 	orr.w	r2, r2, #4
 8001d1e:	b2d2      	uxtb	r2, r2
 8001d20:	701a      	strb	r2, [r3, #0]
		break;
 8001d22:	e019      	b.n	8001d58 <act_pared+0x90>
	case sur:
		pared[ubicacion] |= 0x02;  // suma 2 (0010 en binario)
 8001d24:	78fb      	ldrb	r3, [r7, #3]
 8001d26:	687a      	ldr	r2, [r7, #4]
 8001d28:	4413      	add	r3, r2
 8001d2a:	781a      	ldrb	r2, [r3, #0]
 8001d2c:	78fb      	ldrb	r3, [r7, #3]
 8001d2e:	6879      	ldr	r1, [r7, #4]
 8001d30:	440b      	add	r3, r1
 8001d32:	f042 0202 	orr.w	r2, r2, #2
 8001d36:	b2d2      	uxtb	r2, r2
 8001d38:	701a      	strb	r2, [r3, #0]
		break;
 8001d3a:	e00d      	b.n	8001d58 <act_pared+0x90>
	case oeste:
		pared[ubicacion] |= 0x01;  // suma 1 (0001 en binario)
 8001d3c:	78fb      	ldrb	r3, [r7, #3]
 8001d3e:	687a      	ldr	r2, [r7, #4]
 8001d40:	4413      	add	r3, r2
 8001d42:	781a      	ldrb	r2, [r3, #0]
 8001d44:	78fb      	ldrb	r3, [r7, #3]
 8001d46:	6879      	ldr	r1, [r7, #4]
 8001d48:	440b      	add	r3, r1
 8001d4a:	f042 0201 	orr.w	r2, r2, #1
 8001d4e:	b2d2      	uxtb	r2, r2
 8001d50:	701a      	strb	r2, [r3, #0]
		break;
 8001d52:	e001      	b.n	8001d58 <act_pared+0x90>
	default:
		return 0; // Orientación no válida
 8001d54:	2300      	movs	r3, #0
 8001d56:	e003      	b.n	8001d60 <act_pared+0x98>
	}
	return pared[ubicacion];  // devolvés el valor actualizado
 8001d58:	78fb      	ldrb	r3, [r7, #3]
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	4413      	add	r3, r2
 8001d5e:	781b      	ldrb	r3, [r3, #0]
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr

08001d6c <act_pesos>:

void act_pesos(uint8_t *pared, uint8_t *peso) {
 8001d6c:	b480      	push	{r7}
 8001d6e:	b087      	sub	sp, #28
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	6039      	str	r1, [r7, #0]
	uint8_t minimo_peso_vecino;
	for (int j = 0; j < 15; j++) {
 8001d76:	2300      	movs	r3, #0
 8001d78:	613b      	str	r3, [r7, #16]
 8001d7a:	e08b      	b.n	8001e94 <act_pesos+0x128>
		for (int i = 0; i < cant_casilleros - 1; i++) {
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	60fb      	str	r3, [r7, #12]
 8001d80:	e081      	b.n	8001e86 <act_pesos+0x11a>
			minimo_peso_vecino = 100;
 8001d82:	2364      	movs	r3, #100	@ 0x64
 8001d84:	75fb      	strb	r3, [r7, #23]
			if (((i + 4 < cant_casilleros) && (pared[i] & 0x08) == 0)) { //mirar la el vecino de arriba si el bit 3 es 0 y si i es menor a 12 (es decir q no tiene pared superior) PORQUE SI NO NO PUEDE CALCULAR EL VECINO DE ARRIBA PORQ SERIA I+4 Y SI I ES 12 O MAS, I+4 VA A DAR 16 O MAS, Q NO EXISTE
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	2b0b      	cmp	r3, #11
 8001d8a:	dc15      	bgt.n	8001db8 <act_pesos+0x4c>
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	687a      	ldr	r2, [r7, #4]
 8001d90:	4413      	add	r3, r2
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	f003 0308 	and.w	r3, r3, #8
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d10d      	bne.n	8001db8 <act_pesos+0x4c>
				if (peso[i + 4] < minimo_peso_vecino)
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	3304      	adds	r3, #4
 8001da0:	683a      	ldr	r2, [r7, #0]
 8001da2:	4413      	add	r3, r2
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	7dfa      	ldrb	r2, [r7, #23]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d905      	bls.n	8001db8 <act_pesos+0x4c>
					minimo_peso_vecino = peso[i + 4];
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	3304      	adds	r3, #4
 8001db0:	683a      	ldr	r2, [r7, #0]
 8001db2:	4413      	add	r3, r2
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	75fb      	strb	r3, [r7, #23]
			}

			if (((!(i == 3 || i == 7 || i == 11 || i == 15)) && (pared[i] & 0x01) == 0)) { //ideam mirar el vecino derecha si el bit 2 es 0 y si el numero es distinto a 3 7 11 y 15 PORQ EN ESE CASO NO TIENE VECINO A LA derecha (LIMITE DEL MAPA)
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	2b03      	cmp	r3, #3
 8001dbc:	d01e      	beq.n	8001dfc <act_pesos+0x90>
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	2b07      	cmp	r3, #7
 8001dc2:	d01b      	beq.n	8001dfc <act_pesos+0x90>
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	2b0b      	cmp	r3, #11
 8001dc8:	d018      	beq.n	8001dfc <act_pesos+0x90>
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	2b0f      	cmp	r3, #15
 8001dce:	d015      	beq.n	8001dfc <act_pesos+0x90>
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	687a      	ldr	r2, [r7, #4]
 8001dd4:	4413      	add	r3, r2
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	f003 0301 	and.w	r3, r3, #1
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d10d      	bne.n	8001dfc <act_pesos+0x90>
				if (peso[i + 1] < minimo_peso_vecino)
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	3301      	adds	r3, #1
 8001de4:	683a      	ldr	r2, [r7, #0]
 8001de6:	4413      	add	r3, r2
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	7dfa      	ldrb	r2, [r7, #23]
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d905      	bls.n	8001dfc <act_pesos+0x90>
					minimo_peso_vecino = peso[i + 1];
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	3301      	adds	r3, #1
 8001df4:	683a      	ldr	r2, [r7, #0]
 8001df6:	4413      	add	r3, r2
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	75fb      	strb	r3, [r7, #23]
			}

			if (((i >= 4) && (pared[i] & 0x02) == 0)) { //ideam al primero, mira el vecino de abajo en el caso de q i sea mayor o igual a 4
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	2b03      	cmp	r3, #3
 8001e00:	dd15      	ble.n	8001e2e <act_pesos+0xc2>
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	687a      	ldr	r2, [r7, #4]
 8001e06:	4413      	add	r3, r2
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	f003 0302 	and.w	r3, r3, #2
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d10d      	bne.n	8001e2e <act_pesos+0xc2>
				if (peso[i - 4] < minimo_peso_vecino)
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	3b04      	subs	r3, #4
 8001e16:	683a      	ldr	r2, [r7, #0]
 8001e18:	4413      	add	r3, r2
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	7dfa      	ldrb	r2, [r7, #23]
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d905      	bls.n	8001e2e <act_pesos+0xc2>
					minimo_peso_vecino = peso[i - 4];
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	3b04      	subs	r3, #4
 8001e26:	683a      	ldr	r2, [r7, #0]
 8001e28:	4413      	add	r3, r2
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	75fb      	strb	r3, [r7, #23]
			}

			if (((pared[i] & 0x04) == 0) && (!(i == 0 || i == 4 || i == 8 || i == 12))) { //ideam al dos
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	687a      	ldr	r2, [r7, #4]
 8001e32:	4413      	add	r3, r2
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	f003 0304 	and.w	r3, r3, #4
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d119      	bne.n	8001e72 <act_pesos+0x106>
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d016      	beq.n	8001e72 <act_pesos+0x106>
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	2b04      	cmp	r3, #4
 8001e48:	d013      	beq.n	8001e72 <act_pesos+0x106>
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	2b08      	cmp	r3, #8
 8001e4e:	d010      	beq.n	8001e72 <act_pesos+0x106>
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	2b0c      	cmp	r3, #12
 8001e54:	d00d      	beq.n	8001e72 <act_pesos+0x106>
				if (peso[i - 1] < minimo_peso_vecino)
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	3b01      	subs	r3, #1
 8001e5a:	683a      	ldr	r2, [r7, #0]
 8001e5c:	4413      	add	r3, r2
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	7dfa      	ldrb	r2, [r7, #23]
 8001e62:	429a      	cmp	r2, r3
 8001e64:	d905      	bls.n	8001e72 <act_pesos+0x106>
					minimo_peso_vecino = peso[i - 1];
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	3b01      	subs	r3, #1
 8001e6a:	683a      	ldr	r2, [r7, #0]
 8001e6c:	4413      	add	r3, r2
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	75fb      	strb	r3, [r7, #23]
			}

			peso[i] = minimo_peso_vecino + 1;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	683a      	ldr	r2, [r7, #0]
 8001e76:	4413      	add	r3, r2
 8001e78:	7dfa      	ldrb	r2, [r7, #23]
 8001e7a:	3201      	adds	r2, #1
 8001e7c:	b2d2      	uxtb	r2, r2
 8001e7e:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < cant_casilleros - 1; i++) {
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	3301      	adds	r3, #1
 8001e84:	60fb      	str	r3, [r7, #12]
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2b0e      	cmp	r3, #14
 8001e8a:	f77f af7a 	ble.w	8001d82 <act_pesos+0x16>
	for (int j = 0; j < 15; j++) {
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	3301      	adds	r3, #1
 8001e92:	613b      	str	r3, [r7, #16]
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	2b0e      	cmp	r3, #14
 8001e98:	f77f af70 	ble.w	8001d7c <act_pesos+0x10>
		}
	}
}
 8001e9c:	bf00      	nop
 8001e9e:	bf00      	nop
 8001ea0:	371c      	adds	r7, #28
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
	...

08001eac <calculo_minimo_peso>:

uint8_t calculo_minimo_peso(uint8_t *peso, uint8_t *pared, uint8_t ubicacion, uint8_t orientacion_actual) {
 8001eac:	b480      	push	{r7}
 8001eae:	b087      	sub	sp, #28
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	4611      	mov	r1, r2
 8001eb8:	461a      	mov	r2, r3
 8001eba:	460b      	mov	r3, r1
 8001ebc:	71fb      	strb	r3, [r7, #7]
 8001ebe:	4613      	mov	r3, r2
 8001ec0:	71bb      	strb	r3, [r7, #6]
	uint8_t minimo_peso = 15;
 8001ec2:	230f      	movs	r3, #15
 8001ec4:	75fb      	strb	r3, [r7, #23]
	switch (orientacion_actual) {
 8001ec6:	79bb      	ldrb	r3, [r7, #6]
 8001ec8:	2b03      	cmp	r3, #3
 8001eca:	f200 8241 	bhi.w	8002350 <calculo_minimo_peso+0x4a4>
 8001ece:	a201      	add	r2, pc, #4	@ (adr r2, 8001ed4 <calculo_minimo_peso+0x28>)
 8001ed0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ed4:	08001ee5 	.word	0x08001ee5
 8001ed8:	08002237 	.word	0x08002237
 8001edc:	08001fff 	.word	0x08001fff
 8001ee0:	0800211d 	.word	0x0800211d
	case norte:
		if (((peso[ubicacion + 4] < minimo_peso) && ((pared[ubicacion] & 0x08) == 0) && (ubicacion + 4 < cant_casilleros))) {
 8001ee4:	79fb      	ldrb	r3, [r7, #7]
 8001ee6:	3304      	adds	r3, #4
 8001ee8:	68fa      	ldr	r2, [r7, #12]
 8001eea:	4413      	add	r3, r2
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	7dfa      	ldrb	r2, [r7, #23]
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d915      	bls.n	8001f20 <calculo_minimo_peso+0x74>
 8001ef4:	79fb      	ldrb	r3, [r7, #7]
 8001ef6:	68ba      	ldr	r2, [r7, #8]
 8001ef8:	4413      	add	r3, r2
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	f003 0308 	and.w	r3, r3, #8
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d10d      	bne.n	8001f20 <calculo_minimo_peso+0x74>
 8001f04:	79fb      	ldrb	r3, [r7, #7]
 8001f06:	2b0b      	cmp	r3, #11
 8001f08:	d80a      	bhi.n	8001f20 <calculo_minimo_peso+0x74>
			minimo_peso = peso[ubicacion + 4];
 8001f0a:	79fb      	ldrb	r3, [r7, #7]
 8001f0c:	3304      	adds	r3, #4
 8001f0e:	68fa      	ldr	r2, [r7, #12]
 8001f10:	4413      	add	r3, r2
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	75fb      	strb	r3, [r7, #23]
			casilla_n = ubicacion + 4;
 8001f16:	79fb      	ldrb	r3, [r7, #7]
 8001f18:	3304      	adds	r3, #4
 8001f1a:	b2da      	uxtb	r2, r3
 8001f1c:	4b7e      	ldr	r3, [pc, #504]	@ (8002118 <calculo_minimo_peso+0x26c>)
 8001f1e:	701a      	strb	r2, [r3, #0]
		}
		if (((peso[ubicacion + 1] < minimo_peso) && ((pared[ubicacion] & 0x01) == 0) && !(ubicacion == 3 || ubicacion == 7 || ubicacion == 11 || ubicacion == 15))) { // el signo de admiracion niega y convierte en booleana ubicacion
 8001f20:	79fb      	ldrb	r3, [r7, #7]
 8001f22:	3301      	adds	r3, #1
 8001f24:	68fa      	ldr	r2, [r7, #12]
 8001f26:	4413      	add	r3, r2
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	7dfa      	ldrb	r2, [r7, #23]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d91e      	bls.n	8001f6e <calculo_minimo_peso+0xc2>
 8001f30:	79fb      	ldrb	r3, [r7, #7]
 8001f32:	68ba      	ldr	r2, [r7, #8]
 8001f34:	4413      	add	r3, r2
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	f003 0301 	and.w	r3, r3, #1
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d116      	bne.n	8001f6e <calculo_minimo_peso+0xc2>
 8001f40:	79fb      	ldrb	r3, [r7, #7]
 8001f42:	2b03      	cmp	r3, #3
 8001f44:	d013      	beq.n	8001f6e <calculo_minimo_peso+0xc2>
 8001f46:	79fb      	ldrb	r3, [r7, #7]
 8001f48:	2b07      	cmp	r3, #7
 8001f4a:	d010      	beq.n	8001f6e <calculo_minimo_peso+0xc2>
 8001f4c:	79fb      	ldrb	r3, [r7, #7]
 8001f4e:	2b0b      	cmp	r3, #11
 8001f50:	d00d      	beq.n	8001f6e <calculo_minimo_peso+0xc2>
 8001f52:	79fb      	ldrb	r3, [r7, #7]
 8001f54:	2b0f      	cmp	r3, #15
 8001f56:	d00a      	beq.n	8001f6e <calculo_minimo_peso+0xc2>
			minimo_peso = peso[ubicacion + 1];
 8001f58:	79fb      	ldrb	r3, [r7, #7]
 8001f5a:	3301      	adds	r3, #1
 8001f5c:	68fa      	ldr	r2, [r7, #12]
 8001f5e:	4413      	add	r3, r2
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	75fb      	strb	r3, [r7, #23]
			casilla_n = ubicacion + 1;
 8001f64:	79fb      	ldrb	r3, [r7, #7]
 8001f66:	3301      	adds	r3, #1
 8001f68:	b2da      	uxtb	r2, r3
 8001f6a:	4b6b      	ldr	r3, [pc, #428]	@ (8002118 <calculo_minimo_peso+0x26c>)
 8001f6c:	701a      	strb	r2, [r3, #0]
		}
		if (((peso[ubicacion - 1] < minimo_peso) && ((pared[ubicacion] & 0x04) == 0) && !(ubicacion == 3 || ubicacion == 7 || ubicacion == 11 || ubicacion == 15))) {
 8001f6e:	79fb      	ldrb	r3, [r7, #7]
 8001f70:	3b01      	subs	r3, #1
 8001f72:	68fa      	ldr	r2, [r7, #12]
 8001f74:	4413      	add	r3, r2
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	7dfa      	ldrb	r2, [r7, #23]
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	d91e      	bls.n	8001fbc <calculo_minimo_peso+0x110>
 8001f7e:	79fb      	ldrb	r3, [r7, #7]
 8001f80:	68ba      	ldr	r2, [r7, #8]
 8001f82:	4413      	add	r3, r2
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	f003 0304 	and.w	r3, r3, #4
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d116      	bne.n	8001fbc <calculo_minimo_peso+0x110>
 8001f8e:	79fb      	ldrb	r3, [r7, #7]
 8001f90:	2b03      	cmp	r3, #3
 8001f92:	d013      	beq.n	8001fbc <calculo_minimo_peso+0x110>
 8001f94:	79fb      	ldrb	r3, [r7, #7]
 8001f96:	2b07      	cmp	r3, #7
 8001f98:	d010      	beq.n	8001fbc <calculo_minimo_peso+0x110>
 8001f9a:	79fb      	ldrb	r3, [r7, #7]
 8001f9c:	2b0b      	cmp	r3, #11
 8001f9e:	d00d      	beq.n	8001fbc <calculo_minimo_peso+0x110>
 8001fa0:	79fb      	ldrb	r3, [r7, #7]
 8001fa2:	2b0f      	cmp	r3, #15
 8001fa4:	d00a      	beq.n	8001fbc <calculo_minimo_peso+0x110>
			minimo_peso = peso[ubicacion - 1];
 8001fa6:	79fb      	ldrb	r3, [r7, #7]
 8001fa8:	3b01      	subs	r3, #1
 8001faa:	68fa      	ldr	r2, [r7, #12]
 8001fac:	4413      	add	r3, r2
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	75fb      	strb	r3, [r7, #23]
			casilla_n = ubicacion - 1;
 8001fb2:	79fb      	ldrb	r3, [r7, #7]
 8001fb4:	3b01      	subs	r3, #1
 8001fb6:	b2da      	uxtb	r2, r3
 8001fb8:	4b57      	ldr	r3, [pc, #348]	@ (8002118 <calculo_minimo_peso+0x26c>)
 8001fba:	701a      	strb	r2, [r3, #0]
		}
		if (((peso[ubicacion - 4] < minimo_peso) && ((pared[ubicacion] & 0x02) == 0) && (4 <= ubicacion))) {
 8001fbc:	79fb      	ldrb	r3, [r7, #7]
 8001fbe:	3b04      	subs	r3, #4
 8001fc0:	68fa      	ldr	r2, [r7, #12]
 8001fc2:	4413      	add	r3, r2
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	7dfa      	ldrb	r2, [r7, #23]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d915      	bls.n	8001ff8 <calculo_minimo_peso+0x14c>
 8001fcc:	79fb      	ldrb	r3, [r7, #7]
 8001fce:	68ba      	ldr	r2, [r7, #8]
 8001fd0:	4413      	add	r3, r2
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	f003 0302 	and.w	r3, r3, #2
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d10d      	bne.n	8001ff8 <calculo_minimo_peso+0x14c>
 8001fdc:	79fb      	ldrb	r3, [r7, #7]
 8001fde:	2b03      	cmp	r3, #3
 8001fe0:	d90a      	bls.n	8001ff8 <calculo_minimo_peso+0x14c>
			minimo_peso = peso[ubicacion - 4];
 8001fe2:	79fb      	ldrb	r3, [r7, #7]
 8001fe4:	3b04      	subs	r3, #4
 8001fe6:	68fa      	ldr	r2, [r7, #12]
 8001fe8:	4413      	add	r3, r2
 8001fea:	781b      	ldrb	r3, [r3, #0]
 8001fec:	75fb      	strb	r3, [r7, #23]
			casilla_n = ubicacion - 4;
 8001fee:	79fb      	ldrb	r3, [r7, #7]
 8001ff0:	3b04      	subs	r3, #4
 8001ff2:	b2da      	uxtb	r2, r3
 8001ff4:	4b48      	ldr	r3, [pc, #288]	@ (8002118 <calculo_minimo_peso+0x26c>)
 8001ff6:	701a      	strb	r2, [r3, #0]
		}
		return casilla_n;
 8001ff8:	4b47      	ldr	r3, [pc, #284]	@ (8002118 <calculo_minimo_peso+0x26c>)
 8001ffa:	781b      	ldrb	r3, [r3, #0]
 8001ffc:	e1a9      	b.n	8002352 <calculo_minimo_peso+0x4a6>
		break;
	case sur:
		if (((peso[ubicacion - 4] < minimo_peso) && ((pared[ubicacion] & 0x02) == 0) && (4 <= ubicacion))) {
 8001ffe:	79fb      	ldrb	r3, [r7, #7]
 8002000:	3b04      	subs	r3, #4
 8002002:	68fa      	ldr	r2, [r7, #12]
 8002004:	4413      	add	r3, r2
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	7dfa      	ldrb	r2, [r7, #23]
 800200a:	429a      	cmp	r2, r3
 800200c:	d915      	bls.n	800203a <calculo_minimo_peso+0x18e>
 800200e:	79fb      	ldrb	r3, [r7, #7]
 8002010:	68ba      	ldr	r2, [r7, #8]
 8002012:	4413      	add	r3, r2
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	f003 0302 	and.w	r3, r3, #2
 800201a:	2b00      	cmp	r3, #0
 800201c:	d10d      	bne.n	800203a <calculo_minimo_peso+0x18e>
 800201e:	79fb      	ldrb	r3, [r7, #7]
 8002020:	2b03      	cmp	r3, #3
 8002022:	d90a      	bls.n	800203a <calculo_minimo_peso+0x18e>
			minimo_peso = peso[ubicacion - 4];
 8002024:	79fb      	ldrb	r3, [r7, #7]
 8002026:	3b04      	subs	r3, #4
 8002028:	68fa      	ldr	r2, [r7, #12]
 800202a:	4413      	add	r3, r2
 800202c:	781b      	ldrb	r3, [r3, #0]
 800202e:	75fb      	strb	r3, [r7, #23]
			casilla_n = ubicacion - 4;
 8002030:	79fb      	ldrb	r3, [r7, #7]
 8002032:	3b04      	subs	r3, #4
 8002034:	b2da      	uxtb	r2, r3
 8002036:	4b38      	ldr	r3, [pc, #224]	@ (8002118 <calculo_minimo_peso+0x26c>)
 8002038:	701a      	strb	r2, [r3, #0]
		}

		if (((peso[ubicacion + 1] < minimo_peso) && ((pared[ubicacion] & 0x01) == 0) && !(ubicacion == 3 || ubicacion == 7 || ubicacion == 11 || ubicacion == 15))) { // el signo de admiracion niega y convierte en booleana ubicacion
 800203a:	79fb      	ldrb	r3, [r7, #7]
 800203c:	3301      	adds	r3, #1
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	4413      	add	r3, r2
 8002042:	781b      	ldrb	r3, [r3, #0]
 8002044:	7dfa      	ldrb	r2, [r7, #23]
 8002046:	429a      	cmp	r2, r3
 8002048:	d91e      	bls.n	8002088 <calculo_minimo_peso+0x1dc>
 800204a:	79fb      	ldrb	r3, [r7, #7]
 800204c:	68ba      	ldr	r2, [r7, #8]
 800204e:	4413      	add	r3, r2
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	2b00      	cmp	r3, #0
 8002058:	d116      	bne.n	8002088 <calculo_minimo_peso+0x1dc>
 800205a:	79fb      	ldrb	r3, [r7, #7]
 800205c:	2b03      	cmp	r3, #3
 800205e:	d013      	beq.n	8002088 <calculo_minimo_peso+0x1dc>
 8002060:	79fb      	ldrb	r3, [r7, #7]
 8002062:	2b07      	cmp	r3, #7
 8002064:	d010      	beq.n	8002088 <calculo_minimo_peso+0x1dc>
 8002066:	79fb      	ldrb	r3, [r7, #7]
 8002068:	2b0b      	cmp	r3, #11
 800206a:	d00d      	beq.n	8002088 <calculo_minimo_peso+0x1dc>
 800206c:	79fb      	ldrb	r3, [r7, #7]
 800206e:	2b0f      	cmp	r3, #15
 8002070:	d00a      	beq.n	8002088 <calculo_minimo_peso+0x1dc>
			minimo_peso = peso[ubicacion + 1];
 8002072:	79fb      	ldrb	r3, [r7, #7]
 8002074:	3301      	adds	r3, #1
 8002076:	68fa      	ldr	r2, [r7, #12]
 8002078:	4413      	add	r3, r2
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	75fb      	strb	r3, [r7, #23]
			casilla_n = ubicacion + 1;
 800207e:	79fb      	ldrb	r3, [r7, #7]
 8002080:	3301      	adds	r3, #1
 8002082:	b2da      	uxtb	r2, r3
 8002084:	4b24      	ldr	r3, [pc, #144]	@ (8002118 <calculo_minimo_peso+0x26c>)
 8002086:	701a      	strb	r2, [r3, #0]
		}
		if (((peso[ubicacion - 1] < minimo_peso) && ((pared[ubicacion] & 0x04) == 0) && !(ubicacion == 3 || ubicacion == 7 || ubicacion == 11 || ubicacion == 15))) {
 8002088:	79fb      	ldrb	r3, [r7, #7]
 800208a:	3b01      	subs	r3, #1
 800208c:	68fa      	ldr	r2, [r7, #12]
 800208e:	4413      	add	r3, r2
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	7dfa      	ldrb	r2, [r7, #23]
 8002094:	429a      	cmp	r2, r3
 8002096:	d91e      	bls.n	80020d6 <calculo_minimo_peso+0x22a>
 8002098:	79fb      	ldrb	r3, [r7, #7]
 800209a:	68ba      	ldr	r2, [r7, #8]
 800209c:	4413      	add	r3, r2
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	f003 0304 	and.w	r3, r3, #4
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d116      	bne.n	80020d6 <calculo_minimo_peso+0x22a>
 80020a8:	79fb      	ldrb	r3, [r7, #7]
 80020aa:	2b03      	cmp	r3, #3
 80020ac:	d013      	beq.n	80020d6 <calculo_minimo_peso+0x22a>
 80020ae:	79fb      	ldrb	r3, [r7, #7]
 80020b0:	2b07      	cmp	r3, #7
 80020b2:	d010      	beq.n	80020d6 <calculo_minimo_peso+0x22a>
 80020b4:	79fb      	ldrb	r3, [r7, #7]
 80020b6:	2b0b      	cmp	r3, #11
 80020b8:	d00d      	beq.n	80020d6 <calculo_minimo_peso+0x22a>
 80020ba:	79fb      	ldrb	r3, [r7, #7]
 80020bc:	2b0f      	cmp	r3, #15
 80020be:	d00a      	beq.n	80020d6 <calculo_minimo_peso+0x22a>
			minimo_peso = peso[ubicacion - 1];
 80020c0:	79fb      	ldrb	r3, [r7, #7]
 80020c2:	3b01      	subs	r3, #1
 80020c4:	68fa      	ldr	r2, [r7, #12]
 80020c6:	4413      	add	r3, r2
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	75fb      	strb	r3, [r7, #23]
			casilla_n = ubicacion - 1;
 80020cc:	79fb      	ldrb	r3, [r7, #7]
 80020ce:	3b01      	subs	r3, #1
 80020d0:	b2da      	uxtb	r2, r3
 80020d2:	4b11      	ldr	r3, [pc, #68]	@ (8002118 <calculo_minimo_peso+0x26c>)
 80020d4:	701a      	strb	r2, [r3, #0]
		}

		if (((peso[ubicacion + 4] < minimo_peso) && ((pared[ubicacion] & 0x08) == 0) && (ubicacion + 4 < cant_casilleros))) {
 80020d6:	79fb      	ldrb	r3, [r7, #7]
 80020d8:	3304      	adds	r3, #4
 80020da:	68fa      	ldr	r2, [r7, #12]
 80020dc:	4413      	add	r3, r2
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	7dfa      	ldrb	r2, [r7, #23]
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d915      	bls.n	8002112 <calculo_minimo_peso+0x266>
 80020e6:	79fb      	ldrb	r3, [r7, #7]
 80020e8:	68ba      	ldr	r2, [r7, #8]
 80020ea:	4413      	add	r3, r2
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	f003 0308 	and.w	r3, r3, #8
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d10d      	bne.n	8002112 <calculo_minimo_peso+0x266>
 80020f6:	79fb      	ldrb	r3, [r7, #7]
 80020f8:	2b0b      	cmp	r3, #11
 80020fa:	d80a      	bhi.n	8002112 <calculo_minimo_peso+0x266>
			minimo_peso = peso[ubicacion + 4];
 80020fc:	79fb      	ldrb	r3, [r7, #7]
 80020fe:	3304      	adds	r3, #4
 8002100:	68fa      	ldr	r2, [r7, #12]
 8002102:	4413      	add	r3, r2
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	75fb      	strb	r3, [r7, #23]
			casilla_n = ubicacion + 4;
 8002108:	79fb      	ldrb	r3, [r7, #7]
 800210a:	3304      	adds	r3, #4
 800210c:	b2da      	uxtb	r2, r3
 800210e:	4b02      	ldr	r3, [pc, #8]	@ (8002118 <calculo_minimo_peso+0x26c>)
 8002110:	701a      	strb	r2, [r3, #0]
		}
		return casilla_n;
 8002112:	4b01      	ldr	r3, [pc, #4]	@ (8002118 <calculo_minimo_peso+0x26c>)
 8002114:	781b      	ldrb	r3, [r3, #0]
 8002116:	e11c      	b.n	8002352 <calculo_minimo_peso+0x4a6>
 8002118:	20000000 	.word	0x20000000
		break;
	case oeste:
		if (((peso[ubicacion + 1] < minimo_peso) && ((pared[ubicacion] & 0x01) == 0) && !(ubicacion == 3 || ubicacion == 7 || ubicacion == 11 || ubicacion == 15))) { // el signo de admiracion niega y convierte en booleana ubicacion
 800211c:	79fb      	ldrb	r3, [r7, #7]
 800211e:	3301      	adds	r3, #1
 8002120:	68fa      	ldr	r2, [r7, #12]
 8002122:	4413      	add	r3, r2
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	7dfa      	ldrb	r2, [r7, #23]
 8002128:	429a      	cmp	r2, r3
 800212a:	d91e      	bls.n	800216a <calculo_minimo_peso+0x2be>
 800212c:	79fb      	ldrb	r3, [r7, #7]
 800212e:	68ba      	ldr	r2, [r7, #8]
 8002130:	4413      	add	r3, r2
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	f003 0301 	and.w	r3, r3, #1
 8002138:	2b00      	cmp	r3, #0
 800213a:	d116      	bne.n	800216a <calculo_minimo_peso+0x2be>
 800213c:	79fb      	ldrb	r3, [r7, #7]
 800213e:	2b03      	cmp	r3, #3
 8002140:	d013      	beq.n	800216a <calculo_minimo_peso+0x2be>
 8002142:	79fb      	ldrb	r3, [r7, #7]
 8002144:	2b07      	cmp	r3, #7
 8002146:	d010      	beq.n	800216a <calculo_minimo_peso+0x2be>
 8002148:	79fb      	ldrb	r3, [r7, #7]
 800214a:	2b0b      	cmp	r3, #11
 800214c:	d00d      	beq.n	800216a <calculo_minimo_peso+0x2be>
 800214e:	79fb      	ldrb	r3, [r7, #7]
 8002150:	2b0f      	cmp	r3, #15
 8002152:	d00a      	beq.n	800216a <calculo_minimo_peso+0x2be>
			minimo_peso = peso[ubicacion + 1];
 8002154:	79fb      	ldrb	r3, [r7, #7]
 8002156:	3301      	adds	r3, #1
 8002158:	68fa      	ldr	r2, [r7, #12]
 800215a:	4413      	add	r3, r2
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	75fb      	strb	r3, [r7, #23]
			casilla_n = ubicacion + 1;
 8002160:	79fb      	ldrb	r3, [r7, #7]
 8002162:	3301      	adds	r3, #1
 8002164:	b2da      	uxtb	r2, r3
 8002166:	4b7e      	ldr	r3, [pc, #504]	@ (8002360 <calculo_minimo_peso+0x4b4>)
 8002168:	701a      	strb	r2, [r3, #0]
		}
		if (((peso[ubicacion + 4] < minimo_peso) && ((pared[ubicacion] & 0x08) == 0) && (ubicacion + 4 < cant_casilleros))) {
 800216a:	79fb      	ldrb	r3, [r7, #7]
 800216c:	3304      	adds	r3, #4
 800216e:	68fa      	ldr	r2, [r7, #12]
 8002170:	4413      	add	r3, r2
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	7dfa      	ldrb	r2, [r7, #23]
 8002176:	429a      	cmp	r2, r3
 8002178:	d915      	bls.n	80021a6 <calculo_minimo_peso+0x2fa>
 800217a:	79fb      	ldrb	r3, [r7, #7]
 800217c:	68ba      	ldr	r2, [r7, #8]
 800217e:	4413      	add	r3, r2
 8002180:	781b      	ldrb	r3, [r3, #0]
 8002182:	f003 0308 	and.w	r3, r3, #8
 8002186:	2b00      	cmp	r3, #0
 8002188:	d10d      	bne.n	80021a6 <calculo_minimo_peso+0x2fa>
 800218a:	79fb      	ldrb	r3, [r7, #7]
 800218c:	2b0b      	cmp	r3, #11
 800218e:	d80a      	bhi.n	80021a6 <calculo_minimo_peso+0x2fa>
			minimo_peso = peso[ubicacion + 4];
 8002190:	79fb      	ldrb	r3, [r7, #7]
 8002192:	3304      	adds	r3, #4
 8002194:	68fa      	ldr	r2, [r7, #12]
 8002196:	4413      	add	r3, r2
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	75fb      	strb	r3, [r7, #23]
			casilla_n = ubicacion + 4;
 800219c:	79fb      	ldrb	r3, [r7, #7]
 800219e:	3304      	adds	r3, #4
 80021a0:	b2da      	uxtb	r2, r3
 80021a2:	4b6f      	ldr	r3, [pc, #444]	@ (8002360 <calculo_minimo_peso+0x4b4>)
 80021a4:	701a      	strb	r2, [r3, #0]
		}

		if (((peso[ubicacion - 4] < minimo_peso) && ((pared[ubicacion] & 0x02) == 0) && (4 <= ubicacion))) {
 80021a6:	79fb      	ldrb	r3, [r7, #7]
 80021a8:	3b04      	subs	r3, #4
 80021aa:	68fa      	ldr	r2, [r7, #12]
 80021ac:	4413      	add	r3, r2
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	7dfa      	ldrb	r2, [r7, #23]
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d915      	bls.n	80021e2 <calculo_minimo_peso+0x336>
 80021b6:	79fb      	ldrb	r3, [r7, #7]
 80021b8:	68ba      	ldr	r2, [r7, #8]
 80021ba:	4413      	add	r3, r2
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	f003 0302 	and.w	r3, r3, #2
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d10d      	bne.n	80021e2 <calculo_minimo_peso+0x336>
 80021c6:	79fb      	ldrb	r3, [r7, #7]
 80021c8:	2b03      	cmp	r3, #3
 80021ca:	d90a      	bls.n	80021e2 <calculo_minimo_peso+0x336>
			minimo_peso = peso[ubicacion - 4];
 80021cc:	79fb      	ldrb	r3, [r7, #7]
 80021ce:	3b04      	subs	r3, #4
 80021d0:	68fa      	ldr	r2, [r7, #12]
 80021d2:	4413      	add	r3, r2
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	75fb      	strb	r3, [r7, #23]
			casilla_n = ubicacion - 4;
 80021d8:	79fb      	ldrb	r3, [r7, #7]
 80021da:	3b04      	subs	r3, #4
 80021dc:	b2da      	uxtb	r2, r3
 80021de:	4b60      	ldr	r3, [pc, #384]	@ (8002360 <calculo_minimo_peso+0x4b4>)
 80021e0:	701a      	strb	r2, [r3, #0]
		}

		if (((peso[ubicacion - 1] < minimo_peso) && ((pared[ubicacion] & 0x04) == 0) && !(ubicacion == 3 || ubicacion == 7 || ubicacion == 11 || ubicacion == 15))) {
 80021e2:	79fb      	ldrb	r3, [r7, #7]
 80021e4:	3b01      	subs	r3, #1
 80021e6:	68fa      	ldr	r2, [r7, #12]
 80021e8:	4413      	add	r3, r2
 80021ea:	781b      	ldrb	r3, [r3, #0]
 80021ec:	7dfa      	ldrb	r2, [r7, #23]
 80021ee:	429a      	cmp	r2, r3
 80021f0:	d91e      	bls.n	8002230 <calculo_minimo_peso+0x384>
 80021f2:	79fb      	ldrb	r3, [r7, #7]
 80021f4:	68ba      	ldr	r2, [r7, #8]
 80021f6:	4413      	add	r3, r2
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	f003 0304 	and.w	r3, r3, #4
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d116      	bne.n	8002230 <calculo_minimo_peso+0x384>
 8002202:	79fb      	ldrb	r3, [r7, #7]
 8002204:	2b03      	cmp	r3, #3
 8002206:	d013      	beq.n	8002230 <calculo_minimo_peso+0x384>
 8002208:	79fb      	ldrb	r3, [r7, #7]
 800220a:	2b07      	cmp	r3, #7
 800220c:	d010      	beq.n	8002230 <calculo_minimo_peso+0x384>
 800220e:	79fb      	ldrb	r3, [r7, #7]
 8002210:	2b0b      	cmp	r3, #11
 8002212:	d00d      	beq.n	8002230 <calculo_minimo_peso+0x384>
 8002214:	79fb      	ldrb	r3, [r7, #7]
 8002216:	2b0f      	cmp	r3, #15
 8002218:	d00a      	beq.n	8002230 <calculo_minimo_peso+0x384>
			minimo_peso = peso[ubicacion - 1];
 800221a:	79fb      	ldrb	r3, [r7, #7]
 800221c:	3b01      	subs	r3, #1
 800221e:	68fa      	ldr	r2, [r7, #12]
 8002220:	4413      	add	r3, r2
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	75fb      	strb	r3, [r7, #23]
			casilla_n = ubicacion - 1;
 8002226:	79fb      	ldrb	r3, [r7, #7]
 8002228:	3b01      	subs	r3, #1
 800222a:	b2da      	uxtb	r2, r3
 800222c:	4b4c      	ldr	r3, [pc, #304]	@ (8002360 <calculo_minimo_peso+0x4b4>)
 800222e:	701a      	strb	r2, [r3, #0]
		}
		return casilla_n;
 8002230:	4b4b      	ldr	r3, [pc, #300]	@ (8002360 <calculo_minimo_peso+0x4b4>)
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	e08d      	b.n	8002352 <calculo_minimo_peso+0x4a6>
		break;
	case este:
		if (((peso[ubicacion - 1] < minimo_peso) && ((pared[ubicacion] & 0x04) == 0) && !(ubicacion == 3 || ubicacion == 7 || ubicacion == 11 || ubicacion == 15))) {
 8002236:	79fb      	ldrb	r3, [r7, #7]
 8002238:	3b01      	subs	r3, #1
 800223a:	68fa      	ldr	r2, [r7, #12]
 800223c:	4413      	add	r3, r2
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	7dfa      	ldrb	r2, [r7, #23]
 8002242:	429a      	cmp	r2, r3
 8002244:	d91e      	bls.n	8002284 <calculo_minimo_peso+0x3d8>
 8002246:	79fb      	ldrb	r3, [r7, #7]
 8002248:	68ba      	ldr	r2, [r7, #8]
 800224a:	4413      	add	r3, r2
 800224c:	781b      	ldrb	r3, [r3, #0]
 800224e:	f003 0304 	and.w	r3, r3, #4
 8002252:	2b00      	cmp	r3, #0
 8002254:	d116      	bne.n	8002284 <calculo_minimo_peso+0x3d8>
 8002256:	79fb      	ldrb	r3, [r7, #7]
 8002258:	2b03      	cmp	r3, #3
 800225a:	d013      	beq.n	8002284 <calculo_minimo_peso+0x3d8>
 800225c:	79fb      	ldrb	r3, [r7, #7]
 800225e:	2b07      	cmp	r3, #7
 8002260:	d010      	beq.n	8002284 <calculo_minimo_peso+0x3d8>
 8002262:	79fb      	ldrb	r3, [r7, #7]
 8002264:	2b0b      	cmp	r3, #11
 8002266:	d00d      	beq.n	8002284 <calculo_minimo_peso+0x3d8>
 8002268:	79fb      	ldrb	r3, [r7, #7]
 800226a:	2b0f      	cmp	r3, #15
 800226c:	d00a      	beq.n	8002284 <calculo_minimo_peso+0x3d8>
			minimo_peso = peso[ubicacion - 1];
 800226e:	79fb      	ldrb	r3, [r7, #7]
 8002270:	3b01      	subs	r3, #1
 8002272:	68fa      	ldr	r2, [r7, #12]
 8002274:	4413      	add	r3, r2
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	75fb      	strb	r3, [r7, #23]
			casilla_n = ubicacion - 1;
 800227a:	79fb      	ldrb	r3, [r7, #7]
 800227c:	3b01      	subs	r3, #1
 800227e:	b2da      	uxtb	r2, r3
 8002280:	4b37      	ldr	r3, [pc, #220]	@ (8002360 <calculo_minimo_peso+0x4b4>)
 8002282:	701a      	strb	r2, [r3, #0]
		}
		if (((peso[ubicacion + 4] < minimo_peso) && ((pared[ubicacion] & 0x08) == 0) && (ubicacion + 4 < cant_casilleros))) {
 8002284:	79fb      	ldrb	r3, [r7, #7]
 8002286:	3304      	adds	r3, #4
 8002288:	68fa      	ldr	r2, [r7, #12]
 800228a:	4413      	add	r3, r2
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	7dfa      	ldrb	r2, [r7, #23]
 8002290:	429a      	cmp	r2, r3
 8002292:	d915      	bls.n	80022c0 <calculo_minimo_peso+0x414>
 8002294:	79fb      	ldrb	r3, [r7, #7]
 8002296:	68ba      	ldr	r2, [r7, #8]
 8002298:	4413      	add	r3, r2
 800229a:	781b      	ldrb	r3, [r3, #0]
 800229c:	f003 0308 	and.w	r3, r3, #8
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d10d      	bne.n	80022c0 <calculo_minimo_peso+0x414>
 80022a4:	79fb      	ldrb	r3, [r7, #7]
 80022a6:	2b0b      	cmp	r3, #11
 80022a8:	d80a      	bhi.n	80022c0 <calculo_minimo_peso+0x414>
			minimo_peso = peso[ubicacion + 4];
 80022aa:	79fb      	ldrb	r3, [r7, #7]
 80022ac:	3304      	adds	r3, #4
 80022ae:	68fa      	ldr	r2, [r7, #12]
 80022b0:	4413      	add	r3, r2
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	75fb      	strb	r3, [r7, #23]
			casilla_n = ubicacion + 4;
 80022b6:	79fb      	ldrb	r3, [r7, #7]
 80022b8:	3304      	adds	r3, #4
 80022ba:	b2da      	uxtb	r2, r3
 80022bc:	4b28      	ldr	r3, [pc, #160]	@ (8002360 <calculo_minimo_peso+0x4b4>)
 80022be:	701a      	strb	r2, [r3, #0]
		}
		if (((peso[ubicacion - 4] < minimo_peso) && ((pared[ubicacion] & 0x02) == 0) && (4 <= ubicacion))) {
 80022c0:	79fb      	ldrb	r3, [r7, #7]
 80022c2:	3b04      	subs	r3, #4
 80022c4:	68fa      	ldr	r2, [r7, #12]
 80022c6:	4413      	add	r3, r2
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	7dfa      	ldrb	r2, [r7, #23]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d915      	bls.n	80022fc <calculo_minimo_peso+0x450>
 80022d0:	79fb      	ldrb	r3, [r7, #7]
 80022d2:	68ba      	ldr	r2, [r7, #8]
 80022d4:	4413      	add	r3, r2
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	f003 0302 	and.w	r3, r3, #2
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d10d      	bne.n	80022fc <calculo_minimo_peso+0x450>
 80022e0:	79fb      	ldrb	r3, [r7, #7]
 80022e2:	2b03      	cmp	r3, #3
 80022e4:	d90a      	bls.n	80022fc <calculo_minimo_peso+0x450>
			minimo_peso = peso[ubicacion - 4];
 80022e6:	79fb      	ldrb	r3, [r7, #7]
 80022e8:	3b04      	subs	r3, #4
 80022ea:	68fa      	ldr	r2, [r7, #12]
 80022ec:	4413      	add	r3, r2
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	75fb      	strb	r3, [r7, #23]
			casilla_n = ubicacion - 4;
 80022f2:	79fb      	ldrb	r3, [r7, #7]
 80022f4:	3b04      	subs	r3, #4
 80022f6:	b2da      	uxtb	r2, r3
 80022f8:	4b19      	ldr	r3, [pc, #100]	@ (8002360 <calculo_minimo_peso+0x4b4>)
 80022fa:	701a      	strb	r2, [r3, #0]
		}
		if (((peso[ubicacion + 1] < minimo_peso) && ((pared[ubicacion] & 0x01) == 0) && !(ubicacion == 3 || ubicacion == 7 || ubicacion == 11 || ubicacion == 15))) { // el signo de admiracion niega y convierte en booleana ubicacion
 80022fc:	79fb      	ldrb	r3, [r7, #7]
 80022fe:	3301      	adds	r3, #1
 8002300:	68fa      	ldr	r2, [r7, #12]
 8002302:	4413      	add	r3, r2
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	7dfa      	ldrb	r2, [r7, #23]
 8002308:	429a      	cmp	r2, r3
 800230a:	d91e      	bls.n	800234a <calculo_minimo_peso+0x49e>
 800230c:	79fb      	ldrb	r3, [r7, #7]
 800230e:	68ba      	ldr	r2, [r7, #8]
 8002310:	4413      	add	r3, r2
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	f003 0301 	and.w	r3, r3, #1
 8002318:	2b00      	cmp	r3, #0
 800231a:	d116      	bne.n	800234a <calculo_minimo_peso+0x49e>
 800231c:	79fb      	ldrb	r3, [r7, #7]
 800231e:	2b03      	cmp	r3, #3
 8002320:	d013      	beq.n	800234a <calculo_minimo_peso+0x49e>
 8002322:	79fb      	ldrb	r3, [r7, #7]
 8002324:	2b07      	cmp	r3, #7
 8002326:	d010      	beq.n	800234a <calculo_minimo_peso+0x49e>
 8002328:	79fb      	ldrb	r3, [r7, #7]
 800232a:	2b0b      	cmp	r3, #11
 800232c:	d00d      	beq.n	800234a <calculo_minimo_peso+0x49e>
 800232e:	79fb      	ldrb	r3, [r7, #7]
 8002330:	2b0f      	cmp	r3, #15
 8002332:	d00a      	beq.n	800234a <calculo_minimo_peso+0x49e>
			minimo_peso = peso[ubicacion + 1];
 8002334:	79fb      	ldrb	r3, [r7, #7]
 8002336:	3301      	adds	r3, #1
 8002338:	68fa      	ldr	r2, [r7, #12]
 800233a:	4413      	add	r3, r2
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	75fb      	strb	r3, [r7, #23]
			casilla_n = ubicacion + 1;
 8002340:	79fb      	ldrb	r3, [r7, #7]
 8002342:	3301      	adds	r3, #1
 8002344:	b2da      	uxtb	r2, r3
 8002346:	4b06      	ldr	r3, [pc, #24]	@ (8002360 <calculo_minimo_peso+0x4b4>)
 8002348:	701a      	strb	r2, [r3, #0]
		}
		return casilla_n;
 800234a:	4b05      	ldr	r3, [pc, #20]	@ (8002360 <calculo_minimo_peso+0x4b4>)
 800234c:	781b      	ldrb	r3, [r3, #0]
 800234e:	e000      	b.n	8002352 <calculo_minimo_peso+0x4a6>
		break;
	default:
		return 100;
 8002350:	2364      	movs	r3, #100	@ 0x64
	}
}
 8002352:	4618      	mov	r0, r3
 8002354:	371c      	adds	r7, #28
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop
 8002360:	20000000 	.word	0x20000000

08002364 <filtrado_pared_funcion>:
void filtrado_pared_funcion(void) {
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
	uint32_t tiempo_actual = HAL_GetTick();
 800236a:	f000 fb45 	bl	80029f8 <HAL_GetTick>
 800236e:	6078      	str	r0, [r7, #4]
	if (200 <= (tiempo_actual - tiempo_inicio)) {
 8002370:	4b0c      	ldr	r3, [pc, #48]	@ (80023a4 <filtrado_pared_funcion+0x40>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	687a      	ldr	r2, [r7, #4]
 8002376:	1ad3      	subs	r3, r2, r3
 8002378:	2bc7      	cmp	r3, #199	@ 0xc7
 800237a:	d90e      	bls.n	800239a <filtrado_pared_funcion+0x36>
		GPIO_PinState estado_sensor = HAL_GPIO_ReadPin(sensor_frontal_GPIO_Port, sensor_frontal_Pin);
 800237c:	2140      	movs	r1, #64	@ 0x40
 800237e:	480a      	ldr	r0, [pc, #40]	@ (80023a8 <filtrado_pared_funcion+0x44>)
 8002380:	f001 fe1c 	bl	8003fbc <HAL_GPIO_ReadPin>
 8002384:	4603      	mov	r3, r0
 8002386:	70fb      	strb	r3, [r7, #3]
		if (GPIO_PIN_RESET == estado_sensor) {
 8002388:	78fb      	ldrb	r3, [r7, #3]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d102      	bne.n	8002394 <filtrado_pared_funcion+0x30>
			solicitud_pared = 1;
 800238e:	4b07      	ldr	r3, [pc, #28]	@ (80023ac <filtrado_pared_funcion+0x48>)
 8002390:	2201      	movs	r2, #1
 8002392:	701a      	strb	r2, [r3, #0]
		}
		filtrado_pared = 0;
 8002394:	4b06      	ldr	r3, [pc, #24]	@ (80023b0 <filtrado_pared_funcion+0x4c>)
 8002396:	2200      	movs	r2, #0
 8002398:	701a      	strb	r2, [r3, #0]
	}
}
 800239a:	bf00      	nop
 800239c:	3708      	adds	r7, #8
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	2000021c 	.word	0x2000021c
 80023a8:	40020800 	.word	0x40020800
 80023ac:	20000220 	.word	0x20000220
 80023b0:	20000221 	.word	0x20000221

080023b4 <filtrado_linea_funcion>:
void filtrado_linea_funcion(void) {
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
	uint32_t tiempo_actual_2 = HAL_GetTick();
 80023ba:	f000 fb1d 	bl	80029f8 <HAL_GetTick>
 80023be:	6078      	str	r0, [r7, #4]
	if (tiempo_rebotes <= (tiempo_actual_2 - tiempo_inicio_2)) {
 80023c0:	4b0c      	ldr	r3, [pc, #48]	@ (80023f4 <filtrado_linea_funcion+0x40>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	687a      	ldr	r2, [r7, #4]
 80023c6:	1ad3      	subs	r3, r2, r3
 80023c8:	2b1d      	cmp	r3, #29
 80023ca:	d90e      	bls.n	80023ea <filtrado_linea_funcion+0x36>
		GPIO_PinState estado_sensor_2 = HAL_GPIO_ReadPin(sensor_linea_GPIO_Port, sensor_linea_Pin);
 80023cc:	2180      	movs	r1, #128	@ 0x80
 80023ce:	480a      	ldr	r0, [pc, #40]	@ (80023f8 <filtrado_linea_funcion+0x44>)
 80023d0:	f001 fdf4 	bl	8003fbc <HAL_GPIO_ReadPin>
 80023d4:	4603      	mov	r3, r0
 80023d6:	70fb      	strb	r3, [r7, #3]
		if (GPIO_PIN_RESET == estado_sensor_2) {
 80023d8:	78fb      	ldrb	r3, [r7, #3]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d102      	bne.n	80023e4 <filtrado_linea_funcion+0x30>
			solicitud_linea = 1;
 80023de:	4b07      	ldr	r3, [pc, #28]	@ (80023fc <filtrado_linea_funcion+0x48>)
 80023e0:	2201      	movs	r2, #1
 80023e2:	701a      	strb	r2, [r3, #0]
		}
		filtrado_linea = 0;
 80023e4:	4b06      	ldr	r3, [pc, #24]	@ (8002400 <filtrado_linea_funcion+0x4c>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	701a      	strb	r2, [r3, #0]
	}
}
 80023ea:	bf00      	nop
 80023ec:	3708      	adds	r7, #8
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	20000224 	.word	0x20000224
 80023f8:	40020800 	.word	0x40020800
 80023fc:	20000228 	.word	0x20000228
 8002400:	20000229 	.word	0x20000229

08002404 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
 800240a:	4603      	mov	r3, r0
 800240c:	80fb      	strh	r3, [r7, #6]
	if ((GPIO_Pin == sensor_frontal_Pin) && (filtrado_pared == 0) ) {
 800240e:	88fb      	ldrh	r3, [r7, #6]
 8002410:	2b40      	cmp	r3, #64	@ 0x40
 8002412:	d10c      	bne.n	800242e <HAL_GPIO_EXTI_Callback+0x2a>
 8002414:	4b10      	ldr	r3, [pc, #64]	@ (8002458 <HAL_GPIO_EXTI_Callback+0x54>)
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	b2db      	uxtb	r3, r3
 800241a:	2b00      	cmp	r3, #0
 800241c:	d107      	bne.n	800242e <HAL_GPIO_EXTI_Callback+0x2a>
		tiempo_inicio = HAL_GetTick();
 800241e:	f000 faeb 	bl	80029f8 <HAL_GetTick>
 8002422:	4603      	mov	r3, r0
 8002424:	4a0d      	ldr	r2, [pc, #52]	@ (800245c <HAL_GPIO_EXTI_Callback+0x58>)
 8002426:	6013      	str	r3, [r2, #0]
		filtrado_pared = 1;
 8002428:	4b0b      	ldr	r3, [pc, #44]	@ (8002458 <HAL_GPIO_EXTI_Callback+0x54>)
 800242a:	2201      	movs	r2, #1
 800242c:	701a      	strb	r2, [r3, #0]
	}
	if ((GPIO_Pin == sensor_linea_Pin) && (filtrado_linea == 0)) {
 800242e:	88fb      	ldrh	r3, [r7, #6]
 8002430:	2b80      	cmp	r3, #128	@ 0x80
 8002432:	d10c      	bne.n	800244e <HAL_GPIO_EXTI_Callback+0x4a>
 8002434:	4b0a      	ldr	r3, [pc, #40]	@ (8002460 <HAL_GPIO_EXTI_Callback+0x5c>)
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	b2db      	uxtb	r3, r3
 800243a:	2b00      	cmp	r3, #0
 800243c:	d107      	bne.n	800244e <HAL_GPIO_EXTI_Callback+0x4a>
		tiempo_inicio_2 = HAL_GetTick();
 800243e:	f000 fadb 	bl	80029f8 <HAL_GetTick>
 8002442:	4603      	mov	r3, r0
 8002444:	4a07      	ldr	r2, [pc, #28]	@ (8002464 <HAL_GPIO_EXTI_Callback+0x60>)
 8002446:	6013      	str	r3, [r2, #0]
		filtrado_linea = 1;
 8002448:	4b05      	ldr	r3, [pc, #20]	@ (8002460 <HAL_GPIO_EXTI_Callback+0x5c>)
 800244a:	2201      	movs	r2, #1
 800244c:	701a      	strb	r2, [r3, #0]
	}
}
 800244e:	bf00      	nop
 8002450:	3708      	adds	r7, #8
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	20000221 	.word	0x20000221
 800245c:	2000021c 	.word	0x2000021c
 8002460:	20000229 	.word	0x20000229
 8002464:	20000224 	.word	0x20000224

08002468 <envio_ubicacion>:

void envio_ubicacion(uint8_t ubicacion,uint8_t casilla_n) {
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
 800246e:	4603      	mov	r3, r0
 8002470:	460a      	mov	r2, r1
 8002472:	71fb      	strb	r3, [r7, #7]
 8002474:	4613      	mov	r3, r2
 8002476:	71bb      	strb	r3, [r7, #6]
	if (casilla_n == ubicacion){
 8002478:	79ba      	ldrb	r2, [r7, #6]
 800247a:	79fb      	ldrb	r3, [r7, #7]
 800247c:	429a      	cmp	r2, r3
 800247e:	d117      	bne.n	80024b0 <envio_ubicacion+0x48>
		sprintf(mensaje, "%d", ubicacion);
 8002480:	79fb      	ldrb	r3, [r7, #7]
 8002482:	461a      	mov	r2, r3
 8002484:	490c      	ldr	r1, [pc, #48]	@ (80024b8 <envio_ubicacion+0x50>)
 8002486:	480d      	ldr	r0, [pc, #52]	@ (80024bc <envio_ubicacion+0x54>)
 8002488:	f004 f91e 	bl	80066c8 <siprintf>
		strcat(mensaje, "\r\n");
 800248c:	480b      	ldr	r0, [pc, #44]	@ (80024bc <envio_ubicacion+0x54>)
 800248e:	f7fd fe9f 	bl	80001d0 <strlen>
 8002492:	4603      	mov	r3, r0
 8002494:	461a      	mov	r2, r3
 8002496:	4b09      	ldr	r3, [pc, #36]	@ (80024bc <envio_ubicacion+0x54>)
 8002498:	4413      	add	r3, r2
 800249a:	4a09      	ldr	r2, [pc, #36]	@ (80024c0 <envio_ubicacion+0x58>)
 800249c:	8811      	ldrh	r1, [r2, #0]
 800249e:	7892      	ldrb	r2, [r2, #2]
 80024a0:	8019      	strh	r1, [r3, #0]
 80024a2:	709a      	strb	r2, [r3, #2]
		HAL_UART_Transmit(&huart5, (uint8_t*) mensaje, sizeof(mensaje), delay);
 80024a4:	2332      	movs	r3, #50	@ 0x32
 80024a6:	2210      	movs	r2, #16
 80024a8:	4904      	ldr	r1, [pc, #16]	@ (80024bc <envio_ubicacion+0x54>)
 80024aa:	4806      	ldr	r0, [pc, #24]	@ (80024c4 <envio_ubicacion+0x5c>)
 80024ac:	f003 f944 	bl	8005738 <HAL_UART_Transmit>
	}

}
 80024b0:	bf00      	nop
 80024b2:	3708      	adds	r7, #8
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	08007020 	.word	0x08007020
 80024bc:	200001b8 	.word	0x200001b8
 80024c0:	08007024 	.word	0x08007024
 80024c4:	20000170 	.word	0x20000170

080024c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024c8:	b480      	push	{r7}
 80024ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024cc:	b672      	cpsid	i
}
 80024ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80024d0:	bf00      	nop
 80024d2:	e7fd      	b.n	80024d0 <Error_Handler+0x8>

080024d4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024da:	2300      	movs	r3, #0
 80024dc:	607b      	str	r3, [r7, #4]
 80024de:	4b10      	ldr	r3, [pc, #64]	@ (8002520 <HAL_MspInit+0x4c>)
 80024e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024e2:	4a0f      	ldr	r2, [pc, #60]	@ (8002520 <HAL_MspInit+0x4c>)
 80024e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80024ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002520 <HAL_MspInit+0x4c>)
 80024ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024f2:	607b      	str	r3, [r7, #4]
 80024f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024f6:	2300      	movs	r3, #0
 80024f8:	603b      	str	r3, [r7, #0]
 80024fa:	4b09      	ldr	r3, [pc, #36]	@ (8002520 <HAL_MspInit+0x4c>)
 80024fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fe:	4a08      	ldr	r2, [pc, #32]	@ (8002520 <HAL_MspInit+0x4c>)
 8002500:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002504:	6413      	str	r3, [r2, #64]	@ 0x40
 8002506:	4b06      	ldr	r3, [pc, #24]	@ (8002520 <HAL_MspInit+0x4c>)
 8002508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800250e:	603b      	str	r3, [r7, #0]
 8002510:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002512:	2007      	movs	r0, #7
 8002514:	f000 ff72 	bl	80033fc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002518:	bf00      	nop
 800251a:	3708      	adds	r7, #8
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	40023800 	.word	0x40023800

08002524 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b08a      	sub	sp, #40	@ 0x28
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800252c:	f107 0314 	add.w	r3, r7, #20
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
 8002534:	605a      	str	r2, [r3, #4]
 8002536:	609a      	str	r2, [r3, #8]
 8002538:	60da      	str	r2, [r3, #12]
 800253a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a2f      	ldr	r2, [pc, #188]	@ (8002600 <HAL_ADC_MspInit+0xdc>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d158      	bne.n	80025f8 <HAL_ADC_MspInit+0xd4>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002546:	2300      	movs	r3, #0
 8002548:	613b      	str	r3, [r7, #16]
 800254a:	4b2e      	ldr	r3, [pc, #184]	@ (8002604 <HAL_ADC_MspInit+0xe0>)
 800254c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800254e:	4a2d      	ldr	r2, [pc, #180]	@ (8002604 <HAL_ADC_MspInit+0xe0>)
 8002550:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002554:	6453      	str	r3, [r2, #68]	@ 0x44
 8002556:	4b2b      	ldr	r3, [pc, #172]	@ (8002604 <HAL_ADC_MspInit+0xe0>)
 8002558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800255a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800255e:	613b      	str	r3, [r7, #16]
 8002560:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002562:	2300      	movs	r3, #0
 8002564:	60fb      	str	r3, [r7, #12]
 8002566:	4b27      	ldr	r3, [pc, #156]	@ (8002604 <HAL_ADC_MspInit+0xe0>)
 8002568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256a:	4a26      	ldr	r2, [pc, #152]	@ (8002604 <HAL_ADC_MspInit+0xe0>)
 800256c:	f043 0302 	orr.w	r3, r3, #2
 8002570:	6313      	str	r3, [r2, #48]	@ 0x30
 8002572:	4b24      	ldr	r3, [pc, #144]	@ (8002604 <HAL_ADC_MspInit+0xe0>)
 8002574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	60fb      	str	r3, [r7, #12]
 800257c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = sensor_derecho_Pin|sensor_izquierdo_Pin;
 800257e:	2303      	movs	r3, #3
 8002580:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002582:	2303      	movs	r3, #3
 8002584:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002586:	2300      	movs	r3, #0
 8002588:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800258a:	f107 0314 	add.w	r3, r7, #20
 800258e:	4619      	mov	r1, r3
 8002590:	481d      	ldr	r0, [pc, #116]	@ (8002608 <HAL_ADC_MspInit+0xe4>)
 8002592:	f001 fb77 	bl	8003c84 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002596:	4b1d      	ldr	r3, [pc, #116]	@ (800260c <HAL_ADC_MspInit+0xe8>)
 8002598:	4a1d      	ldr	r2, [pc, #116]	@ (8002610 <HAL_ADC_MspInit+0xec>)
 800259a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800259c:	4b1b      	ldr	r3, [pc, #108]	@ (800260c <HAL_ADC_MspInit+0xe8>)
 800259e:	2200      	movs	r2, #0
 80025a0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025a2:	4b1a      	ldr	r3, [pc, #104]	@ (800260c <HAL_ADC_MspInit+0xe8>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80025a8:	4b18      	ldr	r3, [pc, #96]	@ (800260c <HAL_ADC_MspInit+0xe8>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80025ae:	4b17      	ldr	r3, [pc, #92]	@ (800260c <HAL_ADC_MspInit+0xe8>)
 80025b0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80025b4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80025b6:	4b15      	ldr	r3, [pc, #84]	@ (800260c <HAL_ADC_MspInit+0xe8>)
 80025b8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80025bc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80025be:	4b13      	ldr	r3, [pc, #76]	@ (800260c <HAL_ADC_MspInit+0xe8>)
 80025c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025c4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80025c6:	4b11      	ldr	r3, [pc, #68]	@ (800260c <HAL_ADC_MspInit+0xe8>)
 80025c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80025cc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 80025ce:	4b0f      	ldr	r3, [pc, #60]	@ (800260c <HAL_ADC_MspInit+0xe8>)
 80025d0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80025d4:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80025d6:	4b0d      	ldr	r3, [pc, #52]	@ (800260c <HAL_ADC_MspInit+0xe8>)
 80025d8:	2200      	movs	r2, #0
 80025da:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80025dc:	480b      	ldr	r0, [pc, #44]	@ (800260c <HAL_ADC_MspInit+0xe8>)
 80025de:	f000 ff4f 	bl	8003480 <HAL_DMA_Init>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d001      	beq.n	80025ec <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 80025e8:	f7ff ff6e 	bl	80024c8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4a07      	ldr	r2, [pc, #28]	@ (800260c <HAL_ADC_MspInit+0xe8>)
 80025f0:	639a      	str	r2, [r3, #56]	@ 0x38
 80025f2:	4a06      	ldr	r2, [pc, #24]	@ (800260c <HAL_ADC_MspInit+0xe8>)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80025f8:	bf00      	nop
 80025fa:	3728      	adds	r7, #40	@ 0x28
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	40012000 	.word	0x40012000
 8002604:	40023800 	.word	0x40023800
 8002608:	40020400 	.word	0x40020400
 800260c:	200000c8 	.word	0x200000c8
 8002610:	40026410 	.word	0x40026410

08002614 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002614:	b480      	push	{r7}
 8002616:	b085      	sub	sp, #20
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a0b      	ldr	r2, [pc, #44]	@ (8002650 <HAL_TIM_Base_MspInit+0x3c>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d10d      	bne.n	8002642 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002626:	2300      	movs	r3, #0
 8002628:	60fb      	str	r3, [r7, #12]
 800262a:	4b0a      	ldr	r3, [pc, #40]	@ (8002654 <HAL_TIM_Base_MspInit+0x40>)
 800262c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800262e:	4a09      	ldr	r2, [pc, #36]	@ (8002654 <HAL_TIM_Base_MspInit+0x40>)
 8002630:	f043 0302 	orr.w	r3, r3, #2
 8002634:	6413      	str	r3, [r2, #64]	@ 0x40
 8002636:	4b07      	ldr	r3, [pc, #28]	@ (8002654 <HAL_TIM_Base_MspInit+0x40>)
 8002638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263a:	f003 0302 	and.w	r3, r3, #2
 800263e:	60fb      	str	r3, [r7, #12]
 8002640:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002642:	bf00      	nop
 8002644:	3714      	adds	r7, #20
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop
 8002650:	40000400 	.word	0x40000400
 8002654:	40023800 	.word	0x40023800

08002658 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b088      	sub	sp, #32
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002660:	f107 030c 	add.w	r3, r7, #12
 8002664:	2200      	movs	r2, #0
 8002666:	601a      	str	r2, [r3, #0]
 8002668:	605a      	str	r2, [r3, #4]
 800266a:	609a      	str	r2, [r3, #8]
 800266c:	60da      	str	r2, [r3, #12]
 800266e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a12      	ldr	r2, [pc, #72]	@ (80026c0 <HAL_TIM_MspPostInit+0x68>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d11e      	bne.n	80026b8 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800267a:	2300      	movs	r3, #0
 800267c:	60bb      	str	r3, [r7, #8]
 800267e:	4b11      	ldr	r3, [pc, #68]	@ (80026c4 <HAL_TIM_MspPostInit+0x6c>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002682:	4a10      	ldr	r2, [pc, #64]	@ (80026c4 <HAL_TIM_MspPostInit+0x6c>)
 8002684:	f043 0304 	orr.w	r3, r3, #4
 8002688:	6313      	str	r3, [r2, #48]	@ 0x30
 800268a:	4b0e      	ldr	r3, [pc, #56]	@ (80026c4 <HAL_TIM_MspPostInit+0x6c>)
 800268c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268e:	f003 0304 	and.w	r3, r3, #4
 8002692:	60bb      	str	r3, [r7, #8]
 8002694:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = V_izquierda_Pin|V_derecha_Pin;
 8002696:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800269a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800269c:	2302      	movs	r3, #2
 800269e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a0:	2300      	movs	r3, #0
 80026a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026a4:	2300      	movs	r3, #0
 80026a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80026a8:	2302      	movs	r3, #2
 80026aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026ac:	f107 030c 	add.w	r3, r7, #12
 80026b0:	4619      	mov	r1, r3
 80026b2:	4805      	ldr	r0, [pc, #20]	@ (80026c8 <HAL_TIM_MspPostInit+0x70>)
 80026b4:	f001 fae6 	bl	8003c84 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80026b8:	bf00      	nop
 80026ba:	3720      	adds	r7, #32
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	40000400 	.word	0x40000400
 80026c4:	40023800 	.word	0x40023800
 80026c8:	40020800 	.word	0x40020800

080026cc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b08a      	sub	sp, #40	@ 0x28
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d4:	f107 0314 	add.w	r3, r7, #20
 80026d8:	2200      	movs	r2, #0
 80026da:	601a      	str	r2, [r3, #0]
 80026dc:	605a      	str	r2, [r3, #4]
 80026de:	609a      	str	r2, [r3, #8]
 80026e0:	60da      	str	r2, [r3, #12]
 80026e2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a2c      	ldr	r2, [pc, #176]	@ (800279c <HAL_UART_MspInit+0xd0>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d152      	bne.n	8002794 <HAL_UART_MspInit+0xc8>
  {
    /* USER CODE BEGIN UART5_MspInit 0 */

    /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80026ee:	2300      	movs	r3, #0
 80026f0:	613b      	str	r3, [r7, #16]
 80026f2:	4b2b      	ldr	r3, [pc, #172]	@ (80027a0 <HAL_UART_MspInit+0xd4>)
 80026f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f6:	4a2a      	ldr	r2, [pc, #168]	@ (80027a0 <HAL_UART_MspInit+0xd4>)
 80026f8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80026fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80026fe:	4b28      	ldr	r3, [pc, #160]	@ (80027a0 <HAL_UART_MspInit+0xd4>)
 8002700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002702:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002706:	613b      	str	r3, [r7, #16]
 8002708:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800270a:	2300      	movs	r3, #0
 800270c:	60fb      	str	r3, [r7, #12]
 800270e:	4b24      	ldr	r3, [pc, #144]	@ (80027a0 <HAL_UART_MspInit+0xd4>)
 8002710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002712:	4a23      	ldr	r2, [pc, #140]	@ (80027a0 <HAL_UART_MspInit+0xd4>)
 8002714:	f043 0304 	orr.w	r3, r3, #4
 8002718:	6313      	str	r3, [r2, #48]	@ 0x30
 800271a:	4b21      	ldr	r3, [pc, #132]	@ (80027a0 <HAL_UART_MspInit+0xd4>)
 800271c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800271e:	f003 0304 	and.w	r3, r3, #4
 8002722:	60fb      	str	r3, [r7, #12]
 8002724:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002726:	2300      	movs	r3, #0
 8002728:	60bb      	str	r3, [r7, #8]
 800272a:	4b1d      	ldr	r3, [pc, #116]	@ (80027a0 <HAL_UART_MspInit+0xd4>)
 800272c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272e:	4a1c      	ldr	r2, [pc, #112]	@ (80027a0 <HAL_UART_MspInit+0xd4>)
 8002730:	f043 0308 	orr.w	r3, r3, #8
 8002734:	6313      	str	r3, [r2, #48]	@ 0x30
 8002736:	4b1a      	ldr	r3, [pc, #104]	@ (80027a0 <HAL_UART_MspInit+0xd4>)
 8002738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800273a:	f003 0308 	and.w	r3, r3, #8
 800273e:	60bb      	str	r3, [r7, #8]
 8002740:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002742:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002746:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002748:	2302      	movs	r3, #2
 800274a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800274c:	2300      	movs	r3, #0
 800274e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002750:	2303      	movs	r3, #3
 8002752:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002754:	2308      	movs	r3, #8
 8002756:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002758:	f107 0314 	add.w	r3, r7, #20
 800275c:	4619      	mov	r1, r3
 800275e:	4811      	ldr	r0, [pc, #68]	@ (80027a4 <HAL_UART_MspInit+0xd8>)
 8002760:	f001 fa90 	bl	8003c84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002764:	2304      	movs	r3, #4
 8002766:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002768:	2302      	movs	r3, #2
 800276a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276c:	2300      	movs	r3, #0
 800276e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002770:	2303      	movs	r3, #3
 8002772:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002774:	2308      	movs	r3, #8
 8002776:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002778:	f107 0314 	add.w	r3, r7, #20
 800277c:	4619      	mov	r1, r3
 800277e:	480a      	ldr	r0, [pc, #40]	@ (80027a8 <HAL_UART_MspInit+0xdc>)
 8002780:	f001 fa80 	bl	8003c84 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8002784:	2200      	movs	r2, #0
 8002786:	2100      	movs	r1, #0
 8002788:	2035      	movs	r0, #53	@ 0x35
 800278a:	f000 fe42 	bl	8003412 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 800278e:	2035      	movs	r0, #53	@ 0x35
 8002790:	f000 fe5b 	bl	800344a <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART5_MspInit 1 */

  }

}
 8002794:	bf00      	nop
 8002796:	3728      	adds	r7, #40	@ 0x28
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	40005000 	.word	0x40005000
 80027a0:	40023800 	.word	0x40023800
 80027a4:	40020800 	.word	0x40020800
 80027a8:	40020c00 	.word	0x40020c00

080027ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80027b0:	bf00      	nop
 80027b2:	e7fd      	b.n	80027b0 <NMI_Handler+0x4>

080027b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027b8:	bf00      	nop
 80027ba:	e7fd      	b.n	80027b8 <HardFault_Handler+0x4>

080027bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027c0:	bf00      	nop
 80027c2:	e7fd      	b.n	80027c0 <MemManage_Handler+0x4>

080027c4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027c8:	bf00      	nop
 80027ca:	e7fd      	b.n	80027c8 <BusFault_Handler+0x4>

080027cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027d0:	bf00      	nop
 80027d2:	e7fd      	b.n	80027d0 <UsageFault_Handler+0x4>

080027d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027d8:	bf00      	nop
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr

080027e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027e2:	b480      	push	{r7}
 80027e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027e6:	bf00      	nop
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr

080027f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027f4:	bf00      	nop
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr

080027fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027fe:	b580      	push	{r7, lr}
 8002800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002802:	f000 f8e5 	bl	80029d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002806:	bf00      	nop
 8002808:	bd80      	pop	{r7, pc}

0800280a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800280a:	b580      	push	{r7, lr}
 800280c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(sensor_frontal_Pin);
 800280e:	2040      	movs	r0, #64	@ 0x40
 8002810:	f001 fc06 	bl	8004020 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(sensor_linea_Pin);
 8002814:	2080      	movs	r0, #128	@ 0x80
 8002816:	f001 fc03 	bl	8004020 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800281a:	bf00      	nop
 800281c:	bd80      	pop	{r7, pc}
	...

08002820 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8002824:	4802      	ldr	r0, [pc, #8]	@ (8002830 <UART5_IRQHandler+0x10>)
 8002826:	f003 f813 	bl	8005850 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 800282a:	bf00      	nop
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	20000170 	.word	0x20000170

08002834 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002838:	4802      	ldr	r0, [pc, #8]	@ (8002844 <DMA2_Stream0_IRQHandler+0x10>)
 800283a:	f000 ffb9 	bl	80037b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800283e:	bf00      	nop
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	200000c8 	.word	0x200000c8

08002848 <_sbrk>:
 8002848:	b580      	push	{r7, lr}
 800284a:	b086      	sub	sp, #24
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	4a14      	ldr	r2, [pc, #80]	@ (80028a4 <_sbrk+0x5c>)
 8002852:	4b15      	ldr	r3, [pc, #84]	@ (80028a8 <_sbrk+0x60>)
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	617b      	str	r3, [r7, #20]
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	613b      	str	r3, [r7, #16]
 800285c:	4b13      	ldr	r3, [pc, #76]	@ (80028ac <_sbrk+0x64>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d102      	bne.n	800286a <_sbrk+0x22>
 8002864:	4b11      	ldr	r3, [pc, #68]	@ (80028ac <_sbrk+0x64>)
 8002866:	4a12      	ldr	r2, [pc, #72]	@ (80028b0 <_sbrk+0x68>)
 8002868:	601a      	str	r2, [r3, #0]
 800286a:	4b10      	ldr	r3, [pc, #64]	@ (80028ac <_sbrk+0x64>)
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4413      	add	r3, r2
 8002872:	693a      	ldr	r2, [r7, #16]
 8002874:	429a      	cmp	r2, r3
 8002876:	d207      	bcs.n	8002888 <_sbrk+0x40>
 8002878:	f003 ff50 	bl	800671c <__errno>
 800287c:	4603      	mov	r3, r0
 800287e:	220c      	movs	r2, #12
 8002880:	601a      	str	r2, [r3, #0]
 8002882:	f04f 33ff 	mov.w	r3, #4294967295
 8002886:	e009      	b.n	800289c <_sbrk+0x54>
 8002888:	4b08      	ldr	r3, [pc, #32]	@ (80028ac <_sbrk+0x64>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	60fb      	str	r3, [r7, #12]
 800288e:	4b07      	ldr	r3, [pc, #28]	@ (80028ac <_sbrk+0x64>)
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4413      	add	r3, r2
 8002896:	4a05      	ldr	r2, [pc, #20]	@ (80028ac <_sbrk+0x64>)
 8002898:	6013      	str	r3, [r2, #0]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	4618      	mov	r0, r3
 800289e:	3718      	adds	r7, #24
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	20020000 	.word	0x20020000
 80028a8:	00000400 	.word	0x00000400
 80028ac:	200002b0 	.word	0x200002b0
 80028b0:	20000400 	.word	0x20000400

080028b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028b8:	4b06      	ldr	r3, [pc, #24]	@ (80028d4 <SystemInit+0x20>)
 80028ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028be:	4a05      	ldr	r2, [pc, #20]	@ (80028d4 <SystemInit+0x20>)
 80028c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80028c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028c8:	bf00      	nop
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr
 80028d2:	bf00      	nop
 80028d4:	e000ed00 	.word	0xe000ed00

080028d8 <Reset_Handler>:
 80028d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002910 <LoopFillZerobss+0xe>
 80028dc:	f7ff ffea 	bl	80028b4 <SystemInit>
 80028e0:	480c      	ldr	r0, [pc, #48]	@ (8002914 <LoopFillZerobss+0x12>)
 80028e2:	490d      	ldr	r1, [pc, #52]	@ (8002918 <LoopFillZerobss+0x16>)
 80028e4:	4a0d      	ldr	r2, [pc, #52]	@ (800291c <LoopFillZerobss+0x1a>)
 80028e6:	2300      	movs	r3, #0
 80028e8:	e002      	b.n	80028f0 <LoopCopyDataInit>

080028ea <CopyDataInit>:
 80028ea:	58d4      	ldr	r4, [r2, r3]
 80028ec:	50c4      	str	r4, [r0, r3]
 80028ee:	3304      	adds	r3, #4

080028f0 <LoopCopyDataInit>:
 80028f0:	18c4      	adds	r4, r0, r3
 80028f2:	428c      	cmp	r4, r1
 80028f4:	d3f9      	bcc.n	80028ea <CopyDataInit>
 80028f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002920 <LoopFillZerobss+0x1e>)
 80028f8:	4c0a      	ldr	r4, [pc, #40]	@ (8002924 <LoopFillZerobss+0x22>)
 80028fa:	2300      	movs	r3, #0
 80028fc:	e001      	b.n	8002902 <LoopFillZerobss>

080028fe <FillZerobss>:
 80028fe:	6013      	str	r3, [r2, #0]
 8002900:	3204      	adds	r2, #4

08002902 <LoopFillZerobss>:
 8002902:	42a2      	cmp	r2, r4
 8002904:	d3fb      	bcc.n	80028fe <FillZerobss>
 8002906:	f003 ff0f 	bl	8006728 <__libc_init_array>
 800290a:	f7fe f955 	bl	8000bb8 <main>
 800290e:	4770      	bx	lr
 8002910:	20020000 	.word	0x20020000
 8002914:	20000000 	.word	0x20000000
 8002918:	20000064 	.word	0x20000064
 800291c:	0800708c 	.word	0x0800708c
 8002920:	20000064 	.word	0x20000064
 8002924:	20000400 	.word	0x20000400

08002928 <ADC_IRQHandler>:
 8002928:	e7fe      	b.n	8002928 <ADC_IRQHandler>
	...

0800292c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002930:	4b0e      	ldr	r3, [pc, #56]	@ (800296c <HAL_Init+0x40>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a0d      	ldr	r2, [pc, #52]	@ (800296c <HAL_Init+0x40>)
 8002936:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800293a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800293c:	4b0b      	ldr	r3, [pc, #44]	@ (800296c <HAL_Init+0x40>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a0a      	ldr	r2, [pc, #40]	@ (800296c <HAL_Init+0x40>)
 8002942:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002946:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002948:	4b08      	ldr	r3, [pc, #32]	@ (800296c <HAL_Init+0x40>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a07      	ldr	r2, [pc, #28]	@ (800296c <HAL_Init+0x40>)
 800294e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002952:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002954:	2003      	movs	r0, #3
 8002956:	f000 fd51 	bl	80033fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800295a:	2000      	movs	r0, #0
 800295c:	f000 f808 	bl	8002970 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002960:	f7ff fdb8 	bl	80024d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002964:	2300      	movs	r3, #0
}
 8002966:	4618      	mov	r0, r3
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	40023c00 	.word	0x40023c00

08002970 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b082      	sub	sp, #8
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002978:	4b12      	ldr	r3, [pc, #72]	@ (80029c4 <HAL_InitTick+0x54>)
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	4b12      	ldr	r3, [pc, #72]	@ (80029c8 <HAL_InitTick+0x58>)
 800297e:	781b      	ldrb	r3, [r3, #0]
 8002980:	4619      	mov	r1, r3
 8002982:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002986:	fbb3 f3f1 	udiv	r3, r3, r1
 800298a:	fbb2 f3f3 	udiv	r3, r2, r3
 800298e:	4618      	mov	r0, r3
 8002990:	f000 fd69 	bl	8003466 <HAL_SYSTICK_Config>
 8002994:	4603      	mov	r3, r0
 8002996:	2b00      	cmp	r3, #0
 8002998:	d001      	beq.n	800299e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e00e      	b.n	80029bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2b0f      	cmp	r3, #15
 80029a2:	d80a      	bhi.n	80029ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029a4:	2200      	movs	r2, #0
 80029a6:	6879      	ldr	r1, [r7, #4]
 80029a8:	f04f 30ff 	mov.w	r0, #4294967295
 80029ac:	f000 fd31 	bl	8003412 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029b0:	4a06      	ldr	r2, [pc, #24]	@ (80029cc <HAL_InitTick+0x5c>)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029b6:	2300      	movs	r3, #0
 80029b8:	e000      	b.n	80029bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3708      	adds	r7, #8
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	20000008 	.word	0x20000008
 80029c8:	20000010 	.word	0x20000010
 80029cc:	2000000c 	.word	0x2000000c

080029d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029d4:	4b06      	ldr	r3, [pc, #24]	@ (80029f0 <HAL_IncTick+0x20>)
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	461a      	mov	r2, r3
 80029da:	4b06      	ldr	r3, [pc, #24]	@ (80029f4 <HAL_IncTick+0x24>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4413      	add	r3, r2
 80029e0:	4a04      	ldr	r2, [pc, #16]	@ (80029f4 <HAL_IncTick+0x24>)
 80029e2:	6013      	str	r3, [r2, #0]
}
 80029e4:	bf00      	nop
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop
 80029f0:	20000010 	.word	0x20000010
 80029f4:	200002b4 	.word	0x200002b4

080029f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
  return uwTick;
 80029fc:	4b03      	ldr	r3, [pc, #12]	@ (8002a0c <HAL_GetTick+0x14>)
 80029fe:	681b      	ldr	r3, [r3, #0]
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	200002b4 	.word	0x200002b4

08002a10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b084      	sub	sp, #16
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a18:	f7ff ffee 	bl	80029f8 <HAL_GetTick>
 8002a1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a28:	d005      	beq.n	8002a36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a2a:	4b0a      	ldr	r3, [pc, #40]	@ (8002a54 <HAL_Delay+0x44>)
 8002a2c:	781b      	ldrb	r3, [r3, #0]
 8002a2e:	461a      	mov	r2, r3
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	4413      	add	r3, r2
 8002a34:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a36:	bf00      	nop
 8002a38:	f7ff ffde 	bl	80029f8 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	68fa      	ldr	r2, [r7, #12]
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d8f7      	bhi.n	8002a38 <HAL_Delay+0x28>
  {
  }
}
 8002a48:	bf00      	nop
 8002a4a:	bf00      	nop
 8002a4c:	3710      	adds	r7, #16
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	20000010 	.word	0x20000010

08002a58 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a60:	2300      	movs	r3, #0
 8002a62:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d101      	bne.n	8002a6e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e033      	b.n	8002ad6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d109      	bne.n	8002a8a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f7ff fd54 	bl	8002524 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8e:	f003 0310 	and.w	r3, r3, #16
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d118      	bne.n	8002ac8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a9a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002a9e:	f023 0302 	bic.w	r3, r3, #2
 8002aa2:	f043 0202 	orr.w	r2, r3, #2
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002aaa:	6878      	ldr	r0, [r7, #4]
 8002aac:	f000 fa58 	bl	8002f60 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aba:	f023 0303 	bic.w	r3, r3, #3
 8002abe:	f043 0201 	orr.w	r2, r3, #1
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	641a      	str	r2, [r3, #64]	@ 0x40
 8002ac6:	e001      	b.n	8002acc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3710      	adds	r7, #16
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
	...

08002ae0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b088      	sub	sp, #32
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	60f8      	str	r0, [r7, #12]
 8002ae8:	60b9      	str	r1, [r7, #8]
 8002aea:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002aec:	2300      	movs	r3, #0
 8002aee:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002af0:	2300      	movs	r3, #0
 8002af2:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d101      	bne.n	8002b02 <HAL_ADC_Start_DMA+0x22>
 8002afe:	2302      	movs	r3, #2
 8002b00:	e0eb      	b.n	8002cda <HAL_ADC_Start_DMA+0x1fa>
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2201      	movs	r2, #1
 8002b06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	f003 0301 	and.w	r3, r3, #1
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d018      	beq.n	8002b4a <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	689a      	ldr	r2, [r3, #8]
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f042 0201 	orr.w	r2, r2, #1
 8002b26:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002b28:	4b6e      	ldr	r3, [pc, #440]	@ (8002ce4 <HAL_ADC_Start_DMA+0x204>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a6e      	ldr	r2, [pc, #440]	@ (8002ce8 <HAL_ADC_Start_DMA+0x208>)
 8002b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b32:	0c9a      	lsrs	r2, r3, #18
 8002b34:	4613      	mov	r3, r2
 8002b36:	005b      	lsls	r3, r3, #1
 8002b38:	4413      	add	r3, r2
 8002b3a:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002b3c:	e002      	b.n	8002b44 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	3b01      	subs	r3, #1
 8002b42:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d1f9      	bne.n	8002b3e <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b58:	d107      	bne.n	8002b6a <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	689a      	ldr	r2, [r3, #8]
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b68:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	f003 0301 	and.w	r3, r3, #1
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	f040 80a3 	bne.w	8002cc0 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b7e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002b82:	f023 0301 	bic.w	r3, r3, #1
 8002b86:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d007      	beq.n	8002bac <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002ba4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002bb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bb8:	d106      	bne.n	8002bc8 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bbe:	f023 0206 	bic.w	r2, r3, #6
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	645a      	str	r2, [r3, #68]	@ 0x44
 8002bc6:	e002      	b.n	8002bce <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002bd6:	4b45      	ldr	r3, [pc, #276]	@ (8002cec <HAL_ADC_Start_DMA+0x20c>)
 8002bd8:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bde:	4a44      	ldr	r2, [pc, #272]	@ (8002cf0 <HAL_ADC_Start_DMA+0x210>)
 8002be0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002be6:	4a43      	ldr	r2, [pc, #268]	@ (8002cf4 <HAL_ADC_Start_DMA+0x214>)
 8002be8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bee:	4a42      	ldr	r2, [pc, #264]	@ (8002cf8 <HAL_ADC_Start_DMA+0x218>)
 8002bf0:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002bfa:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	685a      	ldr	r2, [r3, #4]
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002c0a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	689a      	ldr	r2, [r3, #8]
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c1a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	334c      	adds	r3, #76	@ 0x4c
 8002c26:	4619      	mov	r1, r3
 8002c28:	68ba      	ldr	r2, [r7, #8]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f000 fcd6 	bl	80035dc <HAL_DMA_Start_IT>
 8002c30:	4603      	mov	r3, r0
 8002c32:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	f003 031f 	and.w	r3, r3, #31
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d12a      	bne.n	8002c96 <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a2d      	ldr	r2, [pc, #180]	@ (8002cfc <HAL_ADC_Start_DMA+0x21c>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d015      	beq.n	8002c76 <HAL_ADC_Start_DMA+0x196>
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a2c      	ldr	r2, [pc, #176]	@ (8002d00 <HAL_ADC_Start_DMA+0x220>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d105      	bne.n	8002c60 <HAL_ADC_Start_DMA+0x180>
 8002c54:	4b25      	ldr	r3, [pc, #148]	@ (8002cec <HAL_ADC_Start_DMA+0x20c>)
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	f003 031f 	and.w	r3, r3, #31
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d00a      	beq.n	8002c76 <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a27      	ldr	r2, [pc, #156]	@ (8002d04 <HAL_ADC_Start_DMA+0x224>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d136      	bne.n	8002cd8 <HAL_ADC_Start_DMA+0x1f8>
 8002c6a:	4b20      	ldr	r3, [pc, #128]	@ (8002cec <HAL_ADC_Start_DMA+0x20c>)
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	f003 0310 	and.w	r3, r3, #16
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d130      	bne.n	8002cd8 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d129      	bne.n	8002cd8 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	689a      	ldr	r2, [r3, #8]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002c92:	609a      	str	r2, [r3, #8]
 8002c94:	e020      	b.n	8002cd8 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a18      	ldr	r2, [pc, #96]	@ (8002cfc <HAL_ADC_Start_DMA+0x21c>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d11b      	bne.n	8002cd8 <HAL_ADC_Start_DMA+0x1f8>
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d114      	bne.n	8002cd8 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	689a      	ldr	r2, [r3, #8]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002cbc:	609a      	str	r2, [r3, #8]
 8002cbe:	e00b      	b.n	8002cd8 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc4:	f043 0210 	orr.w	r2, r3, #16
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cd0:	f043 0201 	orr.w	r2, r3, #1
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8002cd8:	7ffb      	ldrb	r3, [r7, #31]
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3720      	adds	r7, #32
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	20000008 	.word	0x20000008
 8002ce8:	431bde83 	.word	0x431bde83
 8002cec:	40012300 	.word	0x40012300
 8002cf0:	08003159 	.word	0x08003159
 8002cf4:	08003213 	.word	0x08003213
 8002cf8:	0800322f 	.word	0x0800322f
 8002cfc:	40012000 	.word	0x40012000
 8002d00:	40012100 	.word	0x40012100
 8002d04:	40012200 	.word	0x40012200

08002d08 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b083      	sub	sp, #12
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002d10:	bf00      	nop
 8002d12:	370c      	adds	r7, #12
 8002d14:	46bd      	mov	sp, r7
 8002d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1a:	4770      	bx	lr

08002d1c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b085      	sub	sp, #20
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
 8002d24:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002d26:	2300      	movs	r3, #0
 8002d28:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	d101      	bne.n	8002d38 <HAL_ADC_ConfigChannel+0x1c>
 8002d34:	2302      	movs	r3, #2
 8002d36:	e105      	b.n	8002f44 <HAL_ADC_ConfigChannel+0x228>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	2b09      	cmp	r3, #9
 8002d46:	d925      	bls.n	8002d94 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	68d9      	ldr	r1, [r3, #12]
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	b29b      	uxth	r3, r3
 8002d54:	461a      	mov	r2, r3
 8002d56:	4613      	mov	r3, r2
 8002d58:	005b      	lsls	r3, r3, #1
 8002d5a:	4413      	add	r3, r2
 8002d5c:	3b1e      	subs	r3, #30
 8002d5e:	2207      	movs	r2, #7
 8002d60:	fa02 f303 	lsl.w	r3, r2, r3
 8002d64:	43da      	mvns	r2, r3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	400a      	ands	r2, r1
 8002d6c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	68d9      	ldr	r1, [r3, #12]
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	689a      	ldr	r2, [r3, #8]
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	b29b      	uxth	r3, r3
 8002d7e:	4618      	mov	r0, r3
 8002d80:	4603      	mov	r3, r0
 8002d82:	005b      	lsls	r3, r3, #1
 8002d84:	4403      	add	r3, r0
 8002d86:	3b1e      	subs	r3, #30
 8002d88:	409a      	lsls	r2, r3
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	430a      	orrs	r2, r1
 8002d90:	60da      	str	r2, [r3, #12]
 8002d92:	e022      	b.n	8002dda <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	6919      	ldr	r1, [r3, #16]
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	b29b      	uxth	r3, r3
 8002da0:	461a      	mov	r2, r3
 8002da2:	4613      	mov	r3, r2
 8002da4:	005b      	lsls	r3, r3, #1
 8002da6:	4413      	add	r3, r2
 8002da8:	2207      	movs	r2, #7
 8002daa:	fa02 f303 	lsl.w	r3, r2, r3
 8002dae:	43da      	mvns	r2, r3
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	400a      	ands	r2, r1
 8002db6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	6919      	ldr	r1, [r3, #16]
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	689a      	ldr	r2, [r3, #8]
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	b29b      	uxth	r3, r3
 8002dc8:	4618      	mov	r0, r3
 8002dca:	4603      	mov	r3, r0
 8002dcc:	005b      	lsls	r3, r3, #1
 8002dce:	4403      	add	r3, r0
 8002dd0:	409a      	lsls	r2, r3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	430a      	orrs	r2, r1
 8002dd8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	2b06      	cmp	r3, #6
 8002de0:	d824      	bhi.n	8002e2c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	685a      	ldr	r2, [r3, #4]
 8002dec:	4613      	mov	r3, r2
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	4413      	add	r3, r2
 8002df2:	3b05      	subs	r3, #5
 8002df4:	221f      	movs	r2, #31
 8002df6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfa:	43da      	mvns	r2, r3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	400a      	ands	r2, r1
 8002e02:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	b29b      	uxth	r3, r3
 8002e10:	4618      	mov	r0, r3
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	685a      	ldr	r2, [r3, #4]
 8002e16:	4613      	mov	r3, r2
 8002e18:	009b      	lsls	r3, r3, #2
 8002e1a:	4413      	add	r3, r2
 8002e1c:	3b05      	subs	r3, #5
 8002e1e:	fa00 f203 	lsl.w	r2, r0, r3
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	430a      	orrs	r2, r1
 8002e28:	635a      	str	r2, [r3, #52]	@ 0x34
 8002e2a:	e04c      	b.n	8002ec6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	2b0c      	cmp	r3, #12
 8002e32:	d824      	bhi.n	8002e7e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	685a      	ldr	r2, [r3, #4]
 8002e3e:	4613      	mov	r3, r2
 8002e40:	009b      	lsls	r3, r3, #2
 8002e42:	4413      	add	r3, r2
 8002e44:	3b23      	subs	r3, #35	@ 0x23
 8002e46:	221f      	movs	r2, #31
 8002e48:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4c:	43da      	mvns	r2, r3
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	400a      	ands	r2, r1
 8002e54:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	b29b      	uxth	r3, r3
 8002e62:	4618      	mov	r0, r3
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	685a      	ldr	r2, [r3, #4]
 8002e68:	4613      	mov	r3, r2
 8002e6a:	009b      	lsls	r3, r3, #2
 8002e6c:	4413      	add	r3, r2
 8002e6e:	3b23      	subs	r3, #35	@ 0x23
 8002e70:	fa00 f203 	lsl.w	r2, r0, r3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	430a      	orrs	r2, r1
 8002e7a:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e7c:	e023      	b.n	8002ec6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	685a      	ldr	r2, [r3, #4]
 8002e88:	4613      	mov	r3, r2
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	4413      	add	r3, r2
 8002e8e:	3b41      	subs	r3, #65	@ 0x41
 8002e90:	221f      	movs	r2, #31
 8002e92:	fa02 f303 	lsl.w	r3, r2, r3
 8002e96:	43da      	mvns	r2, r3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	400a      	ands	r2, r1
 8002e9e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	4618      	mov	r0, r3
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	685a      	ldr	r2, [r3, #4]
 8002eb2:	4613      	mov	r3, r2
 8002eb4:	009b      	lsls	r3, r3, #2
 8002eb6:	4413      	add	r3, r2
 8002eb8:	3b41      	subs	r3, #65	@ 0x41
 8002eba:	fa00 f203 	lsl.w	r2, r0, r3
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	430a      	orrs	r2, r1
 8002ec4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ec6:	4b22      	ldr	r3, [pc, #136]	@ (8002f50 <HAL_ADC_ConfigChannel+0x234>)
 8002ec8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a21      	ldr	r2, [pc, #132]	@ (8002f54 <HAL_ADC_ConfigChannel+0x238>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d109      	bne.n	8002ee8 <HAL_ADC_ConfigChannel+0x1cc>
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	2b12      	cmp	r3, #18
 8002eda:	d105      	bne.n	8002ee8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a19      	ldr	r2, [pc, #100]	@ (8002f54 <HAL_ADC_ConfigChannel+0x238>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d123      	bne.n	8002f3a <HAL_ADC_ConfigChannel+0x21e>
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	2b10      	cmp	r3, #16
 8002ef8:	d003      	beq.n	8002f02 <HAL_ADC_ConfigChannel+0x1e6>
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	2b11      	cmp	r3, #17
 8002f00:	d11b      	bne.n	8002f3a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	2b10      	cmp	r3, #16
 8002f14:	d111      	bne.n	8002f3a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f16:	4b10      	ldr	r3, [pc, #64]	@ (8002f58 <HAL_ADC_ConfigChannel+0x23c>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a10      	ldr	r2, [pc, #64]	@ (8002f5c <HAL_ADC_ConfigChannel+0x240>)
 8002f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f20:	0c9a      	lsrs	r2, r3, #18
 8002f22:	4613      	mov	r3, r2
 8002f24:	009b      	lsls	r3, r3, #2
 8002f26:	4413      	add	r3, r2
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002f2c:	e002      	b.n	8002f34 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	3b01      	subs	r3, #1
 8002f32:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d1f9      	bne.n	8002f2e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002f42:	2300      	movs	r3, #0
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3714      	adds	r7, #20
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr
 8002f50:	40012300 	.word	0x40012300
 8002f54:	40012000 	.word	0x40012000
 8002f58:	20000008 	.word	0x20000008
 8002f5c:	431bde83 	.word	0x431bde83

08002f60 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b085      	sub	sp, #20
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f68:	4b79      	ldr	r3, [pc, #484]	@ (8003150 <ADC_Init+0x1f0>)
 8002f6a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	685a      	ldr	r2, [r3, #4]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	431a      	orrs	r2, r3
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	685a      	ldr	r2, [r3, #4]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f94:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	6859      	ldr	r1, [r3, #4]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	691b      	ldr	r3, [r3, #16]
 8002fa0:	021a      	lsls	r2, r3, #8
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	685a      	ldr	r2, [r3, #4]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002fb8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	6859      	ldr	r1, [r3, #4]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	689a      	ldr	r2, [r3, #8]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	430a      	orrs	r2, r1
 8002fca:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689a      	ldr	r2, [r3, #8]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002fda:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	6899      	ldr	r1, [r3, #8]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	68da      	ldr	r2, [r3, #12]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	430a      	orrs	r2, r1
 8002fec:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ff2:	4a58      	ldr	r2, [pc, #352]	@ (8003154 <ADC_Init+0x1f4>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d022      	beq.n	800303e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	689a      	ldr	r2, [r3, #8]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003006:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	6899      	ldr	r1, [r3, #8]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	430a      	orrs	r2, r1
 8003018:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	689a      	ldr	r2, [r3, #8]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003028:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	6899      	ldr	r1, [r3, #8]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	430a      	orrs	r2, r1
 800303a:	609a      	str	r2, [r3, #8]
 800303c:	e00f      	b.n	800305e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	689a      	ldr	r2, [r3, #8]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800304c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	689a      	ldr	r2, [r3, #8]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800305c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	689a      	ldr	r2, [r3, #8]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f022 0202 	bic.w	r2, r2, #2
 800306c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	6899      	ldr	r1, [r3, #8]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	7e1b      	ldrb	r3, [r3, #24]
 8003078:	005a      	lsls	r2, r3, #1
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	430a      	orrs	r2, r1
 8003080:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d01b      	beq.n	80030c4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	685a      	ldr	r2, [r3, #4]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800309a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	685a      	ldr	r2, [r3, #4]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80030aa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	6859      	ldr	r1, [r3, #4]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b6:	3b01      	subs	r3, #1
 80030b8:	035a      	lsls	r2, r3, #13
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	430a      	orrs	r2, r1
 80030c0:	605a      	str	r2, [r3, #4]
 80030c2:	e007      	b.n	80030d4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	685a      	ldr	r2, [r3, #4]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030d2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80030e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	69db      	ldr	r3, [r3, #28]
 80030ee:	3b01      	subs	r3, #1
 80030f0:	051a      	lsls	r2, r3, #20
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	430a      	orrs	r2, r1
 80030f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	689a      	ldr	r2, [r3, #8]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003108:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	6899      	ldr	r1, [r3, #8]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003116:	025a      	lsls	r2, r3, #9
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	430a      	orrs	r2, r1
 800311e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	689a      	ldr	r2, [r3, #8]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800312e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	6899      	ldr	r1, [r3, #8]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	695b      	ldr	r3, [r3, #20]
 800313a:	029a      	lsls	r2, r3, #10
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	430a      	orrs	r2, r1
 8003142:	609a      	str	r2, [r3, #8]
}
 8003144:	bf00      	nop
 8003146:	3714      	adds	r7, #20
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr
 8003150:	40012300 	.word	0x40012300
 8003154:	0f000001 	.word	0x0f000001

08003158 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b084      	sub	sp, #16
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003164:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800316e:	2b00      	cmp	r3, #0
 8003170:	d13c      	bne.n	80031ec <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003176:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003188:	2b00      	cmp	r3, #0
 800318a:	d12b      	bne.n	80031e4 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003190:	2b00      	cmp	r3, #0
 8003192:	d127      	bne.n	80031e4 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800319a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d006      	beq.n	80031b0 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d119      	bne.n	80031e4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	685a      	ldr	r2, [r3, #4]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f022 0220 	bic.w	r2, r2, #32
 80031be:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d105      	bne.n	80031e4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031dc:	f043 0201 	orr.w	r2, r3, #1
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80031e4:	68f8      	ldr	r0, [r7, #12]
 80031e6:	f7fe fb7b 	bl	80018e0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80031ea:	e00e      	b.n	800320a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f0:	f003 0310 	and.w	r3, r3, #16
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d003      	beq.n	8003200 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80031f8:	68f8      	ldr	r0, [r7, #12]
 80031fa:	f7ff fd85 	bl	8002d08 <HAL_ADC_ErrorCallback>
}
 80031fe:	e004      	b.n	800320a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	4798      	blx	r3
}
 800320a:	bf00      	nop
 800320c:	3710      	adds	r7, #16
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}

08003212 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003212:	b580      	push	{r7, lr}
 8003214:	b084      	sub	sp, #16
 8003216:	af00      	add	r7, sp, #0
 8003218:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800321e:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003220:	68f8      	ldr	r0, [r7, #12]
 8003222:	f7fe fb4f 	bl	80018c4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003226:	bf00      	nop
 8003228:	3710      	adds	r7, #16
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}

0800322e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800322e:	b580      	push	{r7, lr}
 8003230:	b084      	sub	sp, #16
 8003232:	af00      	add	r7, sp, #0
 8003234:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800323a:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2240      	movs	r2, #64	@ 0x40
 8003240:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003246:	f043 0204 	orr.w	r2, r3, #4
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800324e:	68f8      	ldr	r0, [r7, #12]
 8003250:	f7ff fd5a 	bl	8002d08 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003254:	bf00      	nop
 8003256:	3710      	adds	r7, #16
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}

0800325c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800325c:	b480      	push	{r7}
 800325e:	b085      	sub	sp, #20
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	f003 0307 	and.w	r3, r3, #7
 800326a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800326c:	4b0c      	ldr	r3, [pc, #48]	@ (80032a0 <__NVIC_SetPriorityGrouping+0x44>)
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003272:	68ba      	ldr	r2, [r7, #8]
 8003274:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003278:	4013      	ands	r3, r2
 800327a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003284:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003288:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800328c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800328e:	4a04      	ldr	r2, [pc, #16]	@ (80032a0 <__NVIC_SetPriorityGrouping+0x44>)
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	60d3      	str	r3, [r2, #12]
}
 8003294:	bf00      	nop
 8003296:	3714      	adds	r7, #20
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr
 80032a0:	e000ed00 	.word	0xe000ed00

080032a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032a4:	b480      	push	{r7}
 80032a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032a8:	4b04      	ldr	r3, [pc, #16]	@ (80032bc <__NVIC_GetPriorityGrouping+0x18>)
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	0a1b      	lsrs	r3, r3, #8
 80032ae:	f003 0307 	and.w	r3, r3, #7
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	46bd      	mov	sp, r7
 80032b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ba:	4770      	bx	lr
 80032bc:	e000ed00 	.word	0xe000ed00

080032c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	4603      	mov	r3, r0
 80032c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	db0b      	blt.n	80032ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032d2:	79fb      	ldrb	r3, [r7, #7]
 80032d4:	f003 021f 	and.w	r2, r3, #31
 80032d8:	4907      	ldr	r1, [pc, #28]	@ (80032f8 <__NVIC_EnableIRQ+0x38>)
 80032da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032de:	095b      	lsrs	r3, r3, #5
 80032e0:	2001      	movs	r0, #1
 80032e2:	fa00 f202 	lsl.w	r2, r0, r2
 80032e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80032ea:	bf00      	nop
 80032ec:	370c      	adds	r7, #12
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	e000e100 	.word	0xe000e100

080032fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	4603      	mov	r3, r0
 8003304:	6039      	str	r1, [r7, #0]
 8003306:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003308:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800330c:	2b00      	cmp	r3, #0
 800330e:	db0a      	blt.n	8003326 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	b2da      	uxtb	r2, r3
 8003314:	490c      	ldr	r1, [pc, #48]	@ (8003348 <__NVIC_SetPriority+0x4c>)
 8003316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800331a:	0112      	lsls	r2, r2, #4
 800331c:	b2d2      	uxtb	r2, r2
 800331e:	440b      	add	r3, r1
 8003320:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003324:	e00a      	b.n	800333c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	b2da      	uxtb	r2, r3
 800332a:	4908      	ldr	r1, [pc, #32]	@ (800334c <__NVIC_SetPriority+0x50>)
 800332c:	79fb      	ldrb	r3, [r7, #7]
 800332e:	f003 030f 	and.w	r3, r3, #15
 8003332:	3b04      	subs	r3, #4
 8003334:	0112      	lsls	r2, r2, #4
 8003336:	b2d2      	uxtb	r2, r2
 8003338:	440b      	add	r3, r1
 800333a:	761a      	strb	r2, [r3, #24]
}
 800333c:	bf00      	nop
 800333e:	370c      	adds	r7, #12
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr
 8003348:	e000e100 	.word	0xe000e100
 800334c:	e000ed00 	.word	0xe000ed00

08003350 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003350:	b480      	push	{r7}
 8003352:	b089      	sub	sp, #36	@ 0x24
 8003354:	af00      	add	r7, sp, #0
 8003356:	60f8      	str	r0, [r7, #12]
 8003358:	60b9      	str	r1, [r7, #8]
 800335a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f003 0307 	and.w	r3, r3, #7
 8003362:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003364:	69fb      	ldr	r3, [r7, #28]
 8003366:	f1c3 0307 	rsb	r3, r3, #7
 800336a:	2b04      	cmp	r3, #4
 800336c:	bf28      	it	cs
 800336e:	2304      	movcs	r3, #4
 8003370:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	3304      	adds	r3, #4
 8003376:	2b06      	cmp	r3, #6
 8003378:	d902      	bls.n	8003380 <NVIC_EncodePriority+0x30>
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	3b03      	subs	r3, #3
 800337e:	e000      	b.n	8003382 <NVIC_EncodePriority+0x32>
 8003380:	2300      	movs	r3, #0
 8003382:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003384:	f04f 32ff 	mov.w	r2, #4294967295
 8003388:	69bb      	ldr	r3, [r7, #24]
 800338a:	fa02 f303 	lsl.w	r3, r2, r3
 800338e:	43da      	mvns	r2, r3
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	401a      	ands	r2, r3
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003398:	f04f 31ff 	mov.w	r1, #4294967295
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	fa01 f303 	lsl.w	r3, r1, r3
 80033a2:	43d9      	mvns	r1, r3
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033a8:	4313      	orrs	r3, r2
         );
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3724      	adds	r7, #36	@ 0x24
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr
	...

080033b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b082      	sub	sp, #8
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	3b01      	subs	r3, #1
 80033c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80033c8:	d301      	bcc.n	80033ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033ca:	2301      	movs	r3, #1
 80033cc:	e00f      	b.n	80033ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033ce:	4a0a      	ldr	r2, [pc, #40]	@ (80033f8 <SysTick_Config+0x40>)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	3b01      	subs	r3, #1
 80033d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033d6:	210f      	movs	r1, #15
 80033d8:	f04f 30ff 	mov.w	r0, #4294967295
 80033dc:	f7ff ff8e 	bl	80032fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033e0:	4b05      	ldr	r3, [pc, #20]	@ (80033f8 <SysTick_Config+0x40>)
 80033e2:	2200      	movs	r2, #0
 80033e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033e6:	4b04      	ldr	r3, [pc, #16]	@ (80033f8 <SysTick_Config+0x40>)
 80033e8:	2207      	movs	r2, #7
 80033ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033ec:	2300      	movs	r3, #0
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3708      	adds	r7, #8
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	e000e010 	.word	0xe000e010

080033fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b082      	sub	sp, #8
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003404:	6878      	ldr	r0, [r7, #4]
 8003406:	f7ff ff29 	bl	800325c <__NVIC_SetPriorityGrouping>
}
 800340a:	bf00      	nop
 800340c:	3708      	adds	r7, #8
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}

08003412 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003412:	b580      	push	{r7, lr}
 8003414:	b086      	sub	sp, #24
 8003416:	af00      	add	r7, sp, #0
 8003418:	4603      	mov	r3, r0
 800341a:	60b9      	str	r1, [r7, #8]
 800341c:	607a      	str	r2, [r7, #4]
 800341e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003420:	2300      	movs	r3, #0
 8003422:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003424:	f7ff ff3e 	bl	80032a4 <__NVIC_GetPriorityGrouping>
 8003428:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	68b9      	ldr	r1, [r7, #8]
 800342e:	6978      	ldr	r0, [r7, #20]
 8003430:	f7ff ff8e 	bl	8003350 <NVIC_EncodePriority>
 8003434:	4602      	mov	r2, r0
 8003436:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800343a:	4611      	mov	r1, r2
 800343c:	4618      	mov	r0, r3
 800343e:	f7ff ff5d 	bl	80032fc <__NVIC_SetPriority>
}
 8003442:	bf00      	nop
 8003444:	3718      	adds	r7, #24
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}

0800344a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800344a:	b580      	push	{r7, lr}
 800344c:	b082      	sub	sp, #8
 800344e:	af00      	add	r7, sp, #0
 8003450:	4603      	mov	r3, r0
 8003452:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003454:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003458:	4618      	mov	r0, r3
 800345a:	f7ff ff31 	bl	80032c0 <__NVIC_EnableIRQ>
}
 800345e:	bf00      	nop
 8003460:	3708      	adds	r7, #8
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}

08003466 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003466:	b580      	push	{r7, lr}
 8003468:	b082      	sub	sp, #8
 800346a:	af00      	add	r7, sp, #0
 800346c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	f7ff ffa2 	bl	80033b8 <SysTick_Config>
 8003474:	4603      	mov	r3, r0
}
 8003476:	4618      	mov	r0, r3
 8003478:	3708      	adds	r7, #8
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
	...

08003480 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b086      	sub	sp, #24
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003488:	2300      	movs	r3, #0
 800348a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800348c:	f7ff fab4 	bl	80029f8 <HAL_GetTick>
 8003490:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d101      	bne.n	800349c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e099      	b.n	80035d0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2202      	movs	r2, #2
 80034a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2200      	movs	r2, #0
 80034a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f022 0201 	bic.w	r2, r2, #1
 80034ba:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034bc:	e00f      	b.n	80034de <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80034be:	f7ff fa9b 	bl	80029f8 <HAL_GetTick>
 80034c2:	4602      	mov	r2, r0
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	2b05      	cmp	r3, #5
 80034ca:	d908      	bls.n	80034de <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2220      	movs	r2, #32
 80034d0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2203      	movs	r2, #3
 80034d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80034da:	2303      	movs	r3, #3
 80034dc:	e078      	b.n	80035d0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0301 	and.w	r3, r3, #1
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d1e8      	bne.n	80034be <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80034f4:	697a      	ldr	r2, [r7, #20]
 80034f6:	4b38      	ldr	r3, [pc, #224]	@ (80035d8 <HAL_DMA_Init+0x158>)
 80034f8:	4013      	ands	r3, r2
 80034fa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	685a      	ldr	r2, [r3, #4]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800350a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	691b      	ldr	r3, [r3, #16]
 8003510:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003516:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	699b      	ldr	r3, [r3, #24]
 800351c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003522:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6a1b      	ldr	r3, [r3, #32]
 8003528:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800352a:	697a      	ldr	r2, [r7, #20]
 800352c:	4313      	orrs	r3, r2
 800352e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003534:	2b04      	cmp	r3, #4
 8003536:	d107      	bne.n	8003548 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003540:	4313      	orrs	r3, r2
 8003542:	697a      	ldr	r2, [r7, #20]
 8003544:	4313      	orrs	r3, r2
 8003546:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	697a      	ldr	r2, [r7, #20]
 800354e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	695b      	ldr	r3, [r3, #20]
 8003556:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	f023 0307 	bic.w	r3, r3, #7
 800355e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003564:	697a      	ldr	r2, [r7, #20]
 8003566:	4313      	orrs	r3, r2
 8003568:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800356e:	2b04      	cmp	r3, #4
 8003570:	d117      	bne.n	80035a2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003576:	697a      	ldr	r2, [r7, #20]
 8003578:	4313      	orrs	r3, r2
 800357a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003580:	2b00      	cmp	r3, #0
 8003582:	d00e      	beq.n	80035a2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003584:	6878      	ldr	r0, [r7, #4]
 8003586:	f000 fb01 	bl	8003b8c <DMA_CheckFifoParam>
 800358a:	4603      	mov	r3, r0
 800358c:	2b00      	cmp	r3, #0
 800358e:	d008      	beq.n	80035a2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2240      	movs	r2, #64	@ 0x40
 8003594:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2201      	movs	r2, #1
 800359a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800359e:	2301      	movs	r3, #1
 80035a0:	e016      	b.n	80035d0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	697a      	ldr	r2, [r7, #20]
 80035a8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	f000 fab8 	bl	8003b20 <DMA_CalcBaseAndBitshift>
 80035b0:	4603      	mov	r3, r0
 80035b2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035b8:	223f      	movs	r2, #63	@ 0x3f
 80035ba:	409a      	lsls	r2, r3
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2200      	movs	r2, #0
 80035c4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2201      	movs	r2, #1
 80035ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80035ce:	2300      	movs	r3, #0
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	3718      	adds	r7, #24
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}
 80035d8:	f010803f 	.word	0xf010803f

080035dc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b086      	sub	sp, #24
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	607a      	str	r2, [r7, #4]
 80035e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035ea:	2300      	movs	r3, #0
 80035ec:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035f2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d101      	bne.n	8003602 <HAL_DMA_Start_IT+0x26>
 80035fe:	2302      	movs	r3, #2
 8003600:	e040      	b.n	8003684 <HAL_DMA_Start_IT+0xa8>
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2201      	movs	r2, #1
 8003606:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003610:	b2db      	uxtb	r3, r3
 8003612:	2b01      	cmp	r3, #1
 8003614:	d12f      	bne.n	8003676 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	2202      	movs	r2, #2
 800361a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2200      	movs	r2, #0
 8003622:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	68b9      	ldr	r1, [r7, #8]
 800362a:	68f8      	ldr	r0, [r7, #12]
 800362c:	f000 fa4a 	bl	8003ac4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003634:	223f      	movs	r2, #63	@ 0x3f
 8003636:	409a      	lsls	r2, r3
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f042 0216 	orr.w	r2, r2, #22
 800364a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003650:	2b00      	cmp	r3, #0
 8003652:	d007      	beq.n	8003664 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f042 0208 	orr.w	r2, r2, #8
 8003662:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f042 0201 	orr.w	r2, r2, #1
 8003672:	601a      	str	r2, [r3, #0]
 8003674:	e005      	b.n	8003682 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2200      	movs	r2, #0
 800367a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800367e:	2302      	movs	r3, #2
 8003680:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003682:	7dfb      	ldrb	r3, [r7, #23]
}
 8003684:	4618      	mov	r0, r3
 8003686:	3718      	adds	r7, #24
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}

0800368c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003698:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800369a:	f7ff f9ad 	bl	80029f8 <HAL_GetTick>
 800369e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036a6:	b2db      	uxtb	r3, r3
 80036a8:	2b02      	cmp	r3, #2
 80036aa:	d008      	beq.n	80036be <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2280      	movs	r2, #128	@ 0x80
 80036b0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2200      	movs	r2, #0
 80036b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	e052      	b.n	8003764 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f022 0216 	bic.w	r2, r2, #22
 80036cc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	695a      	ldr	r2, [r3, #20]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80036dc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d103      	bne.n	80036ee <HAL_DMA_Abort+0x62>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d007      	beq.n	80036fe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f022 0208 	bic.w	r2, r2, #8
 80036fc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	681a      	ldr	r2, [r3, #0]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f022 0201 	bic.w	r2, r2, #1
 800370c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800370e:	e013      	b.n	8003738 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003710:	f7ff f972 	bl	80029f8 <HAL_GetTick>
 8003714:	4602      	mov	r2, r0
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	2b05      	cmp	r3, #5
 800371c:	d90c      	bls.n	8003738 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2220      	movs	r2, #32
 8003722:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2203      	movs	r2, #3
 8003728:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2200      	movs	r2, #0
 8003730:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003734:	2303      	movs	r3, #3
 8003736:	e015      	b.n	8003764 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 0301 	and.w	r3, r3, #1
 8003742:	2b00      	cmp	r3, #0
 8003744:	d1e4      	bne.n	8003710 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800374a:	223f      	movs	r2, #63	@ 0x3f
 800374c:	409a      	lsls	r2, r3
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2201      	movs	r2, #1
 8003756:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2200      	movs	r2, #0
 800375e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003762:	2300      	movs	r3, #0
}
 8003764:	4618      	mov	r0, r3
 8003766:	3710      	adds	r7, #16
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}

0800376c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800377a:	b2db      	uxtb	r3, r3
 800377c:	2b02      	cmp	r3, #2
 800377e:	d004      	beq.n	800378a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2280      	movs	r2, #128	@ 0x80
 8003784:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	e00c      	b.n	80037a4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2205      	movs	r2, #5
 800378e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f022 0201 	bic.w	r2, r2, #1
 80037a0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80037a2:	2300      	movs	r3, #0
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	370c      	adds	r7, #12
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr

080037b0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b086      	sub	sp, #24
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80037b8:	2300      	movs	r3, #0
 80037ba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80037bc:	4b8e      	ldr	r3, [pc, #568]	@ (80039f8 <HAL_DMA_IRQHandler+0x248>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a8e      	ldr	r2, [pc, #568]	@ (80039fc <HAL_DMA_IRQHandler+0x24c>)
 80037c2:	fba2 2303 	umull	r2, r3, r2, r3
 80037c6:	0a9b      	lsrs	r3, r3, #10
 80037c8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ce:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037da:	2208      	movs	r2, #8
 80037dc:	409a      	lsls	r2, r3
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	4013      	ands	r3, r2
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d01a      	beq.n	800381c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0304 	and.w	r3, r3, #4
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d013      	beq.n	800381c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f022 0204 	bic.w	r2, r2, #4
 8003802:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003808:	2208      	movs	r2, #8
 800380a:	409a      	lsls	r2, r3
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003814:	f043 0201 	orr.w	r2, r3, #1
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003820:	2201      	movs	r2, #1
 8003822:	409a      	lsls	r2, r3
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	4013      	ands	r3, r2
 8003828:	2b00      	cmp	r3, #0
 800382a:	d012      	beq.n	8003852 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	695b      	ldr	r3, [r3, #20]
 8003832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003836:	2b00      	cmp	r3, #0
 8003838:	d00b      	beq.n	8003852 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800383e:	2201      	movs	r2, #1
 8003840:	409a      	lsls	r2, r3
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800384a:	f043 0202 	orr.w	r2, r3, #2
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003856:	2204      	movs	r2, #4
 8003858:	409a      	lsls	r2, r3
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	4013      	ands	r3, r2
 800385e:	2b00      	cmp	r3, #0
 8003860:	d012      	beq.n	8003888 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0302 	and.w	r3, r3, #2
 800386c:	2b00      	cmp	r3, #0
 800386e:	d00b      	beq.n	8003888 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003874:	2204      	movs	r2, #4
 8003876:	409a      	lsls	r2, r3
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003880:	f043 0204 	orr.w	r2, r3, #4
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800388c:	2210      	movs	r2, #16
 800388e:	409a      	lsls	r2, r3
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	4013      	ands	r3, r2
 8003894:	2b00      	cmp	r3, #0
 8003896:	d043      	beq.n	8003920 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0308 	and.w	r3, r3, #8
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d03c      	beq.n	8003920 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038aa:	2210      	movs	r2, #16
 80038ac:	409a      	lsls	r2, r3
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d018      	beq.n	80038f2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d108      	bne.n	80038e0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d024      	beq.n	8003920 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	4798      	blx	r3
 80038de:	e01f      	b.n	8003920 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d01b      	beq.n	8003920 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	4798      	blx	r3
 80038f0:	e016      	b.n	8003920 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d107      	bne.n	8003910 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f022 0208 	bic.w	r2, r2, #8
 800390e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003914:	2b00      	cmp	r3, #0
 8003916:	d003      	beq.n	8003920 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003924:	2220      	movs	r2, #32
 8003926:	409a      	lsls	r2, r3
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	4013      	ands	r3, r2
 800392c:	2b00      	cmp	r3, #0
 800392e:	f000 808f 	beq.w	8003a50 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0310 	and.w	r3, r3, #16
 800393c:	2b00      	cmp	r3, #0
 800393e:	f000 8087 	beq.w	8003a50 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003946:	2220      	movs	r2, #32
 8003948:	409a      	lsls	r2, r3
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003954:	b2db      	uxtb	r3, r3
 8003956:	2b05      	cmp	r3, #5
 8003958:	d136      	bne.n	80039c8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f022 0216 	bic.w	r2, r2, #22
 8003968:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	695a      	ldr	r2, [r3, #20]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003978:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800397e:	2b00      	cmp	r3, #0
 8003980:	d103      	bne.n	800398a <HAL_DMA_IRQHandler+0x1da>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003986:	2b00      	cmp	r3, #0
 8003988:	d007      	beq.n	800399a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f022 0208 	bic.w	r2, r2, #8
 8003998:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800399e:	223f      	movs	r2, #63	@ 0x3f
 80039a0:	409a      	lsls	r2, r3
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2201      	movs	r2, #1
 80039aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2200      	movs	r2, #0
 80039b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d07e      	beq.n	8003abc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	4798      	blx	r3
        }
        return;
 80039c6:	e079      	b.n	8003abc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d01d      	beq.n	8003a12 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d10d      	bne.n	8003a00 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d031      	beq.n	8003a50 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	4798      	blx	r3
 80039f4:	e02c      	b.n	8003a50 <HAL_DMA_IRQHandler+0x2a0>
 80039f6:	bf00      	nop
 80039f8:	20000008 	.word	0x20000008
 80039fc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d023      	beq.n	8003a50 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	4798      	blx	r3
 8003a10:	e01e      	b.n	8003a50 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d10f      	bne.n	8003a40 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f022 0210 	bic.w	r2, r2, #16
 8003a2e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2201      	movs	r2, #1
 8003a34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d003      	beq.n	8003a50 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d032      	beq.n	8003abe <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a5c:	f003 0301 	and.w	r3, r3, #1
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d022      	beq.n	8003aaa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2205      	movs	r2, #5
 8003a68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f022 0201 	bic.w	r2, r2, #1
 8003a7a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	3301      	adds	r3, #1
 8003a80:	60bb      	str	r3, [r7, #8]
 8003a82:	697a      	ldr	r2, [r7, #20]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d307      	bcc.n	8003a98 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0301 	and.w	r3, r3, #1
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d1f2      	bne.n	8003a7c <HAL_DMA_IRQHandler+0x2cc>
 8003a96:	e000      	b.n	8003a9a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003a98:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2201      	movs	r2, #1
 8003a9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d005      	beq.n	8003abe <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	4798      	blx	r3
 8003aba:	e000      	b.n	8003abe <HAL_DMA_IRQHandler+0x30e>
        return;
 8003abc:	bf00      	nop
    }
  }
}
 8003abe:	3718      	adds	r7, #24
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}

08003ac4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b085      	sub	sp, #20
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	60f8      	str	r0, [r7, #12]
 8003acc:	60b9      	str	r1, [r7, #8]
 8003ace:	607a      	str	r2, [r7, #4]
 8003ad0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681a      	ldr	r2, [r3, #0]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003ae0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	683a      	ldr	r2, [r7, #0]
 8003ae8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	2b40      	cmp	r3, #64	@ 0x40
 8003af0:	d108      	bne.n	8003b04 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	68ba      	ldr	r2, [r7, #8]
 8003b00:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003b02:	e007      	b.n	8003b14 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	68ba      	ldr	r2, [r7, #8]
 8003b0a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	687a      	ldr	r2, [r7, #4]
 8003b12:	60da      	str	r2, [r3, #12]
}
 8003b14:	bf00      	nop
 8003b16:	3714      	adds	r7, #20
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1e:	4770      	bx	lr

08003b20 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b085      	sub	sp, #20
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	3b10      	subs	r3, #16
 8003b30:	4a14      	ldr	r2, [pc, #80]	@ (8003b84 <DMA_CalcBaseAndBitshift+0x64>)
 8003b32:	fba2 2303 	umull	r2, r3, r2, r3
 8003b36:	091b      	lsrs	r3, r3, #4
 8003b38:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003b3a:	4a13      	ldr	r2, [pc, #76]	@ (8003b88 <DMA_CalcBaseAndBitshift+0x68>)
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	4413      	add	r3, r2
 8003b40:	781b      	ldrb	r3, [r3, #0]
 8003b42:	461a      	mov	r2, r3
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	2b03      	cmp	r3, #3
 8003b4c:	d909      	bls.n	8003b62 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003b56:	f023 0303 	bic.w	r3, r3, #3
 8003b5a:	1d1a      	adds	r2, r3, #4
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003b60:	e007      	b.n	8003b72 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003b6a:	f023 0303 	bic.w	r3, r3, #3
 8003b6e:	687a      	ldr	r2, [r7, #4]
 8003b70:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3714      	adds	r7, #20
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	aaaaaaab 	.word	0xaaaaaaab
 8003b88:	08007040 	.word	0x08007040

08003b8c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b085      	sub	sp, #20
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b94:	2300      	movs	r3, #0
 8003b96:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b9c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	699b      	ldr	r3, [r3, #24]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d11f      	bne.n	8003be6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	2b03      	cmp	r3, #3
 8003baa:	d856      	bhi.n	8003c5a <DMA_CheckFifoParam+0xce>
 8003bac:	a201      	add	r2, pc, #4	@ (adr r2, 8003bb4 <DMA_CheckFifoParam+0x28>)
 8003bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bb2:	bf00      	nop
 8003bb4:	08003bc5 	.word	0x08003bc5
 8003bb8:	08003bd7 	.word	0x08003bd7
 8003bbc:	08003bc5 	.word	0x08003bc5
 8003bc0:	08003c5b 	.word	0x08003c5b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bc8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d046      	beq.n	8003c5e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bd4:	e043      	b.n	8003c5e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bda:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003bde:	d140      	bne.n	8003c62 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003be4:	e03d      	b.n	8003c62 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	699b      	ldr	r3, [r3, #24]
 8003bea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bee:	d121      	bne.n	8003c34 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	2b03      	cmp	r3, #3
 8003bf4:	d837      	bhi.n	8003c66 <DMA_CheckFifoParam+0xda>
 8003bf6:	a201      	add	r2, pc, #4	@ (adr r2, 8003bfc <DMA_CheckFifoParam+0x70>)
 8003bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bfc:	08003c0d 	.word	0x08003c0d
 8003c00:	08003c13 	.word	0x08003c13
 8003c04:	08003c0d 	.word	0x08003c0d
 8003c08:	08003c25 	.word	0x08003c25
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	73fb      	strb	r3, [r7, #15]
      break;
 8003c10:	e030      	b.n	8003c74 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c16:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d025      	beq.n	8003c6a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c22:	e022      	b.n	8003c6a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c28:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003c2c:	d11f      	bne.n	8003c6e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003c32:	e01c      	b.n	8003c6e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	2b02      	cmp	r3, #2
 8003c38:	d903      	bls.n	8003c42 <DMA_CheckFifoParam+0xb6>
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	2b03      	cmp	r3, #3
 8003c3e:	d003      	beq.n	8003c48 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003c40:	e018      	b.n	8003c74 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	73fb      	strb	r3, [r7, #15]
      break;
 8003c46:	e015      	b.n	8003c74 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d00e      	beq.n	8003c72 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	73fb      	strb	r3, [r7, #15]
      break;
 8003c58:	e00b      	b.n	8003c72 <DMA_CheckFifoParam+0xe6>
      break;
 8003c5a:	bf00      	nop
 8003c5c:	e00a      	b.n	8003c74 <DMA_CheckFifoParam+0xe8>
      break;
 8003c5e:	bf00      	nop
 8003c60:	e008      	b.n	8003c74 <DMA_CheckFifoParam+0xe8>
      break;
 8003c62:	bf00      	nop
 8003c64:	e006      	b.n	8003c74 <DMA_CheckFifoParam+0xe8>
      break;
 8003c66:	bf00      	nop
 8003c68:	e004      	b.n	8003c74 <DMA_CheckFifoParam+0xe8>
      break;
 8003c6a:	bf00      	nop
 8003c6c:	e002      	b.n	8003c74 <DMA_CheckFifoParam+0xe8>
      break;   
 8003c6e:	bf00      	nop
 8003c70:	e000      	b.n	8003c74 <DMA_CheckFifoParam+0xe8>
      break;
 8003c72:	bf00      	nop
    }
  } 
  
  return status; 
 8003c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3714      	adds	r7, #20
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop

08003c84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b089      	sub	sp, #36	@ 0x24
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
 8003c8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003c92:	2300      	movs	r3, #0
 8003c94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003c96:	2300      	movs	r3, #0
 8003c98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	61fb      	str	r3, [r7, #28]
 8003c9e:	e16b      	b.n	8003f78 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ca0:	2201      	movs	r2, #1
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	697a      	ldr	r2, [r7, #20]
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003cb4:	693a      	ldr	r2, [r7, #16]
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	429a      	cmp	r2, r3
 8003cba:	f040 815a 	bne.w	8003f72 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	f003 0303 	and.w	r3, r3, #3
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d005      	beq.n	8003cd6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d130      	bne.n	8003d38 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003cdc:	69fb      	ldr	r3, [r7, #28]
 8003cde:	005b      	lsls	r3, r3, #1
 8003ce0:	2203      	movs	r2, #3
 8003ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce6:	43db      	mvns	r3, r3
 8003ce8:	69ba      	ldr	r2, [r7, #24]
 8003cea:	4013      	ands	r3, r2
 8003cec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	68da      	ldr	r2, [r3, #12]
 8003cf2:	69fb      	ldr	r3, [r7, #28]
 8003cf4:	005b      	lsls	r3, r3, #1
 8003cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cfa:	69ba      	ldr	r2, [r7, #24]
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	69ba      	ldr	r2, [r7, #24]
 8003d04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	69fb      	ldr	r3, [r7, #28]
 8003d10:	fa02 f303 	lsl.w	r3, r2, r3
 8003d14:	43db      	mvns	r3, r3
 8003d16:	69ba      	ldr	r2, [r7, #24]
 8003d18:	4013      	ands	r3, r2
 8003d1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	091b      	lsrs	r3, r3, #4
 8003d22:	f003 0201 	and.w	r2, r3, #1
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2c:	69ba      	ldr	r2, [r7, #24]
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	69ba      	ldr	r2, [r7, #24]
 8003d36:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f003 0303 	and.w	r3, r3, #3
 8003d40:	2b03      	cmp	r3, #3
 8003d42:	d017      	beq.n	8003d74 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003d4a:	69fb      	ldr	r3, [r7, #28]
 8003d4c:	005b      	lsls	r3, r3, #1
 8003d4e:	2203      	movs	r2, #3
 8003d50:	fa02 f303 	lsl.w	r3, r2, r3
 8003d54:	43db      	mvns	r3, r3
 8003d56:	69ba      	ldr	r2, [r7, #24]
 8003d58:	4013      	ands	r3, r2
 8003d5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	689a      	ldr	r2, [r3, #8]
 8003d60:	69fb      	ldr	r3, [r7, #28]
 8003d62:	005b      	lsls	r3, r3, #1
 8003d64:	fa02 f303 	lsl.w	r3, r2, r3
 8003d68:	69ba      	ldr	r2, [r7, #24]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	69ba      	ldr	r2, [r7, #24]
 8003d72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	f003 0303 	and.w	r3, r3, #3
 8003d7c:	2b02      	cmp	r3, #2
 8003d7e:	d123      	bne.n	8003dc8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	08da      	lsrs	r2, r3, #3
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	3208      	adds	r2, #8
 8003d88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003d8e:	69fb      	ldr	r3, [r7, #28]
 8003d90:	f003 0307 	and.w	r3, r3, #7
 8003d94:	009b      	lsls	r3, r3, #2
 8003d96:	220f      	movs	r2, #15
 8003d98:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9c:	43db      	mvns	r3, r3
 8003d9e:	69ba      	ldr	r2, [r7, #24]
 8003da0:	4013      	ands	r3, r2
 8003da2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	691a      	ldr	r2, [r3, #16]
 8003da8:	69fb      	ldr	r3, [r7, #28]
 8003daa:	f003 0307 	and.w	r3, r3, #7
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	fa02 f303 	lsl.w	r3, r2, r3
 8003db4:	69ba      	ldr	r2, [r7, #24]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	08da      	lsrs	r2, r3, #3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	3208      	adds	r2, #8
 8003dc2:	69b9      	ldr	r1, [r7, #24]
 8003dc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	005b      	lsls	r3, r3, #1
 8003dd2:	2203      	movs	r2, #3
 8003dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd8:	43db      	mvns	r3, r3
 8003dda:	69ba      	ldr	r2, [r7, #24]
 8003ddc:	4013      	ands	r3, r2
 8003dde:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	f003 0203 	and.w	r2, r3, #3
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	005b      	lsls	r3, r3, #1
 8003dec:	fa02 f303 	lsl.w	r3, r2, r3
 8003df0:	69ba      	ldr	r2, [r7, #24]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	69ba      	ldr	r2, [r7, #24]
 8003dfa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	f000 80b4 	beq.w	8003f72 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	60fb      	str	r3, [r7, #12]
 8003e0e:	4b60      	ldr	r3, [pc, #384]	@ (8003f90 <HAL_GPIO_Init+0x30c>)
 8003e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e12:	4a5f      	ldr	r2, [pc, #380]	@ (8003f90 <HAL_GPIO_Init+0x30c>)
 8003e14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e18:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e1a:	4b5d      	ldr	r3, [pc, #372]	@ (8003f90 <HAL_GPIO_Init+0x30c>)
 8003e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e22:	60fb      	str	r3, [r7, #12]
 8003e24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e26:	4a5b      	ldr	r2, [pc, #364]	@ (8003f94 <HAL_GPIO_Init+0x310>)
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	089b      	lsrs	r3, r3, #2
 8003e2c:	3302      	adds	r3, #2
 8003e2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	f003 0303 	and.w	r3, r3, #3
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	220f      	movs	r2, #15
 8003e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e42:	43db      	mvns	r3, r3
 8003e44:	69ba      	ldr	r2, [r7, #24]
 8003e46:	4013      	ands	r3, r2
 8003e48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4a52      	ldr	r2, [pc, #328]	@ (8003f98 <HAL_GPIO_Init+0x314>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d02b      	beq.n	8003eaa <HAL_GPIO_Init+0x226>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	4a51      	ldr	r2, [pc, #324]	@ (8003f9c <HAL_GPIO_Init+0x318>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d025      	beq.n	8003ea6 <HAL_GPIO_Init+0x222>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a50      	ldr	r2, [pc, #320]	@ (8003fa0 <HAL_GPIO_Init+0x31c>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d01f      	beq.n	8003ea2 <HAL_GPIO_Init+0x21e>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a4f      	ldr	r2, [pc, #316]	@ (8003fa4 <HAL_GPIO_Init+0x320>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d019      	beq.n	8003e9e <HAL_GPIO_Init+0x21a>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a4e      	ldr	r2, [pc, #312]	@ (8003fa8 <HAL_GPIO_Init+0x324>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d013      	beq.n	8003e9a <HAL_GPIO_Init+0x216>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a4d      	ldr	r2, [pc, #308]	@ (8003fac <HAL_GPIO_Init+0x328>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d00d      	beq.n	8003e96 <HAL_GPIO_Init+0x212>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a4c      	ldr	r2, [pc, #304]	@ (8003fb0 <HAL_GPIO_Init+0x32c>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d007      	beq.n	8003e92 <HAL_GPIO_Init+0x20e>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a4b      	ldr	r2, [pc, #300]	@ (8003fb4 <HAL_GPIO_Init+0x330>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d101      	bne.n	8003e8e <HAL_GPIO_Init+0x20a>
 8003e8a:	2307      	movs	r3, #7
 8003e8c:	e00e      	b.n	8003eac <HAL_GPIO_Init+0x228>
 8003e8e:	2308      	movs	r3, #8
 8003e90:	e00c      	b.n	8003eac <HAL_GPIO_Init+0x228>
 8003e92:	2306      	movs	r3, #6
 8003e94:	e00a      	b.n	8003eac <HAL_GPIO_Init+0x228>
 8003e96:	2305      	movs	r3, #5
 8003e98:	e008      	b.n	8003eac <HAL_GPIO_Init+0x228>
 8003e9a:	2304      	movs	r3, #4
 8003e9c:	e006      	b.n	8003eac <HAL_GPIO_Init+0x228>
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e004      	b.n	8003eac <HAL_GPIO_Init+0x228>
 8003ea2:	2302      	movs	r3, #2
 8003ea4:	e002      	b.n	8003eac <HAL_GPIO_Init+0x228>
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e000      	b.n	8003eac <HAL_GPIO_Init+0x228>
 8003eaa:	2300      	movs	r3, #0
 8003eac:	69fa      	ldr	r2, [r7, #28]
 8003eae:	f002 0203 	and.w	r2, r2, #3
 8003eb2:	0092      	lsls	r2, r2, #2
 8003eb4:	4093      	lsls	r3, r2
 8003eb6:	69ba      	ldr	r2, [r7, #24]
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ebc:	4935      	ldr	r1, [pc, #212]	@ (8003f94 <HAL_GPIO_Init+0x310>)
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	089b      	lsrs	r3, r3, #2
 8003ec2:	3302      	adds	r3, #2
 8003ec4:	69ba      	ldr	r2, [r7, #24]
 8003ec6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003eca:	4b3b      	ldr	r3, [pc, #236]	@ (8003fb8 <HAL_GPIO_Init+0x334>)
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	43db      	mvns	r3, r3
 8003ed4:	69ba      	ldr	r2, [r7, #24]
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d003      	beq.n	8003eee <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003ee6:	69ba      	ldr	r2, [r7, #24]
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	4313      	orrs	r3, r2
 8003eec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003eee:	4a32      	ldr	r2, [pc, #200]	@ (8003fb8 <HAL_GPIO_Init+0x334>)
 8003ef0:	69bb      	ldr	r3, [r7, #24]
 8003ef2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ef4:	4b30      	ldr	r3, [pc, #192]	@ (8003fb8 <HAL_GPIO_Init+0x334>)
 8003ef6:	68db      	ldr	r3, [r3, #12]
 8003ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	43db      	mvns	r3, r3
 8003efe:	69ba      	ldr	r2, [r7, #24]
 8003f00:	4013      	ands	r3, r2
 8003f02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d003      	beq.n	8003f18 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003f10:	69ba      	ldr	r2, [r7, #24]
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	4313      	orrs	r3, r2
 8003f16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f18:	4a27      	ldr	r2, [pc, #156]	@ (8003fb8 <HAL_GPIO_Init+0x334>)
 8003f1a:	69bb      	ldr	r3, [r7, #24]
 8003f1c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f1e:	4b26      	ldr	r3, [pc, #152]	@ (8003fb8 <HAL_GPIO_Init+0x334>)
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	43db      	mvns	r3, r3
 8003f28:	69ba      	ldr	r2, [r7, #24]
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d003      	beq.n	8003f42 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003f3a:	69ba      	ldr	r2, [r7, #24]
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f42:	4a1d      	ldr	r2, [pc, #116]	@ (8003fb8 <HAL_GPIO_Init+0x334>)
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f48:	4b1b      	ldr	r3, [pc, #108]	@ (8003fb8 <HAL_GPIO_Init+0x334>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	43db      	mvns	r3, r3
 8003f52:	69ba      	ldr	r2, [r7, #24]
 8003f54:	4013      	ands	r3, r2
 8003f56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d003      	beq.n	8003f6c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003f64:	69ba      	ldr	r2, [r7, #24]
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003f6c:	4a12      	ldr	r2, [pc, #72]	@ (8003fb8 <HAL_GPIO_Init+0x334>)
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	3301      	adds	r3, #1
 8003f76:	61fb      	str	r3, [r7, #28]
 8003f78:	69fb      	ldr	r3, [r7, #28]
 8003f7a:	2b0f      	cmp	r3, #15
 8003f7c:	f67f ae90 	bls.w	8003ca0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003f80:	bf00      	nop
 8003f82:	bf00      	nop
 8003f84:	3724      	adds	r7, #36	@ 0x24
 8003f86:	46bd      	mov	sp, r7
 8003f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8c:	4770      	bx	lr
 8003f8e:	bf00      	nop
 8003f90:	40023800 	.word	0x40023800
 8003f94:	40013800 	.word	0x40013800
 8003f98:	40020000 	.word	0x40020000
 8003f9c:	40020400 	.word	0x40020400
 8003fa0:	40020800 	.word	0x40020800
 8003fa4:	40020c00 	.word	0x40020c00
 8003fa8:	40021000 	.word	0x40021000
 8003fac:	40021400 	.word	0x40021400
 8003fb0:	40021800 	.word	0x40021800
 8003fb4:	40021c00 	.word	0x40021c00
 8003fb8:	40013c00 	.word	0x40013c00

08003fbc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b085      	sub	sp, #20
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	460b      	mov	r3, r1
 8003fc6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	691a      	ldr	r2, [r3, #16]
 8003fcc:	887b      	ldrh	r3, [r7, #2]
 8003fce:	4013      	ands	r3, r2
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d002      	beq.n	8003fda <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	73fb      	strb	r3, [r7, #15]
 8003fd8:	e001      	b.n	8003fde <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	3714      	adds	r7, #20
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr

08003fec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b083      	sub	sp, #12
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
 8003ff4:	460b      	mov	r3, r1
 8003ff6:	807b      	strh	r3, [r7, #2]
 8003ff8:	4613      	mov	r3, r2
 8003ffa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ffc:	787b      	ldrb	r3, [r7, #1]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d003      	beq.n	800400a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004002:	887a      	ldrh	r2, [r7, #2]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004008:	e003      	b.n	8004012 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800400a:	887b      	ldrh	r3, [r7, #2]
 800400c:	041a      	lsls	r2, r3, #16
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	619a      	str	r2, [r3, #24]
}
 8004012:	bf00      	nop
 8004014:	370c      	adds	r7, #12
 8004016:	46bd      	mov	sp, r7
 8004018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401c:	4770      	bx	lr
	...

08004020 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
 8004026:	4603      	mov	r3, r0
 8004028:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800402a:	4b08      	ldr	r3, [pc, #32]	@ (800404c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800402c:	695a      	ldr	r2, [r3, #20]
 800402e:	88fb      	ldrh	r3, [r7, #6]
 8004030:	4013      	ands	r3, r2
 8004032:	2b00      	cmp	r3, #0
 8004034:	d006      	beq.n	8004044 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004036:	4a05      	ldr	r2, [pc, #20]	@ (800404c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004038:	88fb      	ldrh	r3, [r7, #6]
 800403a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800403c:	88fb      	ldrh	r3, [r7, #6]
 800403e:	4618      	mov	r0, r3
 8004040:	f7fe f9e0 	bl	8002404 <HAL_GPIO_EXTI_Callback>
  }
}
 8004044:	bf00      	nop
 8004046:	3708      	adds	r7, #8
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}
 800404c:	40013c00 	.word	0x40013c00

08004050 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b086      	sub	sp, #24
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d101      	bne.n	8004062 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e267      	b.n	8004532 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 0301 	and.w	r3, r3, #1
 800406a:	2b00      	cmp	r3, #0
 800406c:	d075      	beq.n	800415a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800406e:	4b88      	ldr	r3, [pc, #544]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	f003 030c 	and.w	r3, r3, #12
 8004076:	2b04      	cmp	r3, #4
 8004078:	d00c      	beq.n	8004094 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800407a:	4b85      	ldr	r3, [pc, #532]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004082:	2b08      	cmp	r3, #8
 8004084:	d112      	bne.n	80040ac <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004086:	4b82      	ldr	r3, [pc, #520]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800408e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004092:	d10b      	bne.n	80040ac <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004094:	4b7e      	ldr	r3, [pc, #504]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800409c:	2b00      	cmp	r3, #0
 800409e:	d05b      	beq.n	8004158 <HAL_RCC_OscConfig+0x108>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d157      	bne.n	8004158 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e242      	b.n	8004532 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040b4:	d106      	bne.n	80040c4 <HAL_RCC_OscConfig+0x74>
 80040b6:	4b76      	ldr	r3, [pc, #472]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a75      	ldr	r2, [pc, #468]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 80040bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040c0:	6013      	str	r3, [r2, #0]
 80040c2:	e01d      	b.n	8004100 <HAL_RCC_OscConfig+0xb0>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040cc:	d10c      	bne.n	80040e8 <HAL_RCC_OscConfig+0x98>
 80040ce:	4b70      	ldr	r3, [pc, #448]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a6f      	ldr	r2, [pc, #444]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 80040d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040d8:	6013      	str	r3, [r2, #0]
 80040da:	4b6d      	ldr	r3, [pc, #436]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a6c      	ldr	r2, [pc, #432]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 80040e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040e4:	6013      	str	r3, [r2, #0]
 80040e6:	e00b      	b.n	8004100 <HAL_RCC_OscConfig+0xb0>
 80040e8:	4b69      	ldr	r3, [pc, #420]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a68      	ldr	r2, [pc, #416]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 80040ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040f2:	6013      	str	r3, [r2, #0]
 80040f4:	4b66      	ldr	r3, [pc, #408]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a65      	ldr	r2, [pc, #404]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 80040fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d013      	beq.n	8004130 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004108:	f7fe fc76 	bl	80029f8 <HAL_GetTick>
 800410c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800410e:	e008      	b.n	8004122 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004110:	f7fe fc72 	bl	80029f8 <HAL_GetTick>
 8004114:	4602      	mov	r2, r0
 8004116:	693b      	ldr	r3, [r7, #16]
 8004118:	1ad3      	subs	r3, r2, r3
 800411a:	2b64      	cmp	r3, #100	@ 0x64
 800411c:	d901      	bls.n	8004122 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800411e:	2303      	movs	r3, #3
 8004120:	e207      	b.n	8004532 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004122:	4b5b      	ldr	r3, [pc, #364]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800412a:	2b00      	cmp	r3, #0
 800412c:	d0f0      	beq.n	8004110 <HAL_RCC_OscConfig+0xc0>
 800412e:	e014      	b.n	800415a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004130:	f7fe fc62 	bl	80029f8 <HAL_GetTick>
 8004134:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004136:	e008      	b.n	800414a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004138:	f7fe fc5e 	bl	80029f8 <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	2b64      	cmp	r3, #100	@ 0x64
 8004144:	d901      	bls.n	800414a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e1f3      	b.n	8004532 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800414a:	4b51      	ldr	r3, [pc, #324]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004152:	2b00      	cmp	r3, #0
 8004154:	d1f0      	bne.n	8004138 <HAL_RCC_OscConfig+0xe8>
 8004156:	e000      	b.n	800415a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004158:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0302 	and.w	r3, r3, #2
 8004162:	2b00      	cmp	r3, #0
 8004164:	d063      	beq.n	800422e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004166:	4b4a      	ldr	r3, [pc, #296]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	f003 030c 	and.w	r3, r3, #12
 800416e:	2b00      	cmp	r3, #0
 8004170:	d00b      	beq.n	800418a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004172:	4b47      	ldr	r3, [pc, #284]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800417a:	2b08      	cmp	r3, #8
 800417c:	d11c      	bne.n	80041b8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800417e:	4b44      	ldr	r3, [pc, #272]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d116      	bne.n	80041b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800418a:	4b41      	ldr	r3, [pc, #260]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 0302 	and.w	r3, r3, #2
 8004192:	2b00      	cmp	r3, #0
 8004194:	d005      	beq.n	80041a2 <HAL_RCC_OscConfig+0x152>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	68db      	ldr	r3, [r3, #12]
 800419a:	2b01      	cmp	r3, #1
 800419c:	d001      	beq.n	80041a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e1c7      	b.n	8004532 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041a2:	4b3b      	ldr	r3, [pc, #236]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	691b      	ldr	r3, [r3, #16]
 80041ae:	00db      	lsls	r3, r3, #3
 80041b0:	4937      	ldr	r1, [pc, #220]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 80041b2:	4313      	orrs	r3, r2
 80041b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041b6:	e03a      	b.n	800422e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	68db      	ldr	r3, [r3, #12]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d020      	beq.n	8004202 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041c0:	4b34      	ldr	r3, [pc, #208]	@ (8004294 <HAL_RCC_OscConfig+0x244>)
 80041c2:	2201      	movs	r2, #1
 80041c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041c6:	f7fe fc17 	bl	80029f8 <HAL_GetTick>
 80041ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041cc:	e008      	b.n	80041e0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041ce:	f7fe fc13 	bl	80029f8 <HAL_GetTick>
 80041d2:	4602      	mov	r2, r0
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	1ad3      	subs	r3, r2, r3
 80041d8:	2b02      	cmp	r3, #2
 80041da:	d901      	bls.n	80041e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80041dc:	2303      	movs	r3, #3
 80041de:	e1a8      	b.n	8004532 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041e0:	4b2b      	ldr	r3, [pc, #172]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f003 0302 	and.w	r3, r3, #2
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d0f0      	beq.n	80041ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041ec:	4b28      	ldr	r3, [pc, #160]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	691b      	ldr	r3, [r3, #16]
 80041f8:	00db      	lsls	r3, r3, #3
 80041fa:	4925      	ldr	r1, [pc, #148]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 80041fc:	4313      	orrs	r3, r2
 80041fe:	600b      	str	r3, [r1, #0]
 8004200:	e015      	b.n	800422e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004202:	4b24      	ldr	r3, [pc, #144]	@ (8004294 <HAL_RCC_OscConfig+0x244>)
 8004204:	2200      	movs	r2, #0
 8004206:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004208:	f7fe fbf6 	bl	80029f8 <HAL_GetTick>
 800420c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800420e:	e008      	b.n	8004222 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004210:	f7fe fbf2 	bl	80029f8 <HAL_GetTick>
 8004214:	4602      	mov	r2, r0
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	1ad3      	subs	r3, r2, r3
 800421a:	2b02      	cmp	r3, #2
 800421c:	d901      	bls.n	8004222 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800421e:	2303      	movs	r3, #3
 8004220:	e187      	b.n	8004532 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004222:	4b1b      	ldr	r3, [pc, #108]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f003 0302 	and.w	r3, r3, #2
 800422a:	2b00      	cmp	r3, #0
 800422c:	d1f0      	bne.n	8004210 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 0308 	and.w	r3, r3, #8
 8004236:	2b00      	cmp	r3, #0
 8004238:	d036      	beq.n	80042a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	695b      	ldr	r3, [r3, #20]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d016      	beq.n	8004270 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004242:	4b15      	ldr	r3, [pc, #84]	@ (8004298 <HAL_RCC_OscConfig+0x248>)
 8004244:	2201      	movs	r2, #1
 8004246:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004248:	f7fe fbd6 	bl	80029f8 <HAL_GetTick>
 800424c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800424e:	e008      	b.n	8004262 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004250:	f7fe fbd2 	bl	80029f8 <HAL_GetTick>
 8004254:	4602      	mov	r2, r0
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	1ad3      	subs	r3, r2, r3
 800425a:	2b02      	cmp	r3, #2
 800425c:	d901      	bls.n	8004262 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800425e:	2303      	movs	r3, #3
 8004260:	e167      	b.n	8004532 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004262:	4b0b      	ldr	r3, [pc, #44]	@ (8004290 <HAL_RCC_OscConfig+0x240>)
 8004264:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004266:	f003 0302 	and.w	r3, r3, #2
 800426a:	2b00      	cmp	r3, #0
 800426c:	d0f0      	beq.n	8004250 <HAL_RCC_OscConfig+0x200>
 800426e:	e01b      	b.n	80042a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004270:	4b09      	ldr	r3, [pc, #36]	@ (8004298 <HAL_RCC_OscConfig+0x248>)
 8004272:	2200      	movs	r2, #0
 8004274:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004276:	f7fe fbbf 	bl	80029f8 <HAL_GetTick>
 800427a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800427c:	e00e      	b.n	800429c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800427e:	f7fe fbbb 	bl	80029f8 <HAL_GetTick>
 8004282:	4602      	mov	r2, r0
 8004284:	693b      	ldr	r3, [r7, #16]
 8004286:	1ad3      	subs	r3, r2, r3
 8004288:	2b02      	cmp	r3, #2
 800428a:	d907      	bls.n	800429c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800428c:	2303      	movs	r3, #3
 800428e:	e150      	b.n	8004532 <HAL_RCC_OscConfig+0x4e2>
 8004290:	40023800 	.word	0x40023800
 8004294:	42470000 	.word	0x42470000
 8004298:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800429c:	4b88      	ldr	r3, [pc, #544]	@ (80044c0 <HAL_RCC_OscConfig+0x470>)
 800429e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042a0:	f003 0302 	and.w	r3, r3, #2
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d1ea      	bne.n	800427e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0304 	and.w	r3, r3, #4
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	f000 8097 	beq.w	80043e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042b6:	2300      	movs	r3, #0
 80042b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042ba:	4b81      	ldr	r3, [pc, #516]	@ (80044c0 <HAL_RCC_OscConfig+0x470>)
 80042bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d10f      	bne.n	80042e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042c6:	2300      	movs	r3, #0
 80042c8:	60bb      	str	r3, [r7, #8]
 80042ca:	4b7d      	ldr	r3, [pc, #500]	@ (80044c0 <HAL_RCC_OscConfig+0x470>)
 80042cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ce:	4a7c      	ldr	r2, [pc, #496]	@ (80044c0 <HAL_RCC_OscConfig+0x470>)
 80042d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80042d6:	4b7a      	ldr	r3, [pc, #488]	@ (80044c0 <HAL_RCC_OscConfig+0x470>)
 80042d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042de:	60bb      	str	r3, [r7, #8]
 80042e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042e2:	2301      	movs	r3, #1
 80042e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042e6:	4b77      	ldr	r3, [pc, #476]	@ (80044c4 <HAL_RCC_OscConfig+0x474>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d118      	bne.n	8004324 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042f2:	4b74      	ldr	r3, [pc, #464]	@ (80044c4 <HAL_RCC_OscConfig+0x474>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a73      	ldr	r2, [pc, #460]	@ (80044c4 <HAL_RCC_OscConfig+0x474>)
 80042f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042fe:	f7fe fb7b 	bl	80029f8 <HAL_GetTick>
 8004302:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004304:	e008      	b.n	8004318 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004306:	f7fe fb77 	bl	80029f8 <HAL_GetTick>
 800430a:	4602      	mov	r2, r0
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	1ad3      	subs	r3, r2, r3
 8004310:	2b02      	cmp	r3, #2
 8004312:	d901      	bls.n	8004318 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004314:	2303      	movs	r3, #3
 8004316:	e10c      	b.n	8004532 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004318:	4b6a      	ldr	r3, [pc, #424]	@ (80044c4 <HAL_RCC_OscConfig+0x474>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004320:	2b00      	cmp	r3, #0
 8004322:	d0f0      	beq.n	8004306 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	2b01      	cmp	r3, #1
 800432a:	d106      	bne.n	800433a <HAL_RCC_OscConfig+0x2ea>
 800432c:	4b64      	ldr	r3, [pc, #400]	@ (80044c0 <HAL_RCC_OscConfig+0x470>)
 800432e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004330:	4a63      	ldr	r2, [pc, #396]	@ (80044c0 <HAL_RCC_OscConfig+0x470>)
 8004332:	f043 0301 	orr.w	r3, r3, #1
 8004336:	6713      	str	r3, [r2, #112]	@ 0x70
 8004338:	e01c      	b.n	8004374 <HAL_RCC_OscConfig+0x324>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	2b05      	cmp	r3, #5
 8004340:	d10c      	bne.n	800435c <HAL_RCC_OscConfig+0x30c>
 8004342:	4b5f      	ldr	r3, [pc, #380]	@ (80044c0 <HAL_RCC_OscConfig+0x470>)
 8004344:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004346:	4a5e      	ldr	r2, [pc, #376]	@ (80044c0 <HAL_RCC_OscConfig+0x470>)
 8004348:	f043 0304 	orr.w	r3, r3, #4
 800434c:	6713      	str	r3, [r2, #112]	@ 0x70
 800434e:	4b5c      	ldr	r3, [pc, #368]	@ (80044c0 <HAL_RCC_OscConfig+0x470>)
 8004350:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004352:	4a5b      	ldr	r2, [pc, #364]	@ (80044c0 <HAL_RCC_OscConfig+0x470>)
 8004354:	f043 0301 	orr.w	r3, r3, #1
 8004358:	6713      	str	r3, [r2, #112]	@ 0x70
 800435a:	e00b      	b.n	8004374 <HAL_RCC_OscConfig+0x324>
 800435c:	4b58      	ldr	r3, [pc, #352]	@ (80044c0 <HAL_RCC_OscConfig+0x470>)
 800435e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004360:	4a57      	ldr	r2, [pc, #348]	@ (80044c0 <HAL_RCC_OscConfig+0x470>)
 8004362:	f023 0301 	bic.w	r3, r3, #1
 8004366:	6713      	str	r3, [r2, #112]	@ 0x70
 8004368:	4b55      	ldr	r3, [pc, #340]	@ (80044c0 <HAL_RCC_OscConfig+0x470>)
 800436a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800436c:	4a54      	ldr	r2, [pc, #336]	@ (80044c0 <HAL_RCC_OscConfig+0x470>)
 800436e:	f023 0304 	bic.w	r3, r3, #4
 8004372:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d015      	beq.n	80043a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800437c:	f7fe fb3c 	bl	80029f8 <HAL_GetTick>
 8004380:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004382:	e00a      	b.n	800439a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004384:	f7fe fb38 	bl	80029f8 <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004392:	4293      	cmp	r3, r2
 8004394:	d901      	bls.n	800439a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	e0cb      	b.n	8004532 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800439a:	4b49      	ldr	r3, [pc, #292]	@ (80044c0 <HAL_RCC_OscConfig+0x470>)
 800439c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800439e:	f003 0302 	and.w	r3, r3, #2
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d0ee      	beq.n	8004384 <HAL_RCC_OscConfig+0x334>
 80043a6:	e014      	b.n	80043d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043a8:	f7fe fb26 	bl	80029f8 <HAL_GetTick>
 80043ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043ae:	e00a      	b.n	80043c6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043b0:	f7fe fb22 	bl	80029f8 <HAL_GetTick>
 80043b4:	4602      	mov	r2, r0
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	1ad3      	subs	r3, r2, r3
 80043ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043be:	4293      	cmp	r3, r2
 80043c0:	d901      	bls.n	80043c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80043c2:	2303      	movs	r3, #3
 80043c4:	e0b5      	b.n	8004532 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043c6:	4b3e      	ldr	r3, [pc, #248]	@ (80044c0 <HAL_RCC_OscConfig+0x470>)
 80043c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043ca:	f003 0302 	and.w	r3, r3, #2
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d1ee      	bne.n	80043b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80043d2:	7dfb      	ldrb	r3, [r7, #23]
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d105      	bne.n	80043e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043d8:	4b39      	ldr	r3, [pc, #228]	@ (80044c0 <HAL_RCC_OscConfig+0x470>)
 80043da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043dc:	4a38      	ldr	r2, [pc, #224]	@ (80044c0 <HAL_RCC_OscConfig+0x470>)
 80043de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043e2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	699b      	ldr	r3, [r3, #24]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	f000 80a1 	beq.w	8004530 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043ee:	4b34      	ldr	r3, [pc, #208]	@ (80044c0 <HAL_RCC_OscConfig+0x470>)
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	f003 030c 	and.w	r3, r3, #12
 80043f6:	2b08      	cmp	r3, #8
 80043f8:	d05c      	beq.n	80044b4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	699b      	ldr	r3, [r3, #24]
 80043fe:	2b02      	cmp	r3, #2
 8004400:	d141      	bne.n	8004486 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004402:	4b31      	ldr	r3, [pc, #196]	@ (80044c8 <HAL_RCC_OscConfig+0x478>)
 8004404:	2200      	movs	r2, #0
 8004406:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004408:	f7fe faf6 	bl	80029f8 <HAL_GetTick>
 800440c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800440e:	e008      	b.n	8004422 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004410:	f7fe faf2 	bl	80029f8 <HAL_GetTick>
 8004414:	4602      	mov	r2, r0
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	2b02      	cmp	r3, #2
 800441c:	d901      	bls.n	8004422 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800441e:	2303      	movs	r3, #3
 8004420:	e087      	b.n	8004532 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004422:	4b27      	ldr	r3, [pc, #156]	@ (80044c0 <HAL_RCC_OscConfig+0x470>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800442a:	2b00      	cmp	r3, #0
 800442c:	d1f0      	bne.n	8004410 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	69da      	ldr	r2, [r3, #28]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6a1b      	ldr	r3, [r3, #32]
 8004436:	431a      	orrs	r2, r3
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800443c:	019b      	lsls	r3, r3, #6
 800443e:	431a      	orrs	r2, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004444:	085b      	lsrs	r3, r3, #1
 8004446:	3b01      	subs	r3, #1
 8004448:	041b      	lsls	r3, r3, #16
 800444a:	431a      	orrs	r2, r3
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004450:	061b      	lsls	r3, r3, #24
 8004452:	491b      	ldr	r1, [pc, #108]	@ (80044c0 <HAL_RCC_OscConfig+0x470>)
 8004454:	4313      	orrs	r3, r2
 8004456:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004458:	4b1b      	ldr	r3, [pc, #108]	@ (80044c8 <HAL_RCC_OscConfig+0x478>)
 800445a:	2201      	movs	r2, #1
 800445c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800445e:	f7fe facb 	bl	80029f8 <HAL_GetTick>
 8004462:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004464:	e008      	b.n	8004478 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004466:	f7fe fac7 	bl	80029f8 <HAL_GetTick>
 800446a:	4602      	mov	r2, r0
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	1ad3      	subs	r3, r2, r3
 8004470:	2b02      	cmp	r3, #2
 8004472:	d901      	bls.n	8004478 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004474:	2303      	movs	r3, #3
 8004476:	e05c      	b.n	8004532 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004478:	4b11      	ldr	r3, [pc, #68]	@ (80044c0 <HAL_RCC_OscConfig+0x470>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004480:	2b00      	cmp	r3, #0
 8004482:	d0f0      	beq.n	8004466 <HAL_RCC_OscConfig+0x416>
 8004484:	e054      	b.n	8004530 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004486:	4b10      	ldr	r3, [pc, #64]	@ (80044c8 <HAL_RCC_OscConfig+0x478>)
 8004488:	2200      	movs	r2, #0
 800448a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800448c:	f7fe fab4 	bl	80029f8 <HAL_GetTick>
 8004490:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004492:	e008      	b.n	80044a6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004494:	f7fe fab0 	bl	80029f8 <HAL_GetTick>
 8004498:	4602      	mov	r2, r0
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	1ad3      	subs	r3, r2, r3
 800449e:	2b02      	cmp	r3, #2
 80044a0:	d901      	bls.n	80044a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80044a2:	2303      	movs	r3, #3
 80044a4:	e045      	b.n	8004532 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044a6:	4b06      	ldr	r3, [pc, #24]	@ (80044c0 <HAL_RCC_OscConfig+0x470>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d1f0      	bne.n	8004494 <HAL_RCC_OscConfig+0x444>
 80044b2:	e03d      	b.n	8004530 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	699b      	ldr	r3, [r3, #24]
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d107      	bne.n	80044cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e038      	b.n	8004532 <HAL_RCC_OscConfig+0x4e2>
 80044c0:	40023800 	.word	0x40023800
 80044c4:	40007000 	.word	0x40007000
 80044c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80044cc:	4b1b      	ldr	r3, [pc, #108]	@ (800453c <HAL_RCC_OscConfig+0x4ec>)
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	699b      	ldr	r3, [r3, #24]
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d028      	beq.n	800452c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d121      	bne.n	800452c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044f2:	429a      	cmp	r2, r3
 80044f4:	d11a      	bne.n	800452c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044f6:	68fa      	ldr	r2, [r7, #12]
 80044f8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80044fc:	4013      	ands	r3, r2
 80044fe:	687a      	ldr	r2, [r7, #4]
 8004500:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004502:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004504:	4293      	cmp	r3, r2
 8004506:	d111      	bne.n	800452c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004512:	085b      	lsrs	r3, r3, #1
 8004514:	3b01      	subs	r3, #1
 8004516:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004518:	429a      	cmp	r2, r3
 800451a:	d107      	bne.n	800452c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004526:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004528:	429a      	cmp	r2, r3
 800452a:	d001      	beq.n	8004530 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	e000      	b.n	8004532 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004530:	2300      	movs	r3, #0
}
 8004532:	4618      	mov	r0, r3
 8004534:	3718      	adds	r7, #24
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}
 800453a:	bf00      	nop
 800453c:	40023800 	.word	0x40023800

08004540 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b084      	sub	sp, #16
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
 8004548:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d101      	bne.n	8004554 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004550:	2301      	movs	r3, #1
 8004552:	e0cc      	b.n	80046ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004554:	4b68      	ldr	r3, [pc, #416]	@ (80046f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0307 	and.w	r3, r3, #7
 800455c:	683a      	ldr	r2, [r7, #0]
 800455e:	429a      	cmp	r2, r3
 8004560:	d90c      	bls.n	800457c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004562:	4b65      	ldr	r3, [pc, #404]	@ (80046f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004564:	683a      	ldr	r2, [r7, #0]
 8004566:	b2d2      	uxtb	r2, r2
 8004568:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800456a:	4b63      	ldr	r3, [pc, #396]	@ (80046f8 <HAL_RCC_ClockConfig+0x1b8>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 0307 	and.w	r3, r3, #7
 8004572:	683a      	ldr	r2, [r7, #0]
 8004574:	429a      	cmp	r2, r3
 8004576:	d001      	beq.n	800457c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004578:	2301      	movs	r3, #1
 800457a:	e0b8      	b.n	80046ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f003 0302 	and.w	r3, r3, #2
 8004584:	2b00      	cmp	r3, #0
 8004586:	d020      	beq.n	80045ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f003 0304 	and.w	r3, r3, #4
 8004590:	2b00      	cmp	r3, #0
 8004592:	d005      	beq.n	80045a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004594:	4b59      	ldr	r3, [pc, #356]	@ (80046fc <HAL_RCC_ClockConfig+0x1bc>)
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	4a58      	ldr	r2, [pc, #352]	@ (80046fc <HAL_RCC_ClockConfig+0x1bc>)
 800459a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800459e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 0308 	and.w	r3, r3, #8
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d005      	beq.n	80045b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80045ac:	4b53      	ldr	r3, [pc, #332]	@ (80046fc <HAL_RCC_ClockConfig+0x1bc>)
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	4a52      	ldr	r2, [pc, #328]	@ (80046fc <HAL_RCC_ClockConfig+0x1bc>)
 80045b2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80045b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045b8:	4b50      	ldr	r3, [pc, #320]	@ (80046fc <HAL_RCC_ClockConfig+0x1bc>)
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	494d      	ldr	r1, [pc, #308]	@ (80046fc <HAL_RCC_ClockConfig+0x1bc>)
 80045c6:	4313      	orrs	r3, r2
 80045c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 0301 	and.w	r3, r3, #1
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d044      	beq.n	8004660 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d107      	bne.n	80045ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045de:	4b47      	ldr	r3, [pc, #284]	@ (80046fc <HAL_RCC_ClockConfig+0x1bc>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d119      	bne.n	800461e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e07f      	b.n	80046ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	d003      	beq.n	80045fe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045fa:	2b03      	cmp	r3, #3
 80045fc:	d107      	bne.n	800460e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045fe:	4b3f      	ldr	r3, [pc, #252]	@ (80046fc <HAL_RCC_ClockConfig+0x1bc>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004606:	2b00      	cmp	r3, #0
 8004608:	d109      	bne.n	800461e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	e06f      	b.n	80046ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800460e:	4b3b      	ldr	r3, [pc, #236]	@ (80046fc <HAL_RCC_ClockConfig+0x1bc>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f003 0302 	and.w	r3, r3, #2
 8004616:	2b00      	cmp	r3, #0
 8004618:	d101      	bne.n	800461e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	e067      	b.n	80046ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800461e:	4b37      	ldr	r3, [pc, #220]	@ (80046fc <HAL_RCC_ClockConfig+0x1bc>)
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	f023 0203 	bic.w	r2, r3, #3
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	4934      	ldr	r1, [pc, #208]	@ (80046fc <HAL_RCC_ClockConfig+0x1bc>)
 800462c:	4313      	orrs	r3, r2
 800462e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004630:	f7fe f9e2 	bl	80029f8 <HAL_GetTick>
 8004634:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004636:	e00a      	b.n	800464e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004638:	f7fe f9de 	bl	80029f8 <HAL_GetTick>
 800463c:	4602      	mov	r2, r0
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	1ad3      	subs	r3, r2, r3
 8004642:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004646:	4293      	cmp	r3, r2
 8004648:	d901      	bls.n	800464e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e04f      	b.n	80046ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800464e:	4b2b      	ldr	r3, [pc, #172]	@ (80046fc <HAL_RCC_ClockConfig+0x1bc>)
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	f003 020c 	and.w	r2, r3, #12
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	009b      	lsls	r3, r3, #2
 800465c:	429a      	cmp	r2, r3
 800465e:	d1eb      	bne.n	8004638 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004660:	4b25      	ldr	r3, [pc, #148]	@ (80046f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f003 0307 	and.w	r3, r3, #7
 8004668:	683a      	ldr	r2, [r7, #0]
 800466a:	429a      	cmp	r2, r3
 800466c:	d20c      	bcs.n	8004688 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800466e:	4b22      	ldr	r3, [pc, #136]	@ (80046f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004670:	683a      	ldr	r2, [r7, #0]
 8004672:	b2d2      	uxtb	r2, r2
 8004674:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004676:	4b20      	ldr	r3, [pc, #128]	@ (80046f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0307 	and.w	r3, r3, #7
 800467e:	683a      	ldr	r2, [r7, #0]
 8004680:	429a      	cmp	r2, r3
 8004682:	d001      	beq.n	8004688 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	e032      	b.n	80046ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f003 0304 	and.w	r3, r3, #4
 8004690:	2b00      	cmp	r3, #0
 8004692:	d008      	beq.n	80046a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004694:	4b19      	ldr	r3, [pc, #100]	@ (80046fc <HAL_RCC_ClockConfig+0x1bc>)
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	68db      	ldr	r3, [r3, #12]
 80046a0:	4916      	ldr	r1, [pc, #88]	@ (80046fc <HAL_RCC_ClockConfig+0x1bc>)
 80046a2:	4313      	orrs	r3, r2
 80046a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f003 0308 	and.w	r3, r3, #8
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d009      	beq.n	80046c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80046b2:	4b12      	ldr	r3, [pc, #72]	@ (80046fc <HAL_RCC_ClockConfig+0x1bc>)
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	691b      	ldr	r3, [r3, #16]
 80046be:	00db      	lsls	r3, r3, #3
 80046c0:	490e      	ldr	r1, [pc, #56]	@ (80046fc <HAL_RCC_ClockConfig+0x1bc>)
 80046c2:	4313      	orrs	r3, r2
 80046c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80046c6:	f000 f821 	bl	800470c <HAL_RCC_GetSysClockFreq>
 80046ca:	4602      	mov	r2, r0
 80046cc:	4b0b      	ldr	r3, [pc, #44]	@ (80046fc <HAL_RCC_ClockConfig+0x1bc>)
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	091b      	lsrs	r3, r3, #4
 80046d2:	f003 030f 	and.w	r3, r3, #15
 80046d6:	490a      	ldr	r1, [pc, #40]	@ (8004700 <HAL_RCC_ClockConfig+0x1c0>)
 80046d8:	5ccb      	ldrb	r3, [r1, r3]
 80046da:	fa22 f303 	lsr.w	r3, r2, r3
 80046de:	4a09      	ldr	r2, [pc, #36]	@ (8004704 <HAL_RCC_ClockConfig+0x1c4>)
 80046e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80046e2:	4b09      	ldr	r3, [pc, #36]	@ (8004708 <HAL_RCC_ClockConfig+0x1c8>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4618      	mov	r0, r3
 80046e8:	f7fe f942 	bl	8002970 <HAL_InitTick>

  return HAL_OK;
 80046ec:	2300      	movs	r3, #0
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	3710      	adds	r7, #16
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}
 80046f6:	bf00      	nop
 80046f8:	40023c00 	.word	0x40023c00
 80046fc:	40023800 	.word	0x40023800
 8004700:	08007028 	.word	0x08007028
 8004704:	20000008 	.word	0x20000008
 8004708:	2000000c 	.word	0x2000000c

0800470c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800470c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004710:	b094      	sub	sp, #80	@ 0x50
 8004712:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004714:	2300      	movs	r3, #0
 8004716:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004718:	2300      	movs	r3, #0
 800471a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800471c:	2300      	movs	r3, #0
 800471e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004720:	2300      	movs	r3, #0
 8004722:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004724:	4b79      	ldr	r3, [pc, #484]	@ (800490c <HAL_RCC_GetSysClockFreq+0x200>)
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	f003 030c 	and.w	r3, r3, #12
 800472c:	2b08      	cmp	r3, #8
 800472e:	d00d      	beq.n	800474c <HAL_RCC_GetSysClockFreq+0x40>
 8004730:	2b08      	cmp	r3, #8
 8004732:	f200 80e1 	bhi.w	80048f8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004736:	2b00      	cmp	r3, #0
 8004738:	d002      	beq.n	8004740 <HAL_RCC_GetSysClockFreq+0x34>
 800473a:	2b04      	cmp	r3, #4
 800473c:	d003      	beq.n	8004746 <HAL_RCC_GetSysClockFreq+0x3a>
 800473e:	e0db      	b.n	80048f8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004740:	4b73      	ldr	r3, [pc, #460]	@ (8004910 <HAL_RCC_GetSysClockFreq+0x204>)
 8004742:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004744:	e0db      	b.n	80048fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004746:	4b73      	ldr	r3, [pc, #460]	@ (8004914 <HAL_RCC_GetSysClockFreq+0x208>)
 8004748:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800474a:	e0d8      	b.n	80048fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800474c:	4b6f      	ldr	r3, [pc, #444]	@ (800490c <HAL_RCC_GetSysClockFreq+0x200>)
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004754:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004756:	4b6d      	ldr	r3, [pc, #436]	@ (800490c <HAL_RCC_GetSysClockFreq+0x200>)
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800475e:	2b00      	cmp	r3, #0
 8004760:	d063      	beq.n	800482a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004762:	4b6a      	ldr	r3, [pc, #424]	@ (800490c <HAL_RCC_GetSysClockFreq+0x200>)
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	099b      	lsrs	r3, r3, #6
 8004768:	2200      	movs	r2, #0
 800476a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800476c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800476e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004770:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004774:	633b      	str	r3, [r7, #48]	@ 0x30
 8004776:	2300      	movs	r3, #0
 8004778:	637b      	str	r3, [r7, #52]	@ 0x34
 800477a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800477e:	4622      	mov	r2, r4
 8004780:	462b      	mov	r3, r5
 8004782:	f04f 0000 	mov.w	r0, #0
 8004786:	f04f 0100 	mov.w	r1, #0
 800478a:	0159      	lsls	r1, r3, #5
 800478c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004790:	0150      	lsls	r0, r2, #5
 8004792:	4602      	mov	r2, r0
 8004794:	460b      	mov	r3, r1
 8004796:	4621      	mov	r1, r4
 8004798:	1a51      	subs	r1, r2, r1
 800479a:	6139      	str	r1, [r7, #16]
 800479c:	4629      	mov	r1, r5
 800479e:	eb63 0301 	sbc.w	r3, r3, r1
 80047a2:	617b      	str	r3, [r7, #20]
 80047a4:	f04f 0200 	mov.w	r2, #0
 80047a8:	f04f 0300 	mov.w	r3, #0
 80047ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80047b0:	4659      	mov	r1, fp
 80047b2:	018b      	lsls	r3, r1, #6
 80047b4:	4651      	mov	r1, sl
 80047b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80047ba:	4651      	mov	r1, sl
 80047bc:	018a      	lsls	r2, r1, #6
 80047be:	4651      	mov	r1, sl
 80047c0:	ebb2 0801 	subs.w	r8, r2, r1
 80047c4:	4659      	mov	r1, fp
 80047c6:	eb63 0901 	sbc.w	r9, r3, r1
 80047ca:	f04f 0200 	mov.w	r2, #0
 80047ce:	f04f 0300 	mov.w	r3, #0
 80047d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80047d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80047da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80047de:	4690      	mov	r8, r2
 80047e0:	4699      	mov	r9, r3
 80047e2:	4623      	mov	r3, r4
 80047e4:	eb18 0303 	adds.w	r3, r8, r3
 80047e8:	60bb      	str	r3, [r7, #8]
 80047ea:	462b      	mov	r3, r5
 80047ec:	eb49 0303 	adc.w	r3, r9, r3
 80047f0:	60fb      	str	r3, [r7, #12]
 80047f2:	f04f 0200 	mov.w	r2, #0
 80047f6:	f04f 0300 	mov.w	r3, #0
 80047fa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80047fe:	4629      	mov	r1, r5
 8004800:	024b      	lsls	r3, r1, #9
 8004802:	4621      	mov	r1, r4
 8004804:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004808:	4621      	mov	r1, r4
 800480a:	024a      	lsls	r2, r1, #9
 800480c:	4610      	mov	r0, r2
 800480e:	4619      	mov	r1, r3
 8004810:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004812:	2200      	movs	r2, #0
 8004814:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004816:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004818:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800481c:	f7fc f836 	bl	800088c <__aeabi_uldivmod>
 8004820:	4602      	mov	r2, r0
 8004822:	460b      	mov	r3, r1
 8004824:	4613      	mov	r3, r2
 8004826:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004828:	e058      	b.n	80048dc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800482a:	4b38      	ldr	r3, [pc, #224]	@ (800490c <HAL_RCC_GetSysClockFreq+0x200>)
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	099b      	lsrs	r3, r3, #6
 8004830:	2200      	movs	r2, #0
 8004832:	4618      	mov	r0, r3
 8004834:	4611      	mov	r1, r2
 8004836:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800483a:	623b      	str	r3, [r7, #32]
 800483c:	2300      	movs	r3, #0
 800483e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004840:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004844:	4642      	mov	r2, r8
 8004846:	464b      	mov	r3, r9
 8004848:	f04f 0000 	mov.w	r0, #0
 800484c:	f04f 0100 	mov.w	r1, #0
 8004850:	0159      	lsls	r1, r3, #5
 8004852:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004856:	0150      	lsls	r0, r2, #5
 8004858:	4602      	mov	r2, r0
 800485a:	460b      	mov	r3, r1
 800485c:	4641      	mov	r1, r8
 800485e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004862:	4649      	mov	r1, r9
 8004864:	eb63 0b01 	sbc.w	fp, r3, r1
 8004868:	f04f 0200 	mov.w	r2, #0
 800486c:	f04f 0300 	mov.w	r3, #0
 8004870:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004874:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004878:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800487c:	ebb2 040a 	subs.w	r4, r2, sl
 8004880:	eb63 050b 	sbc.w	r5, r3, fp
 8004884:	f04f 0200 	mov.w	r2, #0
 8004888:	f04f 0300 	mov.w	r3, #0
 800488c:	00eb      	lsls	r3, r5, #3
 800488e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004892:	00e2      	lsls	r2, r4, #3
 8004894:	4614      	mov	r4, r2
 8004896:	461d      	mov	r5, r3
 8004898:	4643      	mov	r3, r8
 800489a:	18e3      	adds	r3, r4, r3
 800489c:	603b      	str	r3, [r7, #0]
 800489e:	464b      	mov	r3, r9
 80048a0:	eb45 0303 	adc.w	r3, r5, r3
 80048a4:	607b      	str	r3, [r7, #4]
 80048a6:	f04f 0200 	mov.w	r2, #0
 80048aa:	f04f 0300 	mov.w	r3, #0
 80048ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80048b2:	4629      	mov	r1, r5
 80048b4:	028b      	lsls	r3, r1, #10
 80048b6:	4621      	mov	r1, r4
 80048b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80048bc:	4621      	mov	r1, r4
 80048be:	028a      	lsls	r2, r1, #10
 80048c0:	4610      	mov	r0, r2
 80048c2:	4619      	mov	r1, r3
 80048c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048c6:	2200      	movs	r2, #0
 80048c8:	61bb      	str	r3, [r7, #24]
 80048ca:	61fa      	str	r2, [r7, #28]
 80048cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048d0:	f7fb ffdc 	bl	800088c <__aeabi_uldivmod>
 80048d4:	4602      	mov	r2, r0
 80048d6:	460b      	mov	r3, r1
 80048d8:	4613      	mov	r3, r2
 80048da:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80048dc:	4b0b      	ldr	r3, [pc, #44]	@ (800490c <HAL_RCC_GetSysClockFreq+0x200>)
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	0c1b      	lsrs	r3, r3, #16
 80048e2:	f003 0303 	and.w	r3, r3, #3
 80048e6:	3301      	adds	r3, #1
 80048e8:	005b      	lsls	r3, r3, #1
 80048ea:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80048ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80048ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80048f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80048f4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80048f6:	e002      	b.n	80048fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80048f8:	4b05      	ldr	r3, [pc, #20]	@ (8004910 <HAL_RCC_GetSysClockFreq+0x204>)
 80048fa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80048fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80048fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004900:	4618      	mov	r0, r3
 8004902:	3750      	adds	r7, #80	@ 0x50
 8004904:	46bd      	mov	sp, r7
 8004906:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800490a:	bf00      	nop
 800490c:	40023800 	.word	0x40023800
 8004910:	00f42400 	.word	0x00f42400
 8004914:	007a1200 	.word	0x007a1200

08004918 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004918:	b480      	push	{r7}
 800491a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800491c:	4b03      	ldr	r3, [pc, #12]	@ (800492c <HAL_RCC_GetHCLKFreq+0x14>)
 800491e:	681b      	ldr	r3, [r3, #0]
}
 8004920:	4618      	mov	r0, r3
 8004922:	46bd      	mov	sp, r7
 8004924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004928:	4770      	bx	lr
 800492a:	bf00      	nop
 800492c:	20000008 	.word	0x20000008

08004930 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004934:	f7ff fff0 	bl	8004918 <HAL_RCC_GetHCLKFreq>
 8004938:	4602      	mov	r2, r0
 800493a:	4b05      	ldr	r3, [pc, #20]	@ (8004950 <HAL_RCC_GetPCLK1Freq+0x20>)
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	0a9b      	lsrs	r3, r3, #10
 8004940:	f003 0307 	and.w	r3, r3, #7
 8004944:	4903      	ldr	r1, [pc, #12]	@ (8004954 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004946:	5ccb      	ldrb	r3, [r1, r3]
 8004948:	fa22 f303 	lsr.w	r3, r2, r3
}
 800494c:	4618      	mov	r0, r3
 800494e:	bd80      	pop	{r7, pc}
 8004950:	40023800 	.word	0x40023800
 8004954:	08007038 	.word	0x08007038

08004958 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800495c:	f7ff ffdc 	bl	8004918 <HAL_RCC_GetHCLKFreq>
 8004960:	4602      	mov	r2, r0
 8004962:	4b05      	ldr	r3, [pc, #20]	@ (8004978 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	0b5b      	lsrs	r3, r3, #13
 8004968:	f003 0307 	and.w	r3, r3, #7
 800496c:	4903      	ldr	r1, [pc, #12]	@ (800497c <HAL_RCC_GetPCLK2Freq+0x24>)
 800496e:	5ccb      	ldrb	r3, [r1, r3]
 8004970:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004974:	4618      	mov	r0, r3
 8004976:	bd80      	pop	{r7, pc}
 8004978:	40023800 	.word	0x40023800
 800497c:	08007038 	.word	0x08007038

08004980 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b082      	sub	sp, #8
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d101      	bne.n	8004992 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e041      	b.n	8004a16 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004998:	b2db      	uxtb	r3, r3
 800499a:	2b00      	cmp	r3, #0
 800499c:	d106      	bne.n	80049ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	f7fd fe34 	bl	8002614 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2202      	movs	r2, #2
 80049b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	3304      	adds	r3, #4
 80049bc:	4619      	mov	r1, r3
 80049be:	4610      	mov	r0, r2
 80049c0:	f000 fad8 	bl	8004f74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2201      	movs	r2, #1
 80049c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2201      	movs	r2, #1
 80049d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2201      	movs	r2, #1
 80049d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2201      	movs	r2, #1
 80049f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2201      	movs	r2, #1
 80049f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2201      	movs	r2, #1
 8004a00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a14:	2300      	movs	r3, #0
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	3708      	adds	r7, #8
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd80      	pop	{r7, pc}

08004a1e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004a1e:	b580      	push	{r7, lr}
 8004a20:	b082      	sub	sp, #8
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d101      	bne.n	8004a30 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e041      	b.n	8004ab4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d106      	bne.n	8004a4a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	f000 f839 	bl	8004abc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2202      	movs	r2, #2
 8004a4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	3304      	adds	r3, #4
 8004a5a:	4619      	mov	r1, r3
 8004a5c:	4610      	mov	r0, r2
 8004a5e:	f000 fa89 	bl	8004f74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2201      	movs	r2, #1
 8004a66:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2201      	movs	r2, #1
 8004a6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2201      	movs	r2, #1
 8004a76:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2201      	movs	r2, #1
 8004a86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2201      	movs	r2, #1
 8004a8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2201      	movs	r2, #1
 8004a96:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2201      	movs	r2, #1
 8004aae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ab2:	2300      	movs	r3, #0
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	3708      	adds	r7, #8
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd80      	pop	{r7, pc}

08004abc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b083      	sub	sp, #12
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004ac4:	bf00      	nop
 8004ac6:	370c      	adds	r7, #12
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr

08004ad0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b084      	sub	sp, #16
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
 8004ad8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d109      	bne.n	8004af4 <HAL_TIM_PWM_Start+0x24>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	bf14      	ite	ne
 8004aec:	2301      	movne	r3, #1
 8004aee:	2300      	moveq	r3, #0
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	e022      	b.n	8004b3a <HAL_TIM_PWM_Start+0x6a>
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	2b04      	cmp	r3, #4
 8004af8:	d109      	bne.n	8004b0e <HAL_TIM_PWM_Start+0x3e>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	2b01      	cmp	r3, #1
 8004b04:	bf14      	ite	ne
 8004b06:	2301      	movne	r3, #1
 8004b08:	2300      	moveq	r3, #0
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	e015      	b.n	8004b3a <HAL_TIM_PWM_Start+0x6a>
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	2b08      	cmp	r3, #8
 8004b12:	d109      	bne.n	8004b28 <HAL_TIM_PWM_Start+0x58>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	bf14      	ite	ne
 8004b20:	2301      	movne	r3, #1
 8004b22:	2300      	moveq	r3, #0
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	e008      	b.n	8004b3a <HAL_TIM_PWM_Start+0x6a>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b2e:	b2db      	uxtb	r3, r3
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	bf14      	ite	ne
 8004b34:	2301      	movne	r3, #1
 8004b36:	2300      	moveq	r3, #0
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d001      	beq.n	8004b42 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e07c      	b.n	8004c3c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d104      	bne.n	8004b52 <HAL_TIM_PWM_Start+0x82>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2202      	movs	r2, #2
 8004b4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b50:	e013      	b.n	8004b7a <HAL_TIM_PWM_Start+0xaa>
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	2b04      	cmp	r3, #4
 8004b56:	d104      	bne.n	8004b62 <HAL_TIM_PWM_Start+0x92>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2202      	movs	r2, #2
 8004b5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b60:	e00b      	b.n	8004b7a <HAL_TIM_PWM_Start+0xaa>
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	2b08      	cmp	r3, #8
 8004b66:	d104      	bne.n	8004b72 <HAL_TIM_PWM_Start+0xa2>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2202      	movs	r2, #2
 8004b6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b70:	e003      	b.n	8004b7a <HAL_TIM_PWM_Start+0xaa>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2202      	movs	r2, #2
 8004b76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	6839      	ldr	r1, [r7, #0]
 8004b82:	4618      	mov	r0, r3
 8004b84:	f000 fce6 	bl	8005554 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a2d      	ldr	r2, [pc, #180]	@ (8004c44 <HAL_TIM_PWM_Start+0x174>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d004      	beq.n	8004b9c <HAL_TIM_PWM_Start+0xcc>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a2c      	ldr	r2, [pc, #176]	@ (8004c48 <HAL_TIM_PWM_Start+0x178>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d101      	bne.n	8004ba0 <HAL_TIM_PWM_Start+0xd0>
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e000      	b.n	8004ba2 <HAL_TIM_PWM_Start+0xd2>
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d007      	beq.n	8004bb6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004bb4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a22      	ldr	r2, [pc, #136]	@ (8004c44 <HAL_TIM_PWM_Start+0x174>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d022      	beq.n	8004c06 <HAL_TIM_PWM_Start+0x136>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bc8:	d01d      	beq.n	8004c06 <HAL_TIM_PWM_Start+0x136>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4a1f      	ldr	r2, [pc, #124]	@ (8004c4c <HAL_TIM_PWM_Start+0x17c>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d018      	beq.n	8004c06 <HAL_TIM_PWM_Start+0x136>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a1d      	ldr	r2, [pc, #116]	@ (8004c50 <HAL_TIM_PWM_Start+0x180>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d013      	beq.n	8004c06 <HAL_TIM_PWM_Start+0x136>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a1c      	ldr	r2, [pc, #112]	@ (8004c54 <HAL_TIM_PWM_Start+0x184>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d00e      	beq.n	8004c06 <HAL_TIM_PWM_Start+0x136>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a16      	ldr	r2, [pc, #88]	@ (8004c48 <HAL_TIM_PWM_Start+0x178>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d009      	beq.n	8004c06 <HAL_TIM_PWM_Start+0x136>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a18      	ldr	r2, [pc, #96]	@ (8004c58 <HAL_TIM_PWM_Start+0x188>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d004      	beq.n	8004c06 <HAL_TIM_PWM_Start+0x136>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a16      	ldr	r2, [pc, #88]	@ (8004c5c <HAL_TIM_PWM_Start+0x18c>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d111      	bne.n	8004c2a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	689b      	ldr	r3, [r3, #8]
 8004c0c:	f003 0307 	and.w	r3, r3, #7
 8004c10:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2b06      	cmp	r3, #6
 8004c16:	d010      	beq.n	8004c3a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f042 0201 	orr.w	r2, r2, #1
 8004c26:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c28:	e007      	b.n	8004c3a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f042 0201 	orr.w	r2, r2, #1
 8004c38:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c3a:	2300      	movs	r3, #0
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3710      	adds	r7, #16
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}
 8004c44:	40010000 	.word	0x40010000
 8004c48:	40010400 	.word	0x40010400
 8004c4c:	40000400 	.word	0x40000400
 8004c50:	40000800 	.word	0x40000800
 8004c54:	40000c00 	.word	0x40000c00
 8004c58:	40014000 	.word	0x40014000
 8004c5c:	40001800 	.word	0x40001800

08004c60 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b086      	sub	sp, #24
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	60f8      	str	r0, [r7, #12]
 8004c68:	60b9      	str	r1, [r7, #8]
 8004c6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d101      	bne.n	8004c7e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004c7a:	2302      	movs	r3, #2
 8004c7c:	e0ae      	b.n	8004ddc <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2201      	movs	r2, #1
 8004c82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2b0c      	cmp	r3, #12
 8004c8a:	f200 809f 	bhi.w	8004dcc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004c8e:	a201      	add	r2, pc, #4	@ (adr r2, 8004c94 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c94:	08004cc9 	.word	0x08004cc9
 8004c98:	08004dcd 	.word	0x08004dcd
 8004c9c:	08004dcd 	.word	0x08004dcd
 8004ca0:	08004dcd 	.word	0x08004dcd
 8004ca4:	08004d09 	.word	0x08004d09
 8004ca8:	08004dcd 	.word	0x08004dcd
 8004cac:	08004dcd 	.word	0x08004dcd
 8004cb0:	08004dcd 	.word	0x08004dcd
 8004cb4:	08004d4b 	.word	0x08004d4b
 8004cb8:	08004dcd 	.word	0x08004dcd
 8004cbc:	08004dcd 	.word	0x08004dcd
 8004cc0:	08004dcd 	.word	0x08004dcd
 8004cc4:	08004d8b 	.word	0x08004d8b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	68b9      	ldr	r1, [r7, #8]
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f000 f9f6 	bl	80050c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	699a      	ldr	r2, [r3, #24]
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f042 0208 	orr.w	r2, r2, #8
 8004ce2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	699a      	ldr	r2, [r3, #24]
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f022 0204 	bic.w	r2, r2, #4
 8004cf2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	6999      	ldr	r1, [r3, #24]
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	691a      	ldr	r2, [r3, #16]
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	430a      	orrs	r2, r1
 8004d04:	619a      	str	r2, [r3, #24]
      break;
 8004d06:	e064      	b.n	8004dd2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	68b9      	ldr	r1, [r7, #8]
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f000 fa46 	bl	80051a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	699a      	ldr	r2, [r3, #24]
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	699a      	ldr	r2, [r3, #24]
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	6999      	ldr	r1, [r3, #24]
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	691b      	ldr	r3, [r3, #16]
 8004d3e:	021a      	lsls	r2, r3, #8
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	430a      	orrs	r2, r1
 8004d46:	619a      	str	r2, [r3, #24]
      break;
 8004d48:	e043      	b.n	8004dd2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	68b9      	ldr	r1, [r7, #8]
 8004d50:	4618      	mov	r0, r3
 8004d52:	f000 fa9b 	bl	800528c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	69da      	ldr	r2, [r3, #28]
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f042 0208 	orr.w	r2, r2, #8
 8004d64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	69da      	ldr	r2, [r3, #28]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f022 0204 	bic.w	r2, r2, #4
 8004d74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	69d9      	ldr	r1, [r3, #28]
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	691a      	ldr	r2, [r3, #16]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	430a      	orrs	r2, r1
 8004d86:	61da      	str	r2, [r3, #28]
      break;
 8004d88:	e023      	b.n	8004dd2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	68b9      	ldr	r1, [r7, #8]
 8004d90:	4618      	mov	r0, r3
 8004d92:	f000 faef 	bl	8005374 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	69da      	ldr	r2, [r3, #28]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004da4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	69da      	ldr	r2, [r3, #28]
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004db4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	69d9      	ldr	r1, [r3, #28]
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	691b      	ldr	r3, [r3, #16]
 8004dc0:	021a      	lsls	r2, r3, #8
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	430a      	orrs	r2, r1
 8004dc8:	61da      	str	r2, [r3, #28]
      break;
 8004dca:	e002      	b.n	8004dd2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	75fb      	strb	r3, [r7, #23]
      break;
 8004dd0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004dda:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3718      	adds	r7, #24
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}

08004de4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b084      	sub	sp, #16
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
 8004dec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004dee:	2300      	movs	r3, #0
 8004df0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	d101      	bne.n	8004e00 <HAL_TIM_ConfigClockSource+0x1c>
 8004dfc:	2302      	movs	r3, #2
 8004dfe:	e0b4      	b.n	8004f6a <HAL_TIM_ConfigClockSource+0x186>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2201      	movs	r2, #1
 8004e04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2202      	movs	r2, #2
 8004e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004e1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e26:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	68ba      	ldr	r2, [r7, #8]
 8004e2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e38:	d03e      	beq.n	8004eb8 <HAL_TIM_ConfigClockSource+0xd4>
 8004e3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e3e:	f200 8087 	bhi.w	8004f50 <HAL_TIM_ConfigClockSource+0x16c>
 8004e42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e46:	f000 8086 	beq.w	8004f56 <HAL_TIM_ConfigClockSource+0x172>
 8004e4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e4e:	d87f      	bhi.n	8004f50 <HAL_TIM_ConfigClockSource+0x16c>
 8004e50:	2b70      	cmp	r3, #112	@ 0x70
 8004e52:	d01a      	beq.n	8004e8a <HAL_TIM_ConfigClockSource+0xa6>
 8004e54:	2b70      	cmp	r3, #112	@ 0x70
 8004e56:	d87b      	bhi.n	8004f50 <HAL_TIM_ConfigClockSource+0x16c>
 8004e58:	2b60      	cmp	r3, #96	@ 0x60
 8004e5a:	d050      	beq.n	8004efe <HAL_TIM_ConfigClockSource+0x11a>
 8004e5c:	2b60      	cmp	r3, #96	@ 0x60
 8004e5e:	d877      	bhi.n	8004f50 <HAL_TIM_ConfigClockSource+0x16c>
 8004e60:	2b50      	cmp	r3, #80	@ 0x50
 8004e62:	d03c      	beq.n	8004ede <HAL_TIM_ConfigClockSource+0xfa>
 8004e64:	2b50      	cmp	r3, #80	@ 0x50
 8004e66:	d873      	bhi.n	8004f50 <HAL_TIM_ConfigClockSource+0x16c>
 8004e68:	2b40      	cmp	r3, #64	@ 0x40
 8004e6a:	d058      	beq.n	8004f1e <HAL_TIM_ConfigClockSource+0x13a>
 8004e6c:	2b40      	cmp	r3, #64	@ 0x40
 8004e6e:	d86f      	bhi.n	8004f50 <HAL_TIM_ConfigClockSource+0x16c>
 8004e70:	2b30      	cmp	r3, #48	@ 0x30
 8004e72:	d064      	beq.n	8004f3e <HAL_TIM_ConfigClockSource+0x15a>
 8004e74:	2b30      	cmp	r3, #48	@ 0x30
 8004e76:	d86b      	bhi.n	8004f50 <HAL_TIM_ConfigClockSource+0x16c>
 8004e78:	2b20      	cmp	r3, #32
 8004e7a:	d060      	beq.n	8004f3e <HAL_TIM_ConfigClockSource+0x15a>
 8004e7c:	2b20      	cmp	r3, #32
 8004e7e:	d867      	bhi.n	8004f50 <HAL_TIM_ConfigClockSource+0x16c>
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d05c      	beq.n	8004f3e <HAL_TIM_ConfigClockSource+0x15a>
 8004e84:	2b10      	cmp	r3, #16
 8004e86:	d05a      	beq.n	8004f3e <HAL_TIM_ConfigClockSource+0x15a>
 8004e88:	e062      	b.n	8004f50 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e9a:	f000 fb3b 	bl	8005514 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004eac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	68ba      	ldr	r2, [r7, #8]
 8004eb4:	609a      	str	r2, [r3, #8]
      break;
 8004eb6:	e04f      	b.n	8004f58 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ec8:	f000 fb24 	bl	8005514 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	689a      	ldr	r2, [r3, #8]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004eda:	609a      	str	r2, [r3, #8]
      break;
 8004edc:	e03c      	b.n	8004f58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004eea:	461a      	mov	r2, r3
 8004eec:	f000 fa98 	bl	8005420 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	2150      	movs	r1, #80	@ 0x50
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f000 faf1 	bl	80054de <TIM_ITRx_SetConfig>
      break;
 8004efc:	e02c      	b.n	8004f58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f0a:	461a      	mov	r2, r3
 8004f0c:	f000 fab7 	bl	800547e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	2160      	movs	r1, #96	@ 0x60
 8004f16:	4618      	mov	r0, r3
 8004f18:	f000 fae1 	bl	80054de <TIM_ITRx_SetConfig>
      break;
 8004f1c:	e01c      	b.n	8004f58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f2a:	461a      	mov	r2, r3
 8004f2c:	f000 fa78 	bl	8005420 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	2140      	movs	r1, #64	@ 0x40
 8004f36:	4618      	mov	r0, r3
 8004f38:	f000 fad1 	bl	80054de <TIM_ITRx_SetConfig>
      break;
 8004f3c:	e00c      	b.n	8004f58 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4619      	mov	r1, r3
 8004f48:	4610      	mov	r0, r2
 8004f4a:	f000 fac8 	bl	80054de <TIM_ITRx_SetConfig>
      break;
 8004f4e:	e003      	b.n	8004f58 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004f50:	2301      	movs	r3, #1
 8004f52:	73fb      	strb	r3, [r7, #15]
      break;
 8004f54:	e000      	b.n	8004f58 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004f56:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2200      	movs	r2, #0
 8004f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	3710      	adds	r7, #16
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}
	...

08004f74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b085      	sub	sp, #20
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
 8004f7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	4a43      	ldr	r2, [pc, #268]	@ (8005094 <TIM_Base_SetConfig+0x120>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d013      	beq.n	8004fb4 <TIM_Base_SetConfig+0x40>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f92:	d00f      	beq.n	8004fb4 <TIM_Base_SetConfig+0x40>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	4a40      	ldr	r2, [pc, #256]	@ (8005098 <TIM_Base_SetConfig+0x124>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d00b      	beq.n	8004fb4 <TIM_Base_SetConfig+0x40>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	4a3f      	ldr	r2, [pc, #252]	@ (800509c <TIM_Base_SetConfig+0x128>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d007      	beq.n	8004fb4 <TIM_Base_SetConfig+0x40>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	4a3e      	ldr	r2, [pc, #248]	@ (80050a0 <TIM_Base_SetConfig+0x12c>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d003      	beq.n	8004fb4 <TIM_Base_SetConfig+0x40>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	4a3d      	ldr	r2, [pc, #244]	@ (80050a4 <TIM_Base_SetConfig+0x130>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d108      	bne.n	8004fc6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	68fa      	ldr	r2, [r7, #12]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	4a32      	ldr	r2, [pc, #200]	@ (8005094 <TIM_Base_SetConfig+0x120>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d02b      	beq.n	8005026 <TIM_Base_SetConfig+0xb2>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fd4:	d027      	beq.n	8005026 <TIM_Base_SetConfig+0xb2>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	4a2f      	ldr	r2, [pc, #188]	@ (8005098 <TIM_Base_SetConfig+0x124>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d023      	beq.n	8005026 <TIM_Base_SetConfig+0xb2>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	4a2e      	ldr	r2, [pc, #184]	@ (800509c <TIM_Base_SetConfig+0x128>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d01f      	beq.n	8005026 <TIM_Base_SetConfig+0xb2>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a2d      	ldr	r2, [pc, #180]	@ (80050a0 <TIM_Base_SetConfig+0x12c>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d01b      	beq.n	8005026 <TIM_Base_SetConfig+0xb2>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a2c      	ldr	r2, [pc, #176]	@ (80050a4 <TIM_Base_SetConfig+0x130>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d017      	beq.n	8005026 <TIM_Base_SetConfig+0xb2>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	4a2b      	ldr	r2, [pc, #172]	@ (80050a8 <TIM_Base_SetConfig+0x134>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d013      	beq.n	8005026 <TIM_Base_SetConfig+0xb2>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4a2a      	ldr	r2, [pc, #168]	@ (80050ac <TIM_Base_SetConfig+0x138>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d00f      	beq.n	8005026 <TIM_Base_SetConfig+0xb2>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	4a29      	ldr	r2, [pc, #164]	@ (80050b0 <TIM_Base_SetConfig+0x13c>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d00b      	beq.n	8005026 <TIM_Base_SetConfig+0xb2>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4a28      	ldr	r2, [pc, #160]	@ (80050b4 <TIM_Base_SetConfig+0x140>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d007      	beq.n	8005026 <TIM_Base_SetConfig+0xb2>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	4a27      	ldr	r2, [pc, #156]	@ (80050b8 <TIM_Base_SetConfig+0x144>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d003      	beq.n	8005026 <TIM_Base_SetConfig+0xb2>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	4a26      	ldr	r2, [pc, #152]	@ (80050bc <TIM_Base_SetConfig+0x148>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d108      	bne.n	8005038 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800502c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	68db      	ldr	r3, [r3, #12]
 8005032:	68fa      	ldr	r2, [r7, #12]
 8005034:	4313      	orrs	r3, r2
 8005036:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	695b      	ldr	r3, [r3, #20]
 8005042:	4313      	orrs	r3, r2
 8005044:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	689a      	ldr	r2, [r3, #8]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	4a0e      	ldr	r2, [pc, #56]	@ (8005094 <TIM_Base_SetConfig+0x120>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d003      	beq.n	8005066 <TIM_Base_SetConfig+0xf2>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	4a10      	ldr	r2, [pc, #64]	@ (80050a4 <TIM_Base_SetConfig+0x130>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d103      	bne.n	800506e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	691a      	ldr	r2, [r3, #16]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f043 0204 	orr.w	r2, r3, #4
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2201      	movs	r2, #1
 800507e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	68fa      	ldr	r2, [r7, #12]
 8005084:	601a      	str	r2, [r3, #0]
}
 8005086:	bf00      	nop
 8005088:	3714      	adds	r7, #20
 800508a:	46bd      	mov	sp, r7
 800508c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005090:	4770      	bx	lr
 8005092:	bf00      	nop
 8005094:	40010000 	.word	0x40010000
 8005098:	40000400 	.word	0x40000400
 800509c:	40000800 	.word	0x40000800
 80050a0:	40000c00 	.word	0x40000c00
 80050a4:	40010400 	.word	0x40010400
 80050a8:	40014000 	.word	0x40014000
 80050ac:	40014400 	.word	0x40014400
 80050b0:	40014800 	.word	0x40014800
 80050b4:	40001800 	.word	0x40001800
 80050b8:	40001c00 	.word	0x40001c00
 80050bc:	40002000 	.word	0x40002000

080050c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b087      	sub	sp, #28
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
 80050c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6a1b      	ldr	r3, [r3, #32]
 80050ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6a1b      	ldr	r3, [r3, #32]
 80050d4:	f023 0201 	bic.w	r2, r3, #1
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	699b      	ldr	r3, [r3, #24]
 80050e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	f023 0303 	bic.w	r3, r3, #3
 80050f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	68fa      	ldr	r2, [r7, #12]
 80050fe:	4313      	orrs	r3, r2
 8005100:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	f023 0302 	bic.w	r3, r3, #2
 8005108:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	689b      	ldr	r3, [r3, #8]
 800510e:	697a      	ldr	r2, [r7, #20]
 8005110:	4313      	orrs	r3, r2
 8005112:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	4a20      	ldr	r2, [pc, #128]	@ (8005198 <TIM_OC1_SetConfig+0xd8>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d003      	beq.n	8005124 <TIM_OC1_SetConfig+0x64>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	4a1f      	ldr	r2, [pc, #124]	@ (800519c <TIM_OC1_SetConfig+0xdc>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d10c      	bne.n	800513e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	f023 0308 	bic.w	r3, r3, #8
 800512a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	68db      	ldr	r3, [r3, #12]
 8005130:	697a      	ldr	r2, [r7, #20]
 8005132:	4313      	orrs	r3, r2
 8005134:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	f023 0304 	bic.w	r3, r3, #4
 800513c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a15      	ldr	r2, [pc, #84]	@ (8005198 <TIM_OC1_SetConfig+0xd8>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d003      	beq.n	800514e <TIM_OC1_SetConfig+0x8e>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	4a14      	ldr	r2, [pc, #80]	@ (800519c <TIM_OC1_SetConfig+0xdc>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d111      	bne.n	8005172 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005154:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800515c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	695b      	ldr	r3, [r3, #20]
 8005162:	693a      	ldr	r2, [r7, #16]
 8005164:	4313      	orrs	r3, r2
 8005166:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	699b      	ldr	r3, [r3, #24]
 800516c:	693a      	ldr	r2, [r7, #16]
 800516e:	4313      	orrs	r3, r2
 8005170:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	693a      	ldr	r2, [r7, #16]
 8005176:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	68fa      	ldr	r2, [r7, #12]
 800517c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	685a      	ldr	r2, [r3, #4]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	697a      	ldr	r2, [r7, #20]
 800518a:	621a      	str	r2, [r3, #32]
}
 800518c:	bf00      	nop
 800518e:	371c      	adds	r7, #28
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr
 8005198:	40010000 	.word	0x40010000
 800519c:	40010400 	.word	0x40010400

080051a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b087      	sub	sp, #28
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
 80051a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6a1b      	ldr	r3, [r3, #32]
 80051ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6a1b      	ldr	r3, [r3, #32]
 80051b4:	f023 0210 	bic.w	r2, r3, #16
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	699b      	ldr	r3, [r3, #24]
 80051c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80051ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	021b      	lsls	r3, r3, #8
 80051de:	68fa      	ldr	r2, [r7, #12]
 80051e0:	4313      	orrs	r3, r2
 80051e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80051e4:	697b      	ldr	r3, [r7, #20]
 80051e6:	f023 0320 	bic.w	r3, r3, #32
 80051ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	011b      	lsls	r3, r3, #4
 80051f2:	697a      	ldr	r2, [r7, #20]
 80051f4:	4313      	orrs	r3, r2
 80051f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	4a22      	ldr	r2, [pc, #136]	@ (8005284 <TIM_OC2_SetConfig+0xe4>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d003      	beq.n	8005208 <TIM_OC2_SetConfig+0x68>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	4a21      	ldr	r2, [pc, #132]	@ (8005288 <TIM_OC2_SetConfig+0xe8>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d10d      	bne.n	8005224 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800520e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	68db      	ldr	r3, [r3, #12]
 8005214:	011b      	lsls	r3, r3, #4
 8005216:	697a      	ldr	r2, [r7, #20]
 8005218:	4313      	orrs	r3, r2
 800521a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005222:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	4a17      	ldr	r2, [pc, #92]	@ (8005284 <TIM_OC2_SetConfig+0xe4>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d003      	beq.n	8005234 <TIM_OC2_SetConfig+0x94>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	4a16      	ldr	r2, [pc, #88]	@ (8005288 <TIM_OC2_SetConfig+0xe8>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d113      	bne.n	800525c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800523a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005242:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	695b      	ldr	r3, [r3, #20]
 8005248:	009b      	lsls	r3, r3, #2
 800524a:	693a      	ldr	r2, [r7, #16]
 800524c:	4313      	orrs	r3, r2
 800524e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	699b      	ldr	r3, [r3, #24]
 8005254:	009b      	lsls	r3, r3, #2
 8005256:	693a      	ldr	r2, [r7, #16]
 8005258:	4313      	orrs	r3, r2
 800525a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	693a      	ldr	r2, [r7, #16]
 8005260:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	68fa      	ldr	r2, [r7, #12]
 8005266:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	685a      	ldr	r2, [r3, #4]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	697a      	ldr	r2, [r7, #20]
 8005274:	621a      	str	r2, [r3, #32]
}
 8005276:	bf00      	nop
 8005278:	371c      	adds	r7, #28
 800527a:	46bd      	mov	sp, r7
 800527c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005280:	4770      	bx	lr
 8005282:	bf00      	nop
 8005284:	40010000 	.word	0x40010000
 8005288:	40010400 	.word	0x40010400

0800528c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800528c:	b480      	push	{r7}
 800528e:	b087      	sub	sp, #28
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
 8005294:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6a1b      	ldr	r3, [r3, #32]
 800529a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6a1b      	ldr	r3, [r3, #32]
 80052a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	69db      	ldr	r3, [r3, #28]
 80052b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	f023 0303 	bic.w	r3, r3, #3
 80052c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	68fa      	ldr	r2, [r7, #12]
 80052ca:	4313      	orrs	r3, r2
 80052cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80052d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	021b      	lsls	r3, r3, #8
 80052dc:	697a      	ldr	r2, [r7, #20]
 80052de:	4313      	orrs	r3, r2
 80052e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	4a21      	ldr	r2, [pc, #132]	@ (800536c <TIM_OC3_SetConfig+0xe0>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d003      	beq.n	80052f2 <TIM_OC3_SetConfig+0x66>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	4a20      	ldr	r2, [pc, #128]	@ (8005370 <TIM_OC3_SetConfig+0xe4>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d10d      	bne.n	800530e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80052f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	68db      	ldr	r3, [r3, #12]
 80052fe:	021b      	lsls	r3, r3, #8
 8005300:	697a      	ldr	r2, [r7, #20]
 8005302:	4313      	orrs	r3, r2
 8005304:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800530c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	4a16      	ldr	r2, [pc, #88]	@ (800536c <TIM_OC3_SetConfig+0xe0>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d003      	beq.n	800531e <TIM_OC3_SetConfig+0x92>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	4a15      	ldr	r2, [pc, #84]	@ (8005370 <TIM_OC3_SetConfig+0xe4>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d113      	bne.n	8005346 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005324:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800532c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	695b      	ldr	r3, [r3, #20]
 8005332:	011b      	lsls	r3, r3, #4
 8005334:	693a      	ldr	r2, [r7, #16]
 8005336:	4313      	orrs	r3, r2
 8005338:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	699b      	ldr	r3, [r3, #24]
 800533e:	011b      	lsls	r3, r3, #4
 8005340:	693a      	ldr	r2, [r7, #16]
 8005342:	4313      	orrs	r3, r2
 8005344:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	693a      	ldr	r2, [r7, #16]
 800534a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	68fa      	ldr	r2, [r7, #12]
 8005350:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	685a      	ldr	r2, [r3, #4]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	697a      	ldr	r2, [r7, #20]
 800535e:	621a      	str	r2, [r3, #32]
}
 8005360:	bf00      	nop
 8005362:	371c      	adds	r7, #28
 8005364:	46bd      	mov	sp, r7
 8005366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536a:	4770      	bx	lr
 800536c:	40010000 	.word	0x40010000
 8005370:	40010400 	.word	0x40010400

08005374 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005374:	b480      	push	{r7}
 8005376:	b087      	sub	sp, #28
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
 800537c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6a1b      	ldr	r3, [r3, #32]
 8005382:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6a1b      	ldr	r3, [r3, #32]
 8005388:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	69db      	ldr	r3, [r3, #28]
 800539a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80053a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	021b      	lsls	r3, r3, #8
 80053b2:	68fa      	ldr	r2, [r7, #12]
 80053b4:	4313      	orrs	r3, r2
 80053b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80053be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	031b      	lsls	r3, r3, #12
 80053c6:	693a      	ldr	r2, [r7, #16]
 80053c8:	4313      	orrs	r3, r2
 80053ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	4a12      	ldr	r2, [pc, #72]	@ (8005418 <TIM_OC4_SetConfig+0xa4>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d003      	beq.n	80053dc <TIM_OC4_SetConfig+0x68>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	4a11      	ldr	r2, [pc, #68]	@ (800541c <TIM_OC4_SetConfig+0xa8>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d109      	bne.n	80053f0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80053e2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	695b      	ldr	r3, [r3, #20]
 80053e8:	019b      	lsls	r3, r3, #6
 80053ea:	697a      	ldr	r2, [r7, #20]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	697a      	ldr	r2, [r7, #20]
 80053f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	68fa      	ldr	r2, [r7, #12]
 80053fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	685a      	ldr	r2, [r3, #4]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	693a      	ldr	r2, [r7, #16]
 8005408:	621a      	str	r2, [r3, #32]
}
 800540a:	bf00      	nop
 800540c:	371c      	adds	r7, #28
 800540e:	46bd      	mov	sp, r7
 8005410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005414:	4770      	bx	lr
 8005416:	bf00      	nop
 8005418:	40010000 	.word	0x40010000
 800541c:	40010400 	.word	0x40010400

08005420 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005420:	b480      	push	{r7}
 8005422:	b087      	sub	sp, #28
 8005424:	af00      	add	r7, sp, #0
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6a1b      	ldr	r3, [r3, #32]
 8005430:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	6a1b      	ldr	r3, [r3, #32]
 8005436:	f023 0201 	bic.w	r2, r3, #1
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	699b      	ldr	r3, [r3, #24]
 8005442:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800544a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	011b      	lsls	r3, r3, #4
 8005450:	693a      	ldr	r2, [r7, #16]
 8005452:	4313      	orrs	r3, r2
 8005454:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	f023 030a 	bic.w	r3, r3, #10
 800545c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800545e:	697a      	ldr	r2, [r7, #20]
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	4313      	orrs	r3, r2
 8005464:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	693a      	ldr	r2, [r7, #16]
 800546a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	697a      	ldr	r2, [r7, #20]
 8005470:	621a      	str	r2, [r3, #32]
}
 8005472:	bf00      	nop
 8005474:	371c      	adds	r7, #28
 8005476:	46bd      	mov	sp, r7
 8005478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547c:	4770      	bx	lr

0800547e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800547e:	b480      	push	{r7}
 8005480:	b087      	sub	sp, #28
 8005482:	af00      	add	r7, sp, #0
 8005484:	60f8      	str	r0, [r7, #12]
 8005486:	60b9      	str	r1, [r7, #8]
 8005488:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	6a1b      	ldr	r3, [r3, #32]
 800548e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	6a1b      	ldr	r3, [r3, #32]
 8005494:	f023 0210 	bic.w	r2, r3, #16
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	699b      	ldr	r3, [r3, #24]
 80054a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80054a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	031b      	lsls	r3, r3, #12
 80054ae:	693a      	ldr	r2, [r7, #16]
 80054b0:	4313      	orrs	r3, r2
 80054b2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80054ba:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	011b      	lsls	r3, r3, #4
 80054c0:	697a      	ldr	r2, [r7, #20]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	693a      	ldr	r2, [r7, #16]
 80054ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	697a      	ldr	r2, [r7, #20]
 80054d0:	621a      	str	r2, [r3, #32]
}
 80054d2:	bf00      	nop
 80054d4:	371c      	adds	r7, #28
 80054d6:	46bd      	mov	sp, r7
 80054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054dc:	4770      	bx	lr

080054de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80054de:	b480      	push	{r7}
 80054e0:	b085      	sub	sp, #20
 80054e2:	af00      	add	r7, sp, #0
 80054e4:	6078      	str	r0, [r7, #4]
 80054e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80054f6:	683a      	ldr	r2, [r7, #0]
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	4313      	orrs	r3, r2
 80054fc:	f043 0307 	orr.w	r3, r3, #7
 8005500:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	68fa      	ldr	r2, [r7, #12]
 8005506:	609a      	str	r2, [r3, #8]
}
 8005508:	bf00      	nop
 800550a:	3714      	adds	r7, #20
 800550c:	46bd      	mov	sp, r7
 800550e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005512:	4770      	bx	lr

08005514 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005514:	b480      	push	{r7}
 8005516:	b087      	sub	sp, #28
 8005518:	af00      	add	r7, sp, #0
 800551a:	60f8      	str	r0, [r7, #12]
 800551c:	60b9      	str	r1, [r7, #8]
 800551e:	607a      	str	r2, [r7, #4]
 8005520:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005528:	697b      	ldr	r3, [r7, #20]
 800552a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800552e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	021a      	lsls	r2, r3, #8
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	431a      	orrs	r2, r3
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	4313      	orrs	r3, r2
 800553c:	697a      	ldr	r2, [r7, #20]
 800553e:	4313      	orrs	r3, r2
 8005540:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	697a      	ldr	r2, [r7, #20]
 8005546:	609a      	str	r2, [r3, #8]
}
 8005548:	bf00      	nop
 800554a:	371c      	adds	r7, #28
 800554c:	46bd      	mov	sp, r7
 800554e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005552:	4770      	bx	lr

08005554 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005554:	b480      	push	{r7}
 8005556:	b087      	sub	sp, #28
 8005558:	af00      	add	r7, sp, #0
 800555a:	60f8      	str	r0, [r7, #12]
 800555c:	60b9      	str	r1, [r7, #8]
 800555e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	f003 031f 	and.w	r3, r3, #31
 8005566:	2201      	movs	r2, #1
 8005568:	fa02 f303 	lsl.w	r3, r2, r3
 800556c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6a1a      	ldr	r2, [r3, #32]
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	43db      	mvns	r3, r3
 8005576:	401a      	ands	r2, r3
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	6a1a      	ldr	r2, [r3, #32]
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	f003 031f 	and.w	r3, r3, #31
 8005586:	6879      	ldr	r1, [r7, #4]
 8005588:	fa01 f303 	lsl.w	r3, r1, r3
 800558c:	431a      	orrs	r2, r3
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	621a      	str	r2, [r3, #32]
}
 8005592:	bf00      	nop
 8005594:	371c      	adds	r7, #28
 8005596:	46bd      	mov	sp, r7
 8005598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559c:	4770      	bx	lr
	...

080055a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b085      	sub	sp, #20
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
 80055a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	d101      	bne.n	80055b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055b4:	2302      	movs	r3, #2
 80055b6:	e05a      	b.n	800566e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2201      	movs	r2, #1
 80055bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2202      	movs	r2, #2
 80055c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	689b      	ldr	r3, [r3, #8]
 80055d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	68fa      	ldr	r2, [r7, #12]
 80055e6:	4313      	orrs	r3, r2
 80055e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	68fa      	ldr	r2, [r7, #12]
 80055f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a21      	ldr	r2, [pc, #132]	@ (800567c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d022      	beq.n	8005642 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005604:	d01d      	beq.n	8005642 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4a1d      	ldr	r2, [pc, #116]	@ (8005680 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d018      	beq.n	8005642 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a1b      	ldr	r2, [pc, #108]	@ (8005684 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d013      	beq.n	8005642 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4a1a      	ldr	r2, [pc, #104]	@ (8005688 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d00e      	beq.n	8005642 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a18      	ldr	r2, [pc, #96]	@ (800568c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d009      	beq.n	8005642 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a17      	ldr	r2, [pc, #92]	@ (8005690 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d004      	beq.n	8005642 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4a15      	ldr	r2, [pc, #84]	@ (8005694 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d10c      	bne.n	800565c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005648:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	68ba      	ldr	r2, [r7, #8]
 8005650:	4313      	orrs	r3, r2
 8005652:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	68ba      	ldr	r2, [r7, #8]
 800565a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2201      	movs	r2, #1
 8005660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2200      	movs	r2, #0
 8005668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800566c:	2300      	movs	r3, #0
}
 800566e:	4618      	mov	r0, r3
 8005670:	3714      	adds	r7, #20
 8005672:	46bd      	mov	sp, r7
 8005674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005678:	4770      	bx	lr
 800567a:	bf00      	nop
 800567c:	40010000 	.word	0x40010000
 8005680:	40000400 	.word	0x40000400
 8005684:	40000800 	.word	0x40000800
 8005688:	40000c00 	.word	0x40000c00
 800568c:	40010400 	.word	0x40010400
 8005690:	40014000 	.word	0x40014000
 8005694:	40001800 	.word	0x40001800

08005698 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b082      	sub	sp, #8
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d101      	bne.n	80056aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056a6:	2301      	movs	r3, #1
 80056a8:	e042      	b.n	8005730 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056b0:	b2db      	uxtb	r3, r3
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d106      	bne.n	80056c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	f7fd f804 	bl	80026cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2224      	movs	r2, #36	@ 0x24
 80056c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	68da      	ldr	r2, [r3, #12]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80056da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	f000 fd7f 	bl	80061e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	691a      	ldr	r2, [r3, #16]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80056f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	695a      	ldr	r2, [r3, #20]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005700:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	68da      	ldr	r2, [r3, #12]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005710:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2200      	movs	r2, #0
 8005716:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2220      	movs	r2, #32
 800571c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2220      	movs	r2, #32
 8005724:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800572e:	2300      	movs	r3, #0
}
 8005730:	4618      	mov	r0, r3
 8005732:	3708      	adds	r7, #8
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}

08005738 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b08a      	sub	sp, #40	@ 0x28
 800573c:	af02      	add	r7, sp, #8
 800573e:	60f8      	str	r0, [r7, #12]
 8005740:	60b9      	str	r1, [r7, #8]
 8005742:	603b      	str	r3, [r7, #0]
 8005744:	4613      	mov	r3, r2
 8005746:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005748:	2300      	movs	r3, #0
 800574a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005752:	b2db      	uxtb	r3, r3
 8005754:	2b20      	cmp	r3, #32
 8005756:	d175      	bne.n	8005844 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d002      	beq.n	8005764 <HAL_UART_Transmit+0x2c>
 800575e:	88fb      	ldrh	r3, [r7, #6]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d101      	bne.n	8005768 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	e06e      	b.n	8005846 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2200      	movs	r2, #0
 800576c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2221      	movs	r2, #33	@ 0x21
 8005772:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005776:	f7fd f93f 	bl	80029f8 <HAL_GetTick>
 800577a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	88fa      	ldrh	r2, [r7, #6]
 8005780:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	88fa      	ldrh	r2, [r7, #6]
 8005786:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005790:	d108      	bne.n	80057a4 <HAL_UART_Transmit+0x6c>
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	691b      	ldr	r3, [r3, #16]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d104      	bne.n	80057a4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800579a:	2300      	movs	r3, #0
 800579c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	61bb      	str	r3, [r7, #24]
 80057a2:	e003      	b.n	80057ac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80057a8:	2300      	movs	r3, #0
 80057aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80057ac:	e02e      	b.n	800580c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	9300      	str	r3, [sp, #0]
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	2200      	movs	r2, #0
 80057b6:	2180      	movs	r1, #128	@ 0x80
 80057b8:	68f8      	ldr	r0, [r7, #12]
 80057ba:	f000 fb1d 	bl	8005df8 <UART_WaitOnFlagUntilTimeout>
 80057be:	4603      	mov	r3, r0
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d005      	beq.n	80057d0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2220      	movs	r2, #32
 80057c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80057cc:	2303      	movs	r3, #3
 80057ce:	e03a      	b.n	8005846 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d10b      	bne.n	80057ee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80057d6:	69bb      	ldr	r3, [r7, #24]
 80057d8:	881b      	ldrh	r3, [r3, #0]
 80057da:	461a      	mov	r2, r3
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057e4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80057e6:	69bb      	ldr	r3, [r7, #24]
 80057e8:	3302      	adds	r3, #2
 80057ea:	61bb      	str	r3, [r7, #24]
 80057ec:	e007      	b.n	80057fe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80057ee:	69fb      	ldr	r3, [r7, #28]
 80057f0:	781a      	ldrb	r2, [r3, #0]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	3301      	adds	r3, #1
 80057fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005802:	b29b      	uxth	r3, r3
 8005804:	3b01      	subs	r3, #1
 8005806:	b29a      	uxth	r2, r3
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005810:	b29b      	uxth	r3, r3
 8005812:	2b00      	cmp	r3, #0
 8005814:	d1cb      	bne.n	80057ae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	9300      	str	r3, [sp, #0]
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	2200      	movs	r2, #0
 800581e:	2140      	movs	r1, #64	@ 0x40
 8005820:	68f8      	ldr	r0, [r7, #12]
 8005822:	f000 fae9 	bl	8005df8 <UART_WaitOnFlagUntilTimeout>
 8005826:	4603      	mov	r3, r0
 8005828:	2b00      	cmp	r3, #0
 800582a:	d005      	beq.n	8005838 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2220      	movs	r2, #32
 8005830:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005834:	2303      	movs	r3, #3
 8005836:	e006      	b.n	8005846 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2220      	movs	r2, #32
 800583c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005840:	2300      	movs	r3, #0
 8005842:	e000      	b.n	8005846 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005844:	2302      	movs	r3, #2
  }
}
 8005846:	4618      	mov	r0, r3
 8005848:	3720      	adds	r7, #32
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}
	...

08005850 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b0ba      	sub	sp, #232	@ 0xe8
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	695b      	ldr	r3, [r3, #20]
 8005872:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005876:	2300      	movs	r3, #0
 8005878:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800587c:	2300      	movs	r3, #0
 800587e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005886:	f003 030f 	and.w	r3, r3, #15
 800588a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800588e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005892:	2b00      	cmp	r3, #0
 8005894:	d10f      	bne.n	80058b6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005896:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800589a:	f003 0320 	and.w	r3, r3, #32
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d009      	beq.n	80058b6 <HAL_UART_IRQHandler+0x66>
 80058a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058a6:	f003 0320 	and.w	r3, r3, #32
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d003      	beq.n	80058b6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f000 fbd7 	bl	8006062 <UART_Receive_IT>
      return;
 80058b4:	e273      	b.n	8005d9e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80058b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	f000 80de 	beq.w	8005a7c <HAL_UART_IRQHandler+0x22c>
 80058c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80058c4:	f003 0301 	and.w	r3, r3, #1
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d106      	bne.n	80058da <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80058cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058d0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	f000 80d1 	beq.w	8005a7c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80058da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058de:	f003 0301 	and.w	r3, r3, #1
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d00b      	beq.n	80058fe <HAL_UART_IRQHandler+0xae>
 80058e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d005      	beq.n	80058fe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058f6:	f043 0201 	orr.w	r2, r3, #1
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80058fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005902:	f003 0304 	and.w	r3, r3, #4
 8005906:	2b00      	cmp	r3, #0
 8005908:	d00b      	beq.n	8005922 <HAL_UART_IRQHandler+0xd2>
 800590a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800590e:	f003 0301 	and.w	r3, r3, #1
 8005912:	2b00      	cmp	r3, #0
 8005914:	d005      	beq.n	8005922 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800591a:	f043 0202 	orr.w	r2, r3, #2
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005926:	f003 0302 	and.w	r3, r3, #2
 800592a:	2b00      	cmp	r3, #0
 800592c:	d00b      	beq.n	8005946 <HAL_UART_IRQHandler+0xf6>
 800592e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005932:	f003 0301 	and.w	r3, r3, #1
 8005936:	2b00      	cmp	r3, #0
 8005938:	d005      	beq.n	8005946 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800593e:	f043 0204 	orr.w	r2, r3, #4
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005946:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800594a:	f003 0308 	and.w	r3, r3, #8
 800594e:	2b00      	cmp	r3, #0
 8005950:	d011      	beq.n	8005976 <HAL_UART_IRQHandler+0x126>
 8005952:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005956:	f003 0320 	and.w	r3, r3, #32
 800595a:	2b00      	cmp	r3, #0
 800595c:	d105      	bne.n	800596a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800595e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005962:	f003 0301 	and.w	r3, r3, #1
 8005966:	2b00      	cmp	r3, #0
 8005968:	d005      	beq.n	8005976 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800596e:	f043 0208 	orr.w	r2, r3, #8
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800597a:	2b00      	cmp	r3, #0
 800597c:	f000 820a 	beq.w	8005d94 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005980:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005984:	f003 0320 	and.w	r3, r3, #32
 8005988:	2b00      	cmp	r3, #0
 800598a:	d008      	beq.n	800599e <HAL_UART_IRQHandler+0x14e>
 800598c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005990:	f003 0320 	and.w	r3, r3, #32
 8005994:	2b00      	cmp	r3, #0
 8005996:	d002      	beq.n	800599e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f000 fb62 	bl	8006062 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	695b      	ldr	r3, [r3, #20]
 80059a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059a8:	2b40      	cmp	r3, #64	@ 0x40
 80059aa:	bf0c      	ite	eq
 80059ac:	2301      	moveq	r3, #1
 80059ae:	2300      	movne	r3, #0
 80059b0:	b2db      	uxtb	r3, r3
 80059b2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059ba:	f003 0308 	and.w	r3, r3, #8
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d103      	bne.n	80059ca <HAL_UART_IRQHandler+0x17a>
 80059c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d04f      	beq.n	8005a6a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f000 fa6d 	bl	8005eaa <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	695b      	ldr	r3, [r3, #20]
 80059d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059da:	2b40      	cmp	r3, #64	@ 0x40
 80059dc:	d141      	bne.n	8005a62 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	3314      	adds	r3, #20
 80059e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80059ec:	e853 3f00 	ldrex	r3, [r3]
 80059f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80059f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80059f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	3314      	adds	r3, #20
 8005a06:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005a0a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005a0e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a12:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005a16:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005a1a:	e841 2300 	strex	r3, r2, [r1]
 8005a1e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005a22:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d1d9      	bne.n	80059de <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d013      	beq.n	8005a5a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a36:	4a8a      	ldr	r2, [pc, #552]	@ (8005c60 <HAL_UART_IRQHandler+0x410>)
 8005a38:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f7fd fe94 	bl	800376c <HAL_DMA_Abort_IT>
 8005a44:	4603      	mov	r3, r0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d016      	beq.n	8005a78 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a50:	687a      	ldr	r2, [r7, #4]
 8005a52:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005a54:	4610      	mov	r0, r2
 8005a56:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a58:	e00e      	b.n	8005a78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005a5a:	6878      	ldr	r0, [r7, #4]
 8005a5c:	f000 f9b6 	bl	8005dcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a60:	e00a      	b.n	8005a78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f000 f9b2 	bl	8005dcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a68:	e006      	b.n	8005a78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f000 f9ae 	bl	8005dcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2200      	movs	r2, #0
 8005a74:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005a76:	e18d      	b.n	8005d94 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a78:	bf00      	nop
    return;
 8005a7a:	e18b      	b.n	8005d94 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	f040 8167 	bne.w	8005d54 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005a86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a8a:	f003 0310 	and.w	r3, r3, #16
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	f000 8160 	beq.w	8005d54 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005a94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a98:	f003 0310 	and.w	r3, r3, #16
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	f000 8159 	beq.w	8005d54 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	60bb      	str	r3, [r7, #8]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	60bb      	str	r3, [r7, #8]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	60bb      	str	r3, [r7, #8]
 8005ab6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	695b      	ldr	r3, [r3, #20]
 8005abe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ac2:	2b40      	cmp	r3, #64	@ 0x40
 8005ac4:	f040 80ce 	bne.w	8005c64 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005ad4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	f000 80a9 	beq.w	8005c30 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005ae2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	f080 80a2 	bcs.w	8005c30 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005af2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005af8:	69db      	ldr	r3, [r3, #28]
 8005afa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005afe:	f000 8088 	beq.w	8005c12 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	330c      	adds	r3, #12
 8005b08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005b10:	e853 3f00 	ldrex	r3, [r3]
 8005b14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005b18:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005b1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b20:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	330c      	adds	r3, #12
 8005b2a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005b2e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005b32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b36:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005b3a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005b3e:	e841 2300 	strex	r3, r2, [r1]
 8005b42:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005b46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d1d9      	bne.n	8005b02 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	3314      	adds	r3, #20
 8005b54:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b58:	e853 3f00 	ldrex	r3, [r3]
 8005b5c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005b5e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005b60:	f023 0301 	bic.w	r3, r3, #1
 8005b64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	3314      	adds	r3, #20
 8005b6e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005b72:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005b76:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b78:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005b7a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005b7e:	e841 2300 	strex	r3, r2, [r1]
 8005b82:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005b84:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d1e1      	bne.n	8005b4e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	3314      	adds	r3, #20
 8005b90:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005b94:	e853 3f00 	ldrex	r3, [r3]
 8005b98:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005b9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ba0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	3314      	adds	r3, #20
 8005baa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005bae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005bb0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bb2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005bb4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005bb6:	e841 2300 	strex	r3, r2, [r1]
 8005bba:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005bbc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d1e3      	bne.n	8005b8a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2220      	movs	r2, #32
 8005bc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	330c      	adds	r3, #12
 8005bd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bda:	e853 3f00 	ldrex	r3, [r3]
 8005bde:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005be0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005be2:	f023 0310 	bic.w	r3, r3, #16
 8005be6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	330c      	adds	r3, #12
 8005bf0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005bf4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005bf6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bf8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005bfa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005bfc:	e841 2300 	strex	r3, r2, [r1]
 8005c00:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005c02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d1e3      	bne.n	8005bd0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	f7fd fd3d 	bl	800368c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2202      	movs	r2, #2
 8005c16:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c20:	b29b      	uxth	r3, r3
 8005c22:	1ad3      	subs	r3, r2, r3
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	4619      	mov	r1, r3
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f000 f8d9 	bl	8005de0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005c2e:	e0b3      	b.n	8005d98 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005c34:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	f040 80ad 	bne.w	8005d98 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c42:	69db      	ldr	r3, [r3, #28]
 8005c44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c48:	f040 80a6 	bne.w	8005d98 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2202      	movs	r2, #2
 8005c50:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005c56:	4619      	mov	r1, r3
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f000 f8c1 	bl	8005de0 <HAL_UARTEx_RxEventCallback>
      return;
 8005c5e:	e09b      	b.n	8005d98 <HAL_UART_IRQHandler+0x548>
 8005c60:	08005f71 	.word	0x08005f71
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c6c:	b29b      	uxth	r3, r3
 8005c6e:	1ad3      	subs	r3, r2, r3
 8005c70:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	f000 808e 	beq.w	8005d9c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005c80:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	f000 8089 	beq.w	8005d9c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	330c      	adds	r3, #12
 8005c90:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c94:	e853 3f00 	ldrex	r3, [r3]
 8005c98:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005c9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c9c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ca0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	330c      	adds	r3, #12
 8005caa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005cae:	647a      	str	r2, [r7, #68]	@ 0x44
 8005cb0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cb2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005cb4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005cb6:	e841 2300 	strex	r3, r2, [r1]
 8005cba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005cbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d1e3      	bne.n	8005c8a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	3314      	adds	r3, #20
 8005cc8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ccc:	e853 3f00 	ldrex	r3, [r3]
 8005cd0:	623b      	str	r3, [r7, #32]
   return(result);
 8005cd2:	6a3b      	ldr	r3, [r7, #32]
 8005cd4:	f023 0301 	bic.w	r3, r3, #1
 8005cd8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	3314      	adds	r3, #20
 8005ce2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005ce6:	633a      	str	r2, [r7, #48]	@ 0x30
 8005ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005cec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cee:	e841 2300 	strex	r3, r2, [r1]
 8005cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d1e3      	bne.n	8005cc2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2220      	movs	r2, #32
 8005cfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2200      	movs	r2, #0
 8005d06:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	330c      	adds	r3, #12
 8005d0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	e853 3f00 	ldrex	r3, [r3]
 8005d16:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	f023 0310 	bic.w	r3, r3, #16
 8005d1e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	330c      	adds	r3, #12
 8005d28:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005d2c:	61fa      	str	r2, [r7, #28]
 8005d2e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d30:	69b9      	ldr	r1, [r7, #24]
 8005d32:	69fa      	ldr	r2, [r7, #28]
 8005d34:	e841 2300 	strex	r3, r2, [r1]
 8005d38:	617b      	str	r3, [r7, #20]
   return(result);
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d1e3      	bne.n	8005d08 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2202      	movs	r2, #2
 8005d44:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005d46:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005d4a:	4619      	mov	r1, r3
 8005d4c:	6878      	ldr	r0, [r7, #4]
 8005d4e:	f000 f847 	bl	8005de0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005d52:	e023      	b.n	8005d9c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005d54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d009      	beq.n	8005d74 <HAL_UART_IRQHandler+0x524>
 8005d60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d003      	beq.n	8005d74 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	f000 f910 	bl	8005f92 <UART_Transmit_IT>
    return;
 8005d72:	e014      	b.n	8005d9e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005d74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d00e      	beq.n	8005d9e <HAL_UART_IRQHandler+0x54e>
 8005d80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d008      	beq.n	8005d9e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f000 f950 	bl	8006032 <UART_EndTransmit_IT>
    return;
 8005d92:	e004      	b.n	8005d9e <HAL_UART_IRQHandler+0x54e>
    return;
 8005d94:	bf00      	nop
 8005d96:	e002      	b.n	8005d9e <HAL_UART_IRQHandler+0x54e>
      return;
 8005d98:	bf00      	nop
 8005d9a:	e000      	b.n	8005d9e <HAL_UART_IRQHandler+0x54e>
      return;
 8005d9c:	bf00      	nop
  }
}
 8005d9e:	37e8      	adds	r7, #232	@ 0xe8
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}

08005da4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b083      	sub	sp, #12
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005dac:	bf00      	nop
 8005dae:	370c      	adds	r7, #12
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr

08005db8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b083      	sub	sp, #12
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005dc0:	bf00      	nop
 8005dc2:	370c      	adds	r7, #12
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr

08005dcc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b083      	sub	sp, #12
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005dd4:	bf00      	nop
 8005dd6:	370c      	adds	r7, #12
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dde:	4770      	bx	lr

08005de0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b083      	sub	sp, #12
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
 8005de8:	460b      	mov	r3, r1
 8005dea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005dec:	bf00      	nop
 8005dee:	370c      	adds	r7, #12
 8005df0:	46bd      	mov	sp, r7
 8005df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df6:	4770      	bx	lr

08005df8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b086      	sub	sp, #24
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	60f8      	str	r0, [r7, #12]
 8005e00:	60b9      	str	r1, [r7, #8]
 8005e02:	603b      	str	r3, [r7, #0]
 8005e04:	4613      	mov	r3, r2
 8005e06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e08:	e03b      	b.n	8005e82 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e0a:	6a3b      	ldr	r3, [r7, #32]
 8005e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e10:	d037      	beq.n	8005e82 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e12:	f7fc fdf1 	bl	80029f8 <HAL_GetTick>
 8005e16:	4602      	mov	r2, r0
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	1ad3      	subs	r3, r2, r3
 8005e1c:	6a3a      	ldr	r2, [r7, #32]
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	d302      	bcc.n	8005e28 <UART_WaitOnFlagUntilTimeout+0x30>
 8005e22:	6a3b      	ldr	r3, [r7, #32]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d101      	bne.n	8005e2c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e28:	2303      	movs	r3, #3
 8005e2a:	e03a      	b.n	8005ea2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	f003 0304 	and.w	r3, r3, #4
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d023      	beq.n	8005e82 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	2b80      	cmp	r3, #128	@ 0x80
 8005e3e:	d020      	beq.n	8005e82 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	2b40      	cmp	r3, #64	@ 0x40
 8005e44:	d01d      	beq.n	8005e82 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f003 0308 	and.w	r3, r3, #8
 8005e50:	2b08      	cmp	r3, #8
 8005e52:	d116      	bne.n	8005e82 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005e54:	2300      	movs	r3, #0
 8005e56:	617b      	str	r3, [r7, #20]
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	617b      	str	r3, [r7, #20]
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	617b      	str	r3, [r7, #20]
 8005e68:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e6a:	68f8      	ldr	r0, [r7, #12]
 8005e6c:	f000 f81d 	bl	8005eaa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2208      	movs	r2, #8
 8005e74:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e00f      	b.n	8005ea2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681a      	ldr	r2, [r3, #0]
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	4013      	ands	r3, r2
 8005e8c:	68ba      	ldr	r2, [r7, #8]
 8005e8e:	429a      	cmp	r2, r3
 8005e90:	bf0c      	ite	eq
 8005e92:	2301      	moveq	r3, #1
 8005e94:	2300      	movne	r3, #0
 8005e96:	b2db      	uxtb	r3, r3
 8005e98:	461a      	mov	r2, r3
 8005e9a:	79fb      	ldrb	r3, [r7, #7]
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	d0b4      	beq.n	8005e0a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ea0:	2300      	movs	r3, #0
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3718      	adds	r7, #24
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}

08005eaa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005eaa:	b480      	push	{r7}
 8005eac:	b095      	sub	sp, #84	@ 0x54
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	330c      	adds	r3, #12
 8005eb8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ebc:	e853 3f00 	ldrex	r3, [r3]
 8005ec0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ec4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ec8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	330c      	adds	r3, #12
 8005ed0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005ed2:	643a      	str	r2, [r7, #64]	@ 0x40
 8005ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ed6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005ed8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005eda:	e841 2300 	strex	r3, r2, [r1]
 8005ede:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d1e5      	bne.n	8005eb2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	3314      	adds	r3, #20
 8005eec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eee:	6a3b      	ldr	r3, [r7, #32]
 8005ef0:	e853 3f00 	ldrex	r3, [r3]
 8005ef4:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ef6:	69fb      	ldr	r3, [r7, #28]
 8005ef8:	f023 0301 	bic.w	r3, r3, #1
 8005efc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	3314      	adds	r3, #20
 8005f04:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f06:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f08:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f0e:	e841 2300 	strex	r3, r2, [r1]
 8005f12:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d1e5      	bne.n	8005ee6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f1e:	2b01      	cmp	r3, #1
 8005f20:	d119      	bne.n	8005f56 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	330c      	adds	r3, #12
 8005f28:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	e853 3f00 	ldrex	r3, [r3]
 8005f30:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	f023 0310 	bic.w	r3, r3, #16
 8005f38:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	330c      	adds	r3, #12
 8005f40:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f42:	61ba      	str	r2, [r7, #24]
 8005f44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f46:	6979      	ldr	r1, [r7, #20]
 8005f48:	69ba      	ldr	r2, [r7, #24]
 8005f4a:	e841 2300 	strex	r3, r2, [r1]
 8005f4e:	613b      	str	r3, [r7, #16]
   return(result);
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d1e5      	bne.n	8005f22 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2220      	movs	r2, #32
 8005f5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2200      	movs	r2, #0
 8005f62:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005f64:	bf00      	nop
 8005f66:	3754      	adds	r7, #84	@ 0x54
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6e:	4770      	bx	lr

08005f70 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b084      	sub	sp, #16
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f7c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2200      	movs	r2, #0
 8005f82:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005f84:	68f8      	ldr	r0, [r7, #12]
 8005f86:	f7ff ff21 	bl	8005dcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f8a:	bf00      	nop
 8005f8c:	3710      	adds	r7, #16
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}

08005f92 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005f92:	b480      	push	{r7}
 8005f94:	b085      	sub	sp, #20
 8005f96:	af00      	add	r7, sp, #0
 8005f98:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fa0:	b2db      	uxtb	r3, r3
 8005fa2:	2b21      	cmp	r3, #33	@ 0x21
 8005fa4:	d13e      	bne.n	8006024 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fae:	d114      	bne.n	8005fda <UART_Transmit_IT+0x48>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	691b      	ldr	r3, [r3, #16]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d110      	bne.n	8005fda <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6a1b      	ldr	r3, [r3, #32]
 8005fbc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	881b      	ldrh	r3, [r3, #0]
 8005fc2:	461a      	mov	r2, r3
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fcc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6a1b      	ldr	r3, [r3, #32]
 8005fd2:	1c9a      	adds	r2, r3, #2
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	621a      	str	r2, [r3, #32]
 8005fd8:	e008      	b.n	8005fec <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6a1b      	ldr	r3, [r3, #32]
 8005fde:	1c59      	adds	r1, r3, #1
 8005fe0:	687a      	ldr	r2, [r7, #4]
 8005fe2:	6211      	str	r1, [r2, #32]
 8005fe4:	781a      	ldrb	r2, [r3, #0]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005ff0:	b29b      	uxth	r3, r3
 8005ff2:	3b01      	subs	r3, #1
 8005ff4:	b29b      	uxth	r3, r3
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	4619      	mov	r1, r3
 8005ffa:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d10f      	bne.n	8006020 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	68da      	ldr	r2, [r3, #12]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800600e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	68da      	ldr	r2, [r3, #12]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800601e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006020:	2300      	movs	r3, #0
 8006022:	e000      	b.n	8006026 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006024:	2302      	movs	r3, #2
  }
}
 8006026:	4618      	mov	r0, r3
 8006028:	3714      	adds	r7, #20
 800602a:	46bd      	mov	sp, r7
 800602c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006030:	4770      	bx	lr

08006032 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006032:	b580      	push	{r7, lr}
 8006034:	b082      	sub	sp, #8
 8006036:	af00      	add	r7, sp, #0
 8006038:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	68da      	ldr	r2, [r3, #12]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006048:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2220      	movs	r2, #32
 800604e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f7ff fea6 	bl	8005da4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006058:	2300      	movs	r3, #0
}
 800605a:	4618      	mov	r0, r3
 800605c:	3708      	adds	r7, #8
 800605e:	46bd      	mov	sp, r7
 8006060:	bd80      	pop	{r7, pc}

08006062 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006062:	b580      	push	{r7, lr}
 8006064:	b08c      	sub	sp, #48	@ 0x30
 8006066:	af00      	add	r7, sp, #0
 8006068:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800606a:	2300      	movs	r3, #0
 800606c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800606e:	2300      	movs	r3, #0
 8006070:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006078:	b2db      	uxtb	r3, r3
 800607a:	2b22      	cmp	r3, #34	@ 0x22
 800607c:	f040 80aa 	bne.w	80061d4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	689b      	ldr	r3, [r3, #8]
 8006084:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006088:	d115      	bne.n	80060b6 <UART_Receive_IT+0x54>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	691b      	ldr	r3, [r3, #16]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d111      	bne.n	80060b6 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006096:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	b29b      	uxth	r3, r3
 80060a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060a4:	b29a      	uxth	r2, r3
 80060a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060a8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ae:	1c9a      	adds	r2, r3, #2
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	629a      	str	r2, [r3, #40]	@ 0x28
 80060b4:	e024      	b.n	8006100 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060c4:	d007      	beq.n	80060d6 <UART_Receive_IT+0x74>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	689b      	ldr	r3, [r3, #8]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d10a      	bne.n	80060e4 <UART_Receive_IT+0x82>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	691b      	ldr	r3, [r3, #16]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d106      	bne.n	80060e4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	b2da      	uxtb	r2, r3
 80060de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060e0:	701a      	strb	r2, [r3, #0]
 80060e2:	e008      	b.n	80060f6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	b2db      	uxtb	r3, r3
 80060ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060f0:	b2da      	uxtb	r2, r3
 80060f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060f4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060fa:	1c5a      	adds	r2, r3, #1
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006104:	b29b      	uxth	r3, r3
 8006106:	3b01      	subs	r3, #1
 8006108:	b29b      	uxth	r3, r3
 800610a:	687a      	ldr	r2, [r7, #4]
 800610c:	4619      	mov	r1, r3
 800610e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006110:	2b00      	cmp	r3, #0
 8006112:	d15d      	bne.n	80061d0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	68da      	ldr	r2, [r3, #12]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f022 0220 	bic.w	r2, r2, #32
 8006122:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	68da      	ldr	r2, [r3, #12]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006132:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	695a      	ldr	r2, [r3, #20]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f022 0201 	bic.w	r2, r2, #1
 8006142:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2220      	movs	r2, #32
 8006148:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2200      	movs	r2, #0
 8006150:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006156:	2b01      	cmp	r3, #1
 8006158:	d135      	bne.n	80061c6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2200      	movs	r2, #0
 800615e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	330c      	adds	r3, #12
 8006166:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	e853 3f00 	ldrex	r3, [r3]
 800616e:	613b      	str	r3, [r7, #16]
   return(result);
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	f023 0310 	bic.w	r3, r3, #16
 8006176:	627b      	str	r3, [r7, #36]	@ 0x24
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	330c      	adds	r3, #12
 800617e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006180:	623a      	str	r2, [r7, #32]
 8006182:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006184:	69f9      	ldr	r1, [r7, #28]
 8006186:	6a3a      	ldr	r2, [r7, #32]
 8006188:	e841 2300 	strex	r3, r2, [r1]
 800618c:	61bb      	str	r3, [r7, #24]
   return(result);
 800618e:	69bb      	ldr	r3, [r7, #24]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d1e5      	bne.n	8006160 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f003 0310 	and.w	r3, r3, #16
 800619e:	2b10      	cmp	r3, #16
 80061a0:	d10a      	bne.n	80061b8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80061a2:	2300      	movs	r3, #0
 80061a4:	60fb      	str	r3, [r7, #12]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	60fb      	str	r3, [r7, #12]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	60fb      	str	r3, [r7, #12]
 80061b6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80061bc:	4619      	mov	r1, r3
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f7ff fe0e 	bl	8005de0 <HAL_UARTEx_RxEventCallback>
 80061c4:	e002      	b.n	80061cc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f7ff fdf6 	bl	8005db8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80061cc:	2300      	movs	r3, #0
 80061ce:	e002      	b.n	80061d6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80061d0:	2300      	movs	r3, #0
 80061d2:	e000      	b.n	80061d6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80061d4:	2302      	movs	r3, #2
  }
}
 80061d6:	4618      	mov	r0, r3
 80061d8:	3730      	adds	r7, #48	@ 0x30
 80061da:	46bd      	mov	sp, r7
 80061dc:	bd80      	pop	{r7, pc}
	...

080061e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061e4:	b0c0      	sub	sp, #256	@ 0x100
 80061e6:	af00      	add	r7, sp, #0
 80061e8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	691b      	ldr	r3, [r3, #16]
 80061f4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80061f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061fc:	68d9      	ldr	r1, [r3, #12]
 80061fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006202:	681a      	ldr	r2, [r3, #0]
 8006204:	ea40 0301 	orr.w	r3, r0, r1
 8006208:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800620a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800620e:	689a      	ldr	r2, [r3, #8]
 8006210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006214:	691b      	ldr	r3, [r3, #16]
 8006216:	431a      	orrs	r2, r3
 8006218:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800621c:	695b      	ldr	r3, [r3, #20]
 800621e:	431a      	orrs	r2, r3
 8006220:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006224:	69db      	ldr	r3, [r3, #28]
 8006226:	4313      	orrs	r3, r2
 8006228:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800622c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	68db      	ldr	r3, [r3, #12]
 8006234:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006238:	f021 010c 	bic.w	r1, r1, #12
 800623c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006240:	681a      	ldr	r2, [r3, #0]
 8006242:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006246:	430b      	orrs	r3, r1
 8006248:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800624a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	695b      	ldr	r3, [r3, #20]
 8006252:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006256:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800625a:	6999      	ldr	r1, [r3, #24]
 800625c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006260:	681a      	ldr	r2, [r3, #0]
 8006262:	ea40 0301 	orr.w	r3, r0, r1
 8006266:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800626c:	681a      	ldr	r2, [r3, #0]
 800626e:	4b8f      	ldr	r3, [pc, #572]	@ (80064ac <UART_SetConfig+0x2cc>)
 8006270:	429a      	cmp	r2, r3
 8006272:	d005      	beq.n	8006280 <UART_SetConfig+0xa0>
 8006274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	4b8d      	ldr	r3, [pc, #564]	@ (80064b0 <UART_SetConfig+0x2d0>)
 800627c:	429a      	cmp	r2, r3
 800627e:	d104      	bne.n	800628a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006280:	f7fe fb6a 	bl	8004958 <HAL_RCC_GetPCLK2Freq>
 8006284:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006288:	e003      	b.n	8006292 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800628a:	f7fe fb51 	bl	8004930 <HAL_RCC_GetPCLK1Freq>
 800628e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006296:	69db      	ldr	r3, [r3, #28]
 8006298:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800629c:	f040 810c 	bne.w	80064b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80062a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062a4:	2200      	movs	r2, #0
 80062a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80062aa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80062ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80062b2:	4622      	mov	r2, r4
 80062b4:	462b      	mov	r3, r5
 80062b6:	1891      	adds	r1, r2, r2
 80062b8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80062ba:	415b      	adcs	r3, r3
 80062bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80062be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80062c2:	4621      	mov	r1, r4
 80062c4:	eb12 0801 	adds.w	r8, r2, r1
 80062c8:	4629      	mov	r1, r5
 80062ca:	eb43 0901 	adc.w	r9, r3, r1
 80062ce:	f04f 0200 	mov.w	r2, #0
 80062d2:	f04f 0300 	mov.w	r3, #0
 80062d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80062da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80062de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80062e2:	4690      	mov	r8, r2
 80062e4:	4699      	mov	r9, r3
 80062e6:	4623      	mov	r3, r4
 80062e8:	eb18 0303 	adds.w	r3, r8, r3
 80062ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80062f0:	462b      	mov	r3, r5
 80062f2:	eb49 0303 	adc.w	r3, r9, r3
 80062f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80062fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062fe:	685b      	ldr	r3, [r3, #4]
 8006300:	2200      	movs	r2, #0
 8006302:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006306:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800630a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800630e:	460b      	mov	r3, r1
 8006310:	18db      	adds	r3, r3, r3
 8006312:	653b      	str	r3, [r7, #80]	@ 0x50
 8006314:	4613      	mov	r3, r2
 8006316:	eb42 0303 	adc.w	r3, r2, r3
 800631a:	657b      	str	r3, [r7, #84]	@ 0x54
 800631c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006320:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006324:	f7fa fab2 	bl	800088c <__aeabi_uldivmod>
 8006328:	4602      	mov	r2, r0
 800632a:	460b      	mov	r3, r1
 800632c:	4b61      	ldr	r3, [pc, #388]	@ (80064b4 <UART_SetConfig+0x2d4>)
 800632e:	fba3 2302 	umull	r2, r3, r3, r2
 8006332:	095b      	lsrs	r3, r3, #5
 8006334:	011c      	lsls	r4, r3, #4
 8006336:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800633a:	2200      	movs	r2, #0
 800633c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006340:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006344:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006348:	4642      	mov	r2, r8
 800634a:	464b      	mov	r3, r9
 800634c:	1891      	adds	r1, r2, r2
 800634e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006350:	415b      	adcs	r3, r3
 8006352:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006354:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006358:	4641      	mov	r1, r8
 800635a:	eb12 0a01 	adds.w	sl, r2, r1
 800635e:	4649      	mov	r1, r9
 8006360:	eb43 0b01 	adc.w	fp, r3, r1
 8006364:	f04f 0200 	mov.w	r2, #0
 8006368:	f04f 0300 	mov.w	r3, #0
 800636c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006370:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006374:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006378:	4692      	mov	sl, r2
 800637a:	469b      	mov	fp, r3
 800637c:	4643      	mov	r3, r8
 800637e:	eb1a 0303 	adds.w	r3, sl, r3
 8006382:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006386:	464b      	mov	r3, r9
 8006388:	eb4b 0303 	adc.w	r3, fp, r3
 800638c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	2200      	movs	r2, #0
 8006398:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800639c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80063a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80063a4:	460b      	mov	r3, r1
 80063a6:	18db      	adds	r3, r3, r3
 80063a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80063aa:	4613      	mov	r3, r2
 80063ac:	eb42 0303 	adc.w	r3, r2, r3
 80063b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80063b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80063b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80063ba:	f7fa fa67 	bl	800088c <__aeabi_uldivmod>
 80063be:	4602      	mov	r2, r0
 80063c0:	460b      	mov	r3, r1
 80063c2:	4611      	mov	r1, r2
 80063c4:	4b3b      	ldr	r3, [pc, #236]	@ (80064b4 <UART_SetConfig+0x2d4>)
 80063c6:	fba3 2301 	umull	r2, r3, r3, r1
 80063ca:	095b      	lsrs	r3, r3, #5
 80063cc:	2264      	movs	r2, #100	@ 0x64
 80063ce:	fb02 f303 	mul.w	r3, r2, r3
 80063d2:	1acb      	subs	r3, r1, r3
 80063d4:	00db      	lsls	r3, r3, #3
 80063d6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80063da:	4b36      	ldr	r3, [pc, #216]	@ (80064b4 <UART_SetConfig+0x2d4>)
 80063dc:	fba3 2302 	umull	r2, r3, r3, r2
 80063e0:	095b      	lsrs	r3, r3, #5
 80063e2:	005b      	lsls	r3, r3, #1
 80063e4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80063e8:	441c      	add	r4, r3
 80063ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063ee:	2200      	movs	r2, #0
 80063f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80063f4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80063f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80063fc:	4642      	mov	r2, r8
 80063fe:	464b      	mov	r3, r9
 8006400:	1891      	adds	r1, r2, r2
 8006402:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006404:	415b      	adcs	r3, r3
 8006406:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006408:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800640c:	4641      	mov	r1, r8
 800640e:	1851      	adds	r1, r2, r1
 8006410:	6339      	str	r1, [r7, #48]	@ 0x30
 8006412:	4649      	mov	r1, r9
 8006414:	414b      	adcs	r3, r1
 8006416:	637b      	str	r3, [r7, #52]	@ 0x34
 8006418:	f04f 0200 	mov.w	r2, #0
 800641c:	f04f 0300 	mov.w	r3, #0
 8006420:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006424:	4659      	mov	r1, fp
 8006426:	00cb      	lsls	r3, r1, #3
 8006428:	4651      	mov	r1, sl
 800642a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800642e:	4651      	mov	r1, sl
 8006430:	00ca      	lsls	r2, r1, #3
 8006432:	4610      	mov	r0, r2
 8006434:	4619      	mov	r1, r3
 8006436:	4603      	mov	r3, r0
 8006438:	4642      	mov	r2, r8
 800643a:	189b      	adds	r3, r3, r2
 800643c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006440:	464b      	mov	r3, r9
 8006442:	460a      	mov	r2, r1
 8006444:	eb42 0303 	adc.w	r3, r2, r3
 8006448:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800644c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	2200      	movs	r2, #0
 8006454:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006458:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800645c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006460:	460b      	mov	r3, r1
 8006462:	18db      	adds	r3, r3, r3
 8006464:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006466:	4613      	mov	r3, r2
 8006468:	eb42 0303 	adc.w	r3, r2, r3
 800646c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800646e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006472:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006476:	f7fa fa09 	bl	800088c <__aeabi_uldivmod>
 800647a:	4602      	mov	r2, r0
 800647c:	460b      	mov	r3, r1
 800647e:	4b0d      	ldr	r3, [pc, #52]	@ (80064b4 <UART_SetConfig+0x2d4>)
 8006480:	fba3 1302 	umull	r1, r3, r3, r2
 8006484:	095b      	lsrs	r3, r3, #5
 8006486:	2164      	movs	r1, #100	@ 0x64
 8006488:	fb01 f303 	mul.w	r3, r1, r3
 800648c:	1ad3      	subs	r3, r2, r3
 800648e:	00db      	lsls	r3, r3, #3
 8006490:	3332      	adds	r3, #50	@ 0x32
 8006492:	4a08      	ldr	r2, [pc, #32]	@ (80064b4 <UART_SetConfig+0x2d4>)
 8006494:	fba2 2303 	umull	r2, r3, r2, r3
 8006498:	095b      	lsrs	r3, r3, #5
 800649a:	f003 0207 	and.w	r2, r3, #7
 800649e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4422      	add	r2, r4
 80064a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80064a8:	e106      	b.n	80066b8 <UART_SetConfig+0x4d8>
 80064aa:	bf00      	nop
 80064ac:	40011000 	.word	0x40011000
 80064b0:	40011400 	.word	0x40011400
 80064b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80064b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064bc:	2200      	movs	r2, #0
 80064be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80064c2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80064c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80064ca:	4642      	mov	r2, r8
 80064cc:	464b      	mov	r3, r9
 80064ce:	1891      	adds	r1, r2, r2
 80064d0:	6239      	str	r1, [r7, #32]
 80064d2:	415b      	adcs	r3, r3
 80064d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80064d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80064da:	4641      	mov	r1, r8
 80064dc:	1854      	adds	r4, r2, r1
 80064de:	4649      	mov	r1, r9
 80064e0:	eb43 0501 	adc.w	r5, r3, r1
 80064e4:	f04f 0200 	mov.w	r2, #0
 80064e8:	f04f 0300 	mov.w	r3, #0
 80064ec:	00eb      	lsls	r3, r5, #3
 80064ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80064f2:	00e2      	lsls	r2, r4, #3
 80064f4:	4614      	mov	r4, r2
 80064f6:	461d      	mov	r5, r3
 80064f8:	4643      	mov	r3, r8
 80064fa:	18e3      	adds	r3, r4, r3
 80064fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006500:	464b      	mov	r3, r9
 8006502:	eb45 0303 	adc.w	r3, r5, r3
 8006506:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800650a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	2200      	movs	r2, #0
 8006512:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006516:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800651a:	f04f 0200 	mov.w	r2, #0
 800651e:	f04f 0300 	mov.w	r3, #0
 8006522:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006526:	4629      	mov	r1, r5
 8006528:	008b      	lsls	r3, r1, #2
 800652a:	4621      	mov	r1, r4
 800652c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006530:	4621      	mov	r1, r4
 8006532:	008a      	lsls	r2, r1, #2
 8006534:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006538:	f7fa f9a8 	bl	800088c <__aeabi_uldivmod>
 800653c:	4602      	mov	r2, r0
 800653e:	460b      	mov	r3, r1
 8006540:	4b60      	ldr	r3, [pc, #384]	@ (80066c4 <UART_SetConfig+0x4e4>)
 8006542:	fba3 2302 	umull	r2, r3, r3, r2
 8006546:	095b      	lsrs	r3, r3, #5
 8006548:	011c      	lsls	r4, r3, #4
 800654a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800654e:	2200      	movs	r2, #0
 8006550:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006554:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006558:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800655c:	4642      	mov	r2, r8
 800655e:	464b      	mov	r3, r9
 8006560:	1891      	adds	r1, r2, r2
 8006562:	61b9      	str	r1, [r7, #24]
 8006564:	415b      	adcs	r3, r3
 8006566:	61fb      	str	r3, [r7, #28]
 8006568:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800656c:	4641      	mov	r1, r8
 800656e:	1851      	adds	r1, r2, r1
 8006570:	6139      	str	r1, [r7, #16]
 8006572:	4649      	mov	r1, r9
 8006574:	414b      	adcs	r3, r1
 8006576:	617b      	str	r3, [r7, #20]
 8006578:	f04f 0200 	mov.w	r2, #0
 800657c:	f04f 0300 	mov.w	r3, #0
 8006580:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006584:	4659      	mov	r1, fp
 8006586:	00cb      	lsls	r3, r1, #3
 8006588:	4651      	mov	r1, sl
 800658a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800658e:	4651      	mov	r1, sl
 8006590:	00ca      	lsls	r2, r1, #3
 8006592:	4610      	mov	r0, r2
 8006594:	4619      	mov	r1, r3
 8006596:	4603      	mov	r3, r0
 8006598:	4642      	mov	r2, r8
 800659a:	189b      	adds	r3, r3, r2
 800659c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80065a0:	464b      	mov	r3, r9
 80065a2:	460a      	mov	r2, r1
 80065a4:	eb42 0303 	adc.w	r3, r2, r3
 80065a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80065ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	2200      	movs	r2, #0
 80065b4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80065b6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80065b8:	f04f 0200 	mov.w	r2, #0
 80065bc:	f04f 0300 	mov.w	r3, #0
 80065c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80065c4:	4649      	mov	r1, r9
 80065c6:	008b      	lsls	r3, r1, #2
 80065c8:	4641      	mov	r1, r8
 80065ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80065ce:	4641      	mov	r1, r8
 80065d0:	008a      	lsls	r2, r1, #2
 80065d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80065d6:	f7fa f959 	bl	800088c <__aeabi_uldivmod>
 80065da:	4602      	mov	r2, r0
 80065dc:	460b      	mov	r3, r1
 80065de:	4611      	mov	r1, r2
 80065e0:	4b38      	ldr	r3, [pc, #224]	@ (80066c4 <UART_SetConfig+0x4e4>)
 80065e2:	fba3 2301 	umull	r2, r3, r3, r1
 80065e6:	095b      	lsrs	r3, r3, #5
 80065e8:	2264      	movs	r2, #100	@ 0x64
 80065ea:	fb02 f303 	mul.w	r3, r2, r3
 80065ee:	1acb      	subs	r3, r1, r3
 80065f0:	011b      	lsls	r3, r3, #4
 80065f2:	3332      	adds	r3, #50	@ 0x32
 80065f4:	4a33      	ldr	r2, [pc, #204]	@ (80066c4 <UART_SetConfig+0x4e4>)
 80065f6:	fba2 2303 	umull	r2, r3, r2, r3
 80065fa:	095b      	lsrs	r3, r3, #5
 80065fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006600:	441c      	add	r4, r3
 8006602:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006606:	2200      	movs	r2, #0
 8006608:	673b      	str	r3, [r7, #112]	@ 0x70
 800660a:	677a      	str	r2, [r7, #116]	@ 0x74
 800660c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006610:	4642      	mov	r2, r8
 8006612:	464b      	mov	r3, r9
 8006614:	1891      	adds	r1, r2, r2
 8006616:	60b9      	str	r1, [r7, #8]
 8006618:	415b      	adcs	r3, r3
 800661a:	60fb      	str	r3, [r7, #12]
 800661c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006620:	4641      	mov	r1, r8
 8006622:	1851      	adds	r1, r2, r1
 8006624:	6039      	str	r1, [r7, #0]
 8006626:	4649      	mov	r1, r9
 8006628:	414b      	adcs	r3, r1
 800662a:	607b      	str	r3, [r7, #4]
 800662c:	f04f 0200 	mov.w	r2, #0
 8006630:	f04f 0300 	mov.w	r3, #0
 8006634:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006638:	4659      	mov	r1, fp
 800663a:	00cb      	lsls	r3, r1, #3
 800663c:	4651      	mov	r1, sl
 800663e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006642:	4651      	mov	r1, sl
 8006644:	00ca      	lsls	r2, r1, #3
 8006646:	4610      	mov	r0, r2
 8006648:	4619      	mov	r1, r3
 800664a:	4603      	mov	r3, r0
 800664c:	4642      	mov	r2, r8
 800664e:	189b      	adds	r3, r3, r2
 8006650:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006652:	464b      	mov	r3, r9
 8006654:	460a      	mov	r2, r1
 8006656:	eb42 0303 	adc.w	r3, r2, r3
 800665a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800665c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	2200      	movs	r2, #0
 8006664:	663b      	str	r3, [r7, #96]	@ 0x60
 8006666:	667a      	str	r2, [r7, #100]	@ 0x64
 8006668:	f04f 0200 	mov.w	r2, #0
 800666c:	f04f 0300 	mov.w	r3, #0
 8006670:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006674:	4649      	mov	r1, r9
 8006676:	008b      	lsls	r3, r1, #2
 8006678:	4641      	mov	r1, r8
 800667a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800667e:	4641      	mov	r1, r8
 8006680:	008a      	lsls	r2, r1, #2
 8006682:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006686:	f7fa f901 	bl	800088c <__aeabi_uldivmod>
 800668a:	4602      	mov	r2, r0
 800668c:	460b      	mov	r3, r1
 800668e:	4b0d      	ldr	r3, [pc, #52]	@ (80066c4 <UART_SetConfig+0x4e4>)
 8006690:	fba3 1302 	umull	r1, r3, r3, r2
 8006694:	095b      	lsrs	r3, r3, #5
 8006696:	2164      	movs	r1, #100	@ 0x64
 8006698:	fb01 f303 	mul.w	r3, r1, r3
 800669c:	1ad3      	subs	r3, r2, r3
 800669e:	011b      	lsls	r3, r3, #4
 80066a0:	3332      	adds	r3, #50	@ 0x32
 80066a2:	4a08      	ldr	r2, [pc, #32]	@ (80066c4 <UART_SetConfig+0x4e4>)
 80066a4:	fba2 2303 	umull	r2, r3, r2, r3
 80066a8:	095b      	lsrs	r3, r3, #5
 80066aa:	f003 020f 	and.w	r2, r3, #15
 80066ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4422      	add	r2, r4
 80066b6:	609a      	str	r2, [r3, #8]
}
 80066b8:	bf00      	nop
 80066ba:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80066be:	46bd      	mov	sp, r7
 80066c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80066c4:	51eb851f 	.word	0x51eb851f

080066c8 <siprintf>:
 80066c8:	b40e      	push	{r1, r2, r3}
 80066ca:	b510      	push	{r4, lr}
 80066cc:	b09d      	sub	sp, #116	@ 0x74
 80066ce:	ab1f      	add	r3, sp, #124	@ 0x7c
 80066d0:	9002      	str	r0, [sp, #8]
 80066d2:	9006      	str	r0, [sp, #24]
 80066d4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80066d8:	480a      	ldr	r0, [pc, #40]	@ (8006704 <siprintf+0x3c>)
 80066da:	9107      	str	r1, [sp, #28]
 80066dc:	9104      	str	r1, [sp, #16]
 80066de:	490a      	ldr	r1, [pc, #40]	@ (8006708 <siprintf+0x40>)
 80066e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80066e4:	9105      	str	r1, [sp, #20]
 80066e6:	2400      	movs	r4, #0
 80066e8:	a902      	add	r1, sp, #8
 80066ea:	6800      	ldr	r0, [r0, #0]
 80066ec:	9301      	str	r3, [sp, #4]
 80066ee:	941b      	str	r4, [sp, #108]	@ 0x6c
 80066f0:	f000 f994 	bl	8006a1c <_svfiprintf_r>
 80066f4:	9b02      	ldr	r3, [sp, #8]
 80066f6:	701c      	strb	r4, [r3, #0]
 80066f8:	b01d      	add	sp, #116	@ 0x74
 80066fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066fe:	b003      	add	sp, #12
 8006700:	4770      	bx	lr
 8006702:	bf00      	nop
 8006704:	20000014 	.word	0x20000014
 8006708:	ffff0208 	.word	0xffff0208

0800670c <memset>:
 800670c:	4402      	add	r2, r0
 800670e:	4603      	mov	r3, r0
 8006710:	4293      	cmp	r3, r2
 8006712:	d100      	bne.n	8006716 <memset+0xa>
 8006714:	4770      	bx	lr
 8006716:	f803 1b01 	strb.w	r1, [r3], #1
 800671a:	e7f9      	b.n	8006710 <memset+0x4>

0800671c <__errno>:
 800671c:	4b01      	ldr	r3, [pc, #4]	@ (8006724 <__errno+0x8>)
 800671e:	6818      	ldr	r0, [r3, #0]
 8006720:	4770      	bx	lr
 8006722:	bf00      	nop
 8006724:	20000014 	.word	0x20000014

08006728 <__libc_init_array>:
 8006728:	b570      	push	{r4, r5, r6, lr}
 800672a:	4d0d      	ldr	r5, [pc, #52]	@ (8006760 <__libc_init_array+0x38>)
 800672c:	4c0d      	ldr	r4, [pc, #52]	@ (8006764 <__libc_init_array+0x3c>)
 800672e:	1b64      	subs	r4, r4, r5
 8006730:	10a4      	asrs	r4, r4, #2
 8006732:	2600      	movs	r6, #0
 8006734:	42a6      	cmp	r6, r4
 8006736:	d109      	bne.n	800674c <__libc_init_array+0x24>
 8006738:	4d0b      	ldr	r5, [pc, #44]	@ (8006768 <__libc_init_array+0x40>)
 800673a:	4c0c      	ldr	r4, [pc, #48]	@ (800676c <__libc_init_array+0x44>)
 800673c:	f000 fc64 	bl	8007008 <_init>
 8006740:	1b64      	subs	r4, r4, r5
 8006742:	10a4      	asrs	r4, r4, #2
 8006744:	2600      	movs	r6, #0
 8006746:	42a6      	cmp	r6, r4
 8006748:	d105      	bne.n	8006756 <__libc_init_array+0x2e>
 800674a:	bd70      	pop	{r4, r5, r6, pc}
 800674c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006750:	4798      	blx	r3
 8006752:	3601      	adds	r6, #1
 8006754:	e7ee      	b.n	8006734 <__libc_init_array+0xc>
 8006756:	f855 3b04 	ldr.w	r3, [r5], #4
 800675a:	4798      	blx	r3
 800675c:	3601      	adds	r6, #1
 800675e:	e7f2      	b.n	8006746 <__libc_init_array+0x1e>
 8006760:	08007084 	.word	0x08007084
 8006764:	08007084 	.word	0x08007084
 8006768:	08007084 	.word	0x08007084
 800676c:	08007088 	.word	0x08007088

08006770 <__retarget_lock_acquire_recursive>:
 8006770:	4770      	bx	lr

08006772 <__retarget_lock_release_recursive>:
 8006772:	4770      	bx	lr

08006774 <_free_r>:
 8006774:	b538      	push	{r3, r4, r5, lr}
 8006776:	4605      	mov	r5, r0
 8006778:	2900      	cmp	r1, #0
 800677a:	d041      	beq.n	8006800 <_free_r+0x8c>
 800677c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006780:	1f0c      	subs	r4, r1, #4
 8006782:	2b00      	cmp	r3, #0
 8006784:	bfb8      	it	lt
 8006786:	18e4      	addlt	r4, r4, r3
 8006788:	f000 f8e0 	bl	800694c <__malloc_lock>
 800678c:	4a1d      	ldr	r2, [pc, #116]	@ (8006804 <_free_r+0x90>)
 800678e:	6813      	ldr	r3, [r2, #0]
 8006790:	b933      	cbnz	r3, 80067a0 <_free_r+0x2c>
 8006792:	6063      	str	r3, [r4, #4]
 8006794:	6014      	str	r4, [r2, #0]
 8006796:	4628      	mov	r0, r5
 8006798:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800679c:	f000 b8dc 	b.w	8006958 <__malloc_unlock>
 80067a0:	42a3      	cmp	r3, r4
 80067a2:	d908      	bls.n	80067b6 <_free_r+0x42>
 80067a4:	6820      	ldr	r0, [r4, #0]
 80067a6:	1821      	adds	r1, r4, r0
 80067a8:	428b      	cmp	r3, r1
 80067aa:	bf01      	itttt	eq
 80067ac:	6819      	ldreq	r1, [r3, #0]
 80067ae:	685b      	ldreq	r3, [r3, #4]
 80067b0:	1809      	addeq	r1, r1, r0
 80067b2:	6021      	streq	r1, [r4, #0]
 80067b4:	e7ed      	b.n	8006792 <_free_r+0x1e>
 80067b6:	461a      	mov	r2, r3
 80067b8:	685b      	ldr	r3, [r3, #4]
 80067ba:	b10b      	cbz	r3, 80067c0 <_free_r+0x4c>
 80067bc:	42a3      	cmp	r3, r4
 80067be:	d9fa      	bls.n	80067b6 <_free_r+0x42>
 80067c0:	6811      	ldr	r1, [r2, #0]
 80067c2:	1850      	adds	r0, r2, r1
 80067c4:	42a0      	cmp	r0, r4
 80067c6:	d10b      	bne.n	80067e0 <_free_r+0x6c>
 80067c8:	6820      	ldr	r0, [r4, #0]
 80067ca:	4401      	add	r1, r0
 80067cc:	1850      	adds	r0, r2, r1
 80067ce:	4283      	cmp	r3, r0
 80067d0:	6011      	str	r1, [r2, #0]
 80067d2:	d1e0      	bne.n	8006796 <_free_r+0x22>
 80067d4:	6818      	ldr	r0, [r3, #0]
 80067d6:	685b      	ldr	r3, [r3, #4]
 80067d8:	6053      	str	r3, [r2, #4]
 80067da:	4408      	add	r0, r1
 80067dc:	6010      	str	r0, [r2, #0]
 80067de:	e7da      	b.n	8006796 <_free_r+0x22>
 80067e0:	d902      	bls.n	80067e8 <_free_r+0x74>
 80067e2:	230c      	movs	r3, #12
 80067e4:	602b      	str	r3, [r5, #0]
 80067e6:	e7d6      	b.n	8006796 <_free_r+0x22>
 80067e8:	6820      	ldr	r0, [r4, #0]
 80067ea:	1821      	adds	r1, r4, r0
 80067ec:	428b      	cmp	r3, r1
 80067ee:	bf04      	itt	eq
 80067f0:	6819      	ldreq	r1, [r3, #0]
 80067f2:	685b      	ldreq	r3, [r3, #4]
 80067f4:	6063      	str	r3, [r4, #4]
 80067f6:	bf04      	itt	eq
 80067f8:	1809      	addeq	r1, r1, r0
 80067fa:	6021      	streq	r1, [r4, #0]
 80067fc:	6054      	str	r4, [r2, #4]
 80067fe:	e7ca      	b.n	8006796 <_free_r+0x22>
 8006800:	bd38      	pop	{r3, r4, r5, pc}
 8006802:	bf00      	nop
 8006804:	200003fc 	.word	0x200003fc

08006808 <sbrk_aligned>:
 8006808:	b570      	push	{r4, r5, r6, lr}
 800680a:	4e0f      	ldr	r6, [pc, #60]	@ (8006848 <sbrk_aligned+0x40>)
 800680c:	460c      	mov	r4, r1
 800680e:	6831      	ldr	r1, [r6, #0]
 8006810:	4605      	mov	r5, r0
 8006812:	b911      	cbnz	r1, 800681a <sbrk_aligned+0x12>
 8006814:	f000 fba4 	bl	8006f60 <_sbrk_r>
 8006818:	6030      	str	r0, [r6, #0]
 800681a:	4621      	mov	r1, r4
 800681c:	4628      	mov	r0, r5
 800681e:	f000 fb9f 	bl	8006f60 <_sbrk_r>
 8006822:	1c43      	adds	r3, r0, #1
 8006824:	d103      	bne.n	800682e <sbrk_aligned+0x26>
 8006826:	f04f 34ff 	mov.w	r4, #4294967295
 800682a:	4620      	mov	r0, r4
 800682c:	bd70      	pop	{r4, r5, r6, pc}
 800682e:	1cc4      	adds	r4, r0, #3
 8006830:	f024 0403 	bic.w	r4, r4, #3
 8006834:	42a0      	cmp	r0, r4
 8006836:	d0f8      	beq.n	800682a <sbrk_aligned+0x22>
 8006838:	1a21      	subs	r1, r4, r0
 800683a:	4628      	mov	r0, r5
 800683c:	f000 fb90 	bl	8006f60 <_sbrk_r>
 8006840:	3001      	adds	r0, #1
 8006842:	d1f2      	bne.n	800682a <sbrk_aligned+0x22>
 8006844:	e7ef      	b.n	8006826 <sbrk_aligned+0x1e>
 8006846:	bf00      	nop
 8006848:	200003f8 	.word	0x200003f8

0800684c <_malloc_r>:
 800684c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006850:	1ccd      	adds	r5, r1, #3
 8006852:	f025 0503 	bic.w	r5, r5, #3
 8006856:	3508      	adds	r5, #8
 8006858:	2d0c      	cmp	r5, #12
 800685a:	bf38      	it	cc
 800685c:	250c      	movcc	r5, #12
 800685e:	2d00      	cmp	r5, #0
 8006860:	4606      	mov	r6, r0
 8006862:	db01      	blt.n	8006868 <_malloc_r+0x1c>
 8006864:	42a9      	cmp	r1, r5
 8006866:	d904      	bls.n	8006872 <_malloc_r+0x26>
 8006868:	230c      	movs	r3, #12
 800686a:	6033      	str	r3, [r6, #0]
 800686c:	2000      	movs	r0, #0
 800686e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006872:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006948 <_malloc_r+0xfc>
 8006876:	f000 f869 	bl	800694c <__malloc_lock>
 800687a:	f8d8 3000 	ldr.w	r3, [r8]
 800687e:	461c      	mov	r4, r3
 8006880:	bb44      	cbnz	r4, 80068d4 <_malloc_r+0x88>
 8006882:	4629      	mov	r1, r5
 8006884:	4630      	mov	r0, r6
 8006886:	f7ff ffbf 	bl	8006808 <sbrk_aligned>
 800688a:	1c43      	adds	r3, r0, #1
 800688c:	4604      	mov	r4, r0
 800688e:	d158      	bne.n	8006942 <_malloc_r+0xf6>
 8006890:	f8d8 4000 	ldr.w	r4, [r8]
 8006894:	4627      	mov	r7, r4
 8006896:	2f00      	cmp	r7, #0
 8006898:	d143      	bne.n	8006922 <_malloc_r+0xd6>
 800689a:	2c00      	cmp	r4, #0
 800689c:	d04b      	beq.n	8006936 <_malloc_r+0xea>
 800689e:	6823      	ldr	r3, [r4, #0]
 80068a0:	4639      	mov	r1, r7
 80068a2:	4630      	mov	r0, r6
 80068a4:	eb04 0903 	add.w	r9, r4, r3
 80068a8:	f000 fb5a 	bl	8006f60 <_sbrk_r>
 80068ac:	4581      	cmp	r9, r0
 80068ae:	d142      	bne.n	8006936 <_malloc_r+0xea>
 80068b0:	6821      	ldr	r1, [r4, #0]
 80068b2:	1a6d      	subs	r5, r5, r1
 80068b4:	4629      	mov	r1, r5
 80068b6:	4630      	mov	r0, r6
 80068b8:	f7ff ffa6 	bl	8006808 <sbrk_aligned>
 80068bc:	3001      	adds	r0, #1
 80068be:	d03a      	beq.n	8006936 <_malloc_r+0xea>
 80068c0:	6823      	ldr	r3, [r4, #0]
 80068c2:	442b      	add	r3, r5
 80068c4:	6023      	str	r3, [r4, #0]
 80068c6:	f8d8 3000 	ldr.w	r3, [r8]
 80068ca:	685a      	ldr	r2, [r3, #4]
 80068cc:	bb62      	cbnz	r2, 8006928 <_malloc_r+0xdc>
 80068ce:	f8c8 7000 	str.w	r7, [r8]
 80068d2:	e00f      	b.n	80068f4 <_malloc_r+0xa8>
 80068d4:	6822      	ldr	r2, [r4, #0]
 80068d6:	1b52      	subs	r2, r2, r5
 80068d8:	d420      	bmi.n	800691c <_malloc_r+0xd0>
 80068da:	2a0b      	cmp	r2, #11
 80068dc:	d917      	bls.n	800690e <_malloc_r+0xc2>
 80068de:	1961      	adds	r1, r4, r5
 80068e0:	42a3      	cmp	r3, r4
 80068e2:	6025      	str	r5, [r4, #0]
 80068e4:	bf18      	it	ne
 80068e6:	6059      	strne	r1, [r3, #4]
 80068e8:	6863      	ldr	r3, [r4, #4]
 80068ea:	bf08      	it	eq
 80068ec:	f8c8 1000 	streq.w	r1, [r8]
 80068f0:	5162      	str	r2, [r4, r5]
 80068f2:	604b      	str	r3, [r1, #4]
 80068f4:	4630      	mov	r0, r6
 80068f6:	f000 f82f 	bl	8006958 <__malloc_unlock>
 80068fa:	f104 000b 	add.w	r0, r4, #11
 80068fe:	1d23      	adds	r3, r4, #4
 8006900:	f020 0007 	bic.w	r0, r0, #7
 8006904:	1ac2      	subs	r2, r0, r3
 8006906:	bf1c      	itt	ne
 8006908:	1a1b      	subne	r3, r3, r0
 800690a:	50a3      	strne	r3, [r4, r2]
 800690c:	e7af      	b.n	800686e <_malloc_r+0x22>
 800690e:	6862      	ldr	r2, [r4, #4]
 8006910:	42a3      	cmp	r3, r4
 8006912:	bf0c      	ite	eq
 8006914:	f8c8 2000 	streq.w	r2, [r8]
 8006918:	605a      	strne	r2, [r3, #4]
 800691a:	e7eb      	b.n	80068f4 <_malloc_r+0xa8>
 800691c:	4623      	mov	r3, r4
 800691e:	6864      	ldr	r4, [r4, #4]
 8006920:	e7ae      	b.n	8006880 <_malloc_r+0x34>
 8006922:	463c      	mov	r4, r7
 8006924:	687f      	ldr	r7, [r7, #4]
 8006926:	e7b6      	b.n	8006896 <_malloc_r+0x4a>
 8006928:	461a      	mov	r2, r3
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	42a3      	cmp	r3, r4
 800692e:	d1fb      	bne.n	8006928 <_malloc_r+0xdc>
 8006930:	2300      	movs	r3, #0
 8006932:	6053      	str	r3, [r2, #4]
 8006934:	e7de      	b.n	80068f4 <_malloc_r+0xa8>
 8006936:	230c      	movs	r3, #12
 8006938:	6033      	str	r3, [r6, #0]
 800693a:	4630      	mov	r0, r6
 800693c:	f000 f80c 	bl	8006958 <__malloc_unlock>
 8006940:	e794      	b.n	800686c <_malloc_r+0x20>
 8006942:	6005      	str	r5, [r0, #0]
 8006944:	e7d6      	b.n	80068f4 <_malloc_r+0xa8>
 8006946:	bf00      	nop
 8006948:	200003fc 	.word	0x200003fc

0800694c <__malloc_lock>:
 800694c:	4801      	ldr	r0, [pc, #4]	@ (8006954 <__malloc_lock+0x8>)
 800694e:	f7ff bf0f 	b.w	8006770 <__retarget_lock_acquire_recursive>
 8006952:	bf00      	nop
 8006954:	200003f4 	.word	0x200003f4

08006958 <__malloc_unlock>:
 8006958:	4801      	ldr	r0, [pc, #4]	@ (8006960 <__malloc_unlock+0x8>)
 800695a:	f7ff bf0a 	b.w	8006772 <__retarget_lock_release_recursive>
 800695e:	bf00      	nop
 8006960:	200003f4 	.word	0x200003f4

08006964 <__ssputs_r>:
 8006964:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006968:	688e      	ldr	r6, [r1, #8]
 800696a:	461f      	mov	r7, r3
 800696c:	42be      	cmp	r6, r7
 800696e:	680b      	ldr	r3, [r1, #0]
 8006970:	4682      	mov	sl, r0
 8006972:	460c      	mov	r4, r1
 8006974:	4690      	mov	r8, r2
 8006976:	d82d      	bhi.n	80069d4 <__ssputs_r+0x70>
 8006978:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800697c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006980:	d026      	beq.n	80069d0 <__ssputs_r+0x6c>
 8006982:	6965      	ldr	r5, [r4, #20]
 8006984:	6909      	ldr	r1, [r1, #16]
 8006986:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800698a:	eba3 0901 	sub.w	r9, r3, r1
 800698e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006992:	1c7b      	adds	r3, r7, #1
 8006994:	444b      	add	r3, r9
 8006996:	106d      	asrs	r5, r5, #1
 8006998:	429d      	cmp	r5, r3
 800699a:	bf38      	it	cc
 800699c:	461d      	movcc	r5, r3
 800699e:	0553      	lsls	r3, r2, #21
 80069a0:	d527      	bpl.n	80069f2 <__ssputs_r+0x8e>
 80069a2:	4629      	mov	r1, r5
 80069a4:	f7ff ff52 	bl	800684c <_malloc_r>
 80069a8:	4606      	mov	r6, r0
 80069aa:	b360      	cbz	r0, 8006a06 <__ssputs_r+0xa2>
 80069ac:	6921      	ldr	r1, [r4, #16]
 80069ae:	464a      	mov	r2, r9
 80069b0:	f000 fae6 	bl	8006f80 <memcpy>
 80069b4:	89a3      	ldrh	r3, [r4, #12]
 80069b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80069ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069be:	81a3      	strh	r3, [r4, #12]
 80069c0:	6126      	str	r6, [r4, #16]
 80069c2:	6165      	str	r5, [r4, #20]
 80069c4:	444e      	add	r6, r9
 80069c6:	eba5 0509 	sub.w	r5, r5, r9
 80069ca:	6026      	str	r6, [r4, #0]
 80069cc:	60a5      	str	r5, [r4, #8]
 80069ce:	463e      	mov	r6, r7
 80069d0:	42be      	cmp	r6, r7
 80069d2:	d900      	bls.n	80069d6 <__ssputs_r+0x72>
 80069d4:	463e      	mov	r6, r7
 80069d6:	6820      	ldr	r0, [r4, #0]
 80069d8:	4632      	mov	r2, r6
 80069da:	4641      	mov	r1, r8
 80069dc:	f000 faa6 	bl	8006f2c <memmove>
 80069e0:	68a3      	ldr	r3, [r4, #8]
 80069e2:	1b9b      	subs	r3, r3, r6
 80069e4:	60a3      	str	r3, [r4, #8]
 80069e6:	6823      	ldr	r3, [r4, #0]
 80069e8:	4433      	add	r3, r6
 80069ea:	6023      	str	r3, [r4, #0]
 80069ec:	2000      	movs	r0, #0
 80069ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069f2:	462a      	mov	r2, r5
 80069f4:	f000 fad2 	bl	8006f9c <_realloc_r>
 80069f8:	4606      	mov	r6, r0
 80069fa:	2800      	cmp	r0, #0
 80069fc:	d1e0      	bne.n	80069c0 <__ssputs_r+0x5c>
 80069fe:	6921      	ldr	r1, [r4, #16]
 8006a00:	4650      	mov	r0, sl
 8006a02:	f7ff feb7 	bl	8006774 <_free_r>
 8006a06:	230c      	movs	r3, #12
 8006a08:	f8ca 3000 	str.w	r3, [sl]
 8006a0c:	89a3      	ldrh	r3, [r4, #12]
 8006a0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a12:	81a3      	strh	r3, [r4, #12]
 8006a14:	f04f 30ff 	mov.w	r0, #4294967295
 8006a18:	e7e9      	b.n	80069ee <__ssputs_r+0x8a>
	...

08006a1c <_svfiprintf_r>:
 8006a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a20:	4698      	mov	r8, r3
 8006a22:	898b      	ldrh	r3, [r1, #12]
 8006a24:	061b      	lsls	r3, r3, #24
 8006a26:	b09d      	sub	sp, #116	@ 0x74
 8006a28:	4607      	mov	r7, r0
 8006a2a:	460d      	mov	r5, r1
 8006a2c:	4614      	mov	r4, r2
 8006a2e:	d510      	bpl.n	8006a52 <_svfiprintf_r+0x36>
 8006a30:	690b      	ldr	r3, [r1, #16]
 8006a32:	b973      	cbnz	r3, 8006a52 <_svfiprintf_r+0x36>
 8006a34:	2140      	movs	r1, #64	@ 0x40
 8006a36:	f7ff ff09 	bl	800684c <_malloc_r>
 8006a3a:	6028      	str	r0, [r5, #0]
 8006a3c:	6128      	str	r0, [r5, #16]
 8006a3e:	b930      	cbnz	r0, 8006a4e <_svfiprintf_r+0x32>
 8006a40:	230c      	movs	r3, #12
 8006a42:	603b      	str	r3, [r7, #0]
 8006a44:	f04f 30ff 	mov.w	r0, #4294967295
 8006a48:	b01d      	add	sp, #116	@ 0x74
 8006a4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a4e:	2340      	movs	r3, #64	@ 0x40
 8006a50:	616b      	str	r3, [r5, #20]
 8006a52:	2300      	movs	r3, #0
 8006a54:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a56:	2320      	movs	r3, #32
 8006a58:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006a5c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a60:	2330      	movs	r3, #48	@ 0x30
 8006a62:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006c00 <_svfiprintf_r+0x1e4>
 8006a66:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006a6a:	f04f 0901 	mov.w	r9, #1
 8006a6e:	4623      	mov	r3, r4
 8006a70:	469a      	mov	sl, r3
 8006a72:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a76:	b10a      	cbz	r2, 8006a7c <_svfiprintf_r+0x60>
 8006a78:	2a25      	cmp	r2, #37	@ 0x25
 8006a7a:	d1f9      	bne.n	8006a70 <_svfiprintf_r+0x54>
 8006a7c:	ebba 0b04 	subs.w	fp, sl, r4
 8006a80:	d00b      	beq.n	8006a9a <_svfiprintf_r+0x7e>
 8006a82:	465b      	mov	r3, fp
 8006a84:	4622      	mov	r2, r4
 8006a86:	4629      	mov	r1, r5
 8006a88:	4638      	mov	r0, r7
 8006a8a:	f7ff ff6b 	bl	8006964 <__ssputs_r>
 8006a8e:	3001      	adds	r0, #1
 8006a90:	f000 80a7 	beq.w	8006be2 <_svfiprintf_r+0x1c6>
 8006a94:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a96:	445a      	add	r2, fp
 8006a98:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a9a:	f89a 3000 	ldrb.w	r3, [sl]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	f000 809f 	beq.w	8006be2 <_svfiprintf_r+0x1c6>
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	f04f 32ff 	mov.w	r2, #4294967295
 8006aaa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006aae:	f10a 0a01 	add.w	sl, sl, #1
 8006ab2:	9304      	str	r3, [sp, #16]
 8006ab4:	9307      	str	r3, [sp, #28]
 8006ab6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006aba:	931a      	str	r3, [sp, #104]	@ 0x68
 8006abc:	4654      	mov	r4, sl
 8006abe:	2205      	movs	r2, #5
 8006ac0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ac4:	484e      	ldr	r0, [pc, #312]	@ (8006c00 <_svfiprintf_r+0x1e4>)
 8006ac6:	f7f9 fb8b 	bl	80001e0 <memchr>
 8006aca:	9a04      	ldr	r2, [sp, #16]
 8006acc:	b9d8      	cbnz	r0, 8006b06 <_svfiprintf_r+0xea>
 8006ace:	06d0      	lsls	r0, r2, #27
 8006ad0:	bf44      	itt	mi
 8006ad2:	2320      	movmi	r3, #32
 8006ad4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ad8:	0711      	lsls	r1, r2, #28
 8006ada:	bf44      	itt	mi
 8006adc:	232b      	movmi	r3, #43	@ 0x2b
 8006ade:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ae2:	f89a 3000 	ldrb.w	r3, [sl]
 8006ae6:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ae8:	d015      	beq.n	8006b16 <_svfiprintf_r+0xfa>
 8006aea:	9a07      	ldr	r2, [sp, #28]
 8006aec:	4654      	mov	r4, sl
 8006aee:	2000      	movs	r0, #0
 8006af0:	f04f 0c0a 	mov.w	ip, #10
 8006af4:	4621      	mov	r1, r4
 8006af6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006afa:	3b30      	subs	r3, #48	@ 0x30
 8006afc:	2b09      	cmp	r3, #9
 8006afe:	d94b      	bls.n	8006b98 <_svfiprintf_r+0x17c>
 8006b00:	b1b0      	cbz	r0, 8006b30 <_svfiprintf_r+0x114>
 8006b02:	9207      	str	r2, [sp, #28]
 8006b04:	e014      	b.n	8006b30 <_svfiprintf_r+0x114>
 8006b06:	eba0 0308 	sub.w	r3, r0, r8
 8006b0a:	fa09 f303 	lsl.w	r3, r9, r3
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	9304      	str	r3, [sp, #16]
 8006b12:	46a2      	mov	sl, r4
 8006b14:	e7d2      	b.n	8006abc <_svfiprintf_r+0xa0>
 8006b16:	9b03      	ldr	r3, [sp, #12]
 8006b18:	1d19      	adds	r1, r3, #4
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	9103      	str	r1, [sp, #12]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	bfbb      	ittet	lt
 8006b22:	425b      	neglt	r3, r3
 8006b24:	f042 0202 	orrlt.w	r2, r2, #2
 8006b28:	9307      	strge	r3, [sp, #28]
 8006b2a:	9307      	strlt	r3, [sp, #28]
 8006b2c:	bfb8      	it	lt
 8006b2e:	9204      	strlt	r2, [sp, #16]
 8006b30:	7823      	ldrb	r3, [r4, #0]
 8006b32:	2b2e      	cmp	r3, #46	@ 0x2e
 8006b34:	d10a      	bne.n	8006b4c <_svfiprintf_r+0x130>
 8006b36:	7863      	ldrb	r3, [r4, #1]
 8006b38:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b3a:	d132      	bne.n	8006ba2 <_svfiprintf_r+0x186>
 8006b3c:	9b03      	ldr	r3, [sp, #12]
 8006b3e:	1d1a      	adds	r2, r3, #4
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	9203      	str	r2, [sp, #12]
 8006b44:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006b48:	3402      	adds	r4, #2
 8006b4a:	9305      	str	r3, [sp, #20]
 8006b4c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006c10 <_svfiprintf_r+0x1f4>
 8006b50:	7821      	ldrb	r1, [r4, #0]
 8006b52:	2203      	movs	r2, #3
 8006b54:	4650      	mov	r0, sl
 8006b56:	f7f9 fb43 	bl	80001e0 <memchr>
 8006b5a:	b138      	cbz	r0, 8006b6c <_svfiprintf_r+0x150>
 8006b5c:	9b04      	ldr	r3, [sp, #16]
 8006b5e:	eba0 000a 	sub.w	r0, r0, sl
 8006b62:	2240      	movs	r2, #64	@ 0x40
 8006b64:	4082      	lsls	r2, r0
 8006b66:	4313      	orrs	r3, r2
 8006b68:	3401      	adds	r4, #1
 8006b6a:	9304      	str	r3, [sp, #16]
 8006b6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b70:	4824      	ldr	r0, [pc, #144]	@ (8006c04 <_svfiprintf_r+0x1e8>)
 8006b72:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006b76:	2206      	movs	r2, #6
 8006b78:	f7f9 fb32 	bl	80001e0 <memchr>
 8006b7c:	2800      	cmp	r0, #0
 8006b7e:	d036      	beq.n	8006bee <_svfiprintf_r+0x1d2>
 8006b80:	4b21      	ldr	r3, [pc, #132]	@ (8006c08 <_svfiprintf_r+0x1ec>)
 8006b82:	bb1b      	cbnz	r3, 8006bcc <_svfiprintf_r+0x1b0>
 8006b84:	9b03      	ldr	r3, [sp, #12]
 8006b86:	3307      	adds	r3, #7
 8006b88:	f023 0307 	bic.w	r3, r3, #7
 8006b8c:	3308      	adds	r3, #8
 8006b8e:	9303      	str	r3, [sp, #12]
 8006b90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b92:	4433      	add	r3, r6
 8006b94:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b96:	e76a      	b.n	8006a6e <_svfiprintf_r+0x52>
 8006b98:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b9c:	460c      	mov	r4, r1
 8006b9e:	2001      	movs	r0, #1
 8006ba0:	e7a8      	b.n	8006af4 <_svfiprintf_r+0xd8>
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	3401      	adds	r4, #1
 8006ba6:	9305      	str	r3, [sp, #20]
 8006ba8:	4619      	mov	r1, r3
 8006baa:	f04f 0c0a 	mov.w	ip, #10
 8006bae:	4620      	mov	r0, r4
 8006bb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006bb4:	3a30      	subs	r2, #48	@ 0x30
 8006bb6:	2a09      	cmp	r2, #9
 8006bb8:	d903      	bls.n	8006bc2 <_svfiprintf_r+0x1a6>
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d0c6      	beq.n	8006b4c <_svfiprintf_r+0x130>
 8006bbe:	9105      	str	r1, [sp, #20]
 8006bc0:	e7c4      	b.n	8006b4c <_svfiprintf_r+0x130>
 8006bc2:	fb0c 2101 	mla	r1, ip, r1, r2
 8006bc6:	4604      	mov	r4, r0
 8006bc8:	2301      	movs	r3, #1
 8006bca:	e7f0      	b.n	8006bae <_svfiprintf_r+0x192>
 8006bcc:	ab03      	add	r3, sp, #12
 8006bce:	9300      	str	r3, [sp, #0]
 8006bd0:	462a      	mov	r2, r5
 8006bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8006c0c <_svfiprintf_r+0x1f0>)
 8006bd4:	a904      	add	r1, sp, #16
 8006bd6:	4638      	mov	r0, r7
 8006bd8:	f3af 8000 	nop.w
 8006bdc:	1c42      	adds	r2, r0, #1
 8006bde:	4606      	mov	r6, r0
 8006be0:	d1d6      	bne.n	8006b90 <_svfiprintf_r+0x174>
 8006be2:	89ab      	ldrh	r3, [r5, #12]
 8006be4:	065b      	lsls	r3, r3, #25
 8006be6:	f53f af2d 	bmi.w	8006a44 <_svfiprintf_r+0x28>
 8006bea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006bec:	e72c      	b.n	8006a48 <_svfiprintf_r+0x2c>
 8006bee:	ab03      	add	r3, sp, #12
 8006bf0:	9300      	str	r3, [sp, #0]
 8006bf2:	462a      	mov	r2, r5
 8006bf4:	4b05      	ldr	r3, [pc, #20]	@ (8006c0c <_svfiprintf_r+0x1f0>)
 8006bf6:	a904      	add	r1, sp, #16
 8006bf8:	4638      	mov	r0, r7
 8006bfa:	f000 f879 	bl	8006cf0 <_printf_i>
 8006bfe:	e7ed      	b.n	8006bdc <_svfiprintf_r+0x1c0>
 8006c00:	08007048 	.word	0x08007048
 8006c04:	08007052 	.word	0x08007052
 8006c08:	00000000 	.word	0x00000000
 8006c0c:	08006965 	.word	0x08006965
 8006c10:	0800704e 	.word	0x0800704e

08006c14 <_printf_common>:
 8006c14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c18:	4616      	mov	r6, r2
 8006c1a:	4698      	mov	r8, r3
 8006c1c:	688a      	ldr	r2, [r1, #8]
 8006c1e:	690b      	ldr	r3, [r1, #16]
 8006c20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006c24:	4293      	cmp	r3, r2
 8006c26:	bfb8      	it	lt
 8006c28:	4613      	movlt	r3, r2
 8006c2a:	6033      	str	r3, [r6, #0]
 8006c2c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006c30:	4607      	mov	r7, r0
 8006c32:	460c      	mov	r4, r1
 8006c34:	b10a      	cbz	r2, 8006c3a <_printf_common+0x26>
 8006c36:	3301      	adds	r3, #1
 8006c38:	6033      	str	r3, [r6, #0]
 8006c3a:	6823      	ldr	r3, [r4, #0]
 8006c3c:	0699      	lsls	r1, r3, #26
 8006c3e:	bf42      	ittt	mi
 8006c40:	6833      	ldrmi	r3, [r6, #0]
 8006c42:	3302      	addmi	r3, #2
 8006c44:	6033      	strmi	r3, [r6, #0]
 8006c46:	6825      	ldr	r5, [r4, #0]
 8006c48:	f015 0506 	ands.w	r5, r5, #6
 8006c4c:	d106      	bne.n	8006c5c <_printf_common+0x48>
 8006c4e:	f104 0a19 	add.w	sl, r4, #25
 8006c52:	68e3      	ldr	r3, [r4, #12]
 8006c54:	6832      	ldr	r2, [r6, #0]
 8006c56:	1a9b      	subs	r3, r3, r2
 8006c58:	42ab      	cmp	r3, r5
 8006c5a:	dc26      	bgt.n	8006caa <_printf_common+0x96>
 8006c5c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006c60:	6822      	ldr	r2, [r4, #0]
 8006c62:	3b00      	subs	r3, #0
 8006c64:	bf18      	it	ne
 8006c66:	2301      	movne	r3, #1
 8006c68:	0692      	lsls	r2, r2, #26
 8006c6a:	d42b      	bmi.n	8006cc4 <_printf_common+0xb0>
 8006c6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006c70:	4641      	mov	r1, r8
 8006c72:	4638      	mov	r0, r7
 8006c74:	47c8      	blx	r9
 8006c76:	3001      	adds	r0, #1
 8006c78:	d01e      	beq.n	8006cb8 <_printf_common+0xa4>
 8006c7a:	6823      	ldr	r3, [r4, #0]
 8006c7c:	6922      	ldr	r2, [r4, #16]
 8006c7e:	f003 0306 	and.w	r3, r3, #6
 8006c82:	2b04      	cmp	r3, #4
 8006c84:	bf02      	ittt	eq
 8006c86:	68e5      	ldreq	r5, [r4, #12]
 8006c88:	6833      	ldreq	r3, [r6, #0]
 8006c8a:	1aed      	subeq	r5, r5, r3
 8006c8c:	68a3      	ldr	r3, [r4, #8]
 8006c8e:	bf0c      	ite	eq
 8006c90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c94:	2500      	movne	r5, #0
 8006c96:	4293      	cmp	r3, r2
 8006c98:	bfc4      	itt	gt
 8006c9a:	1a9b      	subgt	r3, r3, r2
 8006c9c:	18ed      	addgt	r5, r5, r3
 8006c9e:	2600      	movs	r6, #0
 8006ca0:	341a      	adds	r4, #26
 8006ca2:	42b5      	cmp	r5, r6
 8006ca4:	d11a      	bne.n	8006cdc <_printf_common+0xc8>
 8006ca6:	2000      	movs	r0, #0
 8006ca8:	e008      	b.n	8006cbc <_printf_common+0xa8>
 8006caa:	2301      	movs	r3, #1
 8006cac:	4652      	mov	r2, sl
 8006cae:	4641      	mov	r1, r8
 8006cb0:	4638      	mov	r0, r7
 8006cb2:	47c8      	blx	r9
 8006cb4:	3001      	adds	r0, #1
 8006cb6:	d103      	bne.n	8006cc0 <_printf_common+0xac>
 8006cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8006cbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cc0:	3501      	adds	r5, #1
 8006cc2:	e7c6      	b.n	8006c52 <_printf_common+0x3e>
 8006cc4:	18e1      	adds	r1, r4, r3
 8006cc6:	1c5a      	adds	r2, r3, #1
 8006cc8:	2030      	movs	r0, #48	@ 0x30
 8006cca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006cce:	4422      	add	r2, r4
 8006cd0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006cd4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006cd8:	3302      	adds	r3, #2
 8006cda:	e7c7      	b.n	8006c6c <_printf_common+0x58>
 8006cdc:	2301      	movs	r3, #1
 8006cde:	4622      	mov	r2, r4
 8006ce0:	4641      	mov	r1, r8
 8006ce2:	4638      	mov	r0, r7
 8006ce4:	47c8      	blx	r9
 8006ce6:	3001      	adds	r0, #1
 8006ce8:	d0e6      	beq.n	8006cb8 <_printf_common+0xa4>
 8006cea:	3601      	adds	r6, #1
 8006cec:	e7d9      	b.n	8006ca2 <_printf_common+0x8e>
	...

08006cf0 <_printf_i>:
 8006cf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006cf4:	7e0f      	ldrb	r7, [r1, #24]
 8006cf6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006cf8:	2f78      	cmp	r7, #120	@ 0x78
 8006cfa:	4691      	mov	r9, r2
 8006cfc:	4680      	mov	r8, r0
 8006cfe:	460c      	mov	r4, r1
 8006d00:	469a      	mov	sl, r3
 8006d02:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006d06:	d807      	bhi.n	8006d18 <_printf_i+0x28>
 8006d08:	2f62      	cmp	r7, #98	@ 0x62
 8006d0a:	d80a      	bhi.n	8006d22 <_printf_i+0x32>
 8006d0c:	2f00      	cmp	r7, #0
 8006d0e:	f000 80d1 	beq.w	8006eb4 <_printf_i+0x1c4>
 8006d12:	2f58      	cmp	r7, #88	@ 0x58
 8006d14:	f000 80b8 	beq.w	8006e88 <_printf_i+0x198>
 8006d18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d1c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006d20:	e03a      	b.n	8006d98 <_printf_i+0xa8>
 8006d22:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006d26:	2b15      	cmp	r3, #21
 8006d28:	d8f6      	bhi.n	8006d18 <_printf_i+0x28>
 8006d2a:	a101      	add	r1, pc, #4	@ (adr r1, 8006d30 <_printf_i+0x40>)
 8006d2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d30:	08006d89 	.word	0x08006d89
 8006d34:	08006d9d 	.word	0x08006d9d
 8006d38:	08006d19 	.word	0x08006d19
 8006d3c:	08006d19 	.word	0x08006d19
 8006d40:	08006d19 	.word	0x08006d19
 8006d44:	08006d19 	.word	0x08006d19
 8006d48:	08006d9d 	.word	0x08006d9d
 8006d4c:	08006d19 	.word	0x08006d19
 8006d50:	08006d19 	.word	0x08006d19
 8006d54:	08006d19 	.word	0x08006d19
 8006d58:	08006d19 	.word	0x08006d19
 8006d5c:	08006e9b 	.word	0x08006e9b
 8006d60:	08006dc7 	.word	0x08006dc7
 8006d64:	08006e55 	.word	0x08006e55
 8006d68:	08006d19 	.word	0x08006d19
 8006d6c:	08006d19 	.word	0x08006d19
 8006d70:	08006ebd 	.word	0x08006ebd
 8006d74:	08006d19 	.word	0x08006d19
 8006d78:	08006dc7 	.word	0x08006dc7
 8006d7c:	08006d19 	.word	0x08006d19
 8006d80:	08006d19 	.word	0x08006d19
 8006d84:	08006e5d 	.word	0x08006e5d
 8006d88:	6833      	ldr	r3, [r6, #0]
 8006d8a:	1d1a      	adds	r2, r3, #4
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	6032      	str	r2, [r6, #0]
 8006d90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d94:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006d98:	2301      	movs	r3, #1
 8006d9a:	e09c      	b.n	8006ed6 <_printf_i+0x1e6>
 8006d9c:	6833      	ldr	r3, [r6, #0]
 8006d9e:	6820      	ldr	r0, [r4, #0]
 8006da0:	1d19      	adds	r1, r3, #4
 8006da2:	6031      	str	r1, [r6, #0]
 8006da4:	0606      	lsls	r6, r0, #24
 8006da6:	d501      	bpl.n	8006dac <_printf_i+0xbc>
 8006da8:	681d      	ldr	r5, [r3, #0]
 8006daa:	e003      	b.n	8006db4 <_printf_i+0xc4>
 8006dac:	0645      	lsls	r5, r0, #25
 8006dae:	d5fb      	bpl.n	8006da8 <_printf_i+0xb8>
 8006db0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006db4:	2d00      	cmp	r5, #0
 8006db6:	da03      	bge.n	8006dc0 <_printf_i+0xd0>
 8006db8:	232d      	movs	r3, #45	@ 0x2d
 8006dba:	426d      	negs	r5, r5
 8006dbc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006dc0:	4858      	ldr	r0, [pc, #352]	@ (8006f24 <_printf_i+0x234>)
 8006dc2:	230a      	movs	r3, #10
 8006dc4:	e011      	b.n	8006dea <_printf_i+0xfa>
 8006dc6:	6821      	ldr	r1, [r4, #0]
 8006dc8:	6833      	ldr	r3, [r6, #0]
 8006dca:	0608      	lsls	r0, r1, #24
 8006dcc:	f853 5b04 	ldr.w	r5, [r3], #4
 8006dd0:	d402      	bmi.n	8006dd8 <_printf_i+0xe8>
 8006dd2:	0649      	lsls	r1, r1, #25
 8006dd4:	bf48      	it	mi
 8006dd6:	b2ad      	uxthmi	r5, r5
 8006dd8:	2f6f      	cmp	r7, #111	@ 0x6f
 8006dda:	4852      	ldr	r0, [pc, #328]	@ (8006f24 <_printf_i+0x234>)
 8006ddc:	6033      	str	r3, [r6, #0]
 8006dde:	bf14      	ite	ne
 8006de0:	230a      	movne	r3, #10
 8006de2:	2308      	moveq	r3, #8
 8006de4:	2100      	movs	r1, #0
 8006de6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006dea:	6866      	ldr	r6, [r4, #4]
 8006dec:	60a6      	str	r6, [r4, #8]
 8006dee:	2e00      	cmp	r6, #0
 8006df0:	db05      	blt.n	8006dfe <_printf_i+0x10e>
 8006df2:	6821      	ldr	r1, [r4, #0]
 8006df4:	432e      	orrs	r6, r5
 8006df6:	f021 0104 	bic.w	r1, r1, #4
 8006dfa:	6021      	str	r1, [r4, #0]
 8006dfc:	d04b      	beq.n	8006e96 <_printf_i+0x1a6>
 8006dfe:	4616      	mov	r6, r2
 8006e00:	fbb5 f1f3 	udiv	r1, r5, r3
 8006e04:	fb03 5711 	mls	r7, r3, r1, r5
 8006e08:	5dc7      	ldrb	r7, [r0, r7]
 8006e0a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006e0e:	462f      	mov	r7, r5
 8006e10:	42bb      	cmp	r3, r7
 8006e12:	460d      	mov	r5, r1
 8006e14:	d9f4      	bls.n	8006e00 <_printf_i+0x110>
 8006e16:	2b08      	cmp	r3, #8
 8006e18:	d10b      	bne.n	8006e32 <_printf_i+0x142>
 8006e1a:	6823      	ldr	r3, [r4, #0]
 8006e1c:	07df      	lsls	r7, r3, #31
 8006e1e:	d508      	bpl.n	8006e32 <_printf_i+0x142>
 8006e20:	6923      	ldr	r3, [r4, #16]
 8006e22:	6861      	ldr	r1, [r4, #4]
 8006e24:	4299      	cmp	r1, r3
 8006e26:	bfde      	ittt	le
 8006e28:	2330      	movle	r3, #48	@ 0x30
 8006e2a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006e2e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006e32:	1b92      	subs	r2, r2, r6
 8006e34:	6122      	str	r2, [r4, #16]
 8006e36:	f8cd a000 	str.w	sl, [sp]
 8006e3a:	464b      	mov	r3, r9
 8006e3c:	aa03      	add	r2, sp, #12
 8006e3e:	4621      	mov	r1, r4
 8006e40:	4640      	mov	r0, r8
 8006e42:	f7ff fee7 	bl	8006c14 <_printf_common>
 8006e46:	3001      	adds	r0, #1
 8006e48:	d14a      	bne.n	8006ee0 <_printf_i+0x1f0>
 8006e4a:	f04f 30ff 	mov.w	r0, #4294967295
 8006e4e:	b004      	add	sp, #16
 8006e50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e54:	6823      	ldr	r3, [r4, #0]
 8006e56:	f043 0320 	orr.w	r3, r3, #32
 8006e5a:	6023      	str	r3, [r4, #0]
 8006e5c:	4832      	ldr	r0, [pc, #200]	@ (8006f28 <_printf_i+0x238>)
 8006e5e:	2778      	movs	r7, #120	@ 0x78
 8006e60:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006e64:	6823      	ldr	r3, [r4, #0]
 8006e66:	6831      	ldr	r1, [r6, #0]
 8006e68:	061f      	lsls	r7, r3, #24
 8006e6a:	f851 5b04 	ldr.w	r5, [r1], #4
 8006e6e:	d402      	bmi.n	8006e76 <_printf_i+0x186>
 8006e70:	065f      	lsls	r7, r3, #25
 8006e72:	bf48      	it	mi
 8006e74:	b2ad      	uxthmi	r5, r5
 8006e76:	6031      	str	r1, [r6, #0]
 8006e78:	07d9      	lsls	r1, r3, #31
 8006e7a:	bf44      	itt	mi
 8006e7c:	f043 0320 	orrmi.w	r3, r3, #32
 8006e80:	6023      	strmi	r3, [r4, #0]
 8006e82:	b11d      	cbz	r5, 8006e8c <_printf_i+0x19c>
 8006e84:	2310      	movs	r3, #16
 8006e86:	e7ad      	b.n	8006de4 <_printf_i+0xf4>
 8006e88:	4826      	ldr	r0, [pc, #152]	@ (8006f24 <_printf_i+0x234>)
 8006e8a:	e7e9      	b.n	8006e60 <_printf_i+0x170>
 8006e8c:	6823      	ldr	r3, [r4, #0]
 8006e8e:	f023 0320 	bic.w	r3, r3, #32
 8006e92:	6023      	str	r3, [r4, #0]
 8006e94:	e7f6      	b.n	8006e84 <_printf_i+0x194>
 8006e96:	4616      	mov	r6, r2
 8006e98:	e7bd      	b.n	8006e16 <_printf_i+0x126>
 8006e9a:	6833      	ldr	r3, [r6, #0]
 8006e9c:	6825      	ldr	r5, [r4, #0]
 8006e9e:	6961      	ldr	r1, [r4, #20]
 8006ea0:	1d18      	adds	r0, r3, #4
 8006ea2:	6030      	str	r0, [r6, #0]
 8006ea4:	062e      	lsls	r6, r5, #24
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	d501      	bpl.n	8006eae <_printf_i+0x1be>
 8006eaa:	6019      	str	r1, [r3, #0]
 8006eac:	e002      	b.n	8006eb4 <_printf_i+0x1c4>
 8006eae:	0668      	lsls	r0, r5, #25
 8006eb0:	d5fb      	bpl.n	8006eaa <_printf_i+0x1ba>
 8006eb2:	8019      	strh	r1, [r3, #0]
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	6123      	str	r3, [r4, #16]
 8006eb8:	4616      	mov	r6, r2
 8006eba:	e7bc      	b.n	8006e36 <_printf_i+0x146>
 8006ebc:	6833      	ldr	r3, [r6, #0]
 8006ebe:	1d1a      	adds	r2, r3, #4
 8006ec0:	6032      	str	r2, [r6, #0]
 8006ec2:	681e      	ldr	r6, [r3, #0]
 8006ec4:	6862      	ldr	r2, [r4, #4]
 8006ec6:	2100      	movs	r1, #0
 8006ec8:	4630      	mov	r0, r6
 8006eca:	f7f9 f989 	bl	80001e0 <memchr>
 8006ece:	b108      	cbz	r0, 8006ed4 <_printf_i+0x1e4>
 8006ed0:	1b80      	subs	r0, r0, r6
 8006ed2:	6060      	str	r0, [r4, #4]
 8006ed4:	6863      	ldr	r3, [r4, #4]
 8006ed6:	6123      	str	r3, [r4, #16]
 8006ed8:	2300      	movs	r3, #0
 8006eda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ede:	e7aa      	b.n	8006e36 <_printf_i+0x146>
 8006ee0:	6923      	ldr	r3, [r4, #16]
 8006ee2:	4632      	mov	r2, r6
 8006ee4:	4649      	mov	r1, r9
 8006ee6:	4640      	mov	r0, r8
 8006ee8:	47d0      	blx	sl
 8006eea:	3001      	adds	r0, #1
 8006eec:	d0ad      	beq.n	8006e4a <_printf_i+0x15a>
 8006eee:	6823      	ldr	r3, [r4, #0]
 8006ef0:	079b      	lsls	r3, r3, #30
 8006ef2:	d413      	bmi.n	8006f1c <_printf_i+0x22c>
 8006ef4:	68e0      	ldr	r0, [r4, #12]
 8006ef6:	9b03      	ldr	r3, [sp, #12]
 8006ef8:	4298      	cmp	r0, r3
 8006efa:	bfb8      	it	lt
 8006efc:	4618      	movlt	r0, r3
 8006efe:	e7a6      	b.n	8006e4e <_printf_i+0x15e>
 8006f00:	2301      	movs	r3, #1
 8006f02:	4632      	mov	r2, r6
 8006f04:	4649      	mov	r1, r9
 8006f06:	4640      	mov	r0, r8
 8006f08:	47d0      	blx	sl
 8006f0a:	3001      	adds	r0, #1
 8006f0c:	d09d      	beq.n	8006e4a <_printf_i+0x15a>
 8006f0e:	3501      	adds	r5, #1
 8006f10:	68e3      	ldr	r3, [r4, #12]
 8006f12:	9903      	ldr	r1, [sp, #12]
 8006f14:	1a5b      	subs	r3, r3, r1
 8006f16:	42ab      	cmp	r3, r5
 8006f18:	dcf2      	bgt.n	8006f00 <_printf_i+0x210>
 8006f1a:	e7eb      	b.n	8006ef4 <_printf_i+0x204>
 8006f1c:	2500      	movs	r5, #0
 8006f1e:	f104 0619 	add.w	r6, r4, #25
 8006f22:	e7f5      	b.n	8006f10 <_printf_i+0x220>
 8006f24:	08007059 	.word	0x08007059
 8006f28:	0800706a 	.word	0x0800706a

08006f2c <memmove>:
 8006f2c:	4288      	cmp	r0, r1
 8006f2e:	b510      	push	{r4, lr}
 8006f30:	eb01 0402 	add.w	r4, r1, r2
 8006f34:	d902      	bls.n	8006f3c <memmove+0x10>
 8006f36:	4284      	cmp	r4, r0
 8006f38:	4623      	mov	r3, r4
 8006f3a:	d807      	bhi.n	8006f4c <memmove+0x20>
 8006f3c:	1e43      	subs	r3, r0, #1
 8006f3e:	42a1      	cmp	r1, r4
 8006f40:	d008      	beq.n	8006f54 <memmove+0x28>
 8006f42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f46:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006f4a:	e7f8      	b.n	8006f3e <memmove+0x12>
 8006f4c:	4402      	add	r2, r0
 8006f4e:	4601      	mov	r1, r0
 8006f50:	428a      	cmp	r2, r1
 8006f52:	d100      	bne.n	8006f56 <memmove+0x2a>
 8006f54:	bd10      	pop	{r4, pc}
 8006f56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006f5e:	e7f7      	b.n	8006f50 <memmove+0x24>

08006f60 <_sbrk_r>:
 8006f60:	b538      	push	{r3, r4, r5, lr}
 8006f62:	4d06      	ldr	r5, [pc, #24]	@ (8006f7c <_sbrk_r+0x1c>)
 8006f64:	2300      	movs	r3, #0
 8006f66:	4604      	mov	r4, r0
 8006f68:	4608      	mov	r0, r1
 8006f6a:	602b      	str	r3, [r5, #0]
 8006f6c:	f7fb fc6c 	bl	8002848 <_sbrk>
 8006f70:	1c43      	adds	r3, r0, #1
 8006f72:	d102      	bne.n	8006f7a <_sbrk_r+0x1a>
 8006f74:	682b      	ldr	r3, [r5, #0]
 8006f76:	b103      	cbz	r3, 8006f7a <_sbrk_r+0x1a>
 8006f78:	6023      	str	r3, [r4, #0]
 8006f7a:	bd38      	pop	{r3, r4, r5, pc}
 8006f7c:	200003f0 	.word	0x200003f0

08006f80 <memcpy>:
 8006f80:	440a      	add	r2, r1
 8006f82:	4291      	cmp	r1, r2
 8006f84:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f88:	d100      	bne.n	8006f8c <memcpy+0xc>
 8006f8a:	4770      	bx	lr
 8006f8c:	b510      	push	{r4, lr}
 8006f8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f96:	4291      	cmp	r1, r2
 8006f98:	d1f9      	bne.n	8006f8e <memcpy+0xe>
 8006f9a:	bd10      	pop	{r4, pc}

08006f9c <_realloc_r>:
 8006f9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fa0:	4607      	mov	r7, r0
 8006fa2:	4614      	mov	r4, r2
 8006fa4:	460d      	mov	r5, r1
 8006fa6:	b921      	cbnz	r1, 8006fb2 <_realloc_r+0x16>
 8006fa8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fac:	4611      	mov	r1, r2
 8006fae:	f7ff bc4d 	b.w	800684c <_malloc_r>
 8006fb2:	b92a      	cbnz	r2, 8006fc0 <_realloc_r+0x24>
 8006fb4:	f7ff fbde 	bl	8006774 <_free_r>
 8006fb8:	4625      	mov	r5, r4
 8006fba:	4628      	mov	r0, r5
 8006fbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fc0:	f000 f81a 	bl	8006ff8 <_malloc_usable_size_r>
 8006fc4:	4284      	cmp	r4, r0
 8006fc6:	4606      	mov	r6, r0
 8006fc8:	d802      	bhi.n	8006fd0 <_realloc_r+0x34>
 8006fca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006fce:	d8f4      	bhi.n	8006fba <_realloc_r+0x1e>
 8006fd0:	4621      	mov	r1, r4
 8006fd2:	4638      	mov	r0, r7
 8006fd4:	f7ff fc3a 	bl	800684c <_malloc_r>
 8006fd8:	4680      	mov	r8, r0
 8006fda:	b908      	cbnz	r0, 8006fe0 <_realloc_r+0x44>
 8006fdc:	4645      	mov	r5, r8
 8006fde:	e7ec      	b.n	8006fba <_realloc_r+0x1e>
 8006fe0:	42b4      	cmp	r4, r6
 8006fe2:	4622      	mov	r2, r4
 8006fe4:	4629      	mov	r1, r5
 8006fe6:	bf28      	it	cs
 8006fe8:	4632      	movcs	r2, r6
 8006fea:	f7ff ffc9 	bl	8006f80 <memcpy>
 8006fee:	4629      	mov	r1, r5
 8006ff0:	4638      	mov	r0, r7
 8006ff2:	f7ff fbbf 	bl	8006774 <_free_r>
 8006ff6:	e7f1      	b.n	8006fdc <_realloc_r+0x40>

08006ff8 <_malloc_usable_size_r>:
 8006ff8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ffc:	1f18      	subs	r0, r3, #4
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	bfbc      	itt	lt
 8007002:	580b      	ldrlt	r3, [r1, r0]
 8007004:	18c0      	addlt	r0, r0, r3
 8007006:	4770      	bx	lr

08007008 <_init>:
 8007008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800700a:	bf00      	nop
 800700c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800700e:	bc08      	pop	{r3}
 8007010:	469e      	mov	lr, r3
 8007012:	4770      	bx	lr

08007014 <_fini>:
 8007014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007016:	bf00      	nop
 8007018:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800701a:	bc08      	pop	{r3}
 800701c:	469e      	mov	lr, r3
 800701e:	4770      	bx	lr
