
---------- Begin Simulation Statistics ----------
final_tick                                  800756000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  14809                       # Simulator instruction rate (inst/s)
host_mem_usage                                5159788                       # Number of bytes of host memory used
host_op_rate                                    14857                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     8.02                       # Real time elapsed on the host
host_tick_rate                               99868746                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      118739                       # Number of instructions simulated
sim_ops                                        119121                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000801                       # Number of seconds simulated
sim_ticks                                   800756000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22348                       # Number of branches fetched
system.cpu00.committedInsts                    100001                       # Number of instructions committed
system.cpu00.committedOps                      100294                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.001625                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.998375                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1601512                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1598909.000003                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15925                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6423                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              2602.999997                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98832                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98832                       # number of integer instructions
system.cpu00.num_int_register_reads            120840                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64471                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20289                       # Number of load instructions
system.cpu00.num_mem_refs                       36557                       # number of memory refs
system.cpu00.num_store_insts                    16268                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 859      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62914     62.68%     63.54% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.57% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::MemRead                  20574     20.50%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15971     15.91%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100366                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        1301500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      1301500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      1301500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     799454500                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      1301500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  71                       # Number of system calls
system.cpu01.Branches                             222                       # Number of branches fetched
system.cpu01.committedInsts                      1140                       # Number of instructions committed
system.cpu01.committedOps                        1146                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.980129                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.019871                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1601363                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             31820.041241                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          117                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       105                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1569542.958759                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                1122                       # Number of integer alu accesses
system.cpu01.num_int_insts                       1122                       # number of integer instructions
system.cpu01.num_int_register_reads              1311                       # number of times the integer registers were read
system.cpu01.num_int_register_writes              787                       # number of times the integer registers were written
system.cpu01.num_load_insts                       259                       # Number of load instructions
system.cpu01.num_mem_refs                         442                       # number of memory refs
system.cpu01.num_store_insts                      183                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.87%      0.87% # Class of executed instruction
system.cpu01.op_class::IntAlu                     693     60.37%     61.24% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.09%     61.32% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.17%     61.50% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     61.50% # Class of executed instruction
system.cpu01.op_class::MemRead                    263     22.91%     84.41% # Class of executed instruction
system.cpu01.op_class::MemWrite                   167     14.55%     98.95% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     98.95% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      1.05%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     1148                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      179545000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    179545000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    179545000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     621211000                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    179545000                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             248                       # Number of branches fetched
system.cpu02.committedInsts                      1280                       # Number of instructions committed
system.cpu02.committedOps                        1286                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.982547                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.017453                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1601362                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             27948.384033                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          131                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       117                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1573413.615967                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                1260                       # Number of integer alu accesses
system.cpu02.num_int_insts                       1260                       # number of integer instructions
system.cpu02.num_int_register_reads              1468                       # number of times the integer registers were read
system.cpu02.num_int_register_writes              890                       # number of times the integer registers were written
system.cpu02.num_load_insts                       292                       # Number of load instructions
system.cpu02.num_mem_refs                         490                       # number of memory refs
system.cpu02.num_store_insts                      198                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.78%      0.78% # Class of executed instruction
system.cpu02.op_class::IntAlu                     785     60.95%     61.72% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.08%     61.80% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.16%     61.96% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     61.96% # Class of executed instruction
system.cpu02.op_class::MemRead                    296     22.98%     84.94% # Class of executed instruction
system.cpu02.op_class::MemWrite                   182     14.13%     99.07% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.07% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.93%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     1288                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      168889500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    168889500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    168889500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     631866500                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    168889500                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             246                       # Number of branches fetched
system.cpu03.committedInsts                      1260                       # Number of instructions committed
system.cpu03.committedOps                        1266                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.982183                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.017817                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1601435                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             28532.630062                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          126                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       120                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1572902.369938                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                1236                       # Number of integer alu accesses
system.cpu03.num_int_insts                       1236                       # number of integer instructions
system.cpu03.num_int_register_reads              1443                       # number of times the integer registers were read
system.cpu03.num_int_register_writes              874                       # number of times the integer registers were written
system.cpu03.num_load_insts                       289                       # Number of load instructions
system.cpu03.num_mem_refs                         484                       # number of memory refs
system.cpu03.num_store_insts                      195                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.79%      0.79% # Class of executed instruction
system.cpu03.op_class::IntAlu                     771     60.80%     61.59% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.08%     61.67% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.16%     61.83% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::MemRead                    293     23.11%     84.94% # Class of executed instruction
system.cpu03.op_class::MemWrite                   179     14.12%     99.05% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.05% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.95%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     1268                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean      154793000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value    154793000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value    154793000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     645963000                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED    154793000                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             236                       # Number of branches fetched
system.cpu04.committedInsts                      1208                       # Number of instructions committed
system.cpu04.committedOps                        1214                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.982230                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.017770                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1601482                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             28458.468862                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          122                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       114                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1573023.531138                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                1186                       # Number of integer alu accesses
system.cpu04.num_int_insts                       1186                       # number of integer instructions
system.cpu04.num_int_register_reads              1384                       # number of times the integer registers were read
system.cpu04.num_int_register_writes              835                       # number of times the integer registers were written
system.cpu04.num_load_insts                       274                       # Number of load instructions
system.cpu04.num_mem_refs                         464                       # number of memory refs
system.cpu04.num_store_insts                      190                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.82%      0.82% # Class of executed instruction
system.cpu04.op_class::IntAlu                     739     60.77%     61.60% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.08%     61.68% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.16%     61.84% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::MemRead                    278     22.86%     84.70% # Class of executed instruction
system.cpu04.op_class::MemWrite                   174     14.31%     99.01% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.01% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.99%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     1216                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean      141691500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value    141691500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value    141691500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     659064500                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED    141691500                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             246                       # Number of branches fetched
system.cpu05.committedInsts                      1264                       # Number of instructions committed
system.cpu05.committedOps                        1270                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.982848                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.017152                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1601330                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             27465.880317                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          128                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       118                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1573864.119683                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                1242                       # Number of integer alu accesses
system.cpu05.num_int_insts                       1242                       # number of integer instructions
system.cpu05.num_int_register_reads              1448                       # number of times the integer registers were read
system.cpu05.num_int_register_writes              877                       # number of times the integer registers were written
system.cpu05.num_load_insts                       288                       # Number of load instructions
system.cpu05.num_mem_refs                         484                       # number of memory refs
system.cpu05.num_store_insts                      196                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.79%      0.79% # Class of executed instruction
system.cpu05.op_class::IntAlu                     775     60.93%     61.71% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.08%     61.79% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.16%     61.95% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     61.95% # Class of executed instruction
system.cpu05.op_class::MemRead                    292     22.96%     84.91% # Class of executed instruction
system.cpu05.op_class::MemWrite                   180     14.15%     99.06% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.06% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.94%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     1272                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean      129327000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value    129327000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value    129327000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     671429000                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED    129327000                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             251                       # Number of branches fetched
system.cpu06.committedInsts                      1288                       # Number of instructions committed
system.cpu06.committedOps                        1294                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.982114                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.017886                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1601438                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             28642.678430                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          129                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       122                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1572795.321570                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                1264                       # Number of integer alu accesses
system.cpu06.num_int_insts                       1264                       # number of integer instructions
system.cpu06.num_int_register_reads              1475                       # number of times the integer registers were read
system.cpu06.num_int_register_writes              895                       # number of times the integer registers were written
system.cpu06.num_load_insts                       296                       # Number of load instructions
system.cpu06.num_mem_refs                         494                       # number of memory refs
system.cpu06.num_store_insts                      198                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.77%      0.77% # Class of executed instruction
system.cpu06.op_class::IntAlu                     789     60.88%     61.65% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.08%     61.73% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.15%     61.88% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     61.88% # Class of executed instruction
system.cpu06.op_class::MemRead                    300     23.15%     85.03% # Class of executed instruction
system.cpu06.op_class::MemWrite                   182     14.04%     99.07% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.07% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.93%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     1296                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean      116212000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value    116212000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value    116212000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     684544000                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED    116212000                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             225                       # Number of branches fetched
system.cpu07.committedInsts                      1152                       # Number of instructions committed
system.cpu07.committedOps                        1158                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.982317                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.017683                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1601458                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             28318.047101                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          117                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       108                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1573139.952899                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                1132                       # Number of integer alu accesses
system.cpu07.num_int_insts                       1132                       # number of integer instructions
system.cpu07.num_int_register_reads              1323                       # number of times the integer registers were read
system.cpu07.num_int_register_writes              795                       # number of times the integer registers were written
system.cpu07.num_load_insts                       262                       # Number of load instructions
system.cpu07.num_mem_refs                         446                       # number of memory refs
system.cpu07.num_store_insts                      184                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.86%      0.86% # Class of executed instruction
system.cpu07.op_class::IntAlu                     701     60.43%     61.29% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.09%     61.38% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.17%     61.55% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     61.55% # Class of executed instruction
system.cpu07.op_class::MemRead                    266     22.93%     84.48% # Class of executed instruction
system.cpu07.op_class::MemWrite                   168     14.48%     98.97% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     98.97% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      1.03%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     1160                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean      103737000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value    103737000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value    103737000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     697019000                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED    103737000                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             241                       # Number of branches fetched
system.cpu08.committedInsts                      1236                       # Number of instructions committed
system.cpu08.committedOps                        1242                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.982780                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.017220                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1601439                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             27576.744907                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          125                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       116                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1573862.255093                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                1214                       # Number of integer alu accesses
system.cpu08.num_int_insts                       1214                       # number of integer instructions
system.cpu08.num_int_register_reads              1416                       # number of times the integer registers were read
system.cpu08.num_int_register_writes              856                       # number of times the integer registers were written
system.cpu08.num_load_insts                       281                       # Number of load instructions
system.cpu08.num_mem_refs                         474                       # number of memory refs
system.cpu08.num_store_insts                      193                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.80%      0.80% # Class of executed instruction
system.cpu08.op_class::IntAlu                     757     60.85%     61.66% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.08%     61.74% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.16%     61.90% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::MemRead                    285     22.91%     84.81% # Class of executed instruction
system.cpu08.op_class::MemWrite                   177     14.23%     99.04% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.04% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.96%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     1244                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       91038000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     91038000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     91038000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     709718000                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     91038000                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             254                       # Number of branches fetched
system.cpu09.committedInsts                      1300                       # Number of instructions committed
system.cpu09.committedOps                        1306                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.982956                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.017044                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1601395                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             27294.007830                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          129                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       125                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1574100.992170                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                1274                       # Number of integer alu accesses
system.cpu09.num_int_insts                       1274                       # number of integer instructions
system.cpu09.num_int_register_reads              1487                       # number of times the integer registers were read
system.cpu09.num_int_register_writes              903                       # number of times the integer registers were written
system.cpu09.num_load_insts                       299                       # Number of load instructions
system.cpu09.num_mem_refs                         498                       # number of memory refs
system.cpu09.num_store_insts                      199                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.76%      0.76% # Class of executed instruction
system.cpu09.op_class::IntAlu                     797     60.93%     61.70% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.08%     61.77% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.15%     61.93% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::MemRead                    303     23.17%     85.09% # Class of executed instruction
system.cpu09.op_class::MemWrite                   183     13.99%     99.08% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.08% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.92%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     1308                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       76013500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     76013500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     76013500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     724742500                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     76013500                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             269                       # Number of branches fetched
system.cpu10.committedInsts                      1384                       # Number of instructions committed
system.cpu10.committedOps                        1390                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.983135                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.016865                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1601486                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             27009.563468                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          138                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       131                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1574476.436532                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                1358                       # Number of integer alu accesses
system.cpu10.num_int_insts                       1358                       # number of integer instructions
system.cpu10.num_int_register_reads              1583                       # number of times the integer registers were read
system.cpu10.num_int_register_writes              966                       # number of times the integer registers were written
system.cpu10.num_load_insts                       320                       # Number of load instructions
system.cpu10.num_mem_refs                         528                       # number of memory refs
system.cpu10.num_store_insts                      208                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.72%      0.72% # Class of executed instruction
system.cpu10.op_class::IntAlu                     851     61.14%     61.85% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.07%     61.93% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.14%     62.07% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     62.07% # Class of executed instruction
system.cpu10.op_class::MemRead                    324     23.28%     85.34% # Class of executed instruction
system.cpu10.op_class::MemWrite                   192     13.79%     99.14% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.14% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.86%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     1392                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       63374000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     63374000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     63374000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     737382000                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     63374000                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             179                       # Number of branches fetched
system.cpu11.committedInsts                       904                       # Number of instructions committed
system.cpu11.committedOps                         910                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.981705                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.018295                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1601433                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             29298.556642                       # Number of busy cycles
system.cpu11.num_conditional_control_insts           93                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                        86                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1572134.443358                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                 888                       # Number of integer alu accesses
system.cpu11.num_int_insts                        888                       # number of integer instructions
system.cpu11.num_int_register_reads              1043                       # number of times the integer registers were read
system.cpu11.num_int_register_writes              611                       # number of times the integer registers were written
system.cpu11.num_load_insts                       200                       # Number of load instructions
system.cpu11.num_mem_refs                         358                       # number of memory refs
system.cpu11.num_store_insts                      158                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      1.10%      1.10% # Class of executed instruction
system.cpu11.op_class::IntAlu                     541     59.32%     60.42% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.11%     60.53% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.22%     60.75% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     60.75% # Class of executed instruction
system.cpu11.op_class::MemRead                    204     22.37%     83.11% # Class of executed instruction
system.cpu11.op_class::MemWrite                   142     15.57%     98.68% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     98.68% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      1.32%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                      912                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       48947500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     48947500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     48947500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     751808500                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     48947500                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             245                       # Number of branches fetched
system.cpu12.committedInsts                      1242                       # Number of instructions committed
system.cpu12.committedOps                        1248                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.982849                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.017151                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1601409                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             27465.235447                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          128                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       117                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1573943.764553                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                1219                       # Number of integer alu accesses
system.cpu12.num_int_insts                       1219                       # number of integer instructions
system.cpu12.num_int_register_reads              1419                       # number of times the integer registers were read
system.cpu12.num_int_register_writes              861                       # number of times the integer registers were written
system.cpu12.num_load_insts                       278                       # Number of load instructions
system.cpu12.num_mem_refs                         469                       # number of memory refs
system.cpu12.num_store_insts                      191                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  11      0.88%      0.88% # Class of executed instruction
system.cpu12.op_class::IntAlu                     768     61.39%     62.27% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.08%     62.35% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.16%     62.51% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     62.51% # Class of executed instruction
system.cpu12.op_class::MemRead                    282     22.54%     85.05% # Class of executed instruction
system.cpu12.op_class::MemWrite                   175     13.99%     99.04% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.04% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.96%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     1251                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       37316500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     37316500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     37316500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     763439500                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     37316500                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             281                       # Number of branches fetched
system.cpu13.committedInsts                      1452                       # Number of instructions committed
system.cpu13.committedOps                        1458                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.982677                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.017323                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1601435                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             27741.668094                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          144                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       137                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1573693.331906                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                1425                       # Number of integer alu accesses
system.cpu13.num_int_insts                       1425                       # number of integer instructions
system.cpu13.num_int_register_reads              1662                       # number of times the integer registers were read
system.cpu13.num_int_register_writes             1016                       # number of times the integer registers were written
system.cpu13.num_load_insts                       337                       # Number of load instructions
system.cpu13.num_mem_refs                         553                       # number of memory refs
system.cpu13.num_store_insts                      216                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.68%      0.68% # Class of executed instruction
system.cpu13.op_class::IntAlu                     894     61.23%     61.92% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.07%     61.99% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.14%     62.12% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::MemRead                    341     23.36%     85.48% # Class of executed instruction
system.cpu13.op_class::MemWrite                   200     13.70%     99.18% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.18% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.82%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     1460                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       24382000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     24382000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     24382000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     776374000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     24382000                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             245                       # Number of branches fetched
system.cpu14.committedInsts                      1257                       # Number of instructions committed
system.cpu14.committedOps                        1263                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.983551                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.016449                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1601409                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             26341.307737                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          126                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       119                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1575067.692263                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                1234                       # Number of integer alu accesses
system.cpu14.num_int_insts                       1234                       # number of integer instructions
system.cpu14.num_int_register_reads              1442                       # number of times the integer registers were read
system.cpu14.num_int_register_writes              872                       # number of times the integer registers were written
system.cpu14.num_load_insts                       289                       # Number of load instructions
system.cpu14.num_mem_refs                         484                       # number of memory refs
system.cpu14.num_store_insts                      195                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.79%      0.79% # Class of executed instruction
system.cpu14.op_class::IntAlu                     768     60.71%     61.50% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.08%     61.58% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.16%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::MemRead                    293     23.16%     84.90% # Class of executed instruction
system.cpu14.op_class::MemWrite                   179     14.15%     99.05% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.05% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.95%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     1265                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean       12282000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value     12282000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value     12282000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     788474000                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED     12282000                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             314                       # Number of branches fetched
system.cpu15.committedInsts                      1371                       # Number of instructions committed
system.cpu15.committedOps                        1376                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.985450                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.014550                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1601470                       # number of cpu cycles simulated
system.cpu15.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             23301.390871                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          197                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       117                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1578168.609129                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                1356                       # Number of integer alu accesses
system.cpu15.num_int_insts                       1356                       # number of integer instructions
system.cpu15.num_int_register_reads              1542                       # number of times the integer registers were read
system.cpu15.num_int_register_writes              955                       # number of times the integer registers were written
system.cpu15.num_load_insts                       250                       # Number of load instructions
system.cpu15.num_mem_refs                         426                       # number of memory refs
system.cpu15.num_store_insts                      176                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      1.65%      1.65% # Class of executed instruction
system.cpu15.op_class::IntAlu                     941     67.55%     69.20% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.07%     69.27% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.14%     69.42% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     69.42% # Class of executed instruction
system.cpu15.op_class::MemRead                    253     18.16%     87.58% # Class of executed instruction
system.cpu15.op_class::MemWrite                   161     11.56%     99.14% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.14% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.86%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     1393                       # Class of executed instruction
system.cpu15.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean        1138500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value      1138500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value      1138500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON     799617500                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED      1138500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                    498711.03                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               49676.92                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples      1086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    30926.92                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       67.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    90.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                       17.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    37.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     22.63                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.66                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     90394577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             90394577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0    128198852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           128198852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0     37804275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            37804275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          532                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   126.556391                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   100.549499                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   119.385584                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          299     56.20%     56.20% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          174     32.71%     88.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           38      7.14%     96.05% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511            8      1.50%     97.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            5      0.94%     98.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            3      0.56%     99.06% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            3      0.56%     99.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            1      0.19%     99.81% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            1      0.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          532                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 54080                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  72384                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                  18304                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  13696                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys               30272                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        72384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             72384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0        30272                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          30272                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0         1131                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     37114.94                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        54080                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 67536178.311495631933                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     41977000                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0          473                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0  35811838.27                       # Per-master write average memory access latency
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0        13696                       # Per-master bytes write to memory
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 17103836.874153923243                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0  16938999500                       # Per-master write total memory access latency
system.mem_ctrls0.mergedWrBursts                  232                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               2341                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               202                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0         1131                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               1131                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0          473                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               473                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   48.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               56                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               16                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               17                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               20                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               51                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               41                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              111                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               92                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               41                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              95                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              70                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              78                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              28                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              67                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              54                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0               14                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                3                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              11                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              54                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              50                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13              10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              13                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              32                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000713612750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     68.083333                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    60.612978                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    39.065117                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39            2     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47            2     16.67%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55            4     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87            1      8.33%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95            1      8.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103            1      8.33%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdQLenPdf::0                    824                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     12                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                     1131                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 1131                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                       1131                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                40.12                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     339                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                   286                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   4225000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    799932500                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               41977000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    26133250                       # Total ticks spent queuing
system.mem_ctrls0.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.833333                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.824190                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.577350                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               1      8.33%      8.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18              11     91.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                     473                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 473                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                       473                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate               77.18                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                    186                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy            16783650                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                 1385160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      205040970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           491.919698                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      3775500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     23400000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     93715000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    214375250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT     15843500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    449646750                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             2381280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  736230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       82323360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                2284800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        55317600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        27461460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             393907650                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           754222250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                193140                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            25158660                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 2427600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      245993190                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           521.974584                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      3928000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     25220000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     37284750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    162297750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     32550000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    539475500                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             2426400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                 1282710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       62325120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                3748500                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        59620080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        13970460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             417974280                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           735614750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                923940                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                    477565.71                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               47738.28                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples      1214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    28988.28                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       76.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    97.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                       18.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    36.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     22.82                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.75                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.60                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     97188157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             97188157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1    133793565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           133793565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1     36605408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            36605408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          576                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   132.111111                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   103.387356                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   124.519591                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          325     56.42%     56.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          166     28.82%     85.24% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           60     10.42%     95.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           13      2.26%     97.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            4      0.69%     98.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            2      0.35%     98.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            2      0.35%     99.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            2      0.35%     99.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            2      0.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          576                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 61440                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  77824                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                  16384                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  15104                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys               29312                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        77824                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             77824                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1        29312                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          29312                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1         1216                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     37688.12                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        61440                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 76727492.519569009542                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     45828750                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1          458                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1  38098253.82                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1        15104                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 18862175.244394049048                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1  17449000250                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                  204                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               2556                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               223                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1         1216                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               1216                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1          458                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               458                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   50.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               58                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               26                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               22                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                7                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               27                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               55                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               73                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              146                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               88                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               37                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             124                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              93                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              87                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              21                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              35                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              61                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                9                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                9                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                7                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                9                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              56                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              52                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               7                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              14                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              37                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000524557500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     73.692308                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    66.701709                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    39.858886                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47            3     23.08%     23.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55            3     23.08%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63            2     15.38%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71            1      7.69%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79            1      7.69%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103            1      7.69%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                    926                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     23                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                     1216                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 1216                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                       1216                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                43.23                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     415                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                   256                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   4800000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    799445000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               45828750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    27828750                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.153846                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.150349                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.375534                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              11     84.62%     84.62% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               2     15.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                     458                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 458                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                       458                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               78.74                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                    200                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            18523290                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                 1606500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      210963840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           503.470071                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      6710000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     24180000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     65974500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    222291500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT     18974500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    462625500                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             3476640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  834900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       85359360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                2955960                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        57161520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        21950940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             403156680                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           745981250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                245340                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            25479570                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 2541840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      258061800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           527.480943                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      3247000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     26000000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     19995500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    153053250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     32560250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    565900000                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             2271360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                 1351020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       58768320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                3898440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        61464000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy         7560600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             422383530                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           738473000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                986580                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                    559919.23                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               47995.13                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples      1062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    29245.13                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       65.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    82.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                       17.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    32.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                     21.50                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.65                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     82002508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             82002508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2    114291994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           114291994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2     32289486                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            32289486                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          502                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   131.697211                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   105.698440                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   117.868918                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127          255     50.80%     50.80% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255          190     37.85%     88.65% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           35      6.97%     95.62% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           11      2.19%     97.81% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639            5      1.00%     98.80% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767            2      0.40%     99.20% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            1      0.20%     99.40% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023            1      0.20%     99.60% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151            2      0.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          502                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 52608                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  65664                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                  13056                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                  13696                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys               25856                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        65664                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             65664                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2        25856                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total          25856                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2         1026                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     38452.24                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        52608                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 65697915.469880960882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     39452000                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2          404                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2  39727066.21                       # Per-master write average memory access latency
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2        13696                       # Per-master bytes write to memory
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 17103836.874153923243                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2  16049734750                       # Per-master write total memory access latency
system.mem_ctrls2.mergedWrBursts                  164                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               2232                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState               202                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2         1026                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total               1026                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2          404                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total               404                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   50.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               57                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               20                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               14                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3                9                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               23                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               50                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               49                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               93                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               86                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               37                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10             116                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11              71                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              72                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13              20                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              50                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              55                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                6                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                9                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                2                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                3                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                4                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                4                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9               15                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10              15                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11              57                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12              42                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               4                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14              20                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15              28                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000522427250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     66.250000                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    59.638621                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    35.213956                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::24-31            1      8.33%      8.33% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::40-47            4     33.33%     41.67% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::48-55            1      8.33%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::64-71            2     16.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::72-79            2     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::104-111            1      8.33%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::152-159            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdQLenPdf::0                    806                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                     16                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                     1026                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                 1026                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                       1026                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                43.43                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     357                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                   204                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   4110000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    800684500                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               39452000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    24039500                       # Total ticks spent queuing
system.mem_ctrls2.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     17.833333                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    17.824190                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.577350                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16               1      8.33%      8.33% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18              11     91.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                     404                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                 404                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                       404                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate               72.92                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                    175                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy            16406880                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                 1370880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      196765710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           492.756920                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      3813000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     23400000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     90334250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    236713000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT     14983000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    431512750                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             2392320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  721050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       90896160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                2249100                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        55317600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        28306980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             394578060                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           752926250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                151380                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            24145770                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 2227680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      260007210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           530.946868                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE      2244000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     26520000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF      4654000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    167936500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     29227500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    570174000                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             1889760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                 1184040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       64499040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                3619980                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        62693280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy    3895500.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             425158890                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           742519750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                965700                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                    543508.15                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               52572.59                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples       952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    33822.59                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       56.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    79.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                       17.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    37.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                     23.34                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.58                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     79764622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             79764622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3    117728746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           117728746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3     37964124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            37964124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          449                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   131.135857                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   103.091743                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   124.411191                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127          248     55.23%     55.23% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255          140     31.18%     86.41% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           42      9.35%     95.77% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511            7      1.56%     97.33% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639            5      1.11%     98.44% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767            1      0.22%     98.66% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895            4      0.89%     99.55% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023            1      0.22%     99.78% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151            1      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          449                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 45184                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  63872                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                  18688                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                  13824                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys               30400                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        63872                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             63872                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3        30400                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total          30400                       # Number of bytes written to this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3          998                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     37190.63                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        45184                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 56426676.790433041751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     37116250                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3          475                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3  37473880.00                       # Per-master write average memory access latency
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3        13824                       # Per-master bytes write to memory
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 17263685.816903024912                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3  17800093000                       # Per-master write total memory access latency
system.mem_ctrls3.mergedWrBursts                  229                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               2063                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState               204                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3          998                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total                998                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3          475                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total               475                       # Number of write requests responded to by this memory
system.mem_ctrls3.pageHitRate                   49.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               70                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               13                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2               14                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                9                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               17                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               34                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               26                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               77                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               74                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               20                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10              91                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11              69                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              69                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13              18                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              51                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              54                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0               15                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                6                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10              17                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11              59                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12              40                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14              14                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15              36                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000666553750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     55.916667                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    44.513349                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    45.572038                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::16-23            1      8.33%      8.33% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::24-31            4     33.33%     41.67% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-39            2     16.67%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::56-63            1      8.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::64-71            2     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::96-103            1      8.33%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::176-183            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdQLenPdf::0                    688                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                     13                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                      998                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                  998                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                        998                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                41.36                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     292                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                   292                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   3530000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    800587500                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               37116250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    23878750                       # Total ticks spent queuing
system.mem_ctrls3.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean            18                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18              12    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                     475                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                 475                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                       475                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate               73.17                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                    180                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy            19564680                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                 1085280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      165524010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           469.299924                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      4152500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     21320000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    154672250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    233923250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT     23709750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    362978250                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             2333280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  576840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       89827680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                1856400                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        50400480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        44344920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             375794730                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           747830250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                198360                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            21994590                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 2127720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      247973940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           522.289043                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      2782000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     25740000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     23763500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    179464500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     25197000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    543809000                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             2110560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                 1127115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       68912160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                3184440                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        60849360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy         9017040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             418226085                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           746075750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                929160                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |         592     25.77%     25.77% |         688     29.95%     55.72% |         550     23.94%     79.67% |         467     20.33%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total         2297                      
system.ruby.Directory_Controller.Data    |         473     26.13%     26.13% |         458     25.30%     51.44% |         404     22.32%     73.76% |         475     26.24%    100.00%
system.ruby.Directory_Controller.Data::total         1810                      
system.ruby.Directory_Controller.Fetch   |        1131     25.88%     25.88% |        1216     27.82%     53.69% |        1026     23.47%     77.17% |         998     22.83%    100.00%
system.ruby.Directory_Controller.Fetch::total         4371                      
system.ruby.Directory_Controller.I.Fetch |        1131     25.88%     25.88% |        1216     27.82%     53.69% |        1026     23.47%     77.17% |         998     22.83%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         4371                      
system.ruby.Directory_Controller.IM.Memory_Data |        1131     25.88%     25.88% |        1216     27.82%     53.69% |        1026     23.47%     77.17% |         998     22.83%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         4371                      
system.ruby.Directory_Controller.M.CleanReplacement |         592     25.77%     25.77% |         688     29.95%     55.72% |         550     23.94%     79.67% |         467     20.33%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total         2297                      
system.ruby.Directory_Controller.M.Data  |         473     26.13%     26.13% |         458     25.30%     51.44% |         404     22.32%     73.76% |         475     26.24%    100.00%
system.ruby.Directory_Controller.M.Data::total         1810                      
system.ruby.Directory_Controller.MI.Memory_Ack |         473     26.18%     26.18% |         455     25.18%     51.36% |         404     22.36%     73.71% |         475     26.29%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total         1807                      
system.ruby.Directory_Controller.Memory_Ack |         473     26.18%     26.18% |         455     25.18%     51.36% |         404     22.36%     73.71% |         475     26.29%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total         1807                      
system.ruby.Directory_Controller.Memory_Data |        1131     25.88%     25.88% |        1216     27.82%     53.69% |        1026     23.47%     77.17% |         998     22.83%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         4371                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       136865                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      136865    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       136865                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples       142225                      
system.ruby.IFETCH.latency_hist_seqr::mean     5.895279                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.188668                      
system.ruby.IFETCH.latency_hist_seqr::stdev    36.562691                      
system.ruby.IFETCH.latency_hist_seqr     |      141738     99.66%     99.66% |         416      0.29%     99.95% |          25      0.02%     99.97% |           5      0.00%     99.97% |          10      0.01%     99.98% |          31      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       142225                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5360                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   130.893843                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    98.105590                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   138.704510                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4873     90.91%     90.91% |         416      7.76%     98.68% |          25      0.47%     99.14% |           5      0.09%     99.24% |          10      0.19%     99.42% |          31      0.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5360                      
system.ruby.L1Cache_Controller.Ack       |           2      4.17%      4.17% |           2      4.17%      8.33% |           1      2.08%     10.42% |           3      6.25%     16.67% |           2      4.17%     20.83% |           2      4.17%     25.00% |           6     12.50%     37.50% |           3      6.25%     43.75% |           1      2.08%     45.83% |           5     10.42%     56.25% |           2      4.17%     60.42% |           2      4.17%     64.58% |           3      6.25%     70.83% |           2      4.17%     75.00% |           2      4.17%     79.17% |          10     20.83%    100.00%
system.ruby.L1Cache_Controller.Ack::total           48                      
system.ruby.L1Cache_Controller.Ack_all   |           2      5.26%      5.26% |           2      5.26%     10.53% |           1      2.63%     13.16% |           2      5.26%     18.42% |           2      5.26%     23.68% |           2      5.26%     28.95% |           3      7.89%     36.84% |           3      7.89%     44.74% |           1      2.63%     47.37% |           3      7.89%     55.26% |           2      5.26%     60.53% |           2      5.26%     65.79% |           3      7.89%     73.68% |           2      5.26%     78.95% |           2      5.26%     84.21% |           6     15.79%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           38                      
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data::total            5                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           2      4.08%      4.08% |           2      4.08%      8.16% |           3      6.12%     14.29% |           1      2.04%     16.33% |           2      4.08%     20.41% |           4      8.16%     28.57% |           3      6.12%     34.69% |           4      8.16%     42.86% |           2      4.08%     46.94% |           4      8.16%     55.10% |           3      6.12%     61.22% |           2      4.08%     65.31% |           4      8.16%     73.47% |           4      8.16%     81.63% |           2      4.08%     85.71% |           7     14.29%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           49                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3924     85.21%     85.21% |          44      0.96%     86.17% |          47      1.02%     87.19% |          49      1.06%     88.25% |          43      0.93%     89.19% |          45      0.98%     90.16% |          48      1.04%     91.21% |          39      0.85%     92.05% |          44      0.96%     93.01% |          47      1.02%     94.03% |          47      1.02%     95.05% |          53      1.15%     96.20% |          43      0.93%     97.13% |          50      1.09%     98.22% |          46      1.00%     99.22% |          36      0.78%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4605                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6434     80.73%     80.73% |         101      1.27%     81.99% |         103      1.29%     83.29% |         103      1.29%     84.58% |         103      1.29%     85.87% |         102      1.28%     87.15% |         105      1.32%     88.47% |         101      1.27%     89.74% |         106      1.33%     91.07% |         105      1.32%     92.38% |         109      1.37%     93.75% |          99      1.24%     94.99% |         104      1.30%     96.30% |         100      1.25%     97.55% |         103      1.29%     98.85% |          92      1.15%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7970                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            3                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1     14.29%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total            7                      
system.ruby.L1Cache_Controller.E.Inv     |           1      0.59%      0.59% |          12      7.06%      7.65% |          11      6.47%     14.12% |          12      7.06%     21.18% |          12      7.06%     28.24% |          11      6.47%     34.71% |          12      7.06%     41.76% |           8      4.71%     46.47% |           7      4.12%     50.59% |          12      7.06%     57.65% |           9      5.29%     62.94% |          27     15.88%     78.82% |          10      5.88%     84.71% |           8      4.71%     89.41% |           7      4.12%     93.53% |          11      6.47%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total          170                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3254     97.37%     97.37% |           5      0.15%     97.52% |           4      0.12%     97.64% |           6      0.18%     97.82% |           4      0.12%     97.94% |           5      0.15%     98.08% |           6      0.18%     98.26% |           5      0.15%     98.41% |           8      0.24%     98.65% |           5      0.15%     98.80% |           6      0.18%     98.98% |           7      0.21%     99.19% |           7      0.21%     99.40% |           7      0.21%     99.61% |           7      0.21%     99.82% |           6      0.18%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3342                      
system.ruby.L1Cache_Controller.E.LL      |          90     83.33%     83.33% |           2      1.85%     85.19% |           2      1.85%     87.04% |           2      1.85%     88.89% |           1      0.93%     89.81% |           1      0.93%     90.74% |           1      0.93%     91.67% |           1      0.93%     92.59% |           2      1.85%     94.44% |           1      0.93%     95.37% |           1      0.93%     96.30% |           1      0.93%     97.22% |           1      0.93%     98.15% |           1      0.93%     99.07% |           1      0.93%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.LL::total          108                      
system.ruby.L1Cache_Controller.E.Load    |        7256     92.08%     92.08% |          39      0.49%     92.58% |          39      0.49%     93.07% |          49      0.62%     93.69% |          45      0.57%     94.26% |          42      0.53%     94.80% |          43      0.55%     95.34% |          32      0.41%     95.75% |          42      0.53%     96.28% |          48      0.61%     96.89% |          41      0.52%     97.41% |          32      0.41%     97.82% |          39      0.49%     98.31% |          48      0.61%     98.92% |          47      0.60%     99.52% |          38      0.48%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7880                      
system.ruby.L1Cache_Controller.E.Store   |         576     59.94%     59.94% |          24      2.50%     62.43% |          28      2.91%     65.35% |          28      2.91%     68.26% |          25      2.60%     70.86% |          28      2.91%     73.78% |          28      2.91%     76.69% |          24      2.50%     79.19% |          26      2.71%     81.89% |          28      2.91%     84.81% |          30      3.12%     87.93% |          15      1.56%     89.49% |          24      2.50%     91.99% |          33      3.43%     95.42% |          28      2.91%     98.34% |          16      1.66%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          961                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          26     48.15%     48.15% |           0      0.00%     48.15% |           3      5.56%     53.70% |           2      3.70%     57.41% |           3      5.56%     62.96% |           1      1.85%     64.81% |           4      7.41%     72.22% |           2      3.70%     75.93% |           1      1.85%     77.78% |           1      1.85%     79.63% |           1      1.85%     81.48% |           3      5.56%     87.04% |           3      5.56%     92.59% |           1      1.85%     94.44% |           1      1.85%     96.30% |           2      3.70%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           54                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           4      6.25%      6.25% |           5      7.81%     14.06% |           3      4.69%     18.75% |           5      7.81%     26.56% |           4      6.25%     32.81% |           4      6.25%     39.06% |           3      4.69%     43.75% |           3      4.69%     48.44% |           5      7.81%     56.25% |           6      9.38%     65.62% |           5      7.81%     73.44% |           5      7.81%     81.25% |           1      1.56%     82.81% |           3      4.69%     87.50% |           5      7.81%     95.31% |           3      4.69%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           64                      
system.ruby.L1Cache_Controller.I.Ifetch  |           0      0.00%      0.00% |           2      7.14%      7.14% |           2      7.14%     14.29% |           2      7.14%     21.43% |           2      7.14%     28.57% |           2      7.14%     35.71% |           2      7.14%     42.86% |           2      7.14%     50.00% |           2      7.14%     57.14% |           2      7.14%     64.29% |           2      7.14%     71.43% |           2      7.14%     78.57% |           2      7.14%     85.71% |           2      7.14%     92.86% |           1      3.57%     96.43% |           1      3.57%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total           28                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          23     14.74%     14.74% |          10      6.41%     21.15% |          10      6.41%     27.56% |          11      7.05%     34.62% |          10      6.41%     41.03% |          10      6.41%     47.44% |          11      7.05%     54.49% |          10      6.41%     60.90% |           8      5.13%     66.03% |          11      7.05%     73.08% |           9      5.77%     78.85% |           8      5.13%     83.97% |           9      5.77%     89.74% |           7      4.49%     94.23% |           5      3.21%     97.44% |           4      2.56%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          156                      
system.ruby.L1Cache_Controller.I.LL      |           0      0.00%      0.00% |           1      9.09%      9.09% |           0      0.00%      9.09% |           1      9.09%     18.18% |           1      9.09%     27.27% |           1      9.09%     36.36% |           0      0.00%     36.36% |           1      9.09%     45.45% |           1      9.09%     54.55% |           0      0.00%     54.55% |           1      9.09%     63.64% |           1      9.09%     72.73% |           1      9.09%     81.82% |           0      0.00%     81.82% |           1      9.09%     90.91% |           1      9.09%    100.00%
system.ruby.L1Cache_Controller.I.LL::total           11                      
system.ruby.L1Cache_Controller.I.Load    |           3      0.57%      0.57% |          33      6.23%      6.79% |          37      6.98%     13.77% |          36      6.79%     20.57% |          33      6.23%     26.79% |          35      6.60%     33.40% |          36      6.79%     40.19% |          30      5.66%     45.85% |          34      6.42%     52.26% |          35      6.60%     58.87% |          36      6.79%     65.66% |          42      7.92%     73.58% |          36      6.79%     80.38% |          40      7.55%     87.92% |          35      6.60%     94.53% |          29      5.47%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          530                      
system.ruby.L1Cache_Controller.I.Store   |           2      0.45%      0.45% |          29      6.49%      6.94% |          32      7.16%     14.09% |          32      7.16%     21.25% |          29      6.49%     27.74% |          29      6.49%     34.23% |          33      7.38%     41.61% |          29      6.49%     48.10% |          31      6.94%     55.03% |          33      7.38%     62.42% |          35      7.83%     70.25% |          25      5.59%     75.84% |          29      6.49%     82.33% |          29      6.49%     88.81% |          31      6.94%     95.75% |          19      4.25%    100.00%
system.ruby.L1Cache_Controller.I.Store::total          447                      
system.ruby.L1Cache_Controller.IL.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           2     33.33%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           3     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Ack::total            6                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            4                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          54     83.08%     83.08% |           1      1.54%     84.62% |           1      1.54%     86.15% |           0      0.00%     86.15% |           1      1.54%     87.69% |           1      1.54%     89.23% |           0      0.00%     89.23% |           0      0.00%     89.23% |           1      1.54%     90.77% |           0      0.00%     90.77% |           1      1.54%     92.31% |           1      1.54%     93.85% |           1      1.54%     95.38% |           1      1.54%     96.92% |           1      1.54%     98.46% |           1      1.54%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           65                      
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            1                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1753     71.06%     71.06% |          46      1.86%     72.92% |          50      2.03%     74.95% |          49      1.99%     76.94% |          48      1.95%     78.88% |          48      1.95%     80.83% |          51      2.07%     82.89% |          47      1.91%     84.80% |          50      2.03%     86.83% |          51      2.07%     88.89% |          53      2.15%     91.04% |          43      1.74%     92.78% |          47      1.91%     94.69% |          46      1.86%     96.55% |          48      1.95%     98.50% |          37      1.50%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         2467                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           2      4.08%      4.08% |           2      4.08%      8.16% |           3      6.12%     14.29% |           1      2.04%     16.33% |           2      4.08%     20.41% |           4      8.16%     28.57% |           3      6.12%     34.69% |           4      8.16%     42.86% |           2      4.08%     46.94% |           4      8.16%     55.10% |           3      6.12%     61.22% |           2      4.08%     65.31% |           4      8.16%     73.47% |           4      8.16%     81.63% |           2      4.08%     85.71% |           7     14.29%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           49                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3924     85.21%     85.21% |          44      0.96%     86.17% |          47      1.02%     87.19% |          49      1.06%     88.25% |          43      0.93%     89.19% |          45      0.98%     90.16% |          48      1.04%     91.21% |          39      0.85%     92.05% |          44      0.96%     93.01% |          47      1.02%     94.03% |          47      1.02%     95.05% |          53      1.15%     96.20% |          43      0.93%     97.13% |          50      1.09%     98.22% |          46      1.00%     99.22% |          36      0.78%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4605                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4627     85.24%     85.24% |          53      0.98%     86.22% |          52      0.96%     87.18% |          53      0.98%     88.15% |          53      0.98%     89.13% |          52      0.96%     90.09% |          54      0.99%     91.08% |          53      0.98%     92.06% |          54      0.99%     93.05% |          54      0.99%     94.05% |          54      0.99%     95.04% |          54      0.99%     96.04% |          55      1.01%     97.05% |          53      0.98%     98.03% |          53      0.98%     99.01% |          54      0.99%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5428                      
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           1     10.00%     10.00% |           0      0.00%     10.00% |           1     10.00%     20.00% |           1     10.00%     30.00% |           1     10.00%     40.00% |           0      0.00%     40.00% |           1     10.00%     50.00% |           1     10.00%     60.00% |           0      0.00%     60.00% |           1     10.00%     70.00% |           1     10.00%     80.00% |           1     10.00%     90.00% |           0      0.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total           10                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           1     10.00%     10.00% |           0      0.00%     10.00% |           1     10.00%     20.00% |           1     10.00%     30.00% |           1     10.00%     40.00% |           0      0.00%     40.00% |           1     10.00%     50.00% |           1     10.00%     60.00% |           0      0.00%     60.00% |           1     10.00%     70.00% |           1     10.00%     80.00% |           1     10.00%     90.00% |           0      0.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total           10                      
system.ruby.L1Cache_Controller.Ifetch    |      120276     84.57%     84.57% |        1329      0.93%     85.50% |        1488      1.05%     86.55% |        1467      1.03%     87.58% |        1406      0.99%     88.57% |        1470      1.03%     89.60% |        1499      1.05%     90.66% |        1343      0.94%     91.60% |        1438      1.01%     92.61% |        1513      1.06%     93.67% |        1609      1.13%     94.81% |        1059      0.74%     95.55% |        1455      1.02%     96.57% |        1687      1.19%     97.76% |        1464      1.03%     98.79% |        1722      1.21%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       142225                      
system.ruby.L1Cache_Controller.Inv       |        1405     49.02%     49.02% |         101      3.52%     52.55% |         109      3.80%     56.35% |         106      3.70%     60.05% |          98      3.42%     63.47% |         102      3.56%     67.03% |         105      3.66%     70.69% |          95      3.31%     74.01% |          96      3.35%     77.36% |         102      3.56%     80.91% |         102      3.56%     84.47% |          99      3.45%     87.93% |         100      3.49%     91.42% |          97      3.38%     94.80% |          88      3.07%     97.87% |          61      2.13%    100.00%
system.ruby.L1Cache_Controller.Inv::total         2866                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            5                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           1      9.09%      9.09% |           1      9.09%     18.18% |           0      0.00%     18.18% |           1      9.09%     27.27% |           0      0.00%     27.27% |           1      9.09%     36.36% |           0      0.00%     36.36% |           0      0.00%     36.36% |           1      9.09%     45.45% |           1      9.09%     54.55% |           1      9.09%     63.64% |           1      9.09%     72.73% |           0      0.00%     72.73% |           1      9.09%     81.82% |           1      9.09%     90.91% |           1      9.09%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           11                      
system.ruby.L1Cache_Controller.L.LL      |           1      4.55%      4.55% |           1      4.55%      9.09% |           1      4.55%     13.64% |           1      4.55%     18.18% |           1      4.55%     22.73% |           1      4.55%     27.27% |           1      4.55%     31.82% |           1      4.55%     36.36% |           1      4.55%     40.91% |           1      4.55%     45.45% |           1      4.55%     50.00% |           1      4.55%     54.55% |           1      4.55%     59.09% |           1      4.55%     63.64% |           1      4.55%     68.18% |           7     31.82%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           22                      
system.ruby.L1Cache_Controller.L.Load    |         317     87.81%     87.81% |           2      0.55%     88.37% |           2      0.55%     88.92% |           2      0.55%     89.47% |           2      0.55%     90.03% |           2      0.55%     90.58% |           2      0.55%     91.14% |           2      0.55%     91.69% |           2      0.55%     92.24% |           2      0.55%     92.80% |           2      0.55%     93.35% |           2      0.55%     93.91% |           2      0.55%     94.46% |           2      0.55%     95.01% |           2      0.55%     95.57% |          16      4.43%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          361                      
system.ruby.L1Cache_Controller.L.Store   |         565     84.45%     84.45% |           6      0.90%     85.35% |           6      0.90%     86.25% |           6      0.90%     87.14% |           6      0.90%     88.04% |           6      0.90%     88.94% |           6      0.90%     89.84% |           6      0.90%     90.73% |           6      0.90%     91.63% |           6      0.90%     92.53% |           6      0.90%     93.42% |           6      0.90%     94.32% |           7      1.05%     95.37% |           6      0.90%     96.26% |           6      0.90%     97.16% |          19      2.84%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          669                      
system.ruby.L1Cache_Controller.L.Unlock  |         254     78.64%     78.64% |           4      1.24%     79.88% |           4      1.24%     81.11% |           4      1.24%     82.35% |           4      1.24%     83.59% |           4      1.24%     84.83% |           4      1.24%     86.07% |           4      1.24%     87.31% |           4      1.24%     88.54% |           4      1.24%     89.78% |           4      1.24%     91.02% |           4      1.24%     92.26% |           5      1.55%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          323                      
system.ruby.L1Cache_Controller.L1_Replacement |       10322     92.90%     92.90% |          52      0.47%     93.37% |          50      0.45%     93.82% |          52      0.47%     94.28% |          52      0.47%     94.75% |          53      0.48%     95.23% |          54      0.49%     95.72% |          52      0.47%     96.18% |          53      0.48%     96.66% |          55      0.50%     97.16% |          54      0.49%     97.64% |          53      0.48%     98.12% |          52      0.47%     98.59% |          51      0.46%     99.05% |          52      0.47%     99.51% |          54      0.49%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        11111                      
system.ruby.L1Cache_Controller.LL        |         255     73.91%     73.91% |           5      1.45%     75.36% |           5      1.45%     76.81% |           5      1.45%     78.26% |           5      1.45%     79.71% |           5      1.45%     81.16% |           5      1.45%     82.61% |           5      1.45%     84.06% |           5      1.45%     85.51% |           5      1.45%     86.96% |           5      1.45%     88.41% |           5      1.45%     89.86% |           6      1.74%     91.59% |           5      1.45%     93.04% |           5      1.45%     94.49% |          19      5.51%    100.00%
system.ruby.L1Cache_Controller.LL::total          345                      
system.ruby.L1Cache_Controller.Load      |       20058     82.93%     82.93% |         254      1.05%     83.98% |         288      1.19%     85.17% |         284      1.17%     86.34% |         270      1.12%     87.46% |         284      1.17%     88.63% |         291      1.20%     89.83% |         257      1.06%     90.90% |         277      1.15%     92.04% |         294      1.22%     93.26% |         315      1.30%     94.56% |         195      0.81%     95.37% |         273      1.13%     96.49% |         332      1.37%     97.87% |         284      1.17%     99.04% |         232      0.96%    100.00%
system.ruby.L1Cache_Controller.Load::total        24188                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          26     56.52%     56.52% |           0      0.00%     56.52% |           1      2.17%     58.70% |           2      4.35%     63.04% |           2      4.35%     67.39% |           1      2.17%     69.57% |           2      4.35%     73.91% |           1      2.17%     76.09% |           1      2.17%     78.26% |           1      2.17%     80.43% |           1      2.17%     82.61% |           2      4.35%     86.96% |           3      6.52%     93.48% |           1      2.17%     95.65% |           1      2.17%     97.83% |           1      2.17%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           46                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           3      6.52%      6.52% |           3      6.52%     13.04% |           2      4.35%     17.39% |           3      6.52%     23.91% |           3      6.52%     30.43% |           3      6.52%     36.96% |           3      6.52%     43.48% |           3      6.52%     50.00% |           4      8.70%     58.70% |           4      8.70%     67.39% |           4      8.70%     76.09% |           3      6.52%     82.61% |           1      2.17%     84.78% |           2      4.35%     89.13% |           3      6.52%     95.65% |           2      4.35%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           46                      
system.ruby.L1Cache_Controller.M.Inv     |           3      0.33%      0.33% |          61      6.66%      6.99% |          69      7.53%     14.52% |          65      7.10%     21.62% |          58      6.33%     27.95% |          64      6.99%     34.93% |          65      7.10%     42.03% |          60      6.55%     48.58% |          63      6.88%     55.46% |          64      6.99%     62.45% |          68      7.42%     69.87% |          46      5.02%     74.89% |          62      6.77%     81.66% |          67      7.31%     88.97% |          63      6.88%     95.85% |          38      4.15%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          916                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2435     93.98%     93.98% |          10      0.39%     94.37% |           9      0.35%     94.71% |           9      0.35%     95.06% |          12      0.46%     95.52% |          11      0.42%     95.95% |          10      0.39%     96.33% |          10      0.39%     96.72% |          10      0.39%     97.11% |          12      0.46%     97.57% |          11      0.42%     97.99% |          11      0.42%     98.42% |           8      0.31%     98.73% |          10      0.39%     99.11% |          11      0.42%     99.54% |          12      0.46%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2591                      
system.ruby.L1Cache_Controller.M.LL      |         109     82.58%     82.58% |           1      0.76%     83.33% |           1      0.76%     84.09% |           1      0.76%     84.85% |           1      0.76%     85.61% |           1      0.76%     86.36% |           1      0.76%     87.12% |           1      0.76%     87.88% |           1      0.76%     88.64% |           1      0.76%     89.39% |           1      0.76%     90.15% |           1      0.76%     90.91% |           2      1.52%     92.42% |           1      0.76%     93.18% |           1      0.76%     93.94% |           8      6.06%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          132                      
system.ruby.L1Cache_Controller.M.Load    |        8498     77.50%     77.50% |         153      1.40%     78.90% |         180      1.64%     80.54% |         169      1.54%     82.08% |         164      1.50%     83.58% |         173      1.58%     85.15% |         179      1.63%     86.79% |         156      1.42%     88.21% |         168      1.53%     89.74% |         174      1.59%     91.33% |         194      1.77%     93.10% |          94      0.86%     93.95% |         164      1.50%     95.45% |         208      1.90%     97.35% |         170      1.55%     98.90% |         121      1.10%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        10965                      
system.ruby.L1Cache_Controller.M.Store   |       13372     88.97%     88.97% |         105      0.70%     89.67% |         113      0.75%     90.42% |         111      0.74%     91.16% |         110      0.73%     91.89% |         113      0.75%     92.64% |         112      0.75%     93.39% |         106      0.71%     94.09% |         110      0.73%     94.82% |         113      0.75%     95.58% |         118      0.79%     96.36% |          93      0.62%     96.98% |         111      0.74%     97.72% |         130      0.86%     98.58% |         112      0.75%     99.33% |         101      0.67%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        15030                      
system.ruby.L1Cache_Controller.M_I.Load  |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total           24                      
system.ruby.L1Cache_Controller.M_I.Store |         132    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total          132                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5689     95.89%     95.89% |          15      0.25%     96.14% |          13      0.22%     96.36% |          15      0.25%     96.61% |          16      0.27%     96.88% |          16      0.27%     97.15% |          16      0.27%     97.42% |          15      0.25%     97.67% |          18      0.30%     97.98% |          17      0.29%     98.26% |          17      0.29%     98.55% |          18      0.30%     98.85% |          15      0.25%     99.11% |          17      0.29%     99.39% |          18      0.30%     99.70% |          18      0.30%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5933                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4622     86.68%     86.68% |          47      0.88%     87.57% |          47      0.88%     88.45% |          47      0.88%     89.33% |          47      0.88%     90.21% |          47      0.88%     91.09% |          47      0.88%     91.97% |          47      0.88%     92.85% |          47      0.88%     93.74% |          47      0.88%     94.62% |          47      0.88%     95.50% |          47      0.88%     96.38% |          49      0.92%     97.30% |          47      0.88%     98.18% |          47      0.88%     99.06% |          50      0.94%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5332                      
system.ruby.L1Cache_Controller.NP.Inv    |        1376     87.76%     87.76% |          16      1.02%     88.78% |          16      1.02%     89.80% |          15      0.96%     90.75% |          14      0.89%     91.65% |          14      0.89%     92.54% |          13      0.83%     93.37% |          13      0.83%     94.20% |          13      0.83%     95.03% |          13      0.83%     95.85% |          13      0.83%     96.68% |          12      0.77%     97.45% |          12      0.77%     98.21% |          12      0.77%     98.98% |          10      0.64%     99.62% |           6      0.38%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         1568                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3928     93.35%     93.35% |          18      0.43%     93.77% |          17      0.40%     94.18% |          19      0.45%     94.63% |          18      0.43%     95.06% |          19      0.45%     95.51% |          20      0.48%     95.98% |          18      0.43%     96.41% |          19      0.45%     96.86% |          21      0.50%     97.36% |          20      0.48%     97.84% |          19      0.45%     98.29% |          17      0.40%     98.69% |          18      0.43%     99.12% |          19      0.45%     99.57% |          18      0.43%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4208                      
system.ruby.L1Cache_Controller.NP.Store  |        1751     86.26%     86.26% |          19      0.94%     87.19% |          18      0.89%     88.08% |          18      0.89%     88.97% |          19      0.94%     89.90% |          19      0.94%     90.84% |          19      0.94%     91.77% |          19      0.94%     92.71% |          19      0.94%     93.65% |          19      0.94%     94.58% |          19      0.94%     95.52% |          19      0.94%     96.45% |          18      0.89%     97.34% |          18      0.89%     98.23% |          18      0.89%     99.11% |          18      0.89%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         2030                      
system.ruby.L1Cache_Controller.S.Ifetch  |      115654     84.50%     84.50% |        1280      0.94%     85.44% |        1439      1.05%     86.49% |        1418      1.04%     87.52% |        1357      0.99%     88.52% |        1421      1.04%     89.55% |        1450      1.06%     90.61% |        1294      0.95%     91.56% |        1389      1.01%     92.57% |        1464      1.07%     93.64% |        1560      1.14%     94.78% |        1010      0.74%     95.52% |        1404      1.03%     96.55% |        1638      1.20%     97.74% |        1416      1.03%     98.78% |        1671      1.22%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       136865                      
system.ruby.L1Cache_Controller.S.Inv     |          24     12.18%     12.18% |          11      5.58%     17.77% |          12      6.09%     23.86% |          13      6.60%     30.46% |          13      6.60%     37.06% |          12      6.09%     43.15% |          14      7.11%     50.25% |          13      6.60%     56.85% |          12      6.09%     62.94% |          12      6.09%     69.04% |          11      5.58%     74.62% |          13      6.60%     81.22% |          15      7.61%     88.83% |           9      4.57%     93.40% |           7      3.55%     96.95% |           6      3.05%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total          197                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4610     91.80%     91.80% |          27      0.54%     92.33% |          27      0.54%     92.87% |          26      0.52%     93.39% |          26      0.52%     93.91% |          27      0.54%     94.44% |          27      0.54%     94.98% |          27      0.54%     95.52% |          27      0.54%     96.06% |          27      0.54%     96.59% |          28      0.56%     97.15% |          27      0.54%     97.69% |          28      0.56%     98.25% |          27      0.54%     98.79% |          29      0.58%     99.36% |          32      0.64%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         5022                      
system.ruby.L1Cache_Controller.S.LL      |           2     10.53%     10.53% |           0      0.00%     10.53% |           1      5.26%     15.79% |           0      0.00%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           2     10.53%     36.84% |           1      5.26%     42.11% |           0      0.00%     42.11% |           2     10.53%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           2     10.53%     78.95% |           1      5.26%     84.21% |           3     15.79%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           19                      
system.ruby.L1Cache_Controller.S.Load    |          32     14.55%     14.55% |           9      4.09%     18.64% |          13      5.91%     24.55% |           9      4.09%     28.64% |           8      3.64%     32.27% |          13      5.91%     38.18% |          11      5.00%     43.18% |          19      8.64%     51.82% |          12      5.45%     57.27% |          14      6.36%     63.64% |          22     10.00%     73.64% |           6      2.73%     76.36% |          15      6.82%     83.18% |          16      7.27%     90.45% |          11      5.00%     95.45% |          10      4.55%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          220                      
system.ruby.L1Cache_Controller.S.Store   |           1      5.26%      5.26% |           1      5.26%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           1      5.26%     36.84% |           1      5.26%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           2     10.53%     73.68% |           1      5.26%     78.95% |           1      5.26%     84.21% |           3     15.79%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           19                      
system.ruby.L1Cache_Controller.SL.Ack    |           1      4.55%      4.55% |           0      0.00%      4.55% |           0      0.00%      4.55% |           1      4.55%      9.09% |           1      4.55%     13.64% |           1      4.55%     18.18% |           3     13.64%     31.82% |           2      9.09%     40.91% |           0      0.00%     40.91% |           1      4.55%     45.45% |           1      4.55%     50.00% |           1      4.55%     54.55% |           1      4.55%     59.09% |           1      4.55%     63.64% |           1      4.55%     68.18% |           7     31.82%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           22                      
system.ruby.L1Cache_Controller.SL.Ack_all |           1      5.56%      5.56% |           0      0.00%      5.56% |           0      0.00%      5.56% |           1      5.56%     11.11% |           1      5.56%     16.67% |           1      5.56%     22.22% |           2     11.11%     33.33% |           2     11.11%     44.44% |           0      0.00%     44.44% |           2     11.11%     55.56% |           1      5.56%     61.11% |           1      5.56%     66.67% |           1      5.56%     72.22% |           1      5.56%     77.78% |           1      5.56%     83.33% |           3     16.67%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           18                      
system.ruby.L1Cache_Controller.SL.Inv    |           1     20.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            5                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      5.00%      5.00% |           2     10.00%     15.00% |           1      5.00%     20.00% |           1      5.00%     25.00% |           1      5.00%     30.00% |           1      5.00%     35.00% |           1      5.00%     40.00% |           1      5.00%     45.00% |           1      5.00%     50.00% |           1      5.00%     55.00% |           1      5.00%     60.00% |           1      5.00%     65.00% |           2     10.00%     75.00% |           1      5.00%     80.00% |           1      5.00%     85.00% |           3     15.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           20                      
system.ruby.L1Cache_Controller.SM.Ack_all |           1      5.00%      5.00% |           2     10.00%     15.00% |           1      5.00%     20.00% |           1      5.00%     25.00% |           1      5.00%     30.00% |           1      5.00%     35.00% |           1      5.00%     40.00% |           1      5.00%     45.00% |           1      5.00%     50.00% |           1      5.00%     55.00% |           1      5.00%     60.00% |           1      5.00%     65.00% |           2     10.00%     75.00% |           1      5.00%     80.00% |           1      5.00%     85.00% |           3     15.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           20                      
system.ruby.L1Cache_Controller.Store     |       16399     85.02%     85.02% |         184      0.95%     85.98% |         198      1.03%     87.00% |         196      1.02%     88.02% |         190      0.99%     89.00% |         196      1.02%     90.02% |         199      1.03%     91.05% |         185      0.96%     92.01% |         193      1.00%     93.01% |         200      1.04%     94.05% |         209      1.08%     95.13% |         159      0.82%     95.96% |         191      0.99%     96.95% |         217      1.13%     98.07% |         196      1.02%     99.09% |         176      0.91%    100.00%
system.ruby.L1Cache_Controller.Store::total        19288                      
system.ruby.L1Cache_Controller.Unlock    |         254     78.64%     78.64% |           4      1.24%     79.88% |           4      1.24%     81.11% |           4      1.24%     82.35% |           4      1.24%     83.59% |           4      1.24%     84.83% |           4      1.24%     86.07% |           4      1.24%     87.31% |           4      1.24%     88.54% |           4      1.24%     89.78% |           4      1.24%     91.02% |           4      1.24%     92.26% |           5      1.55%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          323                      
system.ruby.L1Cache_Controller.WB_Ack    |        5689     95.89%     95.89% |          15      0.25%     96.14% |          13      0.22%     96.36% |          15      0.25%     96.61% |          16      0.27%     96.88% |          16      0.27%     97.15% |          16      0.27%     97.42% |          15      0.25%     97.67% |          18      0.30%     97.98% |          17      0.29%     98.26% |          17      0.29%     98.55% |          18      0.30%     98.85% |          15      0.25%     99.11% |          17      0.29%     99.39% |          18      0.30%     99.70% |          18      0.30%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5933                      
system.ruby.L2Cache_Controller.Ack       |           0      0.00%      0.00% |           6      3.75%      3.75% |          14      8.75%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           6      3.75%     16.25% |          10      6.25%     22.50% |           4      2.50%     25.00% |           6      3.75%     28.75% |           0      0.00%     28.75% |          31     19.38%     48.12% |          29     18.12%     66.25% |          22     13.75%     80.00% |          27     16.88%     96.88% |           1      0.62%     97.50% |           4      2.50%    100.00%
system.ruby.L2Cache_Controller.Ack::total          160                      
system.ruby.L2Cache_Controller.Ack_all   |         143      8.23%      8.23% |         134      7.71%     15.95% |          60      3.45%     19.40% |          59      3.40%     22.80% |          67      3.86%     26.66% |         146      8.41%     35.06% |         143      8.23%     43.29% |          81      4.66%     47.96% |          72      4.15%     52.10% |          76      4.38%     56.48% |         123      7.08%     63.56% |         100      5.76%     69.31% |         181     10.42%     79.74% |         137      7.89%     87.62% |         131      7.54%     95.16% |          84      4.84%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         1737                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         339      4.72%      4.72% |         586      8.17%     12.89% |         320      4.46%     17.35% |         395      5.51%     22.86% |         741     10.33%     33.18% |         329      4.59%     37.77% |         248      3.46%     41.23% |         278      3.87%     45.10% |         205      2.86%     47.96% |         223      3.11%     51.07% |         322      4.49%     55.55% |         715      9.97%     65.52% |        1461     20.36%     85.88% |         365      5.09%     90.97% |         370      5.16%     96.13% |         278      3.87%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         7175                      
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     50.00%     50.00% |           3     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean::total            6                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          83      6.01%      6.01% |          84      6.09%     12.10% |          76      5.51%     17.61% |          34      2.46%     20.07% |          33      2.39%     22.46% |          40      2.90%     25.36% |          44      3.19%     28.55% |          34      2.46%     31.01% |          33      2.39%     33.41% |          33      2.39%     35.80% |          80      5.80%     41.59% |         431     31.23%     72.83% |         120      8.70%     81.52% |          83      6.01%     87.54% |          95      6.88%     94.42% |          77      5.58%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total         1380                      
system.ruby.L2Cache_Controller.IS.L1_GETS |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GETS::total            3                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           1      3.57%      3.57% |           2      7.14%     10.71% |           9     32.14%     42.86% |           1      3.57%     46.43% |           2      7.14%     53.57% |           5     17.86%     71.43% |           3     10.71%     82.14% |           0      0.00%     82.14% |           0      0.00%     82.14% |           1      3.57%     85.71% |           4     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           28                      
system.ruby.L2Cache_Controller.IS.Mem_Data |         146      8.80%      8.80% |         132      7.96%     16.76% |          63      3.80%     20.55% |          64      3.86%     24.41% |          74      4.46%     28.87% |         155      9.34%     38.22% |         153      9.22%     47.44% |          89      5.36%     52.80% |          80      4.82%     57.63% |          84      5.06%     62.69% |         104      6.27%     68.96% |          74      4.46%     73.42% |         106      6.39%     79.81% |         131      7.90%     87.70% |         121      7.29%     95.00% |          83      5.00%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total         1659                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            3                      
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     16.67%     16.67% |          10     83.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean::total           12                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |         101      7.62%      7.62% |          87      6.56%     14.18% |          45      3.39%     17.57% |          40      3.02%     20.59% |          40      3.02%     23.60% |          49      3.70%     27.30% |          32      2.41%     29.71% |          35      2.64%     32.35% |          31      2.34%     34.69% |          31      2.34%     37.03% |          79      5.96%     42.99% |          70      5.28%     48.27% |         503     37.93%     86.20% |          66      4.98%     91.18% |          81      6.11%     97.29% |          36      2.71%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total         1326                      
system.ruby.L2Cache_Controller.I_I.Ack   |           0      0.00%      0.00% |           6      3.97%      3.97% |          14      9.27%     13.25% |           0      0.00%     13.25% |           0      0.00%     13.25% |           5      3.31%     16.56% |           8      5.30%     21.85% |           4      2.65%     24.50% |           4      2.65%     27.15% |           0      0.00%     27.15% |          29     19.21%     46.36% |          29     19.21%     65.56% |          22     14.57%     80.13% |          26     17.22%     97.35% |           0      0.00%     97.35% |           4      2.65%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack::total          151                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         141      9.03%      9.03% |         126      8.07%     17.10% |          59      3.78%     20.88% |          59      3.78%     24.66% |          67      4.29%     28.96% |         145      9.29%     38.24% |         142      9.10%     47.34% |          81      5.19%     52.53% |          71      4.55%     57.08% |          75      4.80%     61.88% |         100      6.41%     68.29% |          71      4.55%     72.84% |         103      6.60%     79.44% |         126      8.07%     87.51% |         116      7.43%     94.94% |          79      5.06%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         1561                      
system.ruby.L2Cache_Controller.L1_GETS   |         206      4.22%      4.22% |         433      8.87%     13.10% |         189      3.87%     16.97% |         312      6.39%     23.37% |         648     13.28%     36.65% |         237      4.86%     41.50% |         173      3.55%     45.05% |         165      3.38%     48.43% |         124      2.54%     50.97% |         162      3.32%     54.29% |         239      4.90%     59.19% |         263      5.39%     64.58% |        1151     23.59%     88.17% |         224      4.59%     92.76% |         146      2.99%     95.76% |         207      4.24%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4879                      
system.ruby.L2Cache_Controller.L1_GETX   |         145      5.33%      5.33% |         169      6.21%     11.54% |         131      4.81%     16.35% |          85      3.12%     19.47% |          93      3.42%     22.89% |          93      3.42%     26.30% |          93      3.42%     29.72% |         113      4.15%     33.87% |          83      3.05%     36.92% |          61      2.24%     39.16% |         101      3.71%     42.87% |         582     21.38%     64.25% |         390     14.33%     78.58% |         142      5.22%     83.80% |         225      8.27%     92.06% |         216      7.94%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2722                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         362      6.75%      6.75% |         427      7.96%     14.72% |         247      4.61%     19.32% |         221      4.12%     23.45% |         434      8.10%     31.54% |         293      5.47%     37.01% |         297      5.54%     42.55% |         311      5.80%     48.35% |         267      4.98%     53.33% |         275      5.13%     58.46% |         338      6.30%     64.76% |         276      5.15%     69.91% |         477      8.90%     78.81% |         637     11.88%     90.69% |         277      5.17%     95.86% |         222      4.14%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5361                      
system.ruby.L2Cache_Controller.L1_PUTX   |         295      4.97%      4.97% |         556      9.37%     14.34% |         261      4.40%     18.74% |         391      6.59%     25.33% |         729     12.29%     37.62% |         322      5.43%     43.05% |         239      4.03%     47.08% |         266      4.48%     51.56% |         201      3.39%     54.95% |         219      3.69%     58.64% |         280      4.72%     63.36% |         302      5.09%     68.45% |         969     16.33%     84.78% |         326      5.49%     90.27% |         342      5.76%     96.04% |         235      3.96%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5933                      
system.ruby.L2Cache_Controller.L1_UPGRADE |           3      7.69%      7.69% |           0      0.00%      7.69% |          15     38.46%     46.15% |           0      0.00%     46.15% |           0      0.00%     46.15% |           0      0.00%     46.15% |           0      0.00%     46.15% |           0      0.00%     46.15% |           0      0.00%     46.15% |           0      0.00%     46.15% |           0      0.00%     46.15% |           1      2.56%     48.72% |           0      0.00%     48.72% |           0      0.00%     48.72% |           0      0.00%     48.72% |          20     51.28%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           39                      
system.ruby.L2Cache_Controller.L2_Replacement |          91      9.48%      9.48% |          80      8.33%     17.81% |          67      6.98%     24.79% |          36      3.75%     28.54% |          33      3.44%     31.98% |          40      4.17%     36.15% |          42      4.38%     40.52% |          34      3.54%     44.06% |          33      3.44%     47.50% |          36      3.75%     51.25% |          76      7.92%     59.17% |          59      6.15%     65.31% |          78      8.12%     73.44% |          81      8.44%     81.87% |          96     10.00%     91.87% |          78      8.12%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total          960                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |         223      6.69%      6.69% |         207      6.21%     12.91% |         101      3.03%     15.94% |          86      2.58%     18.52% |          98      2.94%     21.47% |         188      5.64%     27.11% |         171      5.13%     32.24% |         108      3.24%     35.48% |          95      2.85%     38.34% |          96      2.88%     41.22% |         171      5.13%     46.35% |         540     16.21%     62.56% |         777     23.33%     85.89% |         183      5.49%     91.38% |         185      5.55%     96.94% |         102      3.06%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total         3331                      
system.ruby.L2Cache_Controller.M.L1_GETS |          99      3.02%      3.02% |         330     10.06%     13.08% |         129      3.93%     17.01% |         270      8.23%     25.24% |         608     18.53%     43.77% |         187      5.70%     49.47% |         123      3.75%     53.22% |         130      3.96%     57.18% |          91      2.77%     59.95% |         131      3.99%     63.94% |         142      4.33%     68.27% |         165      5.03%     73.30% |         574     17.49%     90.80% |         157      4.79%     95.58% |          64      1.95%     97.53% |          81      2.47%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3281                      
system.ruby.L2Cache_Controller.M.L1_GETX |          38      3.45%      3.45% |          78      7.08%     10.54% |          55      5.00%     15.53% |          48      4.36%     19.89% |          53      4.81%     24.70% |          53      4.81%     29.52% |          47      4.27%     33.79% |          72      6.54%     40.33% |          49      4.45%     44.78% |          28      2.54%     47.32% |          21      1.91%     49.23% |          50      4.54%     53.77% |         266     24.16%     77.93% |          59      5.36%     83.29% |         129     11.72%     95.00% |          55      5.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         1101                      
system.ruby.L2Cache_Controller.M.L2_Replacement |          89     10.09%     10.09% |          73      8.28%     18.37% |          53      6.01%     24.38% |          36      4.08%     28.46% |          33      3.74%     32.20% |          39      4.42%     36.62% |          41      4.65%     41.27% |          34      3.85%     45.12% |          32      3.63%     48.75% |          35      3.97%     52.72% |          74      8.39%     61.11% |          58      6.58%     67.69% |          62      7.03%     74.72% |          64      7.26%     81.97% |          86      9.75%     91.72% |          73      8.28%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total          882                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |          61     10.52%     10.52% |          69     11.90%     22.41% |          17      2.93%     25.34% |          27      4.66%     30.00% |          31      5.34%     35.34% |          40      6.90%     42.24% |          25      4.31%     46.55% |          26      4.48%     51.03% |          24      4.14%     55.17% |          21      3.62%     58.79% |          34      5.86%     64.66% |          25      4.31%     68.97% |          63     10.86%     79.83% |          42      7.24%     87.07% |          55      9.48%     96.55% |          20      3.45%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total          580                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           1      0.64%      0.64% |           1      0.64%      1.28% |           1      0.64%      1.92% |           0      0.00%      1.92% |           0      0.00%      1.92% |           0      0.00%      1.92% |           0      0.00%      1.92% |           0      0.00%      1.92% |           0      0.00%      1.92% |           0      0.00%      1.92% |          22     14.10%     16.03% |          29     18.59%     34.62% |          78     50.00%     84.62% |           9      5.77%     90.38% |          14      8.97%     99.36% |           1      0.64%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total          156                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     28.57%     28.57% |           5     71.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETS::total            7                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6     75.00%     75.00% |           2     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETX::total            8                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          20      2.34%      2.34% |          11      1.29%      3.63% |          24      2.81%      6.44% |           0      0.00%      6.44% |           0      0.00%      6.44% |           3      0.35%      6.79% |           4      0.47%      7.26% |           1      0.12%      7.38% |           0      0.00%      7.38% |           0      0.00%      7.38% |          15      1.76%      9.13% |         377     44.15%     53.28% |         391     45.78%     99.06% |           6      0.70%     99.77% |           0      0.00%     99.77% |           2      0.23%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          854                      
system.ruby.L2Cache_Controller.MT.L1_GETS |           5     10.20%     10.20% |           0      0.00%     10.20% |          15     30.61%     40.82% |           1      2.04%     42.86% |           0      0.00%     42.86% |           1      2.04%     44.90% |           1      2.04%     46.94% |           0      0.00%     46.94% |           1      2.04%     48.98% |           0      0.00%     48.98% |           2      4.08%     53.06% |           2      4.08%     57.14% |           0      0.00%     57.14% |           1      2.04%     59.18% |           1      2.04%     61.22% |          19     38.78%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           49                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          14     26.42%     26.42% |           7     13.21%     39.62% |           0      0.00%     39.62% |           3      5.66%     45.28% |           7     13.21%     58.49% |           0      0.00%     58.49% |           2      3.77%     62.26% |           7     13.21%     75.47% |           1      1.89%     77.36% |           0      0.00%     77.36% |           0      0.00%     77.36% |           0      0.00%     77.36% |           0      0.00%     77.36% |           0      0.00%     77.36% |           1      1.89%     79.25% |          11     20.75%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           53                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         295      4.97%      4.97% |         556      9.37%     14.34% |         261      4.40%     18.74% |         391      6.59%     25.33% |         729     12.29%     37.62% |         322      5.43%     43.05% |         239      4.03%     47.08% |         266      4.48%     51.56% |         201      3.39%     54.95% |         219      3.69%     58.64% |         280      4.72%     63.36% |         302      5.09%     68.45% |         969     16.33%     84.78% |         326      5.49%     90.27% |         342      5.76%     96.04% |         235      3.96%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5933                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           2      2.78%      2.78% |           7      9.72%     12.50% |          14     19.44%     31.94% |           0      0.00%     31.94% |           0      0.00%     31.94% |           0      0.00%     31.94% |           0      0.00%     31.94% |           0      0.00%     31.94% |           0      0.00%     31.94% |           1      1.39%     33.33% |           1      1.39%     34.72% |           1      1.39%     36.11% |          16     22.22%     58.33% |          16     22.22%     80.56% |           9     12.50%     93.06% |           5      6.94%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           72                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          21      2.06%      2.06% |          12      1.18%      3.24% |          25      2.46%      5.70% |           0      0.00%      5.70% |           0      0.00%      5.70% |           3      0.29%      5.99% |           4      0.39%      6.39% |           1      0.10%      6.48% |           0      0.00%      6.48% |           0      0.00%      6.48% |          37      3.63%     10.12% |         410     40.28%     50.39% |         473     46.46%     96.86% |          15      1.47%     98.33% |          14      1.38%     99.71% |           3      0.29%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total         1018                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           1      7.14%      7.14% |           7     50.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           1      7.14%     64.29% |           0      0.00%     64.29% |           0      0.00%     64.29% |           0      0.00%     64.29% |           1      7.14%     71.43% |           0      0.00%     71.43% |           4     28.57%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           14                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           1      1.72%      1.72% |           0      0.00%      1.72% |          14     24.14%     25.86% |           0      0.00%     25.86% |           0      0.00%     25.86% |           0      0.00%     25.86% |           0      0.00%     25.86% |           0      0.00%     25.86% |           0      0.00%     25.86% |           0      0.00%     25.86% |           1      1.72%     27.59% |           1      1.72%     29.31% |          16     27.59%     56.90% |          15     25.86%     82.76% |           9     15.52%     98.28% |           1      1.72%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           58                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          21    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           21                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           1      5.88%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |          16     94.12%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           17                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |           5     10.87%     10.87% |           0      0.00%     10.87% |          15     32.61%     43.48% |           1      2.17%     45.65% |           0      0.00%     45.65% |           0      0.00%     45.65% |           1      2.17%     47.83% |           0      0.00%     47.83% |           1      2.17%     50.00% |           0      0.00%     50.00% |           1      2.17%     52.17% |           2      4.35%     56.52% |           0      0.00%     56.52% |           0      0.00%     56.52% |           1      2.17%     58.70% |          19     41.30%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           46                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            3                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         335      4.69%      4.69% |         586      8.21%     12.90% |         305      4.27%     17.18% |         395      5.53%     22.71% |         741     10.38%     33.10% |         329      4.61%     37.70% |         248      3.47%     41.18% |         278      3.90%     45.07% |         205      2.87%     47.95% |         223      3.12%     51.07% |         322      4.51%     55.58% |         714     10.00%     65.59% |        1461     20.47%     86.06% |         365      5.11%     91.17% |         370      5.18%     96.36% |         260      3.64%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         7137                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      3.70%      3.70% |           0      0.00%      3.70% |           0      0.00%      3.70% |           0      0.00%      3.70% |           0      0.00%      3.70% |          26     96.30%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           27                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           8     19.05%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |          34     80.95%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           42                      
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          29     18.83%     18.83% |         125     81.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean::total          154                      
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE::total            1                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |           5     10.20%     10.20% |           0      0.00%     10.20% |          15     30.61%     40.82% |           1      2.04%     42.86% |           0      0.00%     42.86% |           1      2.04%     44.90% |           1      2.04%     46.94% |           0      0.00%     46.94% |           1      2.04%     48.98% |           0      0.00%     48.98% |           2      4.08%     53.06% |           2      4.08%     57.14% |           0      0.00%     57.14% |           1      2.04%     59.18% |           1      2.04%     61.22% |          19     38.78%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           49                      
system.ruby.L2Cache_Controller.M_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7      9.72%      9.72% |          65     90.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETS::total           72                      
system.ruby.L2Cache_Controller.M_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          90     97.83%     97.83% |           2      2.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETX::total           92                      
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR::total            1                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |         314      7.65%      7.65% |         287      6.99%     14.64% |         168      4.09%     18.74% |         122      2.97%     21.71% |         131      3.19%     24.90% |         228      5.56%     30.46% |         213      5.19%     35.65% |         142      3.46%     39.11% |         128      3.12%     42.23% |         132      3.22%     45.44% |         247      6.02%     51.46% |         557     13.57%     65.03% |         710     17.30%     82.33% |         264      6.43%     88.77% |         281      6.85%     95.61% |         180      4.39%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total         4104                      
system.ruby.L2Cache_Controller.Mem_Ack   |         314      7.65%      7.65% |         287      6.99%     14.64% |         168      4.09%     18.74% |         122      2.97%     21.71% |         131      3.19%     24.90% |         228      5.56%     30.46% |         213      5.19%     35.65% |         142      3.46%     39.11% |         128      3.12%     42.23% |         132      3.22%     45.44% |         247      6.02%     51.46% |         557     13.57%     65.03% |         710     17.30%     82.33% |         264      6.43%     88.77% |         281      6.85%     95.61% |         180      4.39%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total         4104                      
system.ruby.L2Cache_Controller.Mem_Data  |         330      7.56%      7.56% |         303      6.94%     14.50% |         184      4.22%     18.72% |         138      3.16%     21.88% |         147      3.37%     25.25% |         244      5.59%     30.84% |         229      5.25%     36.08% |         158      3.62%     39.70% |         144      3.30%     43.00% |         148      3.39%     46.39% |         263      6.03%     52.42% |         575     13.17%     65.59% |         729     16.70%     82.29% |         280      6.41%     88.71% |         297      6.80%     95.51% |         196      4.49%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         4365                      
system.ruby.L2Cache_Controller.NP.L1_GETS |         101      7.58%      7.58% |          88      6.60%     14.18% |          45      3.38%     17.55% |          40      3.00%     20.56% |          40      3.00%     23.56% |          49      3.68%     27.23% |          33      2.48%     29.71% |          35      2.63%     32.33% |          31      2.33%     34.66% |          31      2.33%     36.98% |          79      5.93%     42.91% |          71      5.33%     48.24% |         507     38.03%     86.27% |          66      4.95%     91.22% |          81      6.08%     97.30% |          36      2.70%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total         1333                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          83      5.99%      5.99% |          84      6.06%     12.06% |          76      5.49%     17.55% |          34      2.45%     20.00% |          33      2.38%     22.38% |          40      2.89%     25.27% |          44      3.18%     28.45% |          34      2.45%     30.90% |          33      2.38%     33.29% |          33      2.38%     35.67% |          80      5.78%     41.44% |         436     31.48%     72.92% |         120      8.66%     81.59% |          83      5.99%     87.58% |          95      6.86%     94.44% |          77      5.56%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total         1385                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |         146      8.82%      8.82% |         131      7.91%     16.73% |          63      3.80%     20.53% |          64      3.86%     24.40% |          74      4.47%     28.86% |         155      9.36%     38.22% |         152      9.18%     47.40% |          89      5.37%     52.78% |          80      4.83%     57.61% |          84      5.07%     62.68% |         104      6.28%     68.96% |          73      4.41%     73.37% |         106      6.40%     79.77% |         131      7.91%     87.68% |         121      7.31%     94.99% |          83      5.01%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         1656                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           1      1.45%      1.45% |          13     18.84%     20.29% |           0      0.00%     20.29% |           1      1.45%     21.74% |           0      0.00%     21.74% |           0      0.00%     21.74% |          13     18.84%     40.58% |           0      0.00%     40.58% |           1      1.45%     42.03% |           0      0.00%     42.03% |          15     21.74%     63.77% |          15     21.74%     85.51% |           0      0.00%     85.51% |           0      0.00%     85.51% |           0      0.00%     85.51% |          10     14.49%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           69                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           4     80.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            5                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         215      5.85%      5.85% |         294      8.00%     13.85% |         175      4.76%     18.61% |         156      4.24%     22.85% |         358      9.74%     32.59% |         133      3.62%     36.21% |         142      3.86%     40.07% |         221      6.01%     46.08% |         187      5.09%     51.17% |         190      5.17%     56.34% |         230      6.26%     62.60% |         203      5.52%     68.12% |         371     10.09%     78.21% |         506     13.76%     91.97% |         156      4.24%     96.22% |         139      3.78%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         3676                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |           3      9.09%      9.09% |           0      0.00%      9.09% |          15     45.45%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           1      3.03%     57.58% |           0      0.00%     57.58% |           0      0.00%     57.58% |           0      0.00%     57.58% |          14     42.42%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           33                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total            6                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         141      9.03%      9.03% |         126      8.07%     17.10% |          59      3.78%     20.88% |          59      3.78%     24.66% |          67      4.29%     28.96% |         145      9.29%     38.24% |         142      9.10%     47.34% |          81      5.19%     52.53% |          71      4.55%     57.08% |          75      4.80%     61.88% |         100      6.41%     68.29% |          71      4.55%     72.84% |         103      6.60%     79.44% |         126      8.07%     87.51% |         116      7.43%     94.94% |          79      5.06%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         1561                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |           4     10.53%     10.53% |           0      0.00%     10.53% |          15     39.47%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1      2.63%     52.63% |           0      0.00%     52.63% |           0      0.00%     52.63% |           0      0.00%     52.63% |          18     47.37%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           38                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total           14                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          19    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           19                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            5                      
system.ruby.L2Cache_Controller.S_I.Ack   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     11.11%     11.11% |           2     22.22%     33.33% |           0      0.00%     33.33% |           2     22.22%     55.56% |           0      0.00%     55.56% |           2     22.22%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total            9                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total            6                      
system.ruby.L2Cache_Controller.Unblock   |           5     10.20%     10.20% |           0      0.00%     10.20% |          15     30.61%     40.82% |           1      2.04%     42.86% |           0      0.00%     42.86% |           1      2.04%     44.90% |           1      2.04%     46.94% |           0      0.00%     46.94% |           1      2.04%     48.98% |           0      0.00%     48.98% |           2      4.08%     53.06% |           2      4.08%     57.14% |           0      0.00%     57.14% |           1      2.04%     59.18% |           1      2.04%     61.22% |          19     38.78%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           49                      
system.ruby.L2Cache_Controller.WB_Data   |          26      2.71%      2.71% |          11      1.15%      3.86% |          53      5.53%      9.39% |           1      0.10%      9.50% |           0      0.00%      9.50% |           3      0.31%      9.81% |           5      0.52%     10.33% |           1      0.10%     10.44% |           1      0.10%     10.54% |           0      0.00%     10.54% |          17      1.77%     12.32% |         380     39.67%     51.98% |         407     42.48%     94.47% |          21      2.19%     96.66% |          10      1.04%     97.70% |          22      2.30%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total          958                      
system.ruby.L2Cache_Controller.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            3                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        19426                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       19426    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        19426                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples        24158                      
system.ruby.LD.latency_hist_seqr::mean      22.962704                      
system.ruby.LD.latency_hist_seqr::gmean      2.404207                      
system.ruby.LD.latency_hist_seqr::stdev     66.498183                      
system.ruby.LD.latency_hist_seqr         |       23803     98.53%     98.53% |         317      1.31%     99.84% |          13      0.05%     99.90% |           9      0.04%     99.93% |           3      0.01%     99.95% |          13      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         24158                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples         4732                      
system.ruby.LD.miss_latency_hist_seqr::mean   113.124894                      
system.ruby.LD.miss_latency_hist_seqr::gmean    88.095435                      
system.ruby.LD.miss_latency_hist_seqr::stdev   111.658820                      
system.ruby.LD.miss_latency_hist_seqr    |        4377     92.50%     92.50% |         317      6.70%     99.20% |          13      0.27%     99.47% |           9      0.19%     99.66% |           3      0.06%     99.73% |          13      0.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4732                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          262                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         262    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          262                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.latency_hist_seqr::samples          345                      
system.ruby.Load_Linked.latency_hist_seqr::mean    54.947826                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     3.214751                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   173.247211                      
system.ruby.Load_Linked.latency_hist_seqr |         322     93.33%     93.33% |           3      0.87%     94.20% |           6      1.74%     95.94% |           1      0.29%     96.23% |           2      0.58%     96.81% |           2      0.58%     97.39% |           3      0.87%     98.26% |           3      0.87%     99.13% |           3      0.87%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          345                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           83                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   225.240964                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean   128.239644                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   295.402272                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          60     72.29%     72.29% |           3      3.61%     75.90% |           6      7.23%     83.13% |           1      1.20%     84.34% |           2      2.41%     86.75% |           2      2.41%     89.16% |           3      3.61%     92.77% |           3      3.61%     96.39% |           3      3.61%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           83                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        16330                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       16330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        16330                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples        18817                      
system.ruby.ST.latency_hist_seqr::mean      22.132115                      
system.ruby.ST.latency_hist_seqr::gmean      1.902185                      
system.ruby.ST.latency_hist_seqr::stdev     71.284252                      
system.ruby.ST.latency_hist_seqr         |       18437     97.98%     97.98% |         356      1.89%     99.87% |           9      0.05%     99.92% |           0      0.00%     99.92% |           1      0.01%     99.93% |          14      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         18817                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples         2487                      
system.ruby.ST.miss_latency_hist_seqr::mean   160.888621                      
system.ruby.ST.miss_latency_hist_seqr::gmean   129.678188                      
system.ruby.ST.miss_latency_hist_seqr::stdev   127.537649                      
system.ruby.ST.miss_latency_hist_seqr    |        2107     84.72%     84.72% |         356     14.31%     99.03% |           9      0.36%     99.40% |           0      0.00%     99.40% |           1      0.04%     99.44% |          14      0.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2487                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          330                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 16                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 159                       # delay histogram for all message
system.ruby.delayHist::samples                  58775                       # delay histogram for all message
system.ruby.delayHist::mean                 29.278673                       # delay histogram for all message
system.ruby.delayHist::gmean                26.677004                       # delay histogram for all message
system.ruby.delayHist::stdev                12.337899                       # delay histogram for all message
system.ruby.delayHist                    |        9492     16.15%     16.15% |       24173     41.13%     57.28% |       21663     36.86%     94.14% |        2490      4.24%     98.37% |         842      1.43%     99.80% |         115      0.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    58775                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         25832                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        28.395401                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       25.214334                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev       14.345706                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        5990     23.19%     23.19% |       10316     39.93%     63.12% |        7069     27.37%     90.49% |        1513      5.86%     96.35% |         829      3.21%     99.55% |         115      0.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           25832                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         29975                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        30.426689                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       28.370035                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev       10.440167                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |        2919      9.74%      9.74% |        5966     19.90%     29.64% |        6501     21.69%     51.33% |        8013     26.73%     78.06% |        5594     18.66%     96.72% |         926      3.09%     99.81% |          43      0.14%     99.96% |           9      0.03%     99.99% |           4      0.01%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           29975                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples          2968                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        25.371968                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean       23.409808                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        9.338797                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |         583     19.64%     19.64% |         648     21.83%     41.48% |         742     25.00%     66.48% |         831     28.00%     94.47% |         156      5.26%     99.73% |           7      0.24%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total            2968                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000706                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time 11711.715877                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.001371                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.459885                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001131                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.460198                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000665                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time 13117.892352                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000759                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time 17418.809857                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.001473                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   499.149241                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.001203                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.149554                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000716                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time 17427.319933                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000641                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time 16955.581664                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.001238                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.001030                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.946301                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000596                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time 17443.511502                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000623                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time 11606.233675                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.001211                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   499.868874                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.001032                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.869186                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000588                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time 12203.279777                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       173213                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      173213    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       173213                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36556                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        30816                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5740                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       120276                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       115654                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4622                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.100301                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   586.618770                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls          156                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.023500                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  1258.063630                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000918                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time 13363.733471                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.001840                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   967.779199                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.010024                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time 16914.482367                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.020301                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62778.194608                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003581                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.754295                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses          443                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits          342                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses          101                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         1329                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         1280                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.001106                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   122.044668                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000215                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   244.790549                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  4105.781000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000131                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   237.425634                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000104                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  3172.473598                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000320                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 15270.689260                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000059                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   122.000647                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses          529                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits          416                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses          113                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         1609                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         1560                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.001335                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    48.003700                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000234                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time    96.667088                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000119                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  1057.132581                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000135                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    89.464520                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  1532.502431                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000320                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5896.867533                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    47.963425                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses          359                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits          251                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses          108                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         1059                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         1010                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.000885                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    39.710599                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000230                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time    80.155504                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000126                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time   996.104951                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    73.248906                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  1493.008819                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000320                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4751.589822                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000063                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    39.662832                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses          470                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits          366                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses          104                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         1455                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         1404                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           51                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.001202                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    31.875815                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000222                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time    64.323903                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000065                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   795.355285                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000135                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    57.647712                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  1461.090544                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000400                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3818.511582                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000061                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    31.820555                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses          554                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits          446                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses          108                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         1687                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         1638                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.001399                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    23.885554                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000228                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time    48.654648                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   490.375991                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000127                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    41.435220                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   949.465896                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000320                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2779.293644                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000064                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    23.834040                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses          485                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits          379                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          106                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         1464                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         1416                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.001217                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    15.893107                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000226                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    32.468381                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   311.220286                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    25.806552                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000108                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   563.055743                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000320                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1789.469030                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000062                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    15.845339                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses          427                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits          336                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses           91                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         1722                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         1671                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           51                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.001342                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     7.985579                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000211                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    16.788823                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000177                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   203.088103                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000082                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    11.247497                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000106                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   295.627213                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.000959                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   783.459710                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     7.930319                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses          491                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits          385                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses          106                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         1488                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         1439                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.001236                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   114.182411                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000218                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   228.937717                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  3525.716336                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000146                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   218.212228                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000105                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  2446.954525                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000320                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 14359.710136                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000064                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   114.142136                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses          485                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits          378                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses          107                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         1467                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         1418                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.001219                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   105.562431                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000223                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   211.838564                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  3591.312172                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000144                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   203.123986                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  2869.334448                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000320                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 13235.852183                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000063                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time   105.514664                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses          465                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits          363                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses          102                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         1406                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         1357                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.001168                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    97.358309                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000219                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   195.406904                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000095                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  2428.931234                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000134                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   185.687027                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000105                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  3686.228724                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000320                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 12174.335318                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000060                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    97.310542                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses          485                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits          380                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses          105                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         1470                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         1421                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.001221                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    89.328710                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000222                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   179.274649                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000104                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  2567.471878                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000134                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   172.481381                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  2881.754574                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000320                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 11180.514480                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000062                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    89.284689                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses          495                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits          384                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses          111                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         1499                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         1450                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.001245                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    81.506414                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000230                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   163.632244                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  1551.895346                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000144                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   154.775925                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  2197.430022                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000320                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time 10129.187985                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    81.466140                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses          447                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits          348                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses           99                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         1343                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         1294                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.001118                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    73.615434                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000213                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   147.868078                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  1494.105281                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000126                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   137.421700                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000104                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  2389.081097                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000320                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  9155.947698                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    73.567667                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses          475                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits          370                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses          105                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         1438                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         1389                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.001194                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    65.454708                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000226                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   131.625615                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000101                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  1130.354959                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000128                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   124.895100                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  2784.708782                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000320                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  8135.392124                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000061                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    65.406941                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses          499                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits          388                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses          111                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         1513                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         1464                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.001256                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    55.985220                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000232                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   112.559570                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  1064.604275                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000137                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   102.189370                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  2067.190274                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000320                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6928.732419                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    55.941199                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000412                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   996.388413                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000117                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   481.822178                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000989                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time 10178.353325                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            9                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          707                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          357                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          350                       # Number of cache demand misses
system.ruby.l2_cntrl0.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001226                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   672.479507                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000508                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time 14159.910765                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000215                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  5568.644817                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000378                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   997.058405                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000095                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   474.392012                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.000990                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time 12468.437359                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L2cache.demand_accesses         1029                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          715                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          314                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.001788                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   680.887811                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000463                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time 14122.685314                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000366                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  8203.387806                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000328                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   999.304407                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time   478.921170                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000611                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 21110.301059                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          677                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          408                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          269                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001157                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   657.665069                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000426                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time 17298.605628                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000202                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time 16567.048188                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.000728                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time   999.657823                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000340                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   463.919409                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.003778                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 25238.173032                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls          139                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses         1017                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          434                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          583                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles           12                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.001795                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   697.355374                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.001025                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time 17002.652496                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000448                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time 19761.986483                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.000926                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time   998.564169                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000408                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time   479.275834                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.006260                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time 17260.667725                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls          212                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses         1944                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits         1211                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          733                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles           46                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.003474                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   749.867937                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.001279                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time 22227.755704                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000912                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time 13974.228417                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000350                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.710593                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   469.556894                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.000830                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 20445.912664                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses         1003                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          722                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          281                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.001610                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   741.405621                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000456                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time 22761.422957                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000229                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time 16639.625547                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000371                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.548247                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   477.392614                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000618                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 25245.689700                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          648                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          349                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          299                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001186                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   686.608967                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000450                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time 14296.418008                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000232                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time 19521.273023                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000245                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   998.060583                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000084                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   464.483251                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.011896                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 27876.163259                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls          136                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          529                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          303                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          226                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           31                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.000875                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   671.539457                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000303                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time 13926.408926                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000185                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time 21601.443189                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000230                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.983765                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   464.639353                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000526                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time 15252.670932                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          582                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          374                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          208                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.000960                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   723.416683                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000299                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 22447.718155                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000209                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time 11251.265062                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000172                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.822043                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   480.081948                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000630                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 19776.111256                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          618                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          475                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          143                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001076                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   669.763011                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000200                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 23764.593702                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000247                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time 13934.403239                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000184                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   997.200770                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000046                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   459.473922                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.001189                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time 10261.912193                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses         1175                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits         1019                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          156                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.001983                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   777.993234                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000215                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time 17664.486752                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000463                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  8007.199447                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000305                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   998.854832                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000094                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   458.822975                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000590                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time 15025.716638                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          623                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          373                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          250                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001104                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   705.333460                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000392                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time 17357.072256                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000206                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time 11075.045340                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000286                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.148929                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000094                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   476.895271                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000501                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time 16836.821388                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          563                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          325                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          238                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.000964                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   711.923795                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000375                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time 20343.515067                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000155                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time 13909.397491                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000197                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   999.468627                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000056                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   476.805669                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000543                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 20660.791787                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl7.L2cache.demand_accesses          588                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          423                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          165                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.000970                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   702.565450                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000241                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time 18857.662024                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000174                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time 16474.694528                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000180                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   999.000320                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000046                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time   476.710446                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000421                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time 14314.191858                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          474                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          328                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          146                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.000785                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   699.163041                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000219                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time 19815.366047                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000129                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time 10848.388899                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000185                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   997.359995                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000047                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time   479.657973                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000448                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time 18209.635327                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          498                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          349                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          149                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.000830                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   697.041609                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000222                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time 19880.588467                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000139                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time 13694.704747                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples         185875                      
system.ruby.latency_hist_seqr::mean          9.839602                      
system.ruby.latency_hist_seqr::gmean         1.368232                      
system.ruby.latency_hist_seqr::stdev        47.127907                      
system.ruby.latency_hist_seqr            |      184633     99.33%     99.33% |        1096      0.59%     99.92% |          51      0.03%     99.95% |          20      0.01%     99.96% |          17      0.01%     99.97% |          58      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           185875                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples        12662                      
system.ruby.miss_latency_hist_seqr::mean   130.763150                      
system.ruby.miss_latency_hist_seqr::gmean    99.721502                      
system.ruby.miss_latency_hist_seqr::stdev   130.054016                      
system.ruby.miss_latency_hist_seqr       |       11420     90.19%     90.19% |        1096      8.66%     98.85% |          51      0.40%     99.25% |          20      0.16%     99.41% |          17      0.13%     99.54% |          58      0.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        12662                      
system.ruby.network.average_flit_latency    29.241235                      
system.ruby.network.average_flit_network_latency    27.605122                      
system.ruby.network.average_flit_queueing_latency     1.636112                      
system.ruby.network.average_flit_vnet_latency |   31.130184                       |   26.925740                       |   23.615090                      
system.ruby.network.average_flit_vqueue_latency |    2.173939                       |    1.529954                       |    1.055141                      
system.ruby.network.average_hops             2.828998                      
system.ruby.network.average_packet_latency    29.669601                      
system.ruby.network.average_packet_network_latency    28.004431                      
system.ruby.network.average_packet_queueing_latency     1.665170                      
system.ruby.network.average_packet_vnet_latency |   27.939733                       |   29.360660                       |   23.615090                      
system.ruby.network.average_packet_vqueue_latency |    2.252382                       |    1.451646                       |    1.055141                      
system.ruby.network.avg_link_utilization     0.472585                      
system.ruby.network.avg_vc_load          |    0.072172     15.27%     15.27% |    0.013000      2.75%     18.02% |    0.002692      0.57%     18.59% |    0.002486      0.53%     19.12% |    0.002623      0.55%     19.67% |    0.002589      0.55%     20.22% |    0.002680      0.57%     20.79% |    0.002578      0.55%     21.33% |    0.249643     52.82%     74.16% |    0.035345      7.48%     81.64% |    0.011731      2.48%     84.12% |    0.009610      2.03%     86.15% |    0.008853      1.87%     88.03% |    0.008898      1.88%     89.91% |    0.008893      1.88%     91.79% |    0.008684      1.84%     93.63% |    0.024069      5.09%     98.72% |    0.001194      0.25%     98.97% |    0.000850      0.18%     99.15% |    0.000819      0.17%     99.33% |    0.000805      0.17%     99.50% |    0.000795      0.17%     99.67% |    0.000790      0.17%     99.83% |    0.000785      0.17%    100.00%
system.ruby.network.avg_vc_load::total       0.472585                      
system.ruby.network.ext_in_link_utilization       156756                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       156697                      
system.ruby.network.flit_network_latency |     1038036                       |     3046836                       |      240685                      
system.ruby.network.flit_queueing_latency |       72490                       |      173125                       |       10754                      
system.ruby.network.flits_injected       |       33348     21.27%     21.27% |      113227     72.22%     93.50% |       10196      6.50%    100.00%
system.ruby.network.flits_injected::total       156771                      
system.ruby.network.flits_received       |       33345     21.28%     21.28% |      113157     72.22%     93.50% |       10192      6.50%    100.00%
system.ruby.network.flits_received::total       156694                      
system.ruby.network.int_link_utilization       443398                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      642083                       |     1000670                       |      240685                      
system.ruby.network.packet_queueing_latency |       51762                       |       49475                       |       10754                      
system.ruby.network.packets_injected     |       22984     34.16%     34.16% |       34099     50.68%     84.85% |       10196     15.15%    100.00%
system.ruby.network.packets_injected::total        67279                      
system.ruby.network.packets_received     |       22981     34.17%     34.17% |       34082     50.68%     84.85% |       10192     15.15%    100.00%
system.ruby.network.packets_received::total        67255                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads       109379                      
system.ruby.network.routers00.buffer_writes       109379                      
system.ruby.network.routers00.crossbar_activity       109377                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity       109570                      
system.ruby.network.routers00.sw_output_arbiter_activity       109377                      
system.ruby.network.routers01.buffer_reads        49152                      
system.ruby.network.routers01.buffer_writes        49152                      
system.ruby.network.routers01.crossbar_activity        49152                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        49231                      
system.ruby.network.routers01.sw_output_arbiter_activity        49152                      
system.ruby.network.routers02.buffer_reads        34295                      
system.ruby.network.routers02.buffer_writes        34295                      
system.ruby.network.routers02.crossbar_activity        34289                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        34382                      
system.ruby.network.routers02.sw_output_arbiter_activity        34289                      
system.ruby.network.routers03.buffer_reads        26788                      
system.ruby.network.routers03.buffer_writes        26788                      
system.ruby.network.routers03.crossbar_activity        26788                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        26917                      
system.ruby.network.routers03.sw_output_arbiter_activity        26788                      
system.ruby.network.routers04.buffer_reads        67081                      
system.ruby.network.routers04.buffer_writes        67081                      
system.ruby.network.routers04.crossbar_activity        67081                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        67392                      
system.ruby.network.routers04.sw_output_arbiter_activity        67081                      
system.ruby.network.routers05.buffer_reads        24529                      
system.ruby.network.routers05.buffer_writes        24529                      
system.ruby.network.routers05.crossbar_activity        24529                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        24572                      
system.ruby.network.routers05.sw_output_arbiter_activity        24529                      
system.ruby.network.routers06.buffer_reads        20303                      
system.ruby.network.routers06.buffer_writes        20303                      
system.ruby.network.routers06.crossbar_activity        20300                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        20338                      
system.ruby.network.routers06.sw_output_arbiter_activity        20300                      
system.ruby.network.routers07.buffer_reads        20006                      
system.ruby.network.routers07.buffer_writes        20006                      
system.ruby.network.routers07.crossbar_activity        20005                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        20173                      
system.ruby.network.routers07.sw_output_arbiter_activity        20005                      
system.ruby.network.routers08.buffer_reads        50111                      
system.ruby.network.routers08.buffer_writes        50111                      
system.ruby.network.routers08.crossbar_activity        50109                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        50874                      
system.ruby.network.routers08.sw_output_arbiter_activity        50109                      
system.ruby.network.routers09.buffer_reads        23159                      
system.ruby.network.routers09.buffer_writes        23159                      
system.ruby.network.routers09.crossbar_activity        23159                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        23197                      
system.ruby.network.routers09.sw_output_arbiter_activity        23159                      
system.ruby.network.routers10.buffer_reads        23792                      
system.ruby.network.routers10.buffer_writes        23792                      
system.ruby.network.routers10.crossbar_activity        23786                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        23967                      
system.ruby.network.routers10.sw_output_arbiter_activity        23786                      
system.ruby.network.routers11.buffer_reads        26581                      
system.ruby.network.routers11.buffer_writes        26581                      
system.ruby.network.routers11.crossbar_activity        26574                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        28078                      
system.ruby.network.routers11.sw_output_arbiter_activity        26574                      
system.ruby.network.routers12.buffer_reads        48002                      
system.ruby.network.routers12.buffer_writes        48002                      
system.ruby.network.routers12.crossbar_activity        47997                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        49968                      
system.ruby.network.routers12.sw_output_arbiter_activity        47997                      
system.ruby.network.routers13.buffer_reads        30265                      
system.ruby.network.routers13.buffer_writes        30265                      
system.ruby.network.routers13.crossbar_activity        30263                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        30446                      
system.ruby.network.routers13.sw_output_arbiter_activity        30263                      
system.ruby.network.routers14.buffer_reads        25206                      
system.ruby.network.routers14.buffer_writes        25206                      
system.ruby.network.routers14.crossbar_activity        25202                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        25346                      
system.ruby.network.routers14.sw_output_arbiter_activity        25202                      
system.ruby.network.routers15.buffer_reads        21498                      
system.ruby.network.routers15.buffer_writes        21498                      
system.ruby.network.routers15.crossbar_activity        21495                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        21850                      
system.ruby.network.routers15.sw_output_arbiter_activity        21495                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       185891                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      185891    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       185891                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    800756000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
