# Tue Mar 10 14:45:32 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw, Build 1450R, Built Sep 25 2019 09:35:08


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 139MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 152MB peak: 154MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 234MB peak: 234MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"e:\project_manager\mini_eye_board\gowin\course\course15_fre\fre\src\seq_control.v":57:1:57:4|ROM seq_control_3.smg_1[7:0] (in view: work.top_freq(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\project_manager\mini_eye_board\gowin\course\course15_fre\fre\src\seq_control.v":57:1:57:4|ROM seq_control_2.smg_1[7:0] (in view: work.top_freq(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\project_manager\mini_eye_board\gowin\course\course15_fre\fre\src\seq_control.v":57:1:57:4|ROM seq_control_1.smg_1[7:0] (in view: work.top_freq(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\project_manager\mini_eye_board\gowin\course\course15_fre\fre\src\seq_control.v":57:1:57:4|ROM seq_control_0.smg_1[7:0] (in view: work.top_freq(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\project_manager\mini_eye_board\gowin\course\course15_fre\fre\src\seq_control.v":57:1:57:4|ROM seq_control_3.smg_1[7:0] (in view: work.top_freq(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\project_manager\mini_eye_board\gowin\course\course15_fre\fre\src\seq_control.v":57:1:57:4|Found ROM seq_control_3.smg_1[7:0] (in view: work.top_freq(verilog)) with 11 words by 8 bits.
@W: FA239 :"e:\project_manager\mini_eye_board\gowin\course\course15_fre\fre\src\seq_control.v":57:1:57:4|ROM seq_control_2.smg_1[7:0] (in view: work.top_freq(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\project_manager\mini_eye_board\gowin\course\course15_fre\fre\src\seq_control.v":57:1:57:4|Found ROM seq_control_2.smg_1[7:0] (in view: work.top_freq(verilog)) with 11 words by 8 bits.
@W: FA239 :"e:\project_manager\mini_eye_board\gowin\course\course15_fre\fre\src\seq_control.v":57:1:57:4|ROM seq_control_1.smg_1[7:0] (in view: work.top_freq(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\project_manager\mini_eye_board\gowin\course\course15_fre\fre\src\seq_control.v":57:1:57:4|Found ROM seq_control_1.smg_1[7:0] (in view: work.top_freq(verilog)) with 11 words by 8 bits.
@W: FA239 :"e:\project_manager\mini_eye_board\gowin\course\course15_fre\fre\src\seq_control.v":57:1:57:4|ROM seq_control_0.smg_1[7:0] (in view: work.top_freq(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\project_manager\mini_eye_board\gowin\course\course15_fre\fre\src\seq_control.v":57:1:57:4|Found ROM seq_control_0.smg_1[7:0] (in view: work.top_freq(verilog)) with 11 words by 8 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 238MB peak: 238MB)

@N: MO231 :"e:\project_manager\mini_eye_board\gowin\course\course15_fre\fre\src\freq_test.v":35:0:35:5|Found counter in view:work.freq_test(verilog) instance clk_gen[23:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 239MB peak: 239MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 240MB peak: 240MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 242MB peak: 242MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 243MB peak: 243MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 243MB peak: 243MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 244MB peak: 244MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 244MB peak: 244MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 250MB peak: 250MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     0.67ns		 242 /       124
   2		0h:00m:01s		     0.67ns		 242 /       124

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 251MB peak: 251MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 251MB peak: 251MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 177MB peak: 251MB)

Writing Analyst data base E:\project_manager\Mini_eye_Board\gowin\course\course15_FRE\FRE\impl\synthesize\rev_1\synwork\FRE_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 250MB peak: 251MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 251MB peak: 251MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@A: BN540 |No min timing constraints supplied; adding min timing constraints

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 251MB peak: 251MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 250MB peak: 251MB)

@W: MT420 |Found inferred clock top_freq|clk with period 10.00ns. Please declare a user-defined clock on port clk.
@N: MT615 |Found clock div_clk_12000000_120|flag_derived_clock with period 10.00ns 
@N: MT615 |Found clock freq_test|flag_derived_clock with period 10.00ns 


##### START OF TIMING REPORT #####[
# Timing report written on Tue Mar 10 14:45:37 2020
#


Top view:               top_freq
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.373

                                            Requested     Estimated     Requested     Estimated                Clock                           Clock                
Starting Clock                              Frequency     Frequency     Period        Period        Slack      Type                            Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
div_clk_12000000_120|flag_derived_clock     100.0 MHz     164.4 MHz     10.000        6.082         16.687     derived (from top_freq|clk)     Autoconstr_clkgroup_0
freq_test|flag_derived_clock                100.0 MHz     111.4 MHz     10.000        8.974         1.026      derived (from top_freq|clk)     Autoconstr_clkgroup_0
top_freq|clk                                100.0 MHz     96.4 MHz      10.000        10.373        -0.373     inferred                        Autoconstr_clkgroup_0
System                                      100.0 MHz     866.6 MHz     10.000        1.154         8.846      system                          system_clkgroup      
====================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                   top_freq|clk                             |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
System                                   div_clk_12000000_120|flag_derived_clock  |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
System                                   freq_test|flag_derived_clock             |  10.000      8.846   |  No paths    -      |  No paths    -      |  No paths    -    
top_freq|clk                             System                                   |  10.000      8.612   |  No paths    -      |  No paths    -      |  No paths    -    
top_freq|clk                             top_freq|clk                             |  10.000      -0.373  |  No paths    -      |  No paths    -      |  No paths    -    
top_freq|clk                             div_clk_12000000_120|flag_derived_clock  |  10.000      3.918   |  No paths    -      |  No paths    -      |  No paths    -    
div_clk_12000000_120|flag_derived_clock  System                                   |  10.000      8.490   |  No paths    -      |  No paths    -      |  No paths    -    
div_clk_12000000_120|flag_derived_clock  div_clk_12000000_120|flag_derived_clock  |  10.000      16.687  |  No paths    -      |  No paths    -      |  No paths    -    
freq_test|flag_derived_clock             System                                   |  10.000      6.431   |  No paths    -      |  No paths    -      |  No paths    -    
freq_test|flag_derived_clock             top_freq|clk                             |  10.000      1.026   |  No paths    -      |  No paths    -      |  No paths    -    
freq_test|flag_derived_clock             freq_test|flag_derived_clock             |  10.000      18.479  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: div_clk_12000000_120|flag_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                                Arrival          
Instance     Reference                                   Type     Pin     Net        Time        Slack
             Clock                                                                                    
------------------------------------------------------------------------------------------------------
sel[1]       div_clk_12000000_120|flag_derived_clock     DFFE     Q       sel[1]     0.367       8.490
sel[0]       div_clk_12000000_120|flag_derived_clock     DFF      Q       CO0        0.367       8.551
======================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                                  Required           
Instance                            Reference                                   Type     Pin     Net          Time         Slack 
                                    Clock                                                                                        
---------------------------------------------------------------------------------------------------------------------------------
sel_l[1]                            div_clk_12000000_120|flag_derived_clock     INV      I       sel[1]       10.000       8.490 
sel_l_0[1]                          div_clk_12000000_120|flag_derived_clock     INV      I       sel[1]       10.000       8.490 
seq_control_2.smg_1_7_0_.SUM[1]     div_clk_12000000_120|flag_derived_clock     INV      I       sel[1]       10.000       8.490 
CO0_i                               div_clk_12000000_120|flag_derived_clock     INV      I       CO0          10.000       8.551 
smg[0]                              div_clk_12000000_120|flag_derived_clock     DFF      D       smg_6[0]     19.867       16.687
smg[1]                              div_clk_12000000_120|flag_derived_clock     DFF      D       smg_6[1]     19.867       16.687
smg[2]                              div_clk_12000000_120|flag_derived_clock     DFF      D       smg_6[2]     19.867       16.687
smg[3]                              div_clk_12000000_120|flag_derived_clock     DFF      D       smg_6[3]     19.867       16.687
smg[4]                              div_clk_12000000_120|flag_derived_clock     DFF      D       smg_6[4]     19.867       16.687
smg[5]                              div_clk_12000000_120|flag_derived_clock     DFF      D       smg_6[5]     19.867       16.687
=================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      1.510
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.490

    Number of logic level(s):                0
    Starting point:                          sel[1] / Q
    Ending point:                            sel_l[1] / I
    The start point is clocked by            div_clk_12000000_120|flag_derived_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net              Pin      Pin               Arrival     No. of    
Name               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------
sel[1]             DFFE     Q        Out     0.367     0.367       -         
sel[1]             Net      -        -       1.143     -           21        
sel_l[1]           INV      I        In      -         1.510       -         
=============================================================================
Total path delay (propagation time + setup) of 1.510 is 0.367(24.3%) logic and 1.143(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: freq_test|flag_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                          Arrival          
Instance                  Reference                        Type     Pin     Net             Time        Slack
                          Clock                                                                              
-------------------------------------------------------------------------------------------------------------
freq_test.flag_cnt[1]     freq_test|flag_derived_clock     DFFE     Q       flag_cnt[1]     0.367       1.026
freq_test.flag_cnt[0]     freq_test|flag_derived_clock     DFF      Q       CO0             0.367       1.093
=============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                        Required          
Instance              Reference                        Type     Pin     Net           Time         Slack
                      Clock                                                                             
--------------------------------------------------------------------------------------------------------
freq_test.seg0[2]     freq_test|flag_derived_clock     DFFR     D       seg0_3[2]     9.867        1.026
freq_test.seg0[3]     freq_test|flag_derived_clock     DFFS     D       seg0_3[3]     9.867        1.026
freq_test.seg1[0]     freq_test|flag_derived_clock     DFFS     D       seg1_3[0]     9.867        1.026
freq_test.seg1[1]     freq_test|flag_derived_clock     DFFR     D       seg1_3[1]     9.867        1.026
freq_test.seg1[2]     freq_test|flag_derived_clock     DFFR     D       seg1_3[2]     9.867        1.026
freq_test.seg1[3]     freq_test|flag_derived_clock     DFFS     D       seg1_3[3]     9.867        1.026
freq_test.seg0[1]     freq_test|flag_derived_clock     DFFR     D       seg0_3[1]     9.867        1.093
freq_test.seg2[1]     freq_test|flag_derived_clock     DFFR     D       seg2_3[1]     9.867        1.303
freq_test.seg2[2]     freq_test|flag_derived_clock     DFFR     D       seg2_3[2]     9.867        1.303
freq_test.seg2[3]     freq_test|flag_derived_clock     DFFS     D       seg2_3[3]     9.867        1.303
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      8.841
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.026

    Number of logic level(s):                4
    Starting point:                          freq_test.flag_cnt[1] / Q
    Ending point:                            freq_test.seg0[2] / D
    The start point is clocked by            freq_test|flag_derived_clock [rising] on pin CLK
    The end   point is clocked by            top_freq|clk [rising] on pin CLK

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                           Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
freq_test.flag_cnt[1]          DFFE     Q        Out     0.367     0.367       -         
flag_cnt[1]                    Net      -        -       1.021     -           2         
freq_test.test_flag4_i_o4      LUT2     I1       In      -         1.388       -         
freq_test.test_flag4_i_o4      LUT2     F        Out     1.099     2.487       -         
N_40                           Net      -        -       1.082     -           11        
freq_test.seg012_i_1           LUT3     I1       In      -         3.569       -         
freq_test.seg012_i_1           LUT3     F        Out     1.099     4.668       -         
seg012_i_1                     Net      -        -       1.021     -           3         
freq_test.un1_seg0_2_ac0_1     LUT4     I1       In      -         5.689       -         
freq_test.un1_seg0_2_ac0_1     LUT4     F        Out     1.099     6.788       -         
un1_seg0_2_c2                  Net      -        -       1.021     -           2         
freq_test.seg0_3[2]            LUT3     I0       In      -         7.809       -         
freq_test.seg0_3[2]            LUT3     F        Out     1.032     8.841       -         
seg0_3[2]                      Net      -        -       0.000     -           1         
freq_test.seg0[2]              DFFR     D        In      -         8.841       -         
=========================================================================================
Total path delay (propagation time + setup) of 8.974 is 4.829(53.8%) logic and 4.145(46.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top_freq|clk
====================================



Starting Points with Worst Slack
********************************

                          Starting                                          Arrival           
Instance                  Reference        Type     Pin     Net             Time        Slack 
                          Clock                                                               
----------------------------------------------------------------------------------------------
freq_test.seg0[2]         top_freq|clk     DFFR     Q       seg0[2]         0.367       -0.373
freq_test.seg0[0]         top_freq|clk     DFFS     Q       seg0[0]         0.367       -0.306
freq_test.clk_gen[16]     top_freq|clk     DFF      Q       clk_gen[16]     0.367       0.522 
freq_test.clk_gen[17]     top_freq|clk     DFF      Q       clk_gen[17]     0.367       0.522 
freq_test.clk_gen[18]     top_freq|clk     DFF      Q       clk_gen[18]     0.367       0.522 
freq_test.clk_gen[19]     top_freq|clk     DFF      Q       clk_gen[19]     0.367       0.522 
freq_test.clk_gen[20]     top_freq|clk     DFF      Q       clk_gen[20]     0.367       0.522 
freq_test.clk_gen[21]     top_freq|clk     DFF      Q       clk_gen[21]     0.367       0.522 
freq_test.clk_gen[22]     top_freq|clk     DFF      Q       clk_gen[22]     0.367       0.522 
freq_test.clk_gen[23]     top_freq|clk     DFF      Q       clk_gen[23]     0.367       0.522 
==============================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                        Required           
Instance              Reference        Type     Pin     Net           Time         Slack 
                      Clock                                                              
-----------------------------------------------------------------------------------------
freq_test.seg0[1]     top_freq|clk     DFFR     D       seg0_3[1]     9.867        -0.373
freq_test.seg0[2]     top_freq|clk     DFFR     D       seg0_3[2]     9.867        -0.373
freq_test.seg0[3]     top_freq|clk     DFFS     D       seg0_3[3]     9.867        -0.373
freq_test.seg1[0]     top_freq|clk     DFFS     D       seg1_3[0]     9.867        -0.366
freq_test.seg1[1]     top_freq|clk     DFFR     D       seg1_3[1]     9.867        -0.366
freq_test.seg1[2]     top_freq|clk     DFFR     D       seg1_3[2]     9.867        -0.366
freq_test.seg1[3]     top_freq|clk     DFFS     D       seg1_3[3]     9.867        -0.366
freq_test.seg0[0]     top_freq|clk     DFFS     D       seg0_3[0]     9.867        -0.096
freq_test.seg2[1]     top_freq|clk     DFFR     D       seg2_3[1]     9.867        0.522 
freq_test.seg2[2]     top_freq|clk     DFFR     D       seg2_3[2]     9.867        0.522 
=========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.240
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.373

    Number of logic level(s):                5
    Starting point:                          freq_test.seg0[2] / Q
    Ending point:                            freq_test.seg0[1] / D
    The start point is clocked by            top_freq|clk [rising] on pin CLK
    The end   point is clocked by            top_freq|clk [rising] on pin CLK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                                Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
freq_test.seg0[2]                   DFFR     Q        Out     0.367     0.367       -         
seg0[2]                             Net      -        -       1.082     -           14        
freq_test.g0_5_1                    LUT2     I1       In      -         1.449       -         
freq_test.g0_5_1                    LUT2     F        Out     1.099     2.548       -         
g0_5_1                              Net      -        -       0.766     -           1         
freq_test.g0_5                      LUT4     I1       In      -         3.314       -         
freq_test.g0_5                      LUT4     F        Out     1.099     4.413       -         
un1_test_flag4_11_0_o2_out          Net      -        -       1.021     -           6         
freq_test.un1_test_flag4_9_0_a2     LUT3     I2       In      -         5.434       -         
freq_test.un1_test_flag4_9_0_a2     LUT3     F        Out     0.822     6.256       -         
N_116                               Net      -        -       0.766     -           1         
freq_test.un1_test_flag4_9_0        LUT4     I1       In      -         7.021       -         
freq_test.un1_test_flag4_9_0        LUT4     F        Out     1.099     8.120       -         
un1_test_flag4_9                    Net      -        -       1.021     -           4         
freq_test.seg0_3[1]                 LUT3     I1       In      -         9.141       -         
freq_test.seg0_3[1]                 LUT3     F        Out     1.099     10.240      -         
seg0_3[1]                           Net      -        -       0.000     -           1         
freq_test.seg0[1]                   DFFR     D        In      -         10.240      -         
==============================================================================================
Total path delay (propagation time + setup) of 10.373 is 5.718(55.1%) logic and 4.655(44.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.240
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.373

    Number of logic level(s):                5
    Starting point:                          freq_test.seg0[2] / Q
    Ending point:                            freq_test.seg0[2] / D
    The start point is clocked by            top_freq|clk [rising] on pin CLK
    The end   point is clocked by            top_freq|clk [rising] on pin CLK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                                Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
freq_test.seg0[2]                   DFFR     Q        Out     0.367     0.367       -         
seg0[2]                             Net      -        -       1.082     -           14        
freq_test.g0_5_1                    LUT2     I1       In      -         1.449       -         
freq_test.g0_5_1                    LUT2     F        Out     1.099     2.548       -         
g0_5_1                              Net      -        -       0.766     -           1         
freq_test.g0_5                      LUT4     I1       In      -         3.314       -         
freq_test.g0_5                      LUT4     F        Out     1.099     4.413       -         
un1_test_flag4_11_0_o2_out          Net      -        -       1.021     -           6         
freq_test.un1_test_flag4_9_0_a2     LUT3     I2       In      -         5.434       -         
freq_test.un1_test_flag4_9_0_a2     LUT3     F        Out     0.822     6.256       -         
N_116                               Net      -        -       0.766     -           1         
freq_test.un1_test_flag4_9_0        LUT4     I1       In      -         7.021       -         
freq_test.un1_test_flag4_9_0        LUT4     F        Out     1.099     8.120       -         
un1_test_flag4_9                    Net      -        -       1.021     -           4         
freq_test.seg0_3[2]                 LUT3     I1       In      -         9.141       -         
freq_test.seg0_3[2]                 LUT3     F        Out     1.099     10.240      -         
seg0_3[2]                           Net      -        -       0.000     -           1         
freq_test.seg0[2]                   DFFR     D        In      -         10.240      -         
==============================================================================================
Total path delay (propagation time + setup) of 10.373 is 5.718(55.1%) logic and 4.655(44.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.240
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.373

    Number of logic level(s):                5
    Starting point:                          freq_test.seg0[2] / Q
    Ending point:                            freq_test.seg0[3] / D
    The start point is clocked by            top_freq|clk [rising] on pin CLK
    The end   point is clocked by            top_freq|clk [rising] on pin CLK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                                Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
freq_test.seg0[2]                   DFFR     Q        Out     0.367     0.367       -         
seg0[2]                             Net      -        -       1.082     -           14        
freq_test.g0_5_1                    LUT2     I1       In      -         1.449       -         
freq_test.g0_5_1                    LUT2     F        Out     1.099     2.548       -         
g0_5_1                              Net      -        -       0.766     -           1         
freq_test.g0_5                      LUT4     I1       In      -         3.314       -         
freq_test.g0_5                      LUT4     F        Out     1.099     4.413       -         
un1_test_flag4_11_0_o2_out          Net      -        -       1.021     -           6         
freq_test.un1_test_flag4_9_0_a2     LUT3     I2       In      -         5.434       -         
freq_test.un1_test_flag4_9_0_a2     LUT3     F        Out     0.822     6.256       -         
N_116                               Net      -        -       0.766     -           1         
freq_test.un1_test_flag4_9_0        LUT4     I1       In      -         7.021       -         
freq_test.un1_test_flag4_9_0        LUT4     F        Out     1.099     8.120       -         
un1_test_flag4_9                    Net      -        -       1.021     -           4         
freq_test.seg0_3[3]                 LUT4     I1       In      -         9.141       -         
freq_test.seg0_3[3]                 LUT4     F        Out     1.099     10.240      -         
seg0_3[3]                           Net      -        -       0.000     -           1         
freq_test.seg0[3]                   DFFS     D        In      -         10.240      -         
==============================================================================================
Total path delay (propagation time + setup) of 10.373 is 5.718(55.1%) logic and 4.655(44.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.233
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.366

    Number of logic level(s):                5
    Starting point:                          freq_test.seg0[2] / Q
    Ending point:                            freq_test.seg1[0] / D
    The start point is clocked by            top_freq|clk [rising] on pin CLK
    The end   point is clocked by            top_freq|clk [rising] on pin CLK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
freq_test.seg0[2]                 DFFR     Q        Out     0.367     0.367       -         
seg0[2]                           Net      -        -       1.082     -           14        
freq_test.g0_5_1                  LUT2     I1       In      -         1.449       -         
freq_test.g0_5_1                  LUT2     F        Out     1.099     2.548       -         
g0_5_1                            Net      -        -       0.766     -           1         
freq_test.g0_5                    LUT4     I1       In      -         3.314       -         
freq_test.g0_5                    LUT4     F        Out     1.099     4.413       -         
un1_test_flag4_11_0_o2_out        Net      -        -       1.021     -           6         
freq_test.seg29_i_o4              LUT4     I3       In      -         5.434       -         
freq_test.seg29_i_o4              LUT4     F        Out     0.626     6.060       -         
N_46                              Net      -        -       1.021     -           5         
freq_test.un1_test_flag4_11_0     LUT4     I0       In      -         7.081       -         
freq_test.un1_test_flag4_11_0     LUT4     F        Out     1.032     8.113       -         
un1_test_flag4_11                 Net      -        -       1.021     -           4         
freq_test.seg1_3[0]               LUT3     I1       In      -         9.134       -         
freq_test.seg1_3[0]               LUT3     F        Out     1.099     10.233      -         
seg1_3[0]                         Net      -        -       0.000     -           1         
freq_test.seg1[0]                 DFFS     D        In      -         10.233      -         
============================================================================================
Total path delay (propagation time + setup) of 10.366 is 5.455(52.6%) logic and 4.911(47.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      10.233
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.366

    Number of logic level(s):                5
    Starting point:                          freq_test.seg0[2] / Q
    Ending point:                            freq_test.seg1[1] / D
    The start point is clocked by            top_freq|clk [rising] on pin CLK
    The end   point is clocked by            top_freq|clk [rising] on pin CLK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
freq_test.seg0[2]                 DFFR     Q        Out     0.367     0.367       -         
seg0[2]                           Net      -        -       1.082     -           14        
freq_test.g0_5_1                  LUT2     I1       In      -         1.449       -         
freq_test.g0_5_1                  LUT2     F        Out     1.099     2.548       -         
g0_5_1                            Net      -        -       0.766     -           1         
freq_test.g0_5                    LUT4     I1       In      -         3.314       -         
freq_test.g0_5                    LUT4     F        Out     1.099     4.413       -         
un1_test_flag4_11_0_o2_out        Net      -        -       1.021     -           6         
freq_test.seg29_i_o4              LUT4     I3       In      -         5.434       -         
freq_test.seg29_i_o4              LUT4     F        Out     0.626     6.060       -         
N_46                              Net      -        -       1.021     -           5         
freq_test.un1_test_flag4_11_0     LUT4     I0       In      -         7.081       -         
freq_test.un1_test_flag4_11_0     LUT4     F        Out     1.032     8.113       -         
un1_test_flag4_11                 Net      -        -       1.021     -           4         
freq_test.seg1_3[1]               LUT3     I1       In      -         9.134       -         
freq_test.seg1_3[1]               LUT3     F        Out     1.099     10.233      -         
seg1_3[1]                         Net      -        -       0.000     -           1         
freq_test.seg1[1]                 DFFR     D        In      -         10.233      -         
============================================================================================
Total path delay (propagation time + setup) of 10.366 is 5.455(52.6%) logic and 4.911(47.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                Arrival          
Instance                            Reference     Type     Pin     Net                      Time        Slack
                                    Clock                                                                    
-------------------------------------------------------------------------------------------------------------
CO0_i                               System        INV      O       CO0_i                    0.000       8.846
freq_test.CO0_i                     System        INV      O       CO0_i                    0.000       8.846
freq_test.N_40_i                    System        INV      O       N_40_i                   0.000       8.846
freq_test.SUM_0_x2[1]               System        INV      O       N_45_i                   0.000       8.846
sel_l[1]                            System        INV      O       sel_l[1]                 0.000       8.846
sel_l_0[1]                          System        INV      O       sel_l_0[1]               0.000       8.846
seq_control_2.smg_1_7_0_.SUM[1]     System        INV      O       sel_1[1]                 0.000       8.846
key0.un1_key_times_axbxc1           System        INV      O       un1_key_times_axbxc1     0.000       8.846
=============================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                Required          
Instance                    Reference     Type     Pin     Net                      Time         Slack
                            Clock                                                                     
------------------------------------------------------------------------------------------------------
dig[0]                      System        DFFS     D       CO0_i                    9.867        8.846
dig[0]                      System        DFFS     SET     sel_l_0[1]               9.867        8.846
dig[1]                      System        DFFS     SET     sel_l[1]                 9.867        8.846
dig[2]                      System        DFFS     D       CO0_i                    9.867        8.846
freq_test.flag_cnt[0]       System        DFF      D       CO0_i                    9.867        8.846
freq_test.flag_cnt[1]       System        DFFE     D       N_45_i                   9.867        8.846
key0.key_times[1]           System        DFFE     D       un1_key_times_axbxc1     9.867        8.846
sel[0]                      System        DFF      D       CO0_i                    9.867        8.846
sel[1]                      System        DFFE     D       sel_1[1]                 9.867        8.846
freq_test.test_flag_reg     System        DFF      D       N_40_i                   9.867        8.846
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.867

    - Propagation time:                      1.021
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.846

    Number of logic level(s):                0
    Starting point:                          CO0_i / O
    Ending point:                            dig[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            div_clk_12000000_120|flag_derived_clock [rising] on pin CLK

Instance / Net              Pin      Pin               Arrival     No. of    
Name               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------
CO0_i              INV      O        Out     0.000     0.000       -         
CO0_i              Net      -        -       1.021     -           3         
dig[0]             DFFS     D        In      -         1.021       -         
=============================================================================
Total path delay (propagation time + setup) of 1.154 is 0.133(11.5%) logic and 1.021(88.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 251MB peak: 251MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 251MB peak: 251MB)

---------------------------------------
Resource Usage Report for top_freq 

Mapping to part: gw1n_4blqfp144-6
Cell usage:
ALU             82 uses
DFF             83 uses
DFFE            7 uses
DFFR            22 uses
DFFS            12 uses
GSR             1 use
INV             8 uses
MUX2_LUT5       20 uses
MUX2_LUT6       10 uses
MUX2_LUT7       1 use
LUT2            21 uses
LUT3            28 uses
LUT4            99 uses

I/O ports: 14
I/O primitives: 14
IBUF           2 uses
OBUF           12 uses

I/O Register bits:                  0
Register bits not including I/Os:   124 of 3456 (3%)
Total load per clock:
   top_freq|clk: 108
   div_clk_12000000_120|flag_derived_clock: 14

@S |Mapping Summary:
Total  LUTs: 148 (3%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 95MB peak: 251MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Tue Mar 10 14:45:37 2020

###########################################################]
