// Seed: 3951438067
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output wor id_2,
    input tri id_3,
    input wand id_4
    , id_19,
    input wire id_5,
    output wor id_6,
    output supply0 id_7,
    output wor id_8,
    output uwire id_9,
    input uwire id_10,
    input uwire id_11,
    input supply0 id_12,
    input tri id_13,
    output tri id_14,
    input supply1 id_15,
    output wire id_16,
    output wire id_17
);
  wire id_20;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input wire id_2,
    output uwire id_3,
    input supply0 id_4,
    input wor id_5,
    input tri1 id_6,
    input wand id_7,
    output logic id_8,
    output tri1 id_9,
    input tri0 id_10,
    output wor id_11,
    input tri1 id_12
);
  always @(posedge 1) id_8 <= #id_4(id_1 == 1);
  wire id_14;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_11,
      id_7,
      id_5,
      id_2,
      id_11,
      id_9,
      id_11,
      id_3,
      id_10,
      id_2,
      id_4,
      id_1,
      id_11,
      id_4,
      id_11,
      id_3
  );
  assign modCall_1.id_10 = 0;
  wire id_15;
  ;
  logic id_16;
  ;
  always @(posedge -1);
endmodule
