
Writing_Tool_Prototype.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fa5c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a98  0800fb20  0800fb20  0001fb20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080105b8  080105b8  000301ec  2**0
                  CONTENTS
  4 .ARM          00000008  080105b8  080105b8  000205b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080105c0  080105c0  000301ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080105c0  080105c0  000205c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080105c4  080105c4  000205c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  080105c8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000051c  200001ec  080107b4  000301ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000708  080107b4  00030708  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000301ec  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030214  2**0
                  CONTENTS, READONLY
 13 .debug_info   000102c2  00000000  00000000  00030257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002aae  00000000  00000000  00040519  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ea8  00000000  00000000  00042fc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b4e  00000000  00000000  00043e70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001436f  00000000  00000000  000449be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000169da  00000000  00000000  00058d2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0006eafc  00000000  00000000  0006f707  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000049fc  00000000  00000000  000de204  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000082  00000000  00000000  000e2c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001ec 	.word	0x200001ec
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800fb04 	.word	0x0800fb04

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001f0 	.word	0x200001f0
 8000104:	0800fb04 	.word	0x0800fb04

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fbb5 	bl	8001bac <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 fb05 	bl	8001a5c <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fba7 	bl	8001bac <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fb9d 	bl	8001bac <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fb2d 	bl	8001ae0 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fb23 	bl	8001ae0 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	; (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	; (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			; (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f8a4 	bl	8000624 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			; (mov r8, r8)

080004e8 <__aeabi_lmul>:
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	46ce      	mov	lr, r9
 80004ec:	4699      	mov	r9, r3
 80004ee:	0c03      	lsrs	r3, r0, #16
 80004f0:	469c      	mov	ip, r3
 80004f2:	0413      	lsls	r3, r2, #16
 80004f4:	4647      	mov	r7, r8
 80004f6:	0c1b      	lsrs	r3, r3, #16
 80004f8:	001d      	movs	r5, r3
 80004fa:	000e      	movs	r6, r1
 80004fc:	4661      	mov	r1, ip
 80004fe:	0404      	lsls	r4, r0, #16
 8000500:	0c24      	lsrs	r4, r4, #16
 8000502:	b580      	push	{r7, lr}
 8000504:	0007      	movs	r7, r0
 8000506:	0c10      	lsrs	r0, r2, #16
 8000508:	434b      	muls	r3, r1
 800050a:	4365      	muls	r5, r4
 800050c:	4341      	muls	r1, r0
 800050e:	4360      	muls	r0, r4
 8000510:	0c2c      	lsrs	r4, r5, #16
 8000512:	18c0      	adds	r0, r0, r3
 8000514:	1820      	adds	r0, r4, r0
 8000516:	468c      	mov	ip, r1
 8000518:	4283      	cmp	r3, r0
 800051a:	d903      	bls.n	8000524 <__aeabi_lmul+0x3c>
 800051c:	2380      	movs	r3, #128	; 0x80
 800051e:	025b      	lsls	r3, r3, #9
 8000520:	4698      	mov	r8, r3
 8000522:	44c4      	add	ip, r8
 8000524:	4649      	mov	r1, r9
 8000526:	4379      	muls	r1, r7
 8000528:	4356      	muls	r6, r2
 800052a:	0c03      	lsrs	r3, r0, #16
 800052c:	042d      	lsls	r5, r5, #16
 800052e:	0c2d      	lsrs	r5, r5, #16
 8000530:	1989      	adds	r1, r1, r6
 8000532:	4463      	add	r3, ip
 8000534:	0400      	lsls	r0, r0, #16
 8000536:	1940      	adds	r0, r0, r5
 8000538:	18c9      	adds	r1, r1, r3
 800053a:	bcc0      	pop	{r6, r7}
 800053c:	46b9      	mov	r9, r7
 800053e:	46b0      	mov	r8, r6
 8000540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000542:	46c0      	nop			; (mov r8, r8)

08000544 <__aeabi_d2uiz>:
 8000544:	b570      	push	{r4, r5, r6, lr}
 8000546:	2200      	movs	r2, #0
 8000548:	4b0c      	ldr	r3, [pc, #48]	; (800057c <__aeabi_d2uiz+0x38>)
 800054a:	0004      	movs	r4, r0
 800054c:	000d      	movs	r5, r1
 800054e:	f7ff ffa1 	bl	8000494 <__aeabi_dcmpge>
 8000552:	2800      	cmp	r0, #0
 8000554:	d104      	bne.n	8000560 <__aeabi_d2uiz+0x1c>
 8000556:	0020      	movs	r0, r4
 8000558:	0029      	movs	r1, r5
 800055a:	f002 f9ed 	bl	8002938 <__aeabi_d2iz>
 800055e:	bd70      	pop	{r4, r5, r6, pc}
 8000560:	4b06      	ldr	r3, [pc, #24]	; (800057c <__aeabi_d2uiz+0x38>)
 8000562:	2200      	movs	r2, #0
 8000564:	0020      	movs	r0, r4
 8000566:	0029      	movs	r1, r5
 8000568:	f001 fe46 	bl	80021f8 <__aeabi_dsub>
 800056c:	f002 f9e4 	bl	8002938 <__aeabi_d2iz>
 8000570:	2380      	movs	r3, #128	; 0x80
 8000572:	061b      	lsls	r3, r3, #24
 8000574:	469c      	mov	ip, r3
 8000576:	4460      	add	r0, ip
 8000578:	e7f1      	b.n	800055e <__aeabi_d2uiz+0x1a>
 800057a:	46c0      	nop			; (mov r8, r8)
 800057c:	41e00000 	.word	0x41e00000

08000580 <__aeabi_d2lz>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	0005      	movs	r5, r0
 8000584:	000c      	movs	r4, r1
 8000586:	2200      	movs	r2, #0
 8000588:	2300      	movs	r3, #0
 800058a:	0028      	movs	r0, r5
 800058c:	0021      	movs	r1, r4
 800058e:	f7ff ff63 	bl	8000458 <__aeabi_dcmplt>
 8000592:	2800      	cmp	r0, #0
 8000594:	d108      	bne.n	80005a8 <__aeabi_d2lz+0x28>
 8000596:	0028      	movs	r0, r5
 8000598:	0021      	movs	r1, r4
 800059a:	f000 f80f 	bl	80005bc <__aeabi_d2ulz>
 800059e:	0002      	movs	r2, r0
 80005a0:	000b      	movs	r3, r1
 80005a2:	0010      	movs	r0, r2
 80005a4:	0019      	movs	r1, r3
 80005a6:	bd70      	pop	{r4, r5, r6, pc}
 80005a8:	2380      	movs	r3, #128	; 0x80
 80005aa:	061b      	lsls	r3, r3, #24
 80005ac:	18e1      	adds	r1, r4, r3
 80005ae:	0028      	movs	r0, r5
 80005b0:	f000 f804 	bl	80005bc <__aeabi_d2ulz>
 80005b4:	2300      	movs	r3, #0
 80005b6:	4242      	negs	r2, r0
 80005b8:	418b      	sbcs	r3, r1
 80005ba:	e7f2      	b.n	80005a2 <__aeabi_d2lz+0x22>

080005bc <__aeabi_d2ulz>:
 80005bc:	b570      	push	{r4, r5, r6, lr}
 80005be:	2200      	movs	r2, #0
 80005c0:	4b0b      	ldr	r3, [pc, #44]	; (80005f0 <__aeabi_d2ulz+0x34>)
 80005c2:	000d      	movs	r5, r1
 80005c4:	0004      	movs	r4, r0
 80005c6:	f001 fb55 	bl	8001c74 <__aeabi_dmul>
 80005ca:	f7ff ffbb 	bl	8000544 <__aeabi_d2uiz>
 80005ce:	0006      	movs	r6, r0
 80005d0:	f002 fa18 	bl	8002a04 <__aeabi_ui2d>
 80005d4:	2200      	movs	r2, #0
 80005d6:	4b07      	ldr	r3, [pc, #28]	; (80005f4 <__aeabi_d2ulz+0x38>)
 80005d8:	f001 fb4c 	bl	8001c74 <__aeabi_dmul>
 80005dc:	0002      	movs	r2, r0
 80005de:	000b      	movs	r3, r1
 80005e0:	0020      	movs	r0, r4
 80005e2:	0029      	movs	r1, r5
 80005e4:	f001 fe08 	bl	80021f8 <__aeabi_dsub>
 80005e8:	f7ff ffac 	bl	8000544 <__aeabi_d2uiz>
 80005ec:	0031      	movs	r1, r6
 80005ee:	bd70      	pop	{r4, r5, r6, pc}
 80005f0:	3df00000 	.word	0x3df00000
 80005f4:	41f00000 	.word	0x41f00000

080005f8 <__aeabi_l2d>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	0006      	movs	r6, r0
 80005fc:	0008      	movs	r0, r1
 80005fe:	f002 f9d1 	bl	80029a4 <__aeabi_i2d>
 8000602:	2200      	movs	r2, #0
 8000604:	4b06      	ldr	r3, [pc, #24]	; (8000620 <__aeabi_l2d+0x28>)
 8000606:	f001 fb35 	bl	8001c74 <__aeabi_dmul>
 800060a:	000d      	movs	r5, r1
 800060c:	0004      	movs	r4, r0
 800060e:	0030      	movs	r0, r6
 8000610:	f002 f9f8 	bl	8002a04 <__aeabi_ui2d>
 8000614:	002b      	movs	r3, r5
 8000616:	0022      	movs	r2, r4
 8000618:	f000 fbd2 	bl	8000dc0 <__aeabi_dadd>
 800061c:	bd70      	pop	{r4, r5, r6, pc}
 800061e:	46c0      	nop			; (mov r8, r8)
 8000620:	41f00000 	.word	0x41f00000

08000624 <__udivmoddi4>:
 8000624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000626:	4657      	mov	r7, sl
 8000628:	464e      	mov	r6, r9
 800062a:	4645      	mov	r5, r8
 800062c:	46de      	mov	lr, fp
 800062e:	b5e0      	push	{r5, r6, r7, lr}
 8000630:	0004      	movs	r4, r0
 8000632:	000d      	movs	r5, r1
 8000634:	4692      	mov	sl, r2
 8000636:	4699      	mov	r9, r3
 8000638:	b083      	sub	sp, #12
 800063a:	428b      	cmp	r3, r1
 800063c:	d830      	bhi.n	80006a0 <__udivmoddi4+0x7c>
 800063e:	d02d      	beq.n	800069c <__udivmoddi4+0x78>
 8000640:	4649      	mov	r1, r9
 8000642:	4650      	mov	r0, sl
 8000644:	f002 faf0 	bl	8002c28 <__clzdi2>
 8000648:	0029      	movs	r1, r5
 800064a:	0006      	movs	r6, r0
 800064c:	0020      	movs	r0, r4
 800064e:	f002 faeb 	bl	8002c28 <__clzdi2>
 8000652:	1a33      	subs	r3, r6, r0
 8000654:	4698      	mov	r8, r3
 8000656:	3b20      	subs	r3, #32
 8000658:	d434      	bmi.n	80006c4 <__udivmoddi4+0xa0>
 800065a:	469b      	mov	fp, r3
 800065c:	4653      	mov	r3, sl
 800065e:	465a      	mov	r2, fp
 8000660:	4093      	lsls	r3, r2
 8000662:	4642      	mov	r2, r8
 8000664:	001f      	movs	r7, r3
 8000666:	4653      	mov	r3, sl
 8000668:	4093      	lsls	r3, r2
 800066a:	001e      	movs	r6, r3
 800066c:	42af      	cmp	r7, r5
 800066e:	d83b      	bhi.n	80006e8 <__udivmoddi4+0xc4>
 8000670:	42af      	cmp	r7, r5
 8000672:	d100      	bne.n	8000676 <__udivmoddi4+0x52>
 8000674:	e079      	b.n	800076a <__udivmoddi4+0x146>
 8000676:	465b      	mov	r3, fp
 8000678:	1ba4      	subs	r4, r4, r6
 800067a:	41bd      	sbcs	r5, r7
 800067c:	2b00      	cmp	r3, #0
 800067e:	da00      	bge.n	8000682 <__udivmoddi4+0x5e>
 8000680:	e076      	b.n	8000770 <__udivmoddi4+0x14c>
 8000682:	2200      	movs	r2, #0
 8000684:	2300      	movs	r3, #0
 8000686:	9200      	str	r2, [sp, #0]
 8000688:	9301      	str	r3, [sp, #4]
 800068a:	2301      	movs	r3, #1
 800068c:	465a      	mov	r2, fp
 800068e:	4093      	lsls	r3, r2
 8000690:	9301      	str	r3, [sp, #4]
 8000692:	2301      	movs	r3, #1
 8000694:	4642      	mov	r2, r8
 8000696:	4093      	lsls	r3, r2
 8000698:	9300      	str	r3, [sp, #0]
 800069a:	e029      	b.n	80006f0 <__udivmoddi4+0xcc>
 800069c:	4282      	cmp	r2, r0
 800069e:	d9cf      	bls.n	8000640 <__udivmoddi4+0x1c>
 80006a0:	2200      	movs	r2, #0
 80006a2:	2300      	movs	r3, #0
 80006a4:	9200      	str	r2, [sp, #0]
 80006a6:	9301      	str	r3, [sp, #4]
 80006a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <__udivmoddi4+0x8e>
 80006ae:	601c      	str	r4, [r3, #0]
 80006b0:	605d      	str	r5, [r3, #4]
 80006b2:	9800      	ldr	r0, [sp, #0]
 80006b4:	9901      	ldr	r1, [sp, #4]
 80006b6:	b003      	add	sp, #12
 80006b8:	bcf0      	pop	{r4, r5, r6, r7}
 80006ba:	46bb      	mov	fp, r7
 80006bc:	46b2      	mov	sl, r6
 80006be:	46a9      	mov	r9, r5
 80006c0:	46a0      	mov	r8, r4
 80006c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006c4:	4642      	mov	r2, r8
 80006c6:	469b      	mov	fp, r3
 80006c8:	2320      	movs	r3, #32
 80006ca:	1a9b      	subs	r3, r3, r2
 80006cc:	4652      	mov	r2, sl
 80006ce:	40da      	lsrs	r2, r3
 80006d0:	4641      	mov	r1, r8
 80006d2:	0013      	movs	r3, r2
 80006d4:	464a      	mov	r2, r9
 80006d6:	408a      	lsls	r2, r1
 80006d8:	0017      	movs	r7, r2
 80006da:	4642      	mov	r2, r8
 80006dc:	431f      	orrs	r7, r3
 80006de:	4653      	mov	r3, sl
 80006e0:	4093      	lsls	r3, r2
 80006e2:	001e      	movs	r6, r3
 80006e4:	42af      	cmp	r7, r5
 80006e6:	d9c3      	bls.n	8000670 <__udivmoddi4+0x4c>
 80006e8:	2200      	movs	r2, #0
 80006ea:	2300      	movs	r3, #0
 80006ec:	9200      	str	r2, [sp, #0]
 80006ee:	9301      	str	r3, [sp, #4]
 80006f0:	4643      	mov	r3, r8
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d0d8      	beq.n	80006a8 <__udivmoddi4+0x84>
 80006f6:	07fb      	lsls	r3, r7, #31
 80006f8:	0872      	lsrs	r2, r6, #1
 80006fa:	431a      	orrs	r2, r3
 80006fc:	4646      	mov	r6, r8
 80006fe:	087b      	lsrs	r3, r7, #1
 8000700:	e00e      	b.n	8000720 <__udivmoddi4+0xfc>
 8000702:	42ab      	cmp	r3, r5
 8000704:	d101      	bne.n	800070a <__udivmoddi4+0xe6>
 8000706:	42a2      	cmp	r2, r4
 8000708:	d80c      	bhi.n	8000724 <__udivmoddi4+0x100>
 800070a:	1aa4      	subs	r4, r4, r2
 800070c:	419d      	sbcs	r5, r3
 800070e:	2001      	movs	r0, #1
 8000710:	1924      	adds	r4, r4, r4
 8000712:	416d      	adcs	r5, r5
 8000714:	2100      	movs	r1, #0
 8000716:	3e01      	subs	r6, #1
 8000718:	1824      	adds	r4, r4, r0
 800071a:	414d      	adcs	r5, r1
 800071c:	2e00      	cmp	r6, #0
 800071e:	d006      	beq.n	800072e <__udivmoddi4+0x10a>
 8000720:	42ab      	cmp	r3, r5
 8000722:	d9ee      	bls.n	8000702 <__udivmoddi4+0xde>
 8000724:	3e01      	subs	r6, #1
 8000726:	1924      	adds	r4, r4, r4
 8000728:	416d      	adcs	r5, r5
 800072a:	2e00      	cmp	r6, #0
 800072c:	d1f8      	bne.n	8000720 <__udivmoddi4+0xfc>
 800072e:	9800      	ldr	r0, [sp, #0]
 8000730:	9901      	ldr	r1, [sp, #4]
 8000732:	465b      	mov	r3, fp
 8000734:	1900      	adds	r0, r0, r4
 8000736:	4169      	adcs	r1, r5
 8000738:	2b00      	cmp	r3, #0
 800073a:	db24      	blt.n	8000786 <__udivmoddi4+0x162>
 800073c:	002b      	movs	r3, r5
 800073e:	465a      	mov	r2, fp
 8000740:	4644      	mov	r4, r8
 8000742:	40d3      	lsrs	r3, r2
 8000744:	002a      	movs	r2, r5
 8000746:	40e2      	lsrs	r2, r4
 8000748:	001c      	movs	r4, r3
 800074a:	465b      	mov	r3, fp
 800074c:	0015      	movs	r5, r2
 800074e:	2b00      	cmp	r3, #0
 8000750:	db2a      	blt.n	80007a8 <__udivmoddi4+0x184>
 8000752:	0026      	movs	r6, r4
 8000754:	409e      	lsls	r6, r3
 8000756:	0033      	movs	r3, r6
 8000758:	0026      	movs	r6, r4
 800075a:	4647      	mov	r7, r8
 800075c:	40be      	lsls	r6, r7
 800075e:	0032      	movs	r2, r6
 8000760:	1a80      	subs	r0, r0, r2
 8000762:	4199      	sbcs	r1, r3
 8000764:	9000      	str	r0, [sp, #0]
 8000766:	9101      	str	r1, [sp, #4]
 8000768:	e79e      	b.n	80006a8 <__udivmoddi4+0x84>
 800076a:	42a3      	cmp	r3, r4
 800076c:	d8bc      	bhi.n	80006e8 <__udivmoddi4+0xc4>
 800076e:	e782      	b.n	8000676 <__udivmoddi4+0x52>
 8000770:	4642      	mov	r2, r8
 8000772:	2320      	movs	r3, #32
 8000774:	2100      	movs	r1, #0
 8000776:	1a9b      	subs	r3, r3, r2
 8000778:	2200      	movs	r2, #0
 800077a:	9100      	str	r1, [sp, #0]
 800077c:	9201      	str	r2, [sp, #4]
 800077e:	2201      	movs	r2, #1
 8000780:	40da      	lsrs	r2, r3
 8000782:	9201      	str	r2, [sp, #4]
 8000784:	e785      	b.n	8000692 <__udivmoddi4+0x6e>
 8000786:	4642      	mov	r2, r8
 8000788:	2320      	movs	r3, #32
 800078a:	1a9b      	subs	r3, r3, r2
 800078c:	002a      	movs	r2, r5
 800078e:	4646      	mov	r6, r8
 8000790:	409a      	lsls	r2, r3
 8000792:	0023      	movs	r3, r4
 8000794:	40f3      	lsrs	r3, r6
 8000796:	4644      	mov	r4, r8
 8000798:	4313      	orrs	r3, r2
 800079a:	002a      	movs	r2, r5
 800079c:	40e2      	lsrs	r2, r4
 800079e:	001c      	movs	r4, r3
 80007a0:	465b      	mov	r3, fp
 80007a2:	0015      	movs	r5, r2
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	dad4      	bge.n	8000752 <__udivmoddi4+0x12e>
 80007a8:	4642      	mov	r2, r8
 80007aa:	002f      	movs	r7, r5
 80007ac:	2320      	movs	r3, #32
 80007ae:	0026      	movs	r6, r4
 80007b0:	4097      	lsls	r7, r2
 80007b2:	1a9b      	subs	r3, r3, r2
 80007b4:	40de      	lsrs	r6, r3
 80007b6:	003b      	movs	r3, r7
 80007b8:	4333      	orrs	r3, r6
 80007ba:	e7cd      	b.n	8000758 <__udivmoddi4+0x134>

080007bc <__aeabi_fdiv>:
 80007bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007be:	464f      	mov	r7, r9
 80007c0:	4646      	mov	r6, r8
 80007c2:	46d6      	mov	lr, sl
 80007c4:	0245      	lsls	r5, r0, #9
 80007c6:	b5c0      	push	{r6, r7, lr}
 80007c8:	0047      	lsls	r7, r0, #1
 80007ca:	1c0c      	adds	r4, r1, #0
 80007cc:	0a6d      	lsrs	r5, r5, #9
 80007ce:	0e3f      	lsrs	r7, r7, #24
 80007d0:	0fc6      	lsrs	r6, r0, #31
 80007d2:	2f00      	cmp	r7, #0
 80007d4:	d100      	bne.n	80007d8 <__aeabi_fdiv+0x1c>
 80007d6:	e06f      	b.n	80008b8 <__aeabi_fdiv+0xfc>
 80007d8:	2fff      	cmp	r7, #255	; 0xff
 80007da:	d100      	bne.n	80007de <__aeabi_fdiv+0x22>
 80007dc:	e074      	b.n	80008c8 <__aeabi_fdiv+0x10c>
 80007de:	2300      	movs	r3, #0
 80007e0:	2280      	movs	r2, #128	; 0x80
 80007e2:	4699      	mov	r9, r3
 80007e4:	469a      	mov	sl, r3
 80007e6:	00ed      	lsls	r5, r5, #3
 80007e8:	04d2      	lsls	r2, r2, #19
 80007ea:	4315      	orrs	r5, r2
 80007ec:	3f7f      	subs	r7, #127	; 0x7f
 80007ee:	0263      	lsls	r3, r4, #9
 80007f0:	0a5b      	lsrs	r3, r3, #9
 80007f2:	4698      	mov	r8, r3
 80007f4:	0063      	lsls	r3, r4, #1
 80007f6:	0e1b      	lsrs	r3, r3, #24
 80007f8:	0fe4      	lsrs	r4, r4, #31
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d04d      	beq.n	800089a <__aeabi_fdiv+0xde>
 80007fe:	2bff      	cmp	r3, #255	; 0xff
 8000800:	d045      	beq.n	800088e <__aeabi_fdiv+0xd2>
 8000802:	4642      	mov	r2, r8
 8000804:	2180      	movs	r1, #128	; 0x80
 8000806:	00d2      	lsls	r2, r2, #3
 8000808:	04c9      	lsls	r1, r1, #19
 800080a:	4311      	orrs	r1, r2
 800080c:	4688      	mov	r8, r1
 800080e:	2200      	movs	r2, #0
 8000810:	3b7f      	subs	r3, #127	; 0x7f
 8000812:	0031      	movs	r1, r6
 8000814:	1aff      	subs	r7, r7, r3
 8000816:	464b      	mov	r3, r9
 8000818:	4061      	eors	r1, r4
 800081a:	b2c9      	uxtb	r1, r1
 800081c:	2b0f      	cmp	r3, #15
 800081e:	d900      	bls.n	8000822 <__aeabi_fdiv+0x66>
 8000820:	e0b8      	b.n	8000994 <__aeabi_fdiv+0x1d8>
 8000822:	4870      	ldr	r0, [pc, #448]	; (80009e4 <__aeabi_fdiv+0x228>)
 8000824:	009b      	lsls	r3, r3, #2
 8000826:	58c3      	ldr	r3, [r0, r3]
 8000828:	469f      	mov	pc, r3
 800082a:	2300      	movs	r3, #0
 800082c:	4698      	mov	r8, r3
 800082e:	0026      	movs	r6, r4
 8000830:	4645      	mov	r5, r8
 8000832:	4692      	mov	sl, r2
 8000834:	4653      	mov	r3, sl
 8000836:	2b02      	cmp	r3, #2
 8000838:	d100      	bne.n	800083c <__aeabi_fdiv+0x80>
 800083a:	e08d      	b.n	8000958 <__aeabi_fdiv+0x19c>
 800083c:	2b03      	cmp	r3, #3
 800083e:	d100      	bne.n	8000842 <__aeabi_fdiv+0x86>
 8000840:	e0a1      	b.n	8000986 <__aeabi_fdiv+0x1ca>
 8000842:	2b01      	cmp	r3, #1
 8000844:	d018      	beq.n	8000878 <__aeabi_fdiv+0xbc>
 8000846:	003b      	movs	r3, r7
 8000848:	337f      	adds	r3, #127	; 0x7f
 800084a:	2b00      	cmp	r3, #0
 800084c:	dd6d      	ble.n	800092a <__aeabi_fdiv+0x16e>
 800084e:	076a      	lsls	r2, r5, #29
 8000850:	d004      	beq.n	800085c <__aeabi_fdiv+0xa0>
 8000852:	220f      	movs	r2, #15
 8000854:	402a      	ands	r2, r5
 8000856:	2a04      	cmp	r2, #4
 8000858:	d000      	beq.n	800085c <__aeabi_fdiv+0xa0>
 800085a:	3504      	adds	r5, #4
 800085c:	012a      	lsls	r2, r5, #4
 800085e:	d503      	bpl.n	8000868 <__aeabi_fdiv+0xac>
 8000860:	4b61      	ldr	r3, [pc, #388]	; (80009e8 <__aeabi_fdiv+0x22c>)
 8000862:	401d      	ands	r5, r3
 8000864:	003b      	movs	r3, r7
 8000866:	3380      	adds	r3, #128	; 0x80
 8000868:	2bfe      	cmp	r3, #254	; 0xfe
 800086a:	dd00      	ble.n	800086e <__aeabi_fdiv+0xb2>
 800086c:	e074      	b.n	8000958 <__aeabi_fdiv+0x19c>
 800086e:	01aa      	lsls	r2, r5, #6
 8000870:	0a52      	lsrs	r2, r2, #9
 8000872:	b2d8      	uxtb	r0, r3
 8000874:	e002      	b.n	800087c <__aeabi_fdiv+0xc0>
 8000876:	000e      	movs	r6, r1
 8000878:	2000      	movs	r0, #0
 800087a:	2200      	movs	r2, #0
 800087c:	05c0      	lsls	r0, r0, #23
 800087e:	07f6      	lsls	r6, r6, #31
 8000880:	4310      	orrs	r0, r2
 8000882:	4330      	orrs	r0, r6
 8000884:	bce0      	pop	{r5, r6, r7}
 8000886:	46ba      	mov	sl, r7
 8000888:	46b1      	mov	r9, r6
 800088a:	46a8      	mov	r8, r5
 800088c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800088e:	4643      	mov	r3, r8
 8000890:	2b00      	cmp	r3, #0
 8000892:	d13f      	bne.n	8000914 <__aeabi_fdiv+0x158>
 8000894:	2202      	movs	r2, #2
 8000896:	3fff      	subs	r7, #255	; 0xff
 8000898:	e003      	b.n	80008a2 <__aeabi_fdiv+0xe6>
 800089a:	4643      	mov	r3, r8
 800089c:	2b00      	cmp	r3, #0
 800089e:	d12d      	bne.n	80008fc <__aeabi_fdiv+0x140>
 80008a0:	2201      	movs	r2, #1
 80008a2:	0031      	movs	r1, r6
 80008a4:	464b      	mov	r3, r9
 80008a6:	4061      	eors	r1, r4
 80008a8:	b2c9      	uxtb	r1, r1
 80008aa:	4313      	orrs	r3, r2
 80008ac:	2b0f      	cmp	r3, #15
 80008ae:	d838      	bhi.n	8000922 <__aeabi_fdiv+0x166>
 80008b0:	484e      	ldr	r0, [pc, #312]	; (80009ec <__aeabi_fdiv+0x230>)
 80008b2:	009b      	lsls	r3, r3, #2
 80008b4:	58c3      	ldr	r3, [r0, r3]
 80008b6:	469f      	mov	pc, r3
 80008b8:	2d00      	cmp	r5, #0
 80008ba:	d113      	bne.n	80008e4 <__aeabi_fdiv+0x128>
 80008bc:	2304      	movs	r3, #4
 80008be:	4699      	mov	r9, r3
 80008c0:	3b03      	subs	r3, #3
 80008c2:	2700      	movs	r7, #0
 80008c4:	469a      	mov	sl, r3
 80008c6:	e792      	b.n	80007ee <__aeabi_fdiv+0x32>
 80008c8:	2d00      	cmp	r5, #0
 80008ca:	d105      	bne.n	80008d8 <__aeabi_fdiv+0x11c>
 80008cc:	2308      	movs	r3, #8
 80008ce:	4699      	mov	r9, r3
 80008d0:	3b06      	subs	r3, #6
 80008d2:	27ff      	movs	r7, #255	; 0xff
 80008d4:	469a      	mov	sl, r3
 80008d6:	e78a      	b.n	80007ee <__aeabi_fdiv+0x32>
 80008d8:	230c      	movs	r3, #12
 80008da:	4699      	mov	r9, r3
 80008dc:	3b09      	subs	r3, #9
 80008de:	27ff      	movs	r7, #255	; 0xff
 80008e0:	469a      	mov	sl, r3
 80008e2:	e784      	b.n	80007ee <__aeabi_fdiv+0x32>
 80008e4:	0028      	movs	r0, r5
 80008e6:	f002 f981 	bl	8002bec <__clzsi2>
 80008ea:	2776      	movs	r7, #118	; 0x76
 80008ec:	1f43      	subs	r3, r0, #5
 80008ee:	409d      	lsls	r5, r3
 80008f0:	2300      	movs	r3, #0
 80008f2:	427f      	negs	r7, r7
 80008f4:	4699      	mov	r9, r3
 80008f6:	469a      	mov	sl, r3
 80008f8:	1a3f      	subs	r7, r7, r0
 80008fa:	e778      	b.n	80007ee <__aeabi_fdiv+0x32>
 80008fc:	4640      	mov	r0, r8
 80008fe:	f002 f975 	bl	8002bec <__clzsi2>
 8000902:	4642      	mov	r2, r8
 8000904:	1f43      	subs	r3, r0, #5
 8000906:	409a      	lsls	r2, r3
 8000908:	2376      	movs	r3, #118	; 0x76
 800090a:	425b      	negs	r3, r3
 800090c:	4690      	mov	r8, r2
 800090e:	1a1b      	subs	r3, r3, r0
 8000910:	2200      	movs	r2, #0
 8000912:	e77e      	b.n	8000812 <__aeabi_fdiv+0x56>
 8000914:	2303      	movs	r3, #3
 8000916:	464a      	mov	r2, r9
 8000918:	431a      	orrs	r2, r3
 800091a:	4691      	mov	r9, r2
 800091c:	33fc      	adds	r3, #252	; 0xfc
 800091e:	2203      	movs	r2, #3
 8000920:	e777      	b.n	8000812 <__aeabi_fdiv+0x56>
 8000922:	000e      	movs	r6, r1
 8000924:	20ff      	movs	r0, #255	; 0xff
 8000926:	2200      	movs	r2, #0
 8000928:	e7a8      	b.n	800087c <__aeabi_fdiv+0xc0>
 800092a:	2201      	movs	r2, #1
 800092c:	1ad3      	subs	r3, r2, r3
 800092e:	2b1b      	cmp	r3, #27
 8000930:	dca2      	bgt.n	8000878 <__aeabi_fdiv+0xbc>
 8000932:	379e      	adds	r7, #158	; 0x9e
 8000934:	002a      	movs	r2, r5
 8000936:	40bd      	lsls	r5, r7
 8000938:	40da      	lsrs	r2, r3
 800093a:	1e6b      	subs	r3, r5, #1
 800093c:	419d      	sbcs	r5, r3
 800093e:	4315      	orrs	r5, r2
 8000940:	076a      	lsls	r2, r5, #29
 8000942:	d004      	beq.n	800094e <__aeabi_fdiv+0x192>
 8000944:	220f      	movs	r2, #15
 8000946:	402a      	ands	r2, r5
 8000948:	2a04      	cmp	r2, #4
 800094a:	d000      	beq.n	800094e <__aeabi_fdiv+0x192>
 800094c:	3504      	adds	r5, #4
 800094e:	016a      	lsls	r2, r5, #5
 8000950:	d544      	bpl.n	80009dc <__aeabi_fdiv+0x220>
 8000952:	2001      	movs	r0, #1
 8000954:	2200      	movs	r2, #0
 8000956:	e791      	b.n	800087c <__aeabi_fdiv+0xc0>
 8000958:	20ff      	movs	r0, #255	; 0xff
 800095a:	2200      	movs	r2, #0
 800095c:	e78e      	b.n	800087c <__aeabi_fdiv+0xc0>
 800095e:	2280      	movs	r2, #128	; 0x80
 8000960:	2600      	movs	r6, #0
 8000962:	20ff      	movs	r0, #255	; 0xff
 8000964:	03d2      	lsls	r2, r2, #15
 8000966:	e789      	b.n	800087c <__aeabi_fdiv+0xc0>
 8000968:	2300      	movs	r3, #0
 800096a:	4698      	mov	r8, r3
 800096c:	2280      	movs	r2, #128	; 0x80
 800096e:	03d2      	lsls	r2, r2, #15
 8000970:	4215      	tst	r5, r2
 8000972:	d008      	beq.n	8000986 <__aeabi_fdiv+0x1ca>
 8000974:	4643      	mov	r3, r8
 8000976:	4213      	tst	r3, r2
 8000978:	d105      	bne.n	8000986 <__aeabi_fdiv+0x1ca>
 800097a:	431a      	orrs	r2, r3
 800097c:	0252      	lsls	r2, r2, #9
 800097e:	0026      	movs	r6, r4
 8000980:	20ff      	movs	r0, #255	; 0xff
 8000982:	0a52      	lsrs	r2, r2, #9
 8000984:	e77a      	b.n	800087c <__aeabi_fdiv+0xc0>
 8000986:	2280      	movs	r2, #128	; 0x80
 8000988:	03d2      	lsls	r2, r2, #15
 800098a:	432a      	orrs	r2, r5
 800098c:	0252      	lsls	r2, r2, #9
 800098e:	20ff      	movs	r0, #255	; 0xff
 8000990:	0a52      	lsrs	r2, r2, #9
 8000992:	e773      	b.n	800087c <__aeabi_fdiv+0xc0>
 8000994:	4642      	mov	r2, r8
 8000996:	016b      	lsls	r3, r5, #5
 8000998:	0155      	lsls	r5, r2, #5
 800099a:	42ab      	cmp	r3, r5
 800099c:	d21a      	bcs.n	80009d4 <__aeabi_fdiv+0x218>
 800099e:	201b      	movs	r0, #27
 80009a0:	2200      	movs	r2, #0
 80009a2:	3f01      	subs	r7, #1
 80009a4:	2601      	movs	r6, #1
 80009a6:	001c      	movs	r4, r3
 80009a8:	0052      	lsls	r2, r2, #1
 80009aa:	005b      	lsls	r3, r3, #1
 80009ac:	2c00      	cmp	r4, #0
 80009ae:	db01      	blt.n	80009b4 <__aeabi_fdiv+0x1f8>
 80009b0:	429d      	cmp	r5, r3
 80009b2:	d801      	bhi.n	80009b8 <__aeabi_fdiv+0x1fc>
 80009b4:	1b5b      	subs	r3, r3, r5
 80009b6:	4332      	orrs	r2, r6
 80009b8:	3801      	subs	r0, #1
 80009ba:	2800      	cmp	r0, #0
 80009bc:	d1f3      	bne.n	80009a6 <__aeabi_fdiv+0x1ea>
 80009be:	1e58      	subs	r0, r3, #1
 80009c0:	4183      	sbcs	r3, r0
 80009c2:	4313      	orrs	r3, r2
 80009c4:	001d      	movs	r5, r3
 80009c6:	003b      	movs	r3, r7
 80009c8:	337f      	adds	r3, #127	; 0x7f
 80009ca:	000e      	movs	r6, r1
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	dd00      	ble.n	80009d2 <__aeabi_fdiv+0x216>
 80009d0:	e73d      	b.n	800084e <__aeabi_fdiv+0x92>
 80009d2:	e7aa      	b.n	800092a <__aeabi_fdiv+0x16e>
 80009d4:	201a      	movs	r0, #26
 80009d6:	2201      	movs	r2, #1
 80009d8:	1b5b      	subs	r3, r3, r5
 80009da:	e7e3      	b.n	80009a4 <__aeabi_fdiv+0x1e8>
 80009dc:	01aa      	lsls	r2, r5, #6
 80009de:	2000      	movs	r0, #0
 80009e0:	0a52      	lsrs	r2, r2, #9
 80009e2:	e74b      	b.n	800087c <__aeabi_fdiv+0xc0>
 80009e4:	0800fbc8 	.word	0x0800fbc8
 80009e8:	f7ffffff 	.word	0xf7ffffff
 80009ec:	0800fc08 	.word	0x0800fc08

080009f0 <__aeabi_fmul>:
 80009f0:	0243      	lsls	r3, r0, #9
 80009f2:	0a5b      	lsrs	r3, r3, #9
 80009f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009f6:	464f      	mov	r7, r9
 80009f8:	4646      	mov	r6, r8
 80009fa:	4699      	mov	r9, r3
 80009fc:	46d6      	mov	lr, sl
 80009fe:	0fc3      	lsrs	r3, r0, #31
 8000a00:	0045      	lsls	r5, r0, #1
 8000a02:	4698      	mov	r8, r3
 8000a04:	b5c0      	push	{r6, r7, lr}
 8000a06:	464b      	mov	r3, r9
 8000a08:	1c0f      	adds	r7, r1, #0
 8000a0a:	0e2d      	lsrs	r5, r5, #24
 8000a0c:	d100      	bne.n	8000a10 <__aeabi_fmul+0x20>
 8000a0e:	e0cb      	b.n	8000ba8 <__aeabi_fmul+0x1b8>
 8000a10:	2dff      	cmp	r5, #255	; 0xff
 8000a12:	d100      	bne.n	8000a16 <__aeabi_fmul+0x26>
 8000a14:	e0cf      	b.n	8000bb6 <__aeabi_fmul+0x1c6>
 8000a16:	2280      	movs	r2, #128	; 0x80
 8000a18:	00db      	lsls	r3, r3, #3
 8000a1a:	04d2      	lsls	r2, r2, #19
 8000a1c:	431a      	orrs	r2, r3
 8000a1e:	2300      	movs	r3, #0
 8000a20:	4691      	mov	r9, r2
 8000a22:	2600      	movs	r6, #0
 8000a24:	469a      	mov	sl, r3
 8000a26:	3d7f      	subs	r5, #127	; 0x7f
 8000a28:	027c      	lsls	r4, r7, #9
 8000a2a:	007b      	lsls	r3, r7, #1
 8000a2c:	0a64      	lsrs	r4, r4, #9
 8000a2e:	0e1b      	lsrs	r3, r3, #24
 8000a30:	0fff      	lsrs	r7, r7, #31
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d100      	bne.n	8000a38 <__aeabi_fmul+0x48>
 8000a36:	e0a9      	b.n	8000b8c <__aeabi_fmul+0x19c>
 8000a38:	2bff      	cmp	r3, #255	; 0xff
 8000a3a:	d011      	beq.n	8000a60 <__aeabi_fmul+0x70>
 8000a3c:	2280      	movs	r2, #128	; 0x80
 8000a3e:	00e4      	lsls	r4, r4, #3
 8000a40:	04d2      	lsls	r2, r2, #19
 8000a42:	4314      	orrs	r4, r2
 8000a44:	4642      	mov	r2, r8
 8000a46:	3b7f      	subs	r3, #127	; 0x7f
 8000a48:	195b      	adds	r3, r3, r5
 8000a4a:	407a      	eors	r2, r7
 8000a4c:	2000      	movs	r0, #0
 8000a4e:	b2d2      	uxtb	r2, r2
 8000a50:	1c5d      	adds	r5, r3, #1
 8000a52:	2e0a      	cmp	r6, #10
 8000a54:	dd13      	ble.n	8000a7e <__aeabi_fmul+0x8e>
 8000a56:	003a      	movs	r2, r7
 8000a58:	2e0b      	cmp	r6, #11
 8000a5a:	d047      	beq.n	8000aec <__aeabi_fmul+0xfc>
 8000a5c:	4647      	mov	r7, r8
 8000a5e:	e03f      	b.n	8000ae0 <__aeabi_fmul+0xf0>
 8000a60:	002b      	movs	r3, r5
 8000a62:	33ff      	adds	r3, #255	; 0xff
 8000a64:	2c00      	cmp	r4, #0
 8000a66:	d11e      	bne.n	8000aa6 <__aeabi_fmul+0xb6>
 8000a68:	2202      	movs	r2, #2
 8000a6a:	4316      	orrs	r6, r2
 8000a6c:	4642      	mov	r2, r8
 8000a6e:	3501      	adds	r5, #1
 8000a70:	407a      	eors	r2, r7
 8000a72:	b2d2      	uxtb	r2, r2
 8000a74:	35ff      	adds	r5, #255	; 0xff
 8000a76:	2e0a      	cmp	r6, #10
 8000a78:	dd00      	ble.n	8000a7c <__aeabi_fmul+0x8c>
 8000a7a:	e0e4      	b.n	8000c46 <__aeabi_fmul+0x256>
 8000a7c:	2002      	movs	r0, #2
 8000a7e:	2e02      	cmp	r6, #2
 8000a80:	dc1c      	bgt.n	8000abc <__aeabi_fmul+0xcc>
 8000a82:	3e01      	subs	r6, #1
 8000a84:	2e01      	cmp	r6, #1
 8000a86:	d842      	bhi.n	8000b0e <__aeabi_fmul+0x11e>
 8000a88:	2802      	cmp	r0, #2
 8000a8a:	d03d      	beq.n	8000b08 <__aeabi_fmul+0x118>
 8000a8c:	2801      	cmp	r0, #1
 8000a8e:	d166      	bne.n	8000b5e <__aeabi_fmul+0x16e>
 8000a90:	2000      	movs	r0, #0
 8000a92:	2100      	movs	r1, #0
 8000a94:	05c0      	lsls	r0, r0, #23
 8000a96:	4308      	orrs	r0, r1
 8000a98:	07d2      	lsls	r2, r2, #31
 8000a9a:	4310      	orrs	r0, r2
 8000a9c:	bce0      	pop	{r5, r6, r7}
 8000a9e:	46ba      	mov	sl, r7
 8000aa0:	46b1      	mov	r9, r6
 8000aa2:	46a8      	mov	r8, r5
 8000aa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000aa6:	2203      	movs	r2, #3
 8000aa8:	4316      	orrs	r6, r2
 8000aaa:	4642      	mov	r2, r8
 8000aac:	3501      	adds	r5, #1
 8000aae:	407a      	eors	r2, r7
 8000ab0:	b2d2      	uxtb	r2, r2
 8000ab2:	35ff      	adds	r5, #255	; 0xff
 8000ab4:	2e0a      	cmp	r6, #10
 8000ab6:	dd00      	ble.n	8000aba <__aeabi_fmul+0xca>
 8000ab8:	e0e4      	b.n	8000c84 <__aeabi_fmul+0x294>
 8000aba:	2003      	movs	r0, #3
 8000abc:	2101      	movs	r1, #1
 8000abe:	40b1      	lsls	r1, r6
 8000ac0:	26a6      	movs	r6, #166	; 0xa6
 8000ac2:	00f6      	lsls	r6, r6, #3
 8000ac4:	4231      	tst	r1, r6
 8000ac6:	d10a      	bne.n	8000ade <__aeabi_fmul+0xee>
 8000ac8:	2690      	movs	r6, #144	; 0x90
 8000aca:	00b6      	lsls	r6, r6, #2
 8000acc:	4231      	tst	r1, r6
 8000ace:	d116      	bne.n	8000afe <__aeabi_fmul+0x10e>
 8000ad0:	3eb9      	subs	r6, #185	; 0xb9
 8000ad2:	3eff      	subs	r6, #255	; 0xff
 8000ad4:	420e      	tst	r6, r1
 8000ad6:	d01a      	beq.n	8000b0e <__aeabi_fmul+0x11e>
 8000ad8:	46a1      	mov	r9, r4
 8000ada:	4682      	mov	sl, r0
 8000adc:	e000      	b.n	8000ae0 <__aeabi_fmul+0xf0>
 8000ade:	0017      	movs	r7, r2
 8000ae0:	4653      	mov	r3, sl
 8000ae2:	003a      	movs	r2, r7
 8000ae4:	2b02      	cmp	r3, #2
 8000ae6:	d00f      	beq.n	8000b08 <__aeabi_fmul+0x118>
 8000ae8:	464c      	mov	r4, r9
 8000aea:	4650      	mov	r0, sl
 8000aec:	2803      	cmp	r0, #3
 8000aee:	d1cd      	bne.n	8000a8c <__aeabi_fmul+0x9c>
 8000af0:	2180      	movs	r1, #128	; 0x80
 8000af2:	03c9      	lsls	r1, r1, #15
 8000af4:	4321      	orrs	r1, r4
 8000af6:	0249      	lsls	r1, r1, #9
 8000af8:	20ff      	movs	r0, #255	; 0xff
 8000afa:	0a49      	lsrs	r1, r1, #9
 8000afc:	e7ca      	b.n	8000a94 <__aeabi_fmul+0xa4>
 8000afe:	2180      	movs	r1, #128	; 0x80
 8000b00:	2200      	movs	r2, #0
 8000b02:	20ff      	movs	r0, #255	; 0xff
 8000b04:	03c9      	lsls	r1, r1, #15
 8000b06:	e7c5      	b.n	8000a94 <__aeabi_fmul+0xa4>
 8000b08:	20ff      	movs	r0, #255	; 0xff
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	e7c2      	b.n	8000a94 <__aeabi_fmul+0xa4>
 8000b0e:	0c20      	lsrs	r0, r4, #16
 8000b10:	4649      	mov	r1, r9
 8000b12:	0424      	lsls	r4, r4, #16
 8000b14:	0c24      	lsrs	r4, r4, #16
 8000b16:	0027      	movs	r7, r4
 8000b18:	0c0e      	lsrs	r6, r1, #16
 8000b1a:	0409      	lsls	r1, r1, #16
 8000b1c:	0c09      	lsrs	r1, r1, #16
 8000b1e:	4374      	muls	r4, r6
 8000b20:	434f      	muls	r7, r1
 8000b22:	4346      	muls	r6, r0
 8000b24:	4348      	muls	r0, r1
 8000b26:	0c39      	lsrs	r1, r7, #16
 8000b28:	1900      	adds	r0, r0, r4
 8000b2a:	1809      	adds	r1, r1, r0
 8000b2c:	428c      	cmp	r4, r1
 8000b2e:	d903      	bls.n	8000b38 <__aeabi_fmul+0x148>
 8000b30:	2080      	movs	r0, #128	; 0x80
 8000b32:	0240      	lsls	r0, r0, #9
 8000b34:	4684      	mov	ip, r0
 8000b36:	4466      	add	r6, ip
 8000b38:	043f      	lsls	r7, r7, #16
 8000b3a:	0408      	lsls	r0, r1, #16
 8000b3c:	0c3f      	lsrs	r7, r7, #16
 8000b3e:	19c0      	adds	r0, r0, r7
 8000b40:	0184      	lsls	r4, r0, #6
 8000b42:	1e67      	subs	r7, r4, #1
 8000b44:	41bc      	sbcs	r4, r7
 8000b46:	0c09      	lsrs	r1, r1, #16
 8000b48:	0e80      	lsrs	r0, r0, #26
 8000b4a:	1989      	adds	r1, r1, r6
 8000b4c:	4304      	orrs	r4, r0
 8000b4e:	0189      	lsls	r1, r1, #6
 8000b50:	430c      	orrs	r4, r1
 8000b52:	0109      	lsls	r1, r1, #4
 8000b54:	d571      	bpl.n	8000c3a <__aeabi_fmul+0x24a>
 8000b56:	2301      	movs	r3, #1
 8000b58:	0861      	lsrs	r1, r4, #1
 8000b5a:	401c      	ands	r4, r3
 8000b5c:	430c      	orrs	r4, r1
 8000b5e:	002b      	movs	r3, r5
 8000b60:	337f      	adds	r3, #127	; 0x7f
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	dd51      	ble.n	8000c0a <__aeabi_fmul+0x21a>
 8000b66:	0761      	lsls	r1, r4, #29
 8000b68:	d004      	beq.n	8000b74 <__aeabi_fmul+0x184>
 8000b6a:	210f      	movs	r1, #15
 8000b6c:	4021      	ands	r1, r4
 8000b6e:	2904      	cmp	r1, #4
 8000b70:	d000      	beq.n	8000b74 <__aeabi_fmul+0x184>
 8000b72:	3404      	adds	r4, #4
 8000b74:	0121      	lsls	r1, r4, #4
 8000b76:	d503      	bpl.n	8000b80 <__aeabi_fmul+0x190>
 8000b78:	4b43      	ldr	r3, [pc, #268]	; (8000c88 <__aeabi_fmul+0x298>)
 8000b7a:	401c      	ands	r4, r3
 8000b7c:	002b      	movs	r3, r5
 8000b7e:	3380      	adds	r3, #128	; 0x80
 8000b80:	2bfe      	cmp	r3, #254	; 0xfe
 8000b82:	dcc1      	bgt.n	8000b08 <__aeabi_fmul+0x118>
 8000b84:	01a1      	lsls	r1, r4, #6
 8000b86:	0a49      	lsrs	r1, r1, #9
 8000b88:	b2d8      	uxtb	r0, r3
 8000b8a:	e783      	b.n	8000a94 <__aeabi_fmul+0xa4>
 8000b8c:	2c00      	cmp	r4, #0
 8000b8e:	d12c      	bne.n	8000bea <__aeabi_fmul+0x1fa>
 8000b90:	2301      	movs	r3, #1
 8000b92:	4642      	mov	r2, r8
 8000b94:	431e      	orrs	r6, r3
 8000b96:	002b      	movs	r3, r5
 8000b98:	407a      	eors	r2, r7
 8000b9a:	2001      	movs	r0, #1
 8000b9c:	b2d2      	uxtb	r2, r2
 8000b9e:	1c5d      	adds	r5, r3, #1
 8000ba0:	2e0a      	cmp	r6, #10
 8000ba2:	dd00      	ble.n	8000ba6 <__aeabi_fmul+0x1b6>
 8000ba4:	e757      	b.n	8000a56 <__aeabi_fmul+0x66>
 8000ba6:	e76a      	b.n	8000a7e <__aeabi_fmul+0x8e>
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d110      	bne.n	8000bce <__aeabi_fmul+0x1de>
 8000bac:	2301      	movs	r3, #1
 8000bae:	2604      	movs	r6, #4
 8000bb0:	2500      	movs	r5, #0
 8000bb2:	469a      	mov	sl, r3
 8000bb4:	e738      	b.n	8000a28 <__aeabi_fmul+0x38>
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d104      	bne.n	8000bc4 <__aeabi_fmul+0x1d4>
 8000bba:	2302      	movs	r3, #2
 8000bbc:	2608      	movs	r6, #8
 8000bbe:	25ff      	movs	r5, #255	; 0xff
 8000bc0:	469a      	mov	sl, r3
 8000bc2:	e731      	b.n	8000a28 <__aeabi_fmul+0x38>
 8000bc4:	2303      	movs	r3, #3
 8000bc6:	260c      	movs	r6, #12
 8000bc8:	25ff      	movs	r5, #255	; 0xff
 8000bca:	469a      	mov	sl, r3
 8000bcc:	e72c      	b.n	8000a28 <__aeabi_fmul+0x38>
 8000bce:	4648      	mov	r0, r9
 8000bd0:	f002 f80c 	bl	8002bec <__clzsi2>
 8000bd4:	464a      	mov	r2, r9
 8000bd6:	1f43      	subs	r3, r0, #5
 8000bd8:	2576      	movs	r5, #118	; 0x76
 8000bda:	409a      	lsls	r2, r3
 8000bdc:	2300      	movs	r3, #0
 8000bde:	426d      	negs	r5, r5
 8000be0:	4691      	mov	r9, r2
 8000be2:	2600      	movs	r6, #0
 8000be4:	469a      	mov	sl, r3
 8000be6:	1a2d      	subs	r5, r5, r0
 8000be8:	e71e      	b.n	8000a28 <__aeabi_fmul+0x38>
 8000bea:	0020      	movs	r0, r4
 8000bec:	f001 fffe 	bl	8002bec <__clzsi2>
 8000bf0:	4642      	mov	r2, r8
 8000bf2:	1f43      	subs	r3, r0, #5
 8000bf4:	409c      	lsls	r4, r3
 8000bf6:	1a2b      	subs	r3, r5, r0
 8000bf8:	3b76      	subs	r3, #118	; 0x76
 8000bfa:	407a      	eors	r2, r7
 8000bfc:	2000      	movs	r0, #0
 8000bfe:	b2d2      	uxtb	r2, r2
 8000c00:	1c5d      	adds	r5, r3, #1
 8000c02:	2e0a      	cmp	r6, #10
 8000c04:	dd00      	ble.n	8000c08 <__aeabi_fmul+0x218>
 8000c06:	e726      	b.n	8000a56 <__aeabi_fmul+0x66>
 8000c08:	e739      	b.n	8000a7e <__aeabi_fmul+0x8e>
 8000c0a:	2101      	movs	r1, #1
 8000c0c:	1acb      	subs	r3, r1, r3
 8000c0e:	2b1b      	cmp	r3, #27
 8000c10:	dd00      	ble.n	8000c14 <__aeabi_fmul+0x224>
 8000c12:	e73d      	b.n	8000a90 <__aeabi_fmul+0xa0>
 8000c14:	359e      	adds	r5, #158	; 0x9e
 8000c16:	0021      	movs	r1, r4
 8000c18:	40ac      	lsls	r4, r5
 8000c1a:	40d9      	lsrs	r1, r3
 8000c1c:	1e63      	subs	r3, r4, #1
 8000c1e:	419c      	sbcs	r4, r3
 8000c20:	4321      	orrs	r1, r4
 8000c22:	074b      	lsls	r3, r1, #29
 8000c24:	d004      	beq.n	8000c30 <__aeabi_fmul+0x240>
 8000c26:	230f      	movs	r3, #15
 8000c28:	400b      	ands	r3, r1
 8000c2a:	2b04      	cmp	r3, #4
 8000c2c:	d000      	beq.n	8000c30 <__aeabi_fmul+0x240>
 8000c2e:	3104      	adds	r1, #4
 8000c30:	014b      	lsls	r3, r1, #5
 8000c32:	d504      	bpl.n	8000c3e <__aeabi_fmul+0x24e>
 8000c34:	2001      	movs	r0, #1
 8000c36:	2100      	movs	r1, #0
 8000c38:	e72c      	b.n	8000a94 <__aeabi_fmul+0xa4>
 8000c3a:	001d      	movs	r5, r3
 8000c3c:	e78f      	b.n	8000b5e <__aeabi_fmul+0x16e>
 8000c3e:	0189      	lsls	r1, r1, #6
 8000c40:	2000      	movs	r0, #0
 8000c42:	0a49      	lsrs	r1, r1, #9
 8000c44:	e726      	b.n	8000a94 <__aeabi_fmul+0xa4>
 8000c46:	2302      	movs	r3, #2
 8000c48:	2e0f      	cmp	r6, #15
 8000c4a:	d10c      	bne.n	8000c66 <__aeabi_fmul+0x276>
 8000c4c:	2180      	movs	r1, #128	; 0x80
 8000c4e:	464b      	mov	r3, r9
 8000c50:	03c9      	lsls	r1, r1, #15
 8000c52:	420b      	tst	r3, r1
 8000c54:	d00d      	beq.n	8000c72 <__aeabi_fmul+0x282>
 8000c56:	420c      	tst	r4, r1
 8000c58:	d10b      	bne.n	8000c72 <__aeabi_fmul+0x282>
 8000c5a:	4321      	orrs	r1, r4
 8000c5c:	0249      	lsls	r1, r1, #9
 8000c5e:	003a      	movs	r2, r7
 8000c60:	20ff      	movs	r0, #255	; 0xff
 8000c62:	0a49      	lsrs	r1, r1, #9
 8000c64:	e716      	b.n	8000a94 <__aeabi_fmul+0xa4>
 8000c66:	2e0b      	cmp	r6, #11
 8000c68:	d000      	beq.n	8000c6c <__aeabi_fmul+0x27c>
 8000c6a:	e6f7      	b.n	8000a5c <__aeabi_fmul+0x6c>
 8000c6c:	46a1      	mov	r9, r4
 8000c6e:	469a      	mov	sl, r3
 8000c70:	e736      	b.n	8000ae0 <__aeabi_fmul+0xf0>
 8000c72:	2180      	movs	r1, #128	; 0x80
 8000c74:	464b      	mov	r3, r9
 8000c76:	03c9      	lsls	r1, r1, #15
 8000c78:	4319      	orrs	r1, r3
 8000c7a:	0249      	lsls	r1, r1, #9
 8000c7c:	4642      	mov	r2, r8
 8000c7e:	20ff      	movs	r0, #255	; 0xff
 8000c80:	0a49      	lsrs	r1, r1, #9
 8000c82:	e707      	b.n	8000a94 <__aeabi_fmul+0xa4>
 8000c84:	2303      	movs	r3, #3
 8000c86:	e7df      	b.n	8000c48 <__aeabi_fmul+0x258>
 8000c88:	f7ffffff 	.word	0xf7ffffff

08000c8c <__aeabi_i2f>:
 8000c8c:	b570      	push	{r4, r5, r6, lr}
 8000c8e:	2800      	cmp	r0, #0
 8000c90:	d013      	beq.n	8000cba <__aeabi_i2f+0x2e>
 8000c92:	17c3      	asrs	r3, r0, #31
 8000c94:	18c5      	adds	r5, r0, r3
 8000c96:	405d      	eors	r5, r3
 8000c98:	0fc4      	lsrs	r4, r0, #31
 8000c9a:	0028      	movs	r0, r5
 8000c9c:	f001 ffa6 	bl	8002bec <__clzsi2>
 8000ca0:	239e      	movs	r3, #158	; 0x9e
 8000ca2:	0001      	movs	r1, r0
 8000ca4:	1a1b      	subs	r3, r3, r0
 8000ca6:	2b96      	cmp	r3, #150	; 0x96
 8000ca8:	dc0f      	bgt.n	8000cca <__aeabi_i2f+0x3e>
 8000caa:	2808      	cmp	r0, #8
 8000cac:	d031      	beq.n	8000d12 <__aeabi_i2f+0x86>
 8000cae:	3908      	subs	r1, #8
 8000cb0:	408d      	lsls	r5, r1
 8000cb2:	026d      	lsls	r5, r5, #9
 8000cb4:	0a6d      	lsrs	r5, r5, #9
 8000cb6:	b2d8      	uxtb	r0, r3
 8000cb8:	e002      	b.n	8000cc0 <__aeabi_i2f+0x34>
 8000cba:	2400      	movs	r4, #0
 8000cbc:	2000      	movs	r0, #0
 8000cbe:	2500      	movs	r5, #0
 8000cc0:	05c0      	lsls	r0, r0, #23
 8000cc2:	4328      	orrs	r0, r5
 8000cc4:	07e4      	lsls	r4, r4, #31
 8000cc6:	4320      	orrs	r0, r4
 8000cc8:	bd70      	pop	{r4, r5, r6, pc}
 8000cca:	2b99      	cmp	r3, #153	; 0x99
 8000ccc:	dd0c      	ble.n	8000ce8 <__aeabi_i2f+0x5c>
 8000cce:	2205      	movs	r2, #5
 8000cd0:	1a12      	subs	r2, r2, r0
 8000cd2:	0028      	movs	r0, r5
 8000cd4:	40d0      	lsrs	r0, r2
 8000cd6:	0002      	movs	r2, r0
 8000cd8:	0008      	movs	r0, r1
 8000cda:	301b      	adds	r0, #27
 8000cdc:	4085      	lsls	r5, r0
 8000cde:	0028      	movs	r0, r5
 8000ce0:	1e45      	subs	r5, r0, #1
 8000ce2:	41a8      	sbcs	r0, r5
 8000ce4:	4302      	orrs	r2, r0
 8000ce6:	0015      	movs	r5, r2
 8000ce8:	2905      	cmp	r1, #5
 8000cea:	dc16      	bgt.n	8000d1a <__aeabi_i2f+0x8e>
 8000cec:	002a      	movs	r2, r5
 8000cee:	480f      	ldr	r0, [pc, #60]	; (8000d2c <__aeabi_i2f+0xa0>)
 8000cf0:	4002      	ands	r2, r0
 8000cf2:	076e      	lsls	r6, r5, #29
 8000cf4:	d009      	beq.n	8000d0a <__aeabi_i2f+0x7e>
 8000cf6:	260f      	movs	r6, #15
 8000cf8:	4035      	ands	r5, r6
 8000cfa:	2d04      	cmp	r5, #4
 8000cfc:	d005      	beq.n	8000d0a <__aeabi_i2f+0x7e>
 8000cfe:	3204      	adds	r2, #4
 8000d00:	0155      	lsls	r5, r2, #5
 8000d02:	d502      	bpl.n	8000d0a <__aeabi_i2f+0x7e>
 8000d04:	239f      	movs	r3, #159	; 0x9f
 8000d06:	4002      	ands	r2, r0
 8000d08:	1a5b      	subs	r3, r3, r1
 8000d0a:	0192      	lsls	r2, r2, #6
 8000d0c:	0a55      	lsrs	r5, r2, #9
 8000d0e:	b2d8      	uxtb	r0, r3
 8000d10:	e7d6      	b.n	8000cc0 <__aeabi_i2f+0x34>
 8000d12:	026d      	lsls	r5, r5, #9
 8000d14:	2096      	movs	r0, #150	; 0x96
 8000d16:	0a6d      	lsrs	r5, r5, #9
 8000d18:	e7d2      	b.n	8000cc0 <__aeabi_i2f+0x34>
 8000d1a:	1f4a      	subs	r2, r1, #5
 8000d1c:	4095      	lsls	r5, r2
 8000d1e:	002a      	movs	r2, r5
 8000d20:	4802      	ldr	r0, [pc, #8]	; (8000d2c <__aeabi_i2f+0xa0>)
 8000d22:	4002      	ands	r2, r0
 8000d24:	076e      	lsls	r6, r5, #29
 8000d26:	d0f0      	beq.n	8000d0a <__aeabi_i2f+0x7e>
 8000d28:	e7e5      	b.n	8000cf6 <__aeabi_i2f+0x6a>
 8000d2a:	46c0      	nop			; (mov r8, r8)
 8000d2c:	fbffffff 	.word	0xfbffffff

08000d30 <__aeabi_ui2f>:
 8000d30:	b570      	push	{r4, r5, r6, lr}
 8000d32:	1e04      	subs	r4, r0, #0
 8000d34:	d00e      	beq.n	8000d54 <__aeabi_ui2f+0x24>
 8000d36:	f001 ff59 	bl	8002bec <__clzsi2>
 8000d3a:	239e      	movs	r3, #158	; 0x9e
 8000d3c:	0001      	movs	r1, r0
 8000d3e:	1a1b      	subs	r3, r3, r0
 8000d40:	2b96      	cmp	r3, #150	; 0x96
 8000d42:	dc0c      	bgt.n	8000d5e <__aeabi_ui2f+0x2e>
 8000d44:	2808      	cmp	r0, #8
 8000d46:	d02c      	beq.n	8000da2 <__aeabi_ui2f+0x72>
 8000d48:	3908      	subs	r1, #8
 8000d4a:	408c      	lsls	r4, r1
 8000d4c:	0264      	lsls	r4, r4, #9
 8000d4e:	0a64      	lsrs	r4, r4, #9
 8000d50:	b2d8      	uxtb	r0, r3
 8000d52:	e001      	b.n	8000d58 <__aeabi_ui2f+0x28>
 8000d54:	2000      	movs	r0, #0
 8000d56:	2400      	movs	r4, #0
 8000d58:	05c0      	lsls	r0, r0, #23
 8000d5a:	4320      	orrs	r0, r4
 8000d5c:	bd70      	pop	{r4, r5, r6, pc}
 8000d5e:	2b99      	cmp	r3, #153	; 0x99
 8000d60:	dd0a      	ble.n	8000d78 <__aeabi_ui2f+0x48>
 8000d62:	0002      	movs	r2, r0
 8000d64:	0020      	movs	r0, r4
 8000d66:	321b      	adds	r2, #27
 8000d68:	4090      	lsls	r0, r2
 8000d6a:	0002      	movs	r2, r0
 8000d6c:	1e50      	subs	r0, r2, #1
 8000d6e:	4182      	sbcs	r2, r0
 8000d70:	2005      	movs	r0, #5
 8000d72:	1a40      	subs	r0, r0, r1
 8000d74:	40c4      	lsrs	r4, r0
 8000d76:	4314      	orrs	r4, r2
 8000d78:	2905      	cmp	r1, #5
 8000d7a:	dc16      	bgt.n	8000daa <__aeabi_ui2f+0x7a>
 8000d7c:	0022      	movs	r2, r4
 8000d7e:	480f      	ldr	r0, [pc, #60]	; (8000dbc <__aeabi_ui2f+0x8c>)
 8000d80:	4002      	ands	r2, r0
 8000d82:	0765      	lsls	r5, r4, #29
 8000d84:	d009      	beq.n	8000d9a <__aeabi_ui2f+0x6a>
 8000d86:	250f      	movs	r5, #15
 8000d88:	402c      	ands	r4, r5
 8000d8a:	2c04      	cmp	r4, #4
 8000d8c:	d005      	beq.n	8000d9a <__aeabi_ui2f+0x6a>
 8000d8e:	3204      	adds	r2, #4
 8000d90:	0154      	lsls	r4, r2, #5
 8000d92:	d502      	bpl.n	8000d9a <__aeabi_ui2f+0x6a>
 8000d94:	239f      	movs	r3, #159	; 0x9f
 8000d96:	4002      	ands	r2, r0
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	0192      	lsls	r2, r2, #6
 8000d9c:	0a54      	lsrs	r4, r2, #9
 8000d9e:	b2d8      	uxtb	r0, r3
 8000da0:	e7da      	b.n	8000d58 <__aeabi_ui2f+0x28>
 8000da2:	0264      	lsls	r4, r4, #9
 8000da4:	2096      	movs	r0, #150	; 0x96
 8000da6:	0a64      	lsrs	r4, r4, #9
 8000da8:	e7d6      	b.n	8000d58 <__aeabi_ui2f+0x28>
 8000daa:	1f4a      	subs	r2, r1, #5
 8000dac:	4094      	lsls	r4, r2
 8000dae:	0022      	movs	r2, r4
 8000db0:	4802      	ldr	r0, [pc, #8]	; (8000dbc <__aeabi_ui2f+0x8c>)
 8000db2:	4002      	ands	r2, r0
 8000db4:	0765      	lsls	r5, r4, #29
 8000db6:	d0f0      	beq.n	8000d9a <__aeabi_ui2f+0x6a>
 8000db8:	e7e5      	b.n	8000d86 <__aeabi_ui2f+0x56>
 8000dba:	46c0      	nop			; (mov r8, r8)
 8000dbc:	fbffffff 	.word	0xfbffffff

08000dc0 <__aeabi_dadd>:
 8000dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dc2:	464f      	mov	r7, r9
 8000dc4:	4646      	mov	r6, r8
 8000dc6:	46d6      	mov	lr, sl
 8000dc8:	0004      	movs	r4, r0
 8000dca:	b5c0      	push	{r6, r7, lr}
 8000dcc:	001f      	movs	r7, r3
 8000dce:	030b      	lsls	r3, r1, #12
 8000dd0:	0010      	movs	r0, r2
 8000dd2:	004e      	lsls	r6, r1, #1
 8000dd4:	0a5b      	lsrs	r3, r3, #9
 8000dd6:	0fcd      	lsrs	r5, r1, #31
 8000dd8:	0f61      	lsrs	r1, r4, #29
 8000dda:	007a      	lsls	r2, r7, #1
 8000ddc:	4319      	orrs	r1, r3
 8000dde:	00e3      	lsls	r3, r4, #3
 8000de0:	033c      	lsls	r4, r7, #12
 8000de2:	0fff      	lsrs	r7, r7, #31
 8000de4:	46bc      	mov	ip, r7
 8000de6:	0a64      	lsrs	r4, r4, #9
 8000de8:	0f47      	lsrs	r7, r0, #29
 8000dea:	4327      	orrs	r7, r4
 8000dec:	0d76      	lsrs	r6, r6, #21
 8000dee:	0d52      	lsrs	r2, r2, #21
 8000df0:	00c0      	lsls	r0, r0, #3
 8000df2:	46b9      	mov	r9, r7
 8000df4:	4680      	mov	r8, r0
 8000df6:	1ab7      	subs	r7, r6, r2
 8000df8:	4565      	cmp	r5, ip
 8000dfa:	d100      	bne.n	8000dfe <__aeabi_dadd+0x3e>
 8000dfc:	e09b      	b.n	8000f36 <__aeabi_dadd+0x176>
 8000dfe:	2f00      	cmp	r7, #0
 8000e00:	dc00      	bgt.n	8000e04 <__aeabi_dadd+0x44>
 8000e02:	e084      	b.n	8000f0e <__aeabi_dadd+0x14e>
 8000e04:	2a00      	cmp	r2, #0
 8000e06:	d100      	bne.n	8000e0a <__aeabi_dadd+0x4a>
 8000e08:	e0be      	b.n	8000f88 <__aeabi_dadd+0x1c8>
 8000e0a:	4ac8      	ldr	r2, [pc, #800]	; (800112c <__aeabi_dadd+0x36c>)
 8000e0c:	4296      	cmp	r6, r2
 8000e0e:	d100      	bne.n	8000e12 <__aeabi_dadd+0x52>
 8000e10:	e124      	b.n	800105c <__aeabi_dadd+0x29c>
 8000e12:	2280      	movs	r2, #128	; 0x80
 8000e14:	464c      	mov	r4, r9
 8000e16:	0412      	lsls	r2, r2, #16
 8000e18:	4314      	orrs	r4, r2
 8000e1a:	46a1      	mov	r9, r4
 8000e1c:	2f38      	cmp	r7, #56	; 0x38
 8000e1e:	dd00      	ble.n	8000e22 <__aeabi_dadd+0x62>
 8000e20:	e167      	b.n	80010f2 <__aeabi_dadd+0x332>
 8000e22:	2f1f      	cmp	r7, #31
 8000e24:	dd00      	ble.n	8000e28 <__aeabi_dadd+0x68>
 8000e26:	e1d6      	b.n	80011d6 <__aeabi_dadd+0x416>
 8000e28:	2220      	movs	r2, #32
 8000e2a:	464c      	mov	r4, r9
 8000e2c:	1bd2      	subs	r2, r2, r7
 8000e2e:	4094      	lsls	r4, r2
 8000e30:	46a2      	mov	sl, r4
 8000e32:	4644      	mov	r4, r8
 8000e34:	40fc      	lsrs	r4, r7
 8000e36:	0020      	movs	r0, r4
 8000e38:	4654      	mov	r4, sl
 8000e3a:	4304      	orrs	r4, r0
 8000e3c:	4640      	mov	r0, r8
 8000e3e:	4090      	lsls	r0, r2
 8000e40:	1e42      	subs	r2, r0, #1
 8000e42:	4190      	sbcs	r0, r2
 8000e44:	464a      	mov	r2, r9
 8000e46:	40fa      	lsrs	r2, r7
 8000e48:	4304      	orrs	r4, r0
 8000e4a:	1a89      	subs	r1, r1, r2
 8000e4c:	1b1c      	subs	r4, r3, r4
 8000e4e:	42a3      	cmp	r3, r4
 8000e50:	4192      	sbcs	r2, r2
 8000e52:	4252      	negs	r2, r2
 8000e54:	1a8b      	subs	r3, r1, r2
 8000e56:	469a      	mov	sl, r3
 8000e58:	4653      	mov	r3, sl
 8000e5a:	021b      	lsls	r3, r3, #8
 8000e5c:	d400      	bmi.n	8000e60 <__aeabi_dadd+0xa0>
 8000e5e:	e0d4      	b.n	800100a <__aeabi_dadd+0x24a>
 8000e60:	4653      	mov	r3, sl
 8000e62:	025a      	lsls	r2, r3, #9
 8000e64:	0a53      	lsrs	r3, r2, #9
 8000e66:	469a      	mov	sl, r3
 8000e68:	4653      	mov	r3, sl
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d100      	bne.n	8000e70 <__aeabi_dadd+0xb0>
 8000e6e:	e104      	b.n	800107a <__aeabi_dadd+0x2ba>
 8000e70:	4650      	mov	r0, sl
 8000e72:	f001 febb 	bl	8002bec <__clzsi2>
 8000e76:	0003      	movs	r3, r0
 8000e78:	3b08      	subs	r3, #8
 8000e7a:	2220      	movs	r2, #32
 8000e7c:	0020      	movs	r0, r4
 8000e7e:	1ad2      	subs	r2, r2, r3
 8000e80:	4651      	mov	r1, sl
 8000e82:	40d0      	lsrs	r0, r2
 8000e84:	4099      	lsls	r1, r3
 8000e86:	0002      	movs	r2, r0
 8000e88:	409c      	lsls	r4, r3
 8000e8a:	430a      	orrs	r2, r1
 8000e8c:	42b3      	cmp	r3, r6
 8000e8e:	da00      	bge.n	8000e92 <__aeabi_dadd+0xd2>
 8000e90:	e102      	b.n	8001098 <__aeabi_dadd+0x2d8>
 8000e92:	1b9b      	subs	r3, r3, r6
 8000e94:	1c59      	adds	r1, r3, #1
 8000e96:	291f      	cmp	r1, #31
 8000e98:	dd00      	ble.n	8000e9c <__aeabi_dadd+0xdc>
 8000e9a:	e0a7      	b.n	8000fec <__aeabi_dadd+0x22c>
 8000e9c:	2320      	movs	r3, #32
 8000e9e:	0010      	movs	r0, r2
 8000ea0:	0026      	movs	r6, r4
 8000ea2:	1a5b      	subs	r3, r3, r1
 8000ea4:	409c      	lsls	r4, r3
 8000ea6:	4098      	lsls	r0, r3
 8000ea8:	40ce      	lsrs	r6, r1
 8000eaa:	40ca      	lsrs	r2, r1
 8000eac:	1e63      	subs	r3, r4, #1
 8000eae:	419c      	sbcs	r4, r3
 8000eb0:	4330      	orrs	r0, r6
 8000eb2:	4692      	mov	sl, r2
 8000eb4:	2600      	movs	r6, #0
 8000eb6:	4304      	orrs	r4, r0
 8000eb8:	0763      	lsls	r3, r4, #29
 8000eba:	d009      	beq.n	8000ed0 <__aeabi_dadd+0x110>
 8000ebc:	230f      	movs	r3, #15
 8000ebe:	4023      	ands	r3, r4
 8000ec0:	2b04      	cmp	r3, #4
 8000ec2:	d005      	beq.n	8000ed0 <__aeabi_dadd+0x110>
 8000ec4:	1d23      	adds	r3, r4, #4
 8000ec6:	42a3      	cmp	r3, r4
 8000ec8:	41a4      	sbcs	r4, r4
 8000eca:	4264      	negs	r4, r4
 8000ecc:	44a2      	add	sl, r4
 8000ece:	001c      	movs	r4, r3
 8000ed0:	4653      	mov	r3, sl
 8000ed2:	021b      	lsls	r3, r3, #8
 8000ed4:	d400      	bmi.n	8000ed8 <__aeabi_dadd+0x118>
 8000ed6:	e09b      	b.n	8001010 <__aeabi_dadd+0x250>
 8000ed8:	4b94      	ldr	r3, [pc, #592]	; (800112c <__aeabi_dadd+0x36c>)
 8000eda:	3601      	adds	r6, #1
 8000edc:	429e      	cmp	r6, r3
 8000ede:	d100      	bne.n	8000ee2 <__aeabi_dadd+0x122>
 8000ee0:	e0b8      	b.n	8001054 <__aeabi_dadd+0x294>
 8000ee2:	4653      	mov	r3, sl
 8000ee4:	4992      	ldr	r1, [pc, #584]	; (8001130 <__aeabi_dadd+0x370>)
 8000ee6:	08e4      	lsrs	r4, r4, #3
 8000ee8:	400b      	ands	r3, r1
 8000eea:	0019      	movs	r1, r3
 8000eec:	075b      	lsls	r3, r3, #29
 8000eee:	4323      	orrs	r3, r4
 8000ef0:	0572      	lsls	r2, r6, #21
 8000ef2:	024c      	lsls	r4, r1, #9
 8000ef4:	0b24      	lsrs	r4, r4, #12
 8000ef6:	0d52      	lsrs	r2, r2, #21
 8000ef8:	0512      	lsls	r2, r2, #20
 8000efa:	07ed      	lsls	r5, r5, #31
 8000efc:	4322      	orrs	r2, r4
 8000efe:	432a      	orrs	r2, r5
 8000f00:	0018      	movs	r0, r3
 8000f02:	0011      	movs	r1, r2
 8000f04:	bce0      	pop	{r5, r6, r7}
 8000f06:	46ba      	mov	sl, r7
 8000f08:	46b1      	mov	r9, r6
 8000f0a:	46a8      	mov	r8, r5
 8000f0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f0e:	2f00      	cmp	r7, #0
 8000f10:	d048      	beq.n	8000fa4 <__aeabi_dadd+0x1e4>
 8000f12:	1b97      	subs	r7, r2, r6
 8000f14:	2e00      	cmp	r6, #0
 8000f16:	d000      	beq.n	8000f1a <__aeabi_dadd+0x15a>
 8000f18:	e10e      	b.n	8001138 <__aeabi_dadd+0x378>
 8000f1a:	000c      	movs	r4, r1
 8000f1c:	431c      	orrs	r4, r3
 8000f1e:	d100      	bne.n	8000f22 <__aeabi_dadd+0x162>
 8000f20:	e1b7      	b.n	8001292 <__aeabi_dadd+0x4d2>
 8000f22:	1e7c      	subs	r4, r7, #1
 8000f24:	2f01      	cmp	r7, #1
 8000f26:	d100      	bne.n	8000f2a <__aeabi_dadd+0x16a>
 8000f28:	e226      	b.n	8001378 <__aeabi_dadd+0x5b8>
 8000f2a:	4d80      	ldr	r5, [pc, #512]	; (800112c <__aeabi_dadd+0x36c>)
 8000f2c:	42af      	cmp	r7, r5
 8000f2e:	d100      	bne.n	8000f32 <__aeabi_dadd+0x172>
 8000f30:	e1d5      	b.n	80012de <__aeabi_dadd+0x51e>
 8000f32:	0027      	movs	r7, r4
 8000f34:	e107      	b.n	8001146 <__aeabi_dadd+0x386>
 8000f36:	2f00      	cmp	r7, #0
 8000f38:	dc00      	bgt.n	8000f3c <__aeabi_dadd+0x17c>
 8000f3a:	e0b2      	b.n	80010a2 <__aeabi_dadd+0x2e2>
 8000f3c:	2a00      	cmp	r2, #0
 8000f3e:	d047      	beq.n	8000fd0 <__aeabi_dadd+0x210>
 8000f40:	4a7a      	ldr	r2, [pc, #488]	; (800112c <__aeabi_dadd+0x36c>)
 8000f42:	4296      	cmp	r6, r2
 8000f44:	d100      	bne.n	8000f48 <__aeabi_dadd+0x188>
 8000f46:	e089      	b.n	800105c <__aeabi_dadd+0x29c>
 8000f48:	2280      	movs	r2, #128	; 0x80
 8000f4a:	464c      	mov	r4, r9
 8000f4c:	0412      	lsls	r2, r2, #16
 8000f4e:	4314      	orrs	r4, r2
 8000f50:	46a1      	mov	r9, r4
 8000f52:	2f38      	cmp	r7, #56	; 0x38
 8000f54:	dc6b      	bgt.n	800102e <__aeabi_dadd+0x26e>
 8000f56:	2f1f      	cmp	r7, #31
 8000f58:	dc00      	bgt.n	8000f5c <__aeabi_dadd+0x19c>
 8000f5a:	e16e      	b.n	800123a <__aeabi_dadd+0x47a>
 8000f5c:	003a      	movs	r2, r7
 8000f5e:	4648      	mov	r0, r9
 8000f60:	3a20      	subs	r2, #32
 8000f62:	40d0      	lsrs	r0, r2
 8000f64:	4684      	mov	ip, r0
 8000f66:	2f20      	cmp	r7, #32
 8000f68:	d007      	beq.n	8000f7a <__aeabi_dadd+0x1ba>
 8000f6a:	2240      	movs	r2, #64	; 0x40
 8000f6c:	4648      	mov	r0, r9
 8000f6e:	1bd2      	subs	r2, r2, r7
 8000f70:	4090      	lsls	r0, r2
 8000f72:	0002      	movs	r2, r0
 8000f74:	4640      	mov	r0, r8
 8000f76:	4310      	orrs	r0, r2
 8000f78:	4680      	mov	r8, r0
 8000f7a:	4640      	mov	r0, r8
 8000f7c:	1e42      	subs	r2, r0, #1
 8000f7e:	4190      	sbcs	r0, r2
 8000f80:	4662      	mov	r2, ip
 8000f82:	0004      	movs	r4, r0
 8000f84:	4314      	orrs	r4, r2
 8000f86:	e057      	b.n	8001038 <__aeabi_dadd+0x278>
 8000f88:	464a      	mov	r2, r9
 8000f8a:	4302      	orrs	r2, r0
 8000f8c:	d100      	bne.n	8000f90 <__aeabi_dadd+0x1d0>
 8000f8e:	e103      	b.n	8001198 <__aeabi_dadd+0x3d8>
 8000f90:	1e7a      	subs	r2, r7, #1
 8000f92:	2f01      	cmp	r7, #1
 8000f94:	d100      	bne.n	8000f98 <__aeabi_dadd+0x1d8>
 8000f96:	e193      	b.n	80012c0 <__aeabi_dadd+0x500>
 8000f98:	4c64      	ldr	r4, [pc, #400]	; (800112c <__aeabi_dadd+0x36c>)
 8000f9a:	42a7      	cmp	r7, r4
 8000f9c:	d100      	bne.n	8000fa0 <__aeabi_dadd+0x1e0>
 8000f9e:	e18a      	b.n	80012b6 <__aeabi_dadd+0x4f6>
 8000fa0:	0017      	movs	r7, r2
 8000fa2:	e73b      	b.n	8000e1c <__aeabi_dadd+0x5c>
 8000fa4:	4c63      	ldr	r4, [pc, #396]	; (8001134 <__aeabi_dadd+0x374>)
 8000fa6:	1c72      	adds	r2, r6, #1
 8000fa8:	4222      	tst	r2, r4
 8000faa:	d000      	beq.n	8000fae <__aeabi_dadd+0x1ee>
 8000fac:	e0e0      	b.n	8001170 <__aeabi_dadd+0x3b0>
 8000fae:	000a      	movs	r2, r1
 8000fb0:	431a      	orrs	r2, r3
 8000fb2:	2e00      	cmp	r6, #0
 8000fb4:	d000      	beq.n	8000fb8 <__aeabi_dadd+0x1f8>
 8000fb6:	e174      	b.n	80012a2 <__aeabi_dadd+0x4e2>
 8000fb8:	2a00      	cmp	r2, #0
 8000fba:	d100      	bne.n	8000fbe <__aeabi_dadd+0x1fe>
 8000fbc:	e1d0      	b.n	8001360 <__aeabi_dadd+0x5a0>
 8000fbe:	464a      	mov	r2, r9
 8000fc0:	4302      	orrs	r2, r0
 8000fc2:	d000      	beq.n	8000fc6 <__aeabi_dadd+0x206>
 8000fc4:	e1e3      	b.n	800138e <__aeabi_dadd+0x5ce>
 8000fc6:	074a      	lsls	r2, r1, #29
 8000fc8:	08db      	lsrs	r3, r3, #3
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	08c9      	lsrs	r1, r1, #3
 8000fce:	e029      	b.n	8001024 <__aeabi_dadd+0x264>
 8000fd0:	464a      	mov	r2, r9
 8000fd2:	4302      	orrs	r2, r0
 8000fd4:	d100      	bne.n	8000fd8 <__aeabi_dadd+0x218>
 8000fd6:	e17d      	b.n	80012d4 <__aeabi_dadd+0x514>
 8000fd8:	1e7a      	subs	r2, r7, #1
 8000fda:	2f01      	cmp	r7, #1
 8000fdc:	d100      	bne.n	8000fe0 <__aeabi_dadd+0x220>
 8000fde:	e0e0      	b.n	80011a2 <__aeabi_dadd+0x3e2>
 8000fe0:	4c52      	ldr	r4, [pc, #328]	; (800112c <__aeabi_dadd+0x36c>)
 8000fe2:	42a7      	cmp	r7, r4
 8000fe4:	d100      	bne.n	8000fe8 <__aeabi_dadd+0x228>
 8000fe6:	e166      	b.n	80012b6 <__aeabi_dadd+0x4f6>
 8000fe8:	0017      	movs	r7, r2
 8000fea:	e7b2      	b.n	8000f52 <__aeabi_dadd+0x192>
 8000fec:	0010      	movs	r0, r2
 8000fee:	3b1f      	subs	r3, #31
 8000ff0:	40d8      	lsrs	r0, r3
 8000ff2:	2920      	cmp	r1, #32
 8000ff4:	d003      	beq.n	8000ffe <__aeabi_dadd+0x23e>
 8000ff6:	2340      	movs	r3, #64	; 0x40
 8000ff8:	1a5b      	subs	r3, r3, r1
 8000ffa:	409a      	lsls	r2, r3
 8000ffc:	4314      	orrs	r4, r2
 8000ffe:	1e63      	subs	r3, r4, #1
 8001000:	419c      	sbcs	r4, r3
 8001002:	2300      	movs	r3, #0
 8001004:	2600      	movs	r6, #0
 8001006:	469a      	mov	sl, r3
 8001008:	4304      	orrs	r4, r0
 800100a:	0763      	lsls	r3, r4, #29
 800100c:	d000      	beq.n	8001010 <__aeabi_dadd+0x250>
 800100e:	e755      	b.n	8000ebc <__aeabi_dadd+0xfc>
 8001010:	4652      	mov	r2, sl
 8001012:	08e3      	lsrs	r3, r4, #3
 8001014:	0752      	lsls	r2, r2, #29
 8001016:	4313      	orrs	r3, r2
 8001018:	4652      	mov	r2, sl
 800101a:	0037      	movs	r7, r6
 800101c:	08d1      	lsrs	r1, r2, #3
 800101e:	4a43      	ldr	r2, [pc, #268]	; (800112c <__aeabi_dadd+0x36c>)
 8001020:	4297      	cmp	r7, r2
 8001022:	d01f      	beq.n	8001064 <__aeabi_dadd+0x2a4>
 8001024:	0309      	lsls	r1, r1, #12
 8001026:	057a      	lsls	r2, r7, #21
 8001028:	0b0c      	lsrs	r4, r1, #12
 800102a:	0d52      	lsrs	r2, r2, #21
 800102c:	e764      	b.n	8000ef8 <__aeabi_dadd+0x138>
 800102e:	4642      	mov	r2, r8
 8001030:	464c      	mov	r4, r9
 8001032:	4314      	orrs	r4, r2
 8001034:	1e62      	subs	r2, r4, #1
 8001036:	4194      	sbcs	r4, r2
 8001038:	18e4      	adds	r4, r4, r3
 800103a:	429c      	cmp	r4, r3
 800103c:	4192      	sbcs	r2, r2
 800103e:	4252      	negs	r2, r2
 8001040:	4692      	mov	sl, r2
 8001042:	448a      	add	sl, r1
 8001044:	4653      	mov	r3, sl
 8001046:	021b      	lsls	r3, r3, #8
 8001048:	d5df      	bpl.n	800100a <__aeabi_dadd+0x24a>
 800104a:	4b38      	ldr	r3, [pc, #224]	; (800112c <__aeabi_dadd+0x36c>)
 800104c:	3601      	adds	r6, #1
 800104e:	429e      	cmp	r6, r3
 8001050:	d000      	beq.n	8001054 <__aeabi_dadd+0x294>
 8001052:	e0b3      	b.n	80011bc <__aeabi_dadd+0x3fc>
 8001054:	0032      	movs	r2, r6
 8001056:	2400      	movs	r4, #0
 8001058:	2300      	movs	r3, #0
 800105a:	e74d      	b.n	8000ef8 <__aeabi_dadd+0x138>
 800105c:	074a      	lsls	r2, r1, #29
 800105e:	08db      	lsrs	r3, r3, #3
 8001060:	4313      	orrs	r3, r2
 8001062:	08c9      	lsrs	r1, r1, #3
 8001064:	001a      	movs	r2, r3
 8001066:	430a      	orrs	r2, r1
 8001068:	d100      	bne.n	800106c <__aeabi_dadd+0x2ac>
 800106a:	e200      	b.n	800146e <__aeabi_dadd+0x6ae>
 800106c:	2480      	movs	r4, #128	; 0x80
 800106e:	0324      	lsls	r4, r4, #12
 8001070:	430c      	orrs	r4, r1
 8001072:	0324      	lsls	r4, r4, #12
 8001074:	4a2d      	ldr	r2, [pc, #180]	; (800112c <__aeabi_dadd+0x36c>)
 8001076:	0b24      	lsrs	r4, r4, #12
 8001078:	e73e      	b.n	8000ef8 <__aeabi_dadd+0x138>
 800107a:	0020      	movs	r0, r4
 800107c:	f001 fdb6 	bl	8002bec <__clzsi2>
 8001080:	0003      	movs	r3, r0
 8001082:	3318      	adds	r3, #24
 8001084:	2b1f      	cmp	r3, #31
 8001086:	dc00      	bgt.n	800108a <__aeabi_dadd+0x2ca>
 8001088:	e6f7      	b.n	8000e7a <__aeabi_dadd+0xba>
 800108a:	0022      	movs	r2, r4
 800108c:	3808      	subs	r0, #8
 800108e:	4082      	lsls	r2, r0
 8001090:	2400      	movs	r4, #0
 8001092:	42b3      	cmp	r3, r6
 8001094:	db00      	blt.n	8001098 <__aeabi_dadd+0x2d8>
 8001096:	e6fc      	b.n	8000e92 <__aeabi_dadd+0xd2>
 8001098:	1af6      	subs	r6, r6, r3
 800109a:	4b25      	ldr	r3, [pc, #148]	; (8001130 <__aeabi_dadd+0x370>)
 800109c:	401a      	ands	r2, r3
 800109e:	4692      	mov	sl, r2
 80010a0:	e70a      	b.n	8000eb8 <__aeabi_dadd+0xf8>
 80010a2:	2f00      	cmp	r7, #0
 80010a4:	d02b      	beq.n	80010fe <__aeabi_dadd+0x33e>
 80010a6:	1b97      	subs	r7, r2, r6
 80010a8:	2e00      	cmp	r6, #0
 80010aa:	d100      	bne.n	80010ae <__aeabi_dadd+0x2ee>
 80010ac:	e0b8      	b.n	8001220 <__aeabi_dadd+0x460>
 80010ae:	4c1f      	ldr	r4, [pc, #124]	; (800112c <__aeabi_dadd+0x36c>)
 80010b0:	42a2      	cmp	r2, r4
 80010b2:	d100      	bne.n	80010b6 <__aeabi_dadd+0x2f6>
 80010b4:	e11c      	b.n	80012f0 <__aeabi_dadd+0x530>
 80010b6:	2480      	movs	r4, #128	; 0x80
 80010b8:	0424      	lsls	r4, r4, #16
 80010ba:	4321      	orrs	r1, r4
 80010bc:	2f38      	cmp	r7, #56	; 0x38
 80010be:	dd00      	ble.n	80010c2 <__aeabi_dadd+0x302>
 80010c0:	e11e      	b.n	8001300 <__aeabi_dadd+0x540>
 80010c2:	2f1f      	cmp	r7, #31
 80010c4:	dd00      	ble.n	80010c8 <__aeabi_dadd+0x308>
 80010c6:	e19e      	b.n	8001406 <__aeabi_dadd+0x646>
 80010c8:	2620      	movs	r6, #32
 80010ca:	000c      	movs	r4, r1
 80010cc:	1bf6      	subs	r6, r6, r7
 80010ce:	0018      	movs	r0, r3
 80010d0:	40b3      	lsls	r3, r6
 80010d2:	40b4      	lsls	r4, r6
 80010d4:	40f8      	lsrs	r0, r7
 80010d6:	1e5e      	subs	r6, r3, #1
 80010d8:	41b3      	sbcs	r3, r6
 80010da:	40f9      	lsrs	r1, r7
 80010dc:	4304      	orrs	r4, r0
 80010de:	431c      	orrs	r4, r3
 80010e0:	4489      	add	r9, r1
 80010e2:	4444      	add	r4, r8
 80010e4:	4544      	cmp	r4, r8
 80010e6:	419b      	sbcs	r3, r3
 80010e8:	425b      	negs	r3, r3
 80010ea:	444b      	add	r3, r9
 80010ec:	469a      	mov	sl, r3
 80010ee:	0016      	movs	r6, r2
 80010f0:	e7a8      	b.n	8001044 <__aeabi_dadd+0x284>
 80010f2:	4642      	mov	r2, r8
 80010f4:	464c      	mov	r4, r9
 80010f6:	4314      	orrs	r4, r2
 80010f8:	1e62      	subs	r2, r4, #1
 80010fa:	4194      	sbcs	r4, r2
 80010fc:	e6a6      	b.n	8000e4c <__aeabi_dadd+0x8c>
 80010fe:	4c0d      	ldr	r4, [pc, #52]	; (8001134 <__aeabi_dadd+0x374>)
 8001100:	1c72      	adds	r2, r6, #1
 8001102:	4222      	tst	r2, r4
 8001104:	d000      	beq.n	8001108 <__aeabi_dadd+0x348>
 8001106:	e0a8      	b.n	800125a <__aeabi_dadd+0x49a>
 8001108:	000a      	movs	r2, r1
 800110a:	431a      	orrs	r2, r3
 800110c:	2e00      	cmp	r6, #0
 800110e:	d000      	beq.n	8001112 <__aeabi_dadd+0x352>
 8001110:	e10a      	b.n	8001328 <__aeabi_dadd+0x568>
 8001112:	2a00      	cmp	r2, #0
 8001114:	d100      	bne.n	8001118 <__aeabi_dadd+0x358>
 8001116:	e15e      	b.n	80013d6 <__aeabi_dadd+0x616>
 8001118:	464a      	mov	r2, r9
 800111a:	4302      	orrs	r2, r0
 800111c:	d000      	beq.n	8001120 <__aeabi_dadd+0x360>
 800111e:	e161      	b.n	80013e4 <__aeabi_dadd+0x624>
 8001120:	074a      	lsls	r2, r1, #29
 8001122:	08db      	lsrs	r3, r3, #3
 8001124:	4313      	orrs	r3, r2
 8001126:	08c9      	lsrs	r1, r1, #3
 8001128:	e77c      	b.n	8001024 <__aeabi_dadd+0x264>
 800112a:	46c0      	nop			; (mov r8, r8)
 800112c:	000007ff 	.word	0x000007ff
 8001130:	ff7fffff 	.word	0xff7fffff
 8001134:	000007fe 	.word	0x000007fe
 8001138:	4ccf      	ldr	r4, [pc, #828]	; (8001478 <__aeabi_dadd+0x6b8>)
 800113a:	42a2      	cmp	r2, r4
 800113c:	d100      	bne.n	8001140 <__aeabi_dadd+0x380>
 800113e:	e0ce      	b.n	80012de <__aeabi_dadd+0x51e>
 8001140:	2480      	movs	r4, #128	; 0x80
 8001142:	0424      	lsls	r4, r4, #16
 8001144:	4321      	orrs	r1, r4
 8001146:	2f38      	cmp	r7, #56	; 0x38
 8001148:	dc5b      	bgt.n	8001202 <__aeabi_dadd+0x442>
 800114a:	2f1f      	cmp	r7, #31
 800114c:	dd00      	ble.n	8001150 <__aeabi_dadd+0x390>
 800114e:	e0dc      	b.n	800130a <__aeabi_dadd+0x54a>
 8001150:	2520      	movs	r5, #32
 8001152:	000c      	movs	r4, r1
 8001154:	1bed      	subs	r5, r5, r7
 8001156:	001e      	movs	r6, r3
 8001158:	40ab      	lsls	r3, r5
 800115a:	40ac      	lsls	r4, r5
 800115c:	40fe      	lsrs	r6, r7
 800115e:	1e5d      	subs	r5, r3, #1
 8001160:	41ab      	sbcs	r3, r5
 8001162:	4334      	orrs	r4, r6
 8001164:	40f9      	lsrs	r1, r7
 8001166:	431c      	orrs	r4, r3
 8001168:	464b      	mov	r3, r9
 800116a:	1a5b      	subs	r3, r3, r1
 800116c:	4699      	mov	r9, r3
 800116e:	e04c      	b.n	800120a <__aeabi_dadd+0x44a>
 8001170:	464a      	mov	r2, r9
 8001172:	1a1c      	subs	r4, r3, r0
 8001174:	1a88      	subs	r0, r1, r2
 8001176:	42a3      	cmp	r3, r4
 8001178:	4192      	sbcs	r2, r2
 800117a:	4252      	negs	r2, r2
 800117c:	4692      	mov	sl, r2
 800117e:	0002      	movs	r2, r0
 8001180:	4650      	mov	r0, sl
 8001182:	1a12      	subs	r2, r2, r0
 8001184:	4692      	mov	sl, r2
 8001186:	0212      	lsls	r2, r2, #8
 8001188:	d478      	bmi.n	800127c <__aeabi_dadd+0x4bc>
 800118a:	4653      	mov	r3, sl
 800118c:	4323      	orrs	r3, r4
 800118e:	d000      	beq.n	8001192 <__aeabi_dadd+0x3d2>
 8001190:	e66a      	b.n	8000e68 <__aeabi_dadd+0xa8>
 8001192:	2100      	movs	r1, #0
 8001194:	2500      	movs	r5, #0
 8001196:	e745      	b.n	8001024 <__aeabi_dadd+0x264>
 8001198:	074a      	lsls	r2, r1, #29
 800119a:	08db      	lsrs	r3, r3, #3
 800119c:	4313      	orrs	r3, r2
 800119e:	08c9      	lsrs	r1, r1, #3
 80011a0:	e73d      	b.n	800101e <__aeabi_dadd+0x25e>
 80011a2:	181c      	adds	r4, r3, r0
 80011a4:	429c      	cmp	r4, r3
 80011a6:	419b      	sbcs	r3, r3
 80011a8:	4449      	add	r1, r9
 80011aa:	468a      	mov	sl, r1
 80011ac:	425b      	negs	r3, r3
 80011ae:	449a      	add	sl, r3
 80011b0:	4653      	mov	r3, sl
 80011b2:	2601      	movs	r6, #1
 80011b4:	021b      	lsls	r3, r3, #8
 80011b6:	d400      	bmi.n	80011ba <__aeabi_dadd+0x3fa>
 80011b8:	e727      	b.n	800100a <__aeabi_dadd+0x24a>
 80011ba:	2602      	movs	r6, #2
 80011bc:	4652      	mov	r2, sl
 80011be:	4baf      	ldr	r3, [pc, #700]	; (800147c <__aeabi_dadd+0x6bc>)
 80011c0:	2101      	movs	r1, #1
 80011c2:	401a      	ands	r2, r3
 80011c4:	0013      	movs	r3, r2
 80011c6:	4021      	ands	r1, r4
 80011c8:	0862      	lsrs	r2, r4, #1
 80011ca:	430a      	orrs	r2, r1
 80011cc:	07dc      	lsls	r4, r3, #31
 80011ce:	085b      	lsrs	r3, r3, #1
 80011d0:	469a      	mov	sl, r3
 80011d2:	4314      	orrs	r4, r2
 80011d4:	e670      	b.n	8000eb8 <__aeabi_dadd+0xf8>
 80011d6:	003a      	movs	r2, r7
 80011d8:	464c      	mov	r4, r9
 80011da:	3a20      	subs	r2, #32
 80011dc:	40d4      	lsrs	r4, r2
 80011de:	46a4      	mov	ip, r4
 80011e0:	2f20      	cmp	r7, #32
 80011e2:	d007      	beq.n	80011f4 <__aeabi_dadd+0x434>
 80011e4:	2240      	movs	r2, #64	; 0x40
 80011e6:	4648      	mov	r0, r9
 80011e8:	1bd2      	subs	r2, r2, r7
 80011ea:	4090      	lsls	r0, r2
 80011ec:	0002      	movs	r2, r0
 80011ee:	4640      	mov	r0, r8
 80011f0:	4310      	orrs	r0, r2
 80011f2:	4680      	mov	r8, r0
 80011f4:	4640      	mov	r0, r8
 80011f6:	1e42      	subs	r2, r0, #1
 80011f8:	4190      	sbcs	r0, r2
 80011fa:	4662      	mov	r2, ip
 80011fc:	0004      	movs	r4, r0
 80011fe:	4314      	orrs	r4, r2
 8001200:	e624      	b.n	8000e4c <__aeabi_dadd+0x8c>
 8001202:	4319      	orrs	r1, r3
 8001204:	000c      	movs	r4, r1
 8001206:	1e63      	subs	r3, r4, #1
 8001208:	419c      	sbcs	r4, r3
 800120a:	4643      	mov	r3, r8
 800120c:	1b1c      	subs	r4, r3, r4
 800120e:	45a0      	cmp	r8, r4
 8001210:	419b      	sbcs	r3, r3
 8001212:	4649      	mov	r1, r9
 8001214:	425b      	negs	r3, r3
 8001216:	1acb      	subs	r3, r1, r3
 8001218:	469a      	mov	sl, r3
 800121a:	4665      	mov	r5, ip
 800121c:	0016      	movs	r6, r2
 800121e:	e61b      	b.n	8000e58 <__aeabi_dadd+0x98>
 8001220:	000c      	movs	r4, r1
 8001222:	431c      	orrs	r4, r3
 8001224:	d100      	bne.n	8001228 <__aeabi_dadd+0x468>
 8001226:	e0c7      	b.n	80013b8 <__aeabi_dadd+0x5f8>
 8001228:	1e7c      	subs	r4, r7, #1
 800122a:	2f01      	cmp	r7, #1
 800122c:	d100      	bne.n	8001230 <__aeabi_dadd+0x470>
 800122e:	e0f9      	b.n	8001424 <__aeabi_dadd+0x664>
 8001230:	4e91      	ldr	r6, [pc, #580]	; (8001478 <__aeabi_dadd+0x6b8>)
 8001232:	42b7      	cmp	r7, r6
 8001234:	d05c      	beq.n	80012f0 <__aeabi_dadd+0x530>
 8001236:	0027      	movs	r7, r4
 8001238:	e740      	b.n	80010bc <__aeabi_dadd+0x2fc>
 800123a:	2220      	movs	r2, #32
 800123c:	464c      	mov	r4, r9
 800123e:	4640      	mov	r0, r8
 8001240:	1bd2      	subs	r2, r2, r7
 8001242:	4094      	lsls	r4, r2
 8001244:	40f8      	lsrs	r0, r7
 8001246:	4304      	orrs	r4, r0
 8001248:	4640      	mov	r0, r8
 800124a:	4090      	lsls	r0, r2
 800124c:	1e42      	subs	r2, r0, #1
 800124e:	4190      	sbcs	r0, r2
 8001250:	464a      	mov	r2, r9
 8001252:	40fa      	lsrs	r2, r7
 8001254:	4304      	orrs	r4, r0
 8001256:	1889      	adds	r1, r1, r2
 8001258:	e6ee      	b.n	8001038 <__aeabi_dadd+0x278>
 800125a:	4c87      	ldr	r4, [pc, #540]	; (8001478 <__aeabi_dadd+0x6b8>)
 800125c:	42a2      	cmp	r2, r4
 800125e:	d100      	bne.n	8001262 <__aeabi_dadd+0x4a2>
 8001260:	e6f9      	b.n	8001056 <__aeabi_dadd+0x296>
 8001262:	1818      	adds	r0, r3, r0
 8001264:	4298      	cmp	r0, r3
 8001266:	419b      	sbcs	r3, r3
 8001268:	4449      	add	r1, r9
 800126a:	425b      	negs	r3, r3
 800126c:	18cb      	adds	r3, r1, r3
 800126e:	07dc      	lsls	r4, r3, #31
 8001270:	0840      	lsrs	r0, r0, #1
 8001272:	085b      	lsrs	r3, r3, #1
 8001274:	469a      	mov	sl, r3
 8001276:	0016      	movs	r6, r2
 8001278:	4304      	orrs	r4, r0
 800127a:	e6c6      	b.n	800100a <__aeabi_dadd+0x24a>
 800127c:	4642      	mov	r2, r8
 800127e:	1ad4      	subs	r4, r2, r3
 8001280:	45a0      	cmp	r8, r4
 8001282:	4180      	sbcs	r0, r0
 8001284:	464b      	mov	r3, r9
 8001286:	4240      	negs	r0, r0
 8001288:	1a59      	subs	r1, r3, r1
 800128a:	1a0b      	subs	r3, r1, r0
 800128c:	469a      	mov	sl, r3
 800128e:	4665      	mov	r5, ip
 8001290:	e5ea      	b.n	8000e68 <__aeabi_dadd+0xa8>
 8001292:	464b      	mov	r3, r9
 8001294:	464a      	mov	r2, r9
 8001296:	08c0      	lsrs	r0, r0, #3
 8001298:	075b      	lsls	r3, r3, #29
 800129a:	4665      	mov	r5, ip
 800129c:	4303      	orrs	r3, r0
 800129e:	08d1      	lsrs	r1, r2, #3
 80012a0:	e6bd      	b.n	800101e <__aeabi_dadd+0x25e>
 80012a2:	2a00      	cmp	r2, #0
 80012a4:	d000      	beq.n	80012a8 <__aeabi_dadd+0x4e8>
 80012a6:	e08e      	b.n	80013c6 <__aeabi_dadd+0x606>
 80012a8:	464b      	mov	r3, r9
 80012aa:	4303      	orrs	r3, r0
 80012ac:	d117      	bne.n	80012de <__aeabi_dadd+0x51e>
 80012ae:	2180      	movs	r1, #128	; 0x80
 80012b0:	2500      	movs	r5, #0
 80012b2:	0309      	lsls	r1, r1, #12
 80012b4:	e6da      	b.n	800106c <__aeabi_dadd+0x2ac>
 80012b6:	074a      	lsls	r2, r1, #29
 80012b8:	08db      	lsrs	r3, r3, #3
 80012ba:	4313      	orrs	r3, r2
 80012bc:	08c9      	lsrs	r1, r1, #3
 80012be:	e6d1      	b.n	8001064 <__aeabi_dadd+0x2a4>
 80012c0:	1a1c      	subs	r4, r3, r0
 80012c2:	464a      	mov	r2, r9
 80012c4:	42a3      	cmp	r3, r4
 80012c6:	419b      	sbcs	r3, r3
 80012c8:	1a89      	subs	r1, r1, r2
 80012ca:	425b      	negs	r3, r3
 80012cc:	1acb      	subs	r3, r1, r3
 80012ce:	469a      	mov	sl, r3
 80012d0:	2601      	movs	r6, #1
 80012d2:	e5c1      	b.n	8000e58 <__aeabi_dadd+0x98>
 80012d4:	074a      	lsls	r2, r1, #29
 80012d6:	08db      	lsrs	r3, r3, #3
 80012d8:	4313      	orrs	r3, r2
 80012da:	08c9      	lsrs	r1, r1, #3
 80012dc:	e69f      	b.n	800101e <__aeabi_dadd+0x25e>
 80012de:	4643      	mov	r3, r8
 80012e0:	08d8      	lsrs	r0, r3, #3
 80012e2:	464b      	mov	r3, r9
 80012e4:	464a      	mov	r2, r9
 80012e6:	075b      	lsls	r3, r3, #29
 80012e8:	4665      	mov	r5, ip
 80012ea:	4303      	orrs	r3, r0
 80012ec:	08d1      	lsrs	r1, r2, #3
 80012ee:	e6b9      	b.n	8001064 <__aeabi_dadd+0x2a4>
 80012f0:	4643      	mov	r3, r8
 80012f2:	08d8      	lsrs	r0, r3, #3
 80012f4:	464b      	mov	r3, r9
 80012f6:	464a      	mov	r2, r9
 80012f8:	075b      	lsls	r3, r3, #29
 80012fa:	4303      	orrs	r3, r0
 80012fc:	08d1      	lsrs	r1, r2, #3
 80012fe:	e6b1      	b.n	8001064 <__aeabi_dadd+0x2a4>
 8001300:	4319      	orrs	r1, r3
 8001302:	000c      	movs	r4, r1
 8001304:	1e63      	subs	r3, r4, #1
 8001306:	419c      	sbcs	r4, r3
 8001308:	e6eb      	b.n	80010e2 <__aeabi_dadd+0x322>
 800130a:	003c      	movs	r4, r7
 800130c:	000d      	movs	r5, r1
 800130e:	3c20      	subs	r4, #32
 8001310:	40e5      	lsrs	r5, r4
 8001312:	2f20      	cmp	r7, #32
 8001314:	d003      	beq.n	800131e <__aeabi_dadd+0x55e>
 8001316:	2440      	movs	r4, #64	; 0x40
 8001318:	1be4      	subs	r4, r4, r7
 800131a:	40a1      	lsls	r1, r4
 800131c:	430b      	orrs	r3, r1
 800131e:	001c      	movs	r4, r3
 8001320:	1e63      	subs	r3, r4, #1
 8001322:	419c      	sbcs	r4, r3
 8001324:	432c      	orrs	r4, r5
 8001326:	e770      	b.n	800120a <__aeabi_dadd+0x44a>
 8001328:	2a00      	cmp	r2, #0
 800132a:	d0e1      	beq.n	80012f0 <__aeabi_dadd+0x530>
 800132c:	464a      	mov	r2, r9
 800132e:	4302      	orrs	r2, r0
 8001330:	d0c1      	beq.n	80012b6 <__aeabi_dadd+0x4f6>
 8001332:	074a      	lsls	r2, r1, #29
 8001334:	08db      	lsrs	r3, r3, #3
 8001336:	4313      	orrs	r3, r2
 8001338:	2280      	movs	r2, #128	; 0x80
 800133a:	08c9      	lsrs	r1, r1, #3
 800133c:	0312      	lsls	r2, r2, #12
 800133e:	4211      	tst	r1, r2
 8001340:	d008      	beq.n	8001354 <__aeabi_dadd+0x594>
 8001342:	4648      	mov	r0, r9
 8001344:	08c4      	lsrs	r4, r0, #3
 8001346:	4214      	tst	r4, r2
 8001348:	d104      	bne.n	8001354 <__aeabi_dadd+0x594>
 800134a:	4643      	mov	r3, r8
 800134c:	0021      	movs	r1, r4
 800134e:	08db      	lsrs	r3, r3, #3
 8001350:	0742      	lsls	r2, r0, #29
 8001352:	4313      	orrs	r3, r2
 8001354:	0f5a      	lsrs	r2, r3, #29
 8001356:	00db      	lsls	r3, r3, #3
 8001358:	0752      	lsls	r2, r2, #29
 800135a:	08db      	lsrs	r3, r3, #3
 800135c:	4313      	orrs	r3, r2
 800135e:	e681      	b.n	8001064 <__aeabi_dadd+0x2a4>
 8001360:	464b      	mov	r3, r9
 8001362:	4303      	orrs	r3, r0
 8001364:	d100      	bne.n	8001368 <__aeabi_dadd+0x5a8>
 8001366:	e714      	b.n	8001192 <__aeabi_dadd+0x3d2>
 8001368:	464b      	mov	r3, r9
 800136a:	464a      	mov	r2, r9
 800136c:	08c0      	lsrs	r0, r0, #3
 800136e:	075b      	lsls	r3, r3, #29
 8001370:	4665      	mov	r5, ip
 8001372:	4303      	orrs	r3, r0
 8001374:	08d1      	lsrs	r1, r2, #3
 8001376:	e655      	b.n	8001024 <__aeabi_dadd+0x264>
 8001378:	1ac4      	subs	r4, r0, r3
 800137a:	45a0      	cmp	r8, r4
 800137c:	4180      	sbcs	r0, r0
 800137e:	464b      	mov	r3, r9
 8001380:	4240      	negs	r0, r0
 8001382:	1a59      	subs	r1, r3, r1
 8001384:	1a0b      	subs	r3, r1, r0
 8001386:	469a      	mov	sl, r3
 8001388:	4665      	mov	r5, ip
 800138a:	2601      	movs	r6, #1
 800138c:	e564      	b.n	8000e58 <__aeabi_dadd+0x98>
 800138e:	1a1c      	subs	r4, r3, r0
 8001390:	464a      	mov	r2, r9
 8001392:	42a3      	cmp	r3, r4
 8001394:	4180      	sbcs	r0, r0
 8001396:	1a8a      	subs	r2, r1, r2
 8001398:	4240      	negs	r0, r0
 800139a:	1a12      	subs	r2, r2, r0
 800139c:	4692      	mov	sl, r2
 800139e:	0212      	lsls	r2, r2, #8
 80013a0:	d549      	bpl.n	8001436 <__aeabi_dadd+0x676>
 80013a2:	4642      	mov	r2, r8
 80013a4:	1ad4      	subs	r4, r2, r3
 80013a6:	45a0      	cmp	r8, r4
 80013a8:	4180      	sbcs	r0, r0
 80013aa:	464b      	mov	r3, r9
 80013ac:	4240      	negs	r0, r0
 80013ae:	1a59      	subs	r1, r3, r1
 80013b0:	1a0b      	subs	r3, r1, r0
 80013b2:	469a      	mov	sl, r3
 80013b4:	4665      	mov	r5, ip
 80013b6:	e57f      	b.n	8000eb8 <__aeabi_dadd+0xf8>
 80013b8:	464b      	mov	r3, r9
 80013ba:	464a      	mov	r2, r9
 80013bc:	08c0      	lsrs	r0, r0, #3
 80013be:	075b      	lsls	r3, r3, #29
 80013c0:	4303      	orrs	r3, r0
 80013c2:	08d1      	lsrs	r1, r2, #3
 80013c4:	e62b      	b.n	800101e <__aeabi_dadd+0x25e>
 80013c6:	464a      	mov	r2, r9
 80013c8:	08db      	lsrs	r3, r3, #3
 80013ca:	4302      	orrs	r2, r0
 80013cc:	d138      	bne.n	8001440 <__aeabi_dadd+0x680>
 80013ce:	074a      	lsls	r2, r1, #29
 80013d0:	4313      	orrs	r3, r2
 80013d2:	08c9      	lsrs	r1, r1, #3
 80013d4:	e646      	b.n	8001064 <__aeabi_dadd+0x2a4>
 80013d6:	464b      	mov	r3, r9
 80013d8:	464a      	mov	r2, r9
 80013da:	08c0      	lsrs	r0, r0, #3
 80013dc:	075b      	lsls	r3, r3, #29
 80013de:	4303      	orrs	r3, r0
 80013e0:	08d1      	lsrs	r1, r2, #3
 80013e2:	e61f      	b.n	8001024 <__aeabi_dadd+0x264>
 80013e4:	181c      	adds	r4, r3, r0
 80013e6:	429c      	cmp	r4, r3
 80013e8:	419b      	sbcs	r3, r3
 80013ea:	4449      	add	r1, r9
 80013ec:	468a      	mov	sl, r1
 80013ee:	425b      	negs	r3, r3
 80013f0:	449a      	add	sl, r3
 80013f2:	4653      	mov	r3, sl
 80013f4:	021b      	lsls	r3, r3, #8
 80013f6:	d400      	bmi.n	80013fa <__aeabi_dadd+0x63a>
 80013f8:	e607      	b.n	800100a <__aeabi_dadd+0x24a>
 80013fa:	4652      	mov	r2, sl
 80013fc:	4b1f      	ldr	r3, [pc, #124]	; (800147c <__aeabi_dadd+0x6bc>)
 80013fe:	2601      	movs	r6, #1
 8001400:	401a      	ands	r2, r3
 8001402:	4692      	mov	sl, r2
 8001404:	e601      	b.n	800100a <__aeabi_dadd+0x24a>
 8001406:	003c      	movs	r4, r7
 8001408:	000e      	movs	r6, r1
 800140a:	3c20      	subs	r4, #32
 800140c:	40e6      	lsrs	r6, r4
 800140e:	2f20      	cmp	r7, #32
 8001410:	d003      	beq.n	800141a <__aeabi_dadd+0x65a>
 8001412:	2440      	movs	r4, #64	; 0x40
 8001414:	1be4      	subs	r4, r4, r7
 8001416:	40a1      	lsls	r1, r4
 8001418:	430b      	orrs	r3, r1
 800141a:	001c      	movs	r4, r3
 800141c:	1e63      	subs	r3, r4, #1
 800141e:	419c      	sbcs	r4, r3
 8001420:	4334      	orrs	r4, r6
 8001422:	e65e      	b.n	80010e2 <__aeabi_dadd+0x322>
 8001424:	4443      	add	r3, r8
 8001426:	4283      	cmp	r3, r0
 8001428:	4180      	sbcs	r0, r0
 800142a:	4449      	add	r1, r9
 800142c:	468a      	mov	sl, r1
 800142e:	4240      	negs	r0, r0
 8001430:	001c      	movs	r4, r3
 8001432:	4482      	add	sl, r0
 8001434:	e6bc      	b.n	80011b0 <__aeabi_dadd+0x3f0>
 8001436:	4653      	mov	r3, sl
 8001438:	4323      	orrs	r3, r4
 800143a:	d100      	bne.n	800143e <__aeabi_dadd+0x67e>
 800143c:	e6a9      	b.n	8001192 <__aeabi_dadd+0x3d2>
 800143e:	e5e4      	b.n	800100a <__aeabi_dadd+0x24a>
 8001440:	074a      	lsls	r2, r1, #29
 8001442:	4313      	orrs	r3, r2
 8001444:	2280      	movs	r2, #128	; 0x80
 8001446:	08c9      	lsrs	r1, r1, #3
 8001448:	0312      	lsls	r2, r2, #12
 800144a:	4211      	tst	r1, r2
 800144c:	d009      	beq.n	8001462 <__aeabi_dadd+0x6a2>
 800144e:	4648      	mov	r0, r9
 8001450:	08c4      	lsrs	r4, r0, #3
 8001452:	4214      	tst	r4, r2
 8001454:	d105      	bne.n	8001462 <__aeabi_dadd+0x6a2>
 8001456:	4643      	mov	r3, r8
 8001458:	4665      	mov	r5, ip
 800145a:	0021      	movs	r1, r4
 800145c:	08db      	lsrs	r3, r3, #3
 800145e:	0742      	lsls	r2, r0, #29
 8001460:	4313      	orrs	r3, r2
 8001462:	0f5a      	lsrs	r2, r3, #29
 8001464:	00db      	lsls	r3, r3, #3
 8001466:	08db      	lsrs	r3, r3, #3
 8001468:	0752      	lsls	r2, r2, #29
 800146a:	4313      	orrs	r3, r2
 800146c:	e5fa      	b.n	8001064 <__aeabi_dadd+0x2a4>
 800146e:	2300      	movs	r3, #0
 8001470:	4a01      	ldr	r2, [pc, #4]	; (8001478 <__aeabi_dadd+0x6b8>)
 8001472:	001c      	movs	r4, r3
 8001474:	e540      	b.n	8000ef8 <__aeabi_dadd+0x138>
 8001476:	46c0      	nop			; (mov r8, r8)
 8001478:	000007ff 	.word	0x000007ff
 800147c:	ff7fffff 	.word	0xff7fffff

08001480 <__aeabi_ddiv>:
 8001480:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001482:	4657      	mov	r7, sl
 8001484:	464e      	mov	r6, r9
 8001486:	4645      	mov	r5, r8
 8001488:	46de      	mov	lr, fp
 800148a:	b5e0      	push	{r5, r6, r7, lr}
 800148c:	030c      	lsls	r4, r1, #12
 800148e:	001f      	movs	r7, r3
 8001490:	004b      	lsls	r3, r1, #1
 8001492:	4681      	mov	r9, r0
 8001494:	4692      	mov	sl, r2
 8001496:	0005      	movs	r5, r0
 8001498:	b085      	sub	sp, #20
 800149a:	0b24      	lsrs	r4, r4, #12
 800149c:	0d5b      	lsrs	r3, r3, #21
 800149e:	0fce      	lsrs	r6, r1, #31
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d100      	bne.n	80014a6 <__aeabi_ddiv+0x26>
 80014a4:	e152      	b.n	800174c <__aeabi_ddiv+0x2cc>
 80014a6:	4ad2      	ldr	r2, [pc, #840]	; (80017f0 <__aeabi_ddiv+0x370>)
 80014a8:	4293      	cmp	r3, r2
 80014aa:	d100      	bne.n	80014ae <__aeabi_ddiv+0x2e>
 80014ac:	e16e      	b.n	800178c <__aeabi_ddiv+0x30c>
 80014ae:	0f42      	lsrs	r2, r0, #29
 80014b0:	00e4      	lsls	r4, r4, #3
 80014b2:	4314      	orrs	r4, r2
 80014b4:	2280      	movs	r2, #128	; 0x80
 80014b6:	0412      	lsls	r2, r2, #16
 80014b8:	4322      	orrs	r2, r4
 80014ba:	4690      	mov	r8, r2
 80014bc:	4acd      	ldr	r2, [pc, #820]	; (80017f4 <__aeabi_ddiv+0x374>)
 80014be:	00c5      	lsls	r5, r0, #3
 80014c0:	4693      	mov	fp, r2
 80014c2:	449b      	add	fp, r3
 80014c4:	2300      	movs	r3, #0
 80014c6:	4699      	mov	r9, r3
 80014c8:	9300      	str	r3, [sp, #0]
 80014ca:	033c      	lsls	r4, r7, #12
 80014cc:	007b      	lsls	r3, r7, #1
 80014ce:	4650      	mov	r0, sl
 80014d0:	0b24      	lsrs	r4, r4, #12
 80014d2:	0d5b      	lsrs	r3, r3, #21
 80014d4:	0fff      	lsrs	r7, r7, #31
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d100      	bne.n	80014dc <__aeabi_ddiv+0x5c>
 80014da:	e11a      	b.n	8001712 <__aeabi_ddiv+0x292>
 80014dc:	4ac4      	ldr	r2, [pc, #784]	; (80017f0 <__aeabi_ddiv+0x370>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d100      	bne.n	80014e4 <__aeabi_ddiv+0x64>
 80014e2:	e15e      	b.n	80017a2 <__aeabi_ddiv+0x322>
 80014e4:	0f42      	lsrs	r2, r0, #29
 80014e6:	00e4      	lsls	r4, r4, #3
 80014e8:	4322      	orrs	r2, r4
 80014ea:	2480      	movs	r4, #128	; 0x80
 80014ec:	0424      	lsls	r4, r4, #16
 80014ee:	4314      	orrs	r4, r2
 80014f0:	4ac0      	ldr	r2, [pc, #768]	; (80017f4 <__aeabi_ddiv+0x374>)
 80014f2:	00c1      	lsls	r1, r0, #3
 80014f4:	4694      	mov	ip, r2
 80014f6:	465a      	mov	r2, fp
 80014f8:	4463      	add	r3, ip
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	469b      	mov	fp, r3
 80014fe:	2000      	movs	r0, #0
 8001500:	0033      	movs	r3, r6
 8001502:	407b      	eors	r3, r7
 8001504:	469a      	mov	sl, r3
 8001506:	464b      	mov	r3, r9
 8001508:	2b0f      	cmp	r3, #15
 800150a:	d827      	bhi.n	800155c <__aeabi_ddiv+0xdc>
 800150c:	4aba      	ldr	r2, [pc, #744]	; (80017f8 <__aeabi_ddiv+0x378>)
 800150e:	009b      	lsls	r3, r3, #2
 8001510:	58d3      	ldr	r3, [r2, r3]
 8001512:	469f      	mov	pc, r3
 8001514:	46b2      	mov	sl, r6
 8001516:	9b00      	ldr	r3, [sp, #0]
 8001518:	2b02      	cmp	r3, #2
 800151a:	d016      	beq.n	800154a <__aeabi_ddiv+0xca>
 800151c:	2b03      	cmp	r3, #3
 800151e:	d100      	bne.n	8001522 <__aeabi_ddiv+0xa2>
 8001520:	e287      	b.n	8001a32 <__aeabi_ddiv+0x5b2>
 8001522:	2b01      	cmp	r3, #1
 8001524:	d000      	beq.n	8001528 <__aeabi_ddiv+0xa8>
 8001526:	e0d5      	b.n	80016d4 <__aeabi_ddiv+0x254>
 8001528:	2300      	movs	r3, #0
 800152a:	2200      	movs	r2, #0
 800152c:	2500      	movs	r5, #0
 800152e:	051b      	lsls	r3, r3, #20
 8001530:	4313      	orrs	r3, r2
 8001532:	4652      	mov	r2, sl
 8001534:	07d2      	lsls	r2, r2, #31
 8001536:	4313      	orrs	r3, r2
 8001538:	0028      	movs	r0, r5
 800153a:	0019      	movs	r1, r3
 800153c:	b005      	add	sp, #20
 800153e:	bcf0      	pop	{r4, r5, r6, r7}
 8001540:	46bb      	mov	fp, r7
 8001542:	46b2      	mov	sl, r6
 8001544:	46a9      	mov	r9, r5
 8001546:	46a0      	mov	r8, r4
 8001548:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800154a:	2200      	movs	r2, #0
 800154c:	2500      	movs	r5, #0
 800154e:	4ba8      	ldr	r3, [pc, #672]	; (80017f0 <__aeabi_ddiv+0x370>)
 8001550:	e7ed      	b.n	800152e <__aeabi_ddiv+0xae>
 8001552:	46ba      	mov	sl, r7
 8001554:	46a0      	mov	r8, r4
 8001556:	000d      	movs	r5, r1
 8001558:	9000      	str	r0, [sp, #0]
 800155a:	e7dc      	b.n	8001516 <__aeabi_ddiv+0x96>
 800155c:	4544      	cmp	r4, r8
 800155e:	d200      	bcs.n	8001562 <__aeabi_ddiv+0xe2>
 8001560:	e1c4      	b.n	80018ec <__aeabi_ddiv+0x46c>
 8001562:	d100      	bne.n	8001566 <__aeabi_ddiv+0xe6>
 8001564:	e1bf      	b.n	80018e6 <__aeabi_ddiv+0x466>
 8001566:	2301      	movs	r3, #1
 8001568:	425b      	negs	r3, r3
 800156a:	469c      	mov	ip, r3
 800156c:	002e      	movs	r6, r5
 800156e:	4640      	mov	r0, r8
 8001570:	2500      	movs	r5, #0
 8001572:	44e3      	add	fp, ip
 8001574:	0223      	lsls	r3, r4, #8
 8001576:	0e0c      	lsrs	r4, r1, #24
 8001578:	431c      	orrs	r4, r3
 800157a:	0c1b      	lsrs	r3, r3, #16
 800157c:	4699      	mov	r9, r3
 800157e:	0423      	lsls	r3, r4, #16
 8001580:	020a      	lsls	r2, r1, #8
 8001582:	0c1f      	lsrs	r7, r3, #16
 8001584:	4649      	mov	r1, r9
 8001586:	9200      	str	r2, [sp, #0]
 8001588:	9701      	str	r7, [sp, #4]
 800158a:	f7fe fe5f 	bl	800024c <__aeabi_uidivmod>
 800158e:	0002      	movs	r2, r0
 8001590:	437a      	muls	r2, r7
 8001592:	040b      	lsls	r3, r1, #16
 8001594:	0c31      	lsrs	r1, r6, #16
 8001596:	4680      	mov	r8, r0
 8001598:	4319      	orrs	r1, r3
 800159a:	428a      	cmp	r2, r1
 800159c:	d907      	bls.n	80015ae <__aeabi_ddiv+0x12e>
 800159e:	2301      	movs	r3, #1
 80015a0:	425b      	negs	r3, r3
 80015a2:	469c      	mov	ip, r3
 80015a4:	1909      	adds	r1, r1, r4
 80015a6:	44e0      	add	r8, ip
 80015a8:	428c      	cmp	r4, r1
 80015aa:	d800      	bhi.n	80015ae <__aeabi_ddiv+0x12e>
 80015ac:	e201      	b.n	80019b2 <__aeabi_ddiv+0x532>
 80015ae:	1a88      	subs	r0, r1, r2
 80015b0:	4649      	mov	r1, r9
 80015b2:	f7fe fe4b 	bl	800024c <__aeabi_uidivmod>
 80015b6:	9a01      	ldr	r2, [sp, #4]
 80015b8:	0436      	lsls	r6, r6, #16
 80015ba:	4342      	muls	r2, r0
 80015bc:	0409      	lsls	r1, r1, #16
 80015be:	0c36      	lsrs	r6, r6, #16
 80015c0:	0003      	movs	r3, r0
 80015c2:	430e      	orrs	r6, r1
 80015c4:	42b2      	cmp	r2, r6
 80015c6:	d904      	bls.n	80015d2 <__aeabi_ddiv+0x152>
 80015c8:	1936      	adds	r6, r6, r4
 80015ca:	3b01      	subs	r3, #1
 80015cc:	42b4      	cmp	r4, r6
 80015ce:	d800      	bhi.n	80015d2 <__aeabi_ddiv+0x152>
 80015d0:	e1e9      	b.n	80019a6 <__aeabi_ddiv+0x526>
 80015d2:	1ab0      	subs	r0, r6, r2
 80015d4:	4642      	mov	r2, r8
 80015d6:	9e00      	ldr	r6, [sp, #0]
 80015d8:	0412      	lsls	r2, r2, #16
 80015da:	431a      	orrs	r2, r3
 80015dc:	0c33      	lsrs	r3, r6, #16
 80015de:	001f      	movs	r7, r3
 80015e0:	0c11      	lsrs	r1, r2, #16
 80015e2:	4690      	mov	r8, r2
 80015e4:	9302      	str	r3, [sp, #8]
 80015e6:	0413      	lsls	r3, r2, #16
 80015e8:	0432      	lsls	r2, r6, #16
 80015ea:	0c16      	lsrs	r6, r2, #16
 80015ec:	0032      	movs	r2, r6
 80015ee:	0c1b      	lsrs	r3, r3, #16
 80015f0:	435a      	muls	r2, r3
 80015f2:	9603      	str	r6, [sp, #12]
 80015f4:	437b      	muls	r3, r7
 80015f6:	434e      	muls	r6, r1
 80015f8:	4379      	muls	r1, r7
 80015fa:	0c17      	lsrs	r7, r2, #16
 80015fc:	46bc      	mov	ip, r7
 80015fe:	199b      	adds	r3, r3, r6
 8001600:	4463      	add	r3, ip
 8001602:	429e      	cmp	r6, r3
 8001604:	d903      	bls.n	800160e <__aeabi_ddiv+0x18e>
 8001606:	2680      	movs	r6, #128	; 0x80
 8001608:	0276      	lsls	r6, r6, #9
 800160a:	46b4      	mov	ip, r6
 800160c:	4461      	add	r1, ip
 800160e:	0c1e      	lsrs	r6, r3, #16
 8001610:	1871      	adds	r1, r6, r1
 8001612:	0416      	lsls	r6, r2, #16
 8001614:	041b      	lsls	r3, r3, #16
 8001616:	0c36      	lsrs	r6, r6, #16
 8001618:	199e      	adds	r6, r3, r6
 800161a:	4288      	cmp	r0, r1
 800161c:	d302      	bcc.n	8001624 <__aeabi_ddiv+0x1a4>
 800161e:	d112      	bne.n	8001646 <__aeabi_ddiv+0x1c6>
 8001620:	42b5      	cmp	r5, r6
 8001622:	d210      	bcs.n	8001646 <__aeabi_ddiv+0x1c6>
 8001624:	4643      	mov	r3, r8
 8001626:	1e5a      	subs	r2, r3, #1
 8001628:	9b00      	ldr	r3, [sp, #0]
 800162a:	469c      	mov	ip, r3
 800162c:	4465      	add	r5, ip
 800162e:	001f      	movs	r7, r3
 8001630:	429d      	cmp	r5, r3
 8001632:	419b      	sbcs	r3, r3
 8001634:	425b      	negs	r3, r3
 8001636:	191b      	adds	r3, r3, r4
 8001638:	18c0      	adds	r0, r0, r3
 800163a:	4284      	cmp	r4, r0
 800163c:	d200      	bcs.n	8001640 <__aeabi_ddiv+0x1c0>
 800163e:	e19e      	b.n	800197e <__aeabi_ddiv+0x4fe>
 8001640:	d100      	bne.n	8001644 <__aeabi_ddiv+0x1c4>
 8001642:	e199      	b.n	8001978 <__aeabi_ddiv+0x4f8>
 8001644:	4690      	mov	r8, r2
 8001646:	1bae      	subs	r6, r5, r6
 8001648:	42b5      	cmp	r5, r6
 800164a:	41ad      	sbcs	r5, r5
 800164c:	1a40      	subs	r0, r0, r1
 800164e:	426d      	negs	r5, r5
 8001650:	1b40      	subs	r0, r0, r5
 8001652:	4284      	cmp	r4, r0
 8001654:	d100      	bne.n	8001658 <__aeabi_ddiv+0x1d8>
 8001656:	e1d2      	b.n	80019fe <__aeabi_ddiv+0x57e>
 8001658:	4649      	mov	r1, r9
 800165a:	f7fe fdf7 	bl	800024c <__aeabi_uidivmod>
 800165e:	9a01      	ldr	r2, [sp, #4]
 8001660:	040b      	lsls	r3, r1, #16
 8001662:	4342      	muls	r2, r0
 8001664:	0c31      	lsrs	r1, r6, #16
 8001666:	0005      	movs	r5, r0
 8001668:	4319      	orrs	r1, r3
 800166a:	428a      	cmp	r2, r1
 800166c:	d900      	bls.n	8001670 <__aeabi_ddiv+0x1f0>
 800166e:	e16c      	b.n	800194a <__aeabi_ddiv+0x4ca>
 8001670:	1a88      	subs	r0, r1, r2
 8001672:	4649      	mov	r1, r9
 8001674:	f7fe fdea 	bl	800024c <__aeabi_uidivmod>
 8001678:	9a01      	ldr	r2, [sp, #4]
 800167a:	0436      	lsls	r6, r6, #16
 800167c:	4342      	muls	r2, r0
 800167e:	0409      	lsls	r1, r1, #16
 8001680:	0c36      	lsrs	r6, r6, #16
 8001682:	0003      	movs	r3, r0
 8001684:	430e      	orrs	r6, r1
 8001686:	42b2      	cmp	r2, r6
 8001688:	d900      	bls.n	800168c <__aeabi_ddiv+0x20c>
 800168a:	e153      	b.n	8001934 <__aeabi_ddiv+0x4b4>
 800168c:	9803      	ldr	r0, [sp, #12]
 800168e:	1ab6      	subs	r6, r6, r2
 8001690:	0002      	movs	r2, r0
 8001692:	042d      	lsls	r5, r5, #16
 8001694:	431d      	orrs	r5, r3
 8001696:	9f02      	ldr	r7, [sp, #8]
 8001698:	042b      	lsls	r3, r5, #16
 800169a:	0c1b      	lsrs	r3, r3, #16
 800169c:	435a      	muls	r2, r3
 800169e:	437b      	muls	r3, r7
 80016a0:	469c      	mov	ip, r3
 80016a2:	0c29      	lsrs	r1, r5, #16
 80016a4:	4348      	muls	r0, r1
 80016a6:	0c13      	lsrs	r3, r2, #16
 80016a8:	4484      	add	ip, r0
 80016aa:	4463      	add	r3, ip
 80016ac:	4379      	muls	r1, r7
 80016ae:	4298      	cmp	r0, r3
 80016b0:	d903      	bls.n	80016ba <__aeabi_ddiv+0x23a>
 80016b2:	2080      	movs	r0, #128	; 0x80
 80016b4:	0240      	lsls	r0, r0, #9
 80016b6:	4684      	mov	ip, r0
 80016b8:	4461      	add	r1, ip
 80016ba:	0c18      	lsrs	r0, r3, #16
 80016bc:	0412      	lsls	r2, r2, #16
 80016be:	041b      	lsls	r3, r3, #16
 80016c0:	0c12      	lsrs	r2, r2, #16
 80016c2:	1840      	adds	r0, r0, r1
 80016c4:	189b      	adds	r3, r3, r2
 80016c6:	4286      	cmp	r6, r0
 80016c8:	d200      	bcs.n	80016cc <__aeabi_ddiv+0x24c>
 80016ca:	e100      	b.n	80018ce <__aeabi_ddiv+0x44e>
 80016cc:	d100      	bne.n	80016d0 <__aeabi_ddiv+0x250>
 80016ce:	e0fb      	b.n	80018c8 <__aeabi_ddiv+0x448>
 80016d0:	2301      	movs	r3, #1
 80016d2:	431d      	orrs	r5, r3
 80016d4:	4b49      	ldr	r3, [pc, #292]	; (80017fc <__aeabi_ddiv+0x37c>)
 80016d6:	445b      	add	r3, fp
 80016d8:	2b00      	cmp	r3, #0
 80016da:	dc00      	bgt.n	80016de <__aeabi_ddiv+0x25e>
 80016dc:	e0aa      	b.n	8001834 <__aeabi_ddiv+0x3b4>
 80016de:	076a      	lsls	r2, r5, #29
 80016e0:	d000      	beq.n	80016e4 <__aeabi_ddiv+0x264>
 80016e2:	e13d      	b.n	8001960 <__aeabi_ddiv+0x4e0>
 80016e4:	08e9      	lsrs	r1, r5, #3
 80016e6:	4642      	mov	r2, r8
 80016e8:	01d2      	lsls	r2, r2, #7
 80016ea:	d506      	bpl.n	80016fa <__aeabi_ddiv+0x27a>
 80016ec:	4642      	mov	r2, r8
 80016ee:	4b44      	ldr	r3, [pc, #272]	; (8001800 <__aeabi_ddiv+0x380>)
 80016f0:	401a      	ands	r2, r3
 80016f2:	2380      	movs	r3, #128	; 0x80
 80016f4:	4690      	mov	r8, r2
 80016f6:	00db      	lsls	r3, r3, #3
 80016f8:	445b      	add	r3, fp
 80016fa:	4a42      	ldr	r2, [pc, #264]	; (8001804 <__aeabi_ddiv+0x384>)
 80016fc:	4293      	cmp	r3, r2
 80016fe:	dd00      	ble.n	8001702 <__aeabi_ddiv+0x282>
 8001700:	e723      	b.n	800154a <__aeabi_ddiv+0xca>
 8001702:	4642      	mov	r2, r8
 8001704:	055b      	lsls	r3, r3, #21
 8001706:	0755      	lsls	r5, r2, #29
 8001708:	0252      	lsls	r2, r2, #9
 800170a:	430d      	orrs	r5, r1
 800170c:	0b12      	lsrs	r2, r2, #12
 800170e:	0d5b      	lsrs	r3, r3, #21
 8001710:	e70d      	b.n	800152e <__aeabi_ddiv+0xae>
 8001712:	4651      	mov	r1, sl
 8001714:	4321      	orrs	r1, r4
 8001716:	d100      	bne.n	800171a <__aeabi_ddiv+0x29a>
 8001718:	e07c      	b.n	8001814 <__aeabi_ddiv+0x394>
 800171a:	2c00      	cmp	r4, #0
 800171c:	d100      	bne.n	8001720 <__aeabi_ddiv+0x2a0>
 800171e:	e0fb      	b.n	8001918 <__aeabi_ddiv+0x498>
 8001720:	0020      	movs	r0, r4
 8001722:	f001 fa63 	bl	8002bec <__clzsi2>
 8001726:	0002      	movs	r2, r0
 8001728:	3a0b      	subs	r2, #11
 800172a:	231d      	movs	r3, #29
 800172c:	1a9b      	subs	r3, r3, r2
 800172e:	4652      	mov	r2, sl
 8001730:	0001      	movs	r1, r0
 8001732:	40da      	lsrs	r2, r3
 8001734:	4653      	mov	r3, sl
 8001736:	3908      	subs	r1, #8
 8001738:	408b      	lsls	r3, r1
 800173a:	408c      	lsls	r4, r1
 800173c:	0019      	movs	r1, r3
 800173e:	4314      	orrs	r4, r2
 8001740:	4b31      	ldr	r3, [pc, #196]	; (8001808 <__aeabi_ddiv+0x388>)
 8001742:	4458      	add	r0, fp
 8001744:	469b      	mov	fp, r3
 8001746:	4483      	add	fp, r0
 8001748:	2000      	movs	r0, #0
 800174a:	e6d9      	b.n	8001500 <__aeabi_ddiv+0x80>
 800174c:	0003      	movs	r3, r0
 800174e:	4323      	orrs	r3, r4
 8001750:	4698      	mov	r8, r3
 8001752:	d044      	beq.n	80017de <__aeabi_ddiv+0x35e>
 8001754:	2c00      	cmp	r4, #0
 8001756:	d100      	bne.n	800175a <__aeabi_ddiv+0x2da>
 8001758:	e0cf      	b.n	80018fa <__aeabi_ddiv+0x47a>
 800175a:	0020      	movs	r0, r4
 800175c:	f001 fa46 	bl	8002bec <__clzsi2>
 8001760:	0001      	movs	r1, r0
 8001762:	0002      	movs	r2, r0
 8001764:	390b      	subs	r1, #11
 8001766:	231d      	movs	r3, #29
 8001768:	1a5b      	subs	r3, r3, r1
 800176a:	4649      	mov	r1, r9
 800176c:	0010      	movs	r0, r2
 800176e:	40d9      	lsrs	r1, r3
 8001770:	3808      	subs	r0, #8
 8001772:	4084      	lsls	r4, r0
 8001774:	000b      	movs	r3, r1
 8001776:	464d      	mov	r5, r9
 8001778:	4323      	orrs	r3, r4
 800177a:	4698      	mov	r8, r3
 800177c:	4085      	lsls	r5, r0
 800177e:	4b23      	ldr	r3, [pc, #140]	; (800180c <__aeabi_ddiv+0x38c>)
 8001780:	1a9b      	subs	r3, r3, r2
 8001782:	469b      	mov	fp, r3
 8001784:	2300      	movs	r3, #0
 8001786:	4699      	mov	r9, r3
 8001788:	9300      	str	r3, [sp, #0]
 800178a:	e69e      	b.n	80014ca <__aeabi_ddiv+0x4a>
 800178c:	0002      	movs	r2, r0
 800178e:	4322      	orrs	r2, r4
 8001790:	4690      	mov	r8, r2
 8001792:	d11d      	bne.n	80017d0 <__aeabi_ddiv+0x350>
 8001794:	2208      	movs	r2, #8
 8001796:	469b      	mov	fp, r3
 8001798:	2302      	movs	r3, #2
 800179a:	2500      	movs	r5, #0
 800179c:	4691      	mov	r9, r2
 800179e:	9300      	str	r3, [sp, #0]
 80017a0:	e693      	b.n	80014ca <__aeabi_ddiv+0x4a>
 80017a2:	4651      	mov	r1, sl
 80017a4:	4321      	orrs	r1, r4
 80017a6:	d109      	bne.n	80017bc <__aeabi_ddiv+0x33c>
 80017a8:	2302      	movs	r3, #2
 80017aa:	464a      	mov	r2, r9
 80017ac:	431a      	orrs	r2, r3
 80017ae:	4b18      	ldr	r3, [pc, #96]	; (8001810 <__aeabi_ddiv+0x390>)
 80017b0:	4691      	mov	r9, r2
 80017b2:	469c      	mov	ip, r3
 80017b4:	2400      	movs	r4, #0
 80017b6:	2002      	movs	r0, #2
 80017b8:	44e3      	add	fp, ip
 80017ba:	e6a1      	b.n	8001500 <__aeabi_ddiv+0x80>
 80017bc:	2303      	movs	r3, #3
 80017be:	464a      	mov	r2, r9
 80017c0:	431a      	orrs	r2, r3
 80017c2:	4b13      	ldr	r3, [pc, #76]	; (8001810 <__aeabi_ddiv+0x390>)
 80017c4:	4691      	mov	r9, r2
 80017c6:	469c      	mov	ip, r3
 80017c8:	4651      	mov	r1, sl
 80017ca:	2003      	movs	r0, #3
 80017cc:	44e3      	add	fp, ip
 80017ce:	e697      	b.n	8001500 <__aeabi_ddiv+0x80>
 80017d0:	220c      	movs	r2, #12
 80017d2:	469b      	mov	fp, r3
 80017d4:	2303      	movs	r3, #3
 80017d6:	46a0      	mov	r8, r4
 80017d8:	4691      	mov	r9, r2
 80017da:	9300      	str	r3, [sp, #0]
 80017dc:	e675      	b.n	80014ca <__aeabi_ddiv+0x4a>
 80017de:	2304      	movs	r3, #4
 80017e0:	4699      	mov	r9, r3
 80017e2:	2300      	movs	r3, #0
 80017e4:	469b      	mov	fp, r3
 80017e6:	3301      	adds	r3, #1
 80017e8:	2500      	movs	r5, #0
 80017ea:	9300      	str	r3, [sp, #0]
 80017ec:	e66d      	b.n	80014ca <__aeabi_ddiv+0x4a>
 80017ee:	46c0      	nop			; (mov r8, r8)
 80017f0:	000007ff 	.word	0x000007ff
 80017f4:	fffffc01 	.word	0xfffffc01
 80017f8:	0800fc48 	.word	0x0800fc48
 80017fc:	000003ff 	.word	0x000003ff
 8001800:	feffffff 	.word	0xfeffffff
 8001804:	000007fe 	.word	0x000007fe
 8001808:	000003f3 	.word	0x000003f3
 800180c:	fffffc0d 	.word	0xfffffc0d
 8001810:	fffff801 	.word	0xfffff801
 8001814:	464a      	mov	r2, r9
 8001816:	2301      	movs	r3, #1
 8001818:	431a      	orrs	r2, r3
 800181a:	4691      	mov	r9, r2
 800181c:	2400      	movs	r4, #0
 800181e:	2001      	movs	r0, #1
 8001820:	e66e      	b.n	8001500 <__aeabi_ddiv+0x80>
 8001822:	2300      	movs	r3, #0
 8001824:	2280      	movs	r2, #128	; 0x80
 8001826:	469a      	mov	sl, r3
 8001828:	2500      	movs	r5, #0
 800182a:	4b88      	ldr	r3, [pc, #544]	; (8001a4c <__aeabi_ddiv+0x5cc>)
 800182c:	0312      	lsls	r2, r2, #12
 800182e:	e67e      	b.n	800152e <__aeabi_ddiv+0xae>
 8001830:	2501      	movs	r5, #1
 8001832:	426d      	negs	r5, r5
 8001834:	2201      	movs	r2, #1
 8001836:	1ad2      	subs	r2, r2, r3
 8001838:	2a38      	cmp	r2, #56	; 0x38
 800183a:	dd00      	ble.n	800183e <__aeabi_ddiv+0x3be>
 800183c:	e674      	b.n	8001528 <__aeabi_ddiv+0xa8>
 800183e:	2a1f      	cmp	r2, #31
 8001840:	dc00      	bgt.n	8001844 <__aeabi_ddiv+0x3c4>
 8001842:	e0bd      	b.n	80019c0 <__aeabi_ddiv+0x540>
 8001844:	211f      	movs	r1, #31
 8001846:	4249      	negs	r1, r1
 8001848:	1acb      	subs	r3, r1, r3
 800184a:	4641      	mov	r1, r8
 800184c:	40d9      	lsrs	r1, r3
 800184e:	000b      	movs	r3, r1
 8001850:	2a20      	cmp	r2, #32
 8001852:	d004      	beq.n	800185e <__aeabi_ddiv+0x3de>
 8001854:	4641      	mov	r1, r8
 8001856:	4a7e      	ldr	r2, [pc, #504]	; (8001a50 <__aeabi_ddiv+0x5d0>)
 8001858:	445a      	add	r2, fp
 800185a:	4091      	lsls	r1, r2
 800185c:	430d      	orrs	r5, r1
 800185e:	0029      	movs	r1, r5
 8001860:	1e4a      	subs	r2, r1, #1
 8001862:	4191      	sbcs	r1, r2
 8001864:	4319      	orrs	r1, r3
 8001866:	2307      	movs	r3, #7
 8001868:	001d      	movs	r5, r3
 800186a:	2200      	movs	r2, #0
 800186c:	400d      	ands	r5, r1
 800186e:	420b      	tst	r3, r1
 8001870:	d100      	bne.n	8001874 <__aeabi_ddiv+0x3f4>
 8001872:	e0d0      	b.n	8001a16 <__aeabi_ddiv+0x596>
 8001874:	220f      	movs	r2, #15
 8001876:	2300      	movs	r3, #0
 8001878:	400a      	ands	r2, r1
 800187a:	2a04      	cmp	r2, #4
 800187c:	d100      	bne.n	8001880 <__aeabi_ddiv+0x400>
 800187e:	e0c7      	b.n	8001a10 <__aeabi_ddiv+0x590>
 8001880:	1d0a      	adds	r2, r1, #4
 8001882:	428a      	cmp	r2, r1
 8001884:	4189      	sbcs	r1, r1
 8001886:	4249      	negs	r1, r1
 8001888:	185b      	adds	r3, r3, r1
 800188a:	0011      	movs	r1, r2
 800188c:	021a      	lsls	r2, r3, #8
 800188e:	d400      	bmi.n	8001892 <__aeabi_ddiv+0x412>
 8001890:	e0be      	b.n	8001a10 <__aeabi_ddiv+0x590>
 8001892:	2301      	movs	r3, #1
 8001894:	2200      	movs	r2, #0
 8001896:	2500      	movs	r5, #0
 8001898:	e649      	b.n	800152e <__aeabi_ddiv+0xae>
 800189a:	2280      	movs	r2, #128	; 0x80
 800189c:	4643      	mov	r3, r8
 800189e:	0312      	lsls	r2, r2, #12
 80018a0:	4213      	tst	r3, r2
 80018a2:	d008      	beq.n	80018b6 <__aeabi_ddiv+0x436>
 80018a4:	4214      	tst	r4, r2
 80018a6:	d106      	bne.n	80018b6 <__aeabi_ddiv+0x436>
 80018a8:	4322      	orrs	r2, r4
 80018aa:	0312      	lsls	r2, r2, #12
 80018ac:	46ba      	mov	sl, r7
 80018ae:	000d      	movs	r5, r1
 80018b0:	4b66      	ldr	r3, [pc, #408]	; (8001a4c <__aeabi_ddiv+0x5cc>)
 80018b2:	0b12      	lsrs	r2, r2, #12
 80018b4:	e63b      	b.n	800152e <__aeabi_ddiv+0xae>
 80018b6:	2280      	movs	r2, #128	; 0x80
 80018b8:	4643      	mov	r3, r8
 80018ba:	0312      	lsls	r2, r2, #12
 80018bc:	431a      	orrs	r2, r3
 80018be:	0312      	lsls	r2, r2, #12
 80018c0:	46b2      	mov	sl, r6
 80018c2:	4b62      	ldr	r3, [pc, #392]	; (8001a4c <__aeabi_ddiv+0x5cc>)
 80018c4:	0b12      	lsrs	r2, r2, #12
 80018c6:	e632      	b.n	800152e <__aeabi_ddiv+0xae>
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d100      	bne.n	80018ce <__aeabi_ddiv+0x44e>
 80018cc:	e702      	b.n	80016d4 <__aeabi_ddiv+0x254>
 80018ce:	19a6      	adds	r6, r4, r6
 80018d0:	1e6a      	subs	r2, r5, #1
 80018d2:	42a6      	cmp	r6, r4
 80018d4:	d200      	bcs.n	80018d8 <__aeabi_ddiv+0x458>
 80018d6:	e089      	b.n	80019ec <__aeabi_ddiv+0x56c>
 80018d8:	4286      	cmp	r6, r0
 80018da:	d200      	bcs.n	80018de <__aeabi_ddiv+0x45e>
 80018dc:	e09f      	b.n	8001a1e <__aeabi_ddiv+0x59e>
 80018de:	d100      	bne.n	80018e2 <__aeabi_ddiv+0x462>
 80018e0:	e0af      	b.n	8001a42 <__aeabi_ddiv+0x5c2>
 80018e2:	0015      	movs	r5, r2
 80018e4:	e6f4      	b.n	80016d0 <__aeabi_ddiv+0x250>
 80018e6:	42a9      	cmp	r1, r5
 80018e8:	d900      	bls.n	80018ec <__aeabi_ddiv+0x46c>
 80018ea:	e63c      	b.n	8001566 <__aeabi_ddiv+0xe6>
 80018ec:	4643      	mov	r3, r8
 80018ee:	07de      	lsls	r6, r3, #31
 80018f0:	0858      	lsrs	r0, r3, #1
 80018f2:	086b      	lsrs	r3, r5, #1
 80018f4:	431e      	orrs	r6, r3
 80018f6:	07ed      	lsls	r5, r5, #31
 80018f8:	e63c      	b.n	8001574 <__aeabi_ddiv+0xf4>
 80018fa:	f001 f977 	bl	8002bec <__clzsi2>
 80018fe:	0001      	movs	r1, r0
 8001900:	0002      	movs	r2, r0
 8001902:	3115      	adds	r1, #21
 8001904:	3220      	adds	r2, #32
 8001906:	291c      	cmp	r1, #28
 8001908:	dc00      	bgt.n	800190c <__aeabi_ddiv+0x48c>
 800190a:	e72c      	b.n	8001766 <__aeabi_ddiv+0x2e6>
 800190c:	464b      	mov	r3, r9
 800190e:	3808      	subs	r0, #8
 8001910:	4083      	lsls	r3, r0
 8001912:	2500      	movs	r5, #0
 8001914:	4698      	mov	r8, r3
 8001916:	e732      	b.n	800177e <__aeabi_ddiv+0x2fe>
 8001918:	f001 f968 	bl	8002bec <__clzsi2>
 800191c:	0003      	movs	r3, r0
 800191e:	001a      	movs	r2, r3
 8001920:	3215      	adds	r2, #21
 8001922:	3020      	adds	r0, #32
 8001924:	2a1c      	cmp	r2, #28
 8001926:	dc00      	bgt.n	800192a <__aeabi_ddiv+0x4aa>
 8001928:	e6ff      	b.n	800172a <__aeabi_ddiv+0x2aa>
 800192a:	4654      	mov	r4, sl
 800192c:	3b08      	subs	r3, #8
 800192e:	2100      	movs	r1, #0
 8001930:	409c      	lsls	r4, r3
 8001932:	e705      	b.n	8001740 <__aeabi_ddiv+0x2c0>
 8001934:	1936      	adds	r6, r6, r4
 8001936:	3b01      	subs	r3, #1
 8001938:	42b4      	cmp	r4, r6
 800193a:	d900      	bls.n	800193e <__aeabi_ddiv+0x4be>
 800193c:	e6a6      	b.n	800168c <__aeabi_ddiv+0x20c>
 800193e:	42b2      	cmp	r2, r6
 8001940:	d800      	bhi.n	8001944 <__aeabi_ddiv+0x4c4>
 8001942:	e6a3      	b.n	800168c <__aeabi_ddiv+0x20c>
 8001944:	1e83      	subs	r3, r0, #2
 8001946:	1936      	adds	r6, r6, r4
 8001948:	e6a0      	b.n	800168c <__aeabi_ddiv+0x20c>
 800194a:	1909      	adds	r1, r1, r4
 800194c:	3d01      	subs	r5, #1
 800194e:	428c      	cmp	r4, r1
 8001950:	d900      	bls.n	8001954 <__aeabi_ddiv+0x4d4>
 8001952:	e68d      	b.n	8001670 <__aeabi_ddiv+0x1f0>
 8001954:	428a      	cmp	r2, r1
 8001956:	d800      	bhi.n	800195a <__aeabi_ddiv+0x4da>
 8001958:	e68a      	b.n	8001670 <__aeabi_ddiv+0x1f0>
 800195a:	1e85      	subs	r5, r0, #2
 800195c:	1909      	adds	r1, r1, r4
 800195e:	e687      	b.n	8001670 <__aeabi_ddiv+0x1f0>
 8001960:	220f      	movs	r2, #15
 8001962:	402a      	ands	r2, r5
 8001964:	2a04      	cmp	r2, #4
 8001966:	d100      	bne.n	800196a <__aeabi_ddiv+0x4ea>
 8001968:	e6bc      	b.n	80016e4 <__aeabi_ddiv+0x264>
 800196a:	1d29      	adds	r1, r5, #4
 800196c:	42a9      	cmp	r1, r5
 800196e:	41ad      	sbcs	r5, r5
 8001970:	426d      	negs	r5, r5
 8001972:	08c9      	lsrs	r1, r1, #3
 8001974:	44a8      	add	r8, r5
 8001976:	e6b6      	b.n	80016e6 <__aeabi_ddiv+0x266>
 8001978:	42af      	cmp	r7, r5
 800197a:	d900      	bls.n	800197e <__aeabi_ddiv+0x4fe>
 800197c:	e662      	b.n	8001644 <__aeabi_ddiv+0x1c4>
 800197e:	4281      	cmp	r1, r0
 8001980:	d804      	bhi.n	800198c <__aeabi_ddiv+0x50c>
 8001982:	d000      	beq.n	8001986 <__aeabi_ddiv+0x506>
 8001984:	e65e      	b.n	8001644 <__aeabi_ddiv+0x1c4>
 8001986:	42ae      	cmp	r6, r5
 8001988:	d800      	bhi.n	800198c <__aeabi_ddiv+0x50c>
 800198a:	e65b      	b.n	8001644 <__aeabi_ddiv+0x1c4>
 800198c:	2302      	movs	r3, #2
 800198e:	425b      	negs	r3, r3
 8001990:	469c      	mov	ip, r3
 8001992:	9b00      	ldr	r3, [sp, #0]
 8001994:	44e0      	add	r8, ip
 8001996:	469c      	mov	ip, r3
 8001998:	4465      	add	r5, ip
 800199a:	429d      	cmp	r5, r3
 800199c:	419b      	sbcs	r3, r3
 800199e:	425b      	negs	r3, r3
 80019a0:	191b      	adds	r3, r3, r4
 80019a2:	18c0      	adds	r0, r0, r3
 80019a4:	e64f      	b.n	8001646 <__aeabi_ddiv+0x1c6>
 80019a6:	42b2      	cmp	r2, r6
 80019a8:	d800      	bhi.n	80019ac <__aeabi_ddiv+0x52c>
 80019aa:	e612      	b.n	80015d2 <__aeabi_ddiv+0x152>
 80019ac:	1e83      	subs	r3, r0, #2
 80019ae:	1936      	adds	r6, r6, r4
 80019b0:	e60f      	b.n	80015d2 <__aeabi_ddiv+0x152>
 80019b2:	428a      	cmp	r2, r1
 80019b4:	d800      	bhi.n	80019b8 <__aeabi_ddiv+0x538>
 80019b6:	e5fa      	b.n	80015ae <__aeabi_ddiv+0x12e>
 80019b8:	1e83      	subs	r3, r0, #2
 80019ba:	4698      	mov	r8, r3
 80019bc:	1909      	adds	r1, r1, r4
 80019be:	e5f6      	b.n	80015ae <__aeabi_ddiv+0x12e>
 80019c0:	4b24      	ldr	r3, [pc, #144]	; (8001a54 <__aeabi_ddiv+0x5d4>)
 80019c2:	0028      	movs	r0, r5
 80019c4:	445b      	add	r3, fp
 80019c6:	4641      	mov	r1, r8
 80019c8:	409d      	lsls	r5, r3
 80019ca:	4099      	lsls	r1, r3
 80019cc:	40d0      	lsrs	r0, r2
 80019ce:	1e6b      	subs	r3, r5, #1
 80019d0:	419d      	sbcs	r5, r3
 80019d2:	4643      	mov	r3, r8
 80019d4:	4301      	orrs	r1, r0
 80019d6:	4329      	orrs	r1, r5
 80019d8:	40d3      	lsrs	r3, r2
 80019da:	074a      	lsls	r2, r1, #29
 80019dc:	d100      	bne.n	80019e0 <__aeabi_ddiv+0x560>
 80019de:	e755      	b.n	800188c <__aeabi_ddiv+0x40c>
 80019e0:	220f      	movs	r2, #15
 80019e2:	400a      	ands	r2, r1
 80019e4:	2a04      	cmp	r2, #4
 80019e6:	d000      	beq.n	80019ea <__aeabi_ddiv+0x56a>
 80019e8:	e74a      	b.n	8001880 <__aeabi_ddiv+0x400>
 80019ea:	e74f      	b.n	800188c <__aeabi_ddiv+0x40c>
 80019ec:	0015      	movs	r5, r2
 80019ee:	4286      	cmp	r6, r0
 80019f0:	d000      	beq.n	80019f4 <__aeabi_ddiv+0x574>
 80019f2:	e66d      	b.n	80016d0 <__aeabi_ddiv+0x250>
 80019f4:	9a00      	ldr	r2, [sp, #0]
 80019f6:	429a      	cmp	r2, r3
 80019f8:	d000      	beq.n	80019fc <__aeabi_ddiv+0x57c>
 80019fa:	e669      	b.n	80016d0 <__aeabi_ddiv+0x250>
 80019fc:	e66a      	b.n	80016d4 <__aeabi_ddiv+0x254>
 80019fe:	4b16      	ldr	r3, [pc, #88]	; (8001a58 <__aeabi_ddiv+0x5d8>)
 8001a00:	445b      	add	r3, fp
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	dc00      	bgt.n	8001a08 <__aeabi_ddiv+0x588>
 8001a06:	e713      	b.n	8001830 <__aeabi_ddiv+0x3b0>
 8001a08:	2501      	movs	r5, #1
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	44a8      	add	r8, r5
 8001a0e:	e66a      	b.n	80016e6 <__aeabi_ddiv+0x266>
 8001a10:	075d      	lsls	r5, r3, #29
 8001a12:	025b      	lsls	r3, r3, #9
 8001a14:	0b1a      	lsrs	r2, r3, #12
 8001a16:	08c9      	lsrs	r1, r1, #3
 8001a18:	2300      	movs	r3, #0
 8001a1a:	430d      	orrs	r5, r1
 8001a1c:	e587      	b.n	800152e <__aeabi_ddiv+0xae>
 8001a1e:	9900      	ldr	r1, [sp, #0]
 8001a20:	3d02      	subs	r5, #2
 8001a22:	004a      	lsls	r2, r1, #1
 8001a24:	428a      	cmp	r2, r1
 8001a26:	41bf      	sbcs	r7, r7
 8001a28:	427f      	negs	r7, r7
 8001a2a:	193f      	adds	r7, r7, r4
 8001a2c:	19f6      	adds	r6, r6, r7
 8001a2e:	9200      	str	r2, [sp, #0]
 8001a30:	e7dd      	b.n	80019ee <__aeabi_ddiv+0x56e>
 8001a32:	2280      	movs	r2, #128	; 0x80
 8001a34:	4643      	mov	r3, r8
 8001a36:	0312      	lsls	r2, r2, #12
 8001a38:	431a      	orrs	r2, r3
 8001a3a:	0312      	lsls	r2, r2, #12
 8001a3c:	4b03      	ldr	r3, [pc, #12]	; (8001a4c <__aeabi_ddiv+0x5cc>)
 8001a3e:	0b12      	lsrs	r2, r2, #12
 8001a40:	e575      	b.n	800152e <__aeabi_ddiv+0xae>
 8001a42:	9900      	ldr	r1, [sp, #0]
 8001a44:	4299      	cmp	r1, r3
 8001a46:	d3ea      	bcc.n	8001a1e <__aeabi_ddiv+0x59e>
 8001a48:	0015      	movs	r5, r2
 8001a4a:	e7d3      	b.n	80019f4 <__aeabi_ddiv+0x574>
 8001a4c:	000007ff 	.word	0x000007ff
 8001a50:	0000043e 	.word	0x0000043e
 8001a54:	0000041e 	.word	0x0000041e
 8001a58:	000003ff 	.word	0x000003ff

08001a5c <__eqdf2>:
 8001a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a5e:	464e      	mov	r6, r9
 8001a60:	4645      	mov	r5, r8
 8001a62:	46de      	mov	lr, fp
 8001a64:	4657      	mov	r7, sl
 8001a66:	4690      	mov	r8, r2
 8001a68:	b5e0      	push	{r5, r6, r7, lr}
 8001a6a:	0017      	movs	r7, r2
 8001a6c:	031a      	lsls	r2, r3, #12
 8001a6e:	0b12      	lsrs	r2, r2, #12
 8001a70:	0005      	movs	r5, r0
 8001a72:	4684      	mov	ip, r0
 8001a74:	4819      	ldr	r0, [pc, #100]	; (8001adc <__eqdf2+0x80>)
 8001a76:	030e      	lsls	r6, r1, #12
 8001a78:	004c      	lsls	r4, r1, #1
 8001a7a:	4691      	mov	r9, r2
 8001a7c:	005a      	lsls	r2, r3, #1
 8001a7e:	0fdb      	lsrs	r3, r3, #31
 8001a80:	469b      	mov	fp, r3
 8001a82:	0b36      	lsrs	r6, r6, #12
 8001a84:	0d64      	lsrs	r4, r4, #21
 8001a86:	0fc9      	lsrs	r1, r1, #31
 8001a88:	0d52      	lsrs	r2, r2, #21
 8001a8a:	4284      	cmp	r4, r0
 8001a8c:	d019      	beq.n	8001ac2 <__eqdf2+0x66>
 8001a8e:	4282      	cmp	r2, r0
 8001a90:	d010      	beq.n	8001ab4 <__eqdf2+0x58>
 8001a92:	2001      	movs	r0, #1
 8001a94:	4294      	cmp	r4, r2
 8001a96:	d10e      	bne.n	8001ab6 <__eqdf2+0x5a>
 8001a98:	454e      	cmp	r6, r9
 8001a9a:	d10c      	bne.n	8001ab6 <__eqdf2+0x5a>
 8001a9c:	2001      	movs	r0, #1
 8001a9e:	45c4      	cmp	ip, r8
 8001aa0:	d109      	bne.n	8001ab6 <__eqdf2+0x5a>
 8001aa2:	4559      	cmp	r1, fp
 8001aa4:	d017      	beq.n	8001ad6 <__eqdf2+0x7a>
 8001aa6:	2c00      	cmp	r4, #0
 8001aa8:	d105      	bne.n	8001ab6 <__eqdf2+0x5a>
 8001aaa:	0030      	movs	r0, r6
 8001aac:	4328      	orrs	r0, r5
 8001aae:	1e43      	subs	r3, r0, #1
 8001ab0:	4198      	sbcs	r0, r3
 8001ab2:	e000      	b.n	8001ab6 <__eqdf2+0x5a>
 8001ab4:	2001      	movs	r0, #1
 8001ab6:	bcf0      	pop	{r4, r5, r6, r7}
 8001ab8:	46bb      	mov	fp, r7
 8001aba:	46b2      	mov	sl, r6
 8001abc:	46a9      	mov	r9, r5
 8001abe:	46a0      	mov	r8, r4
 8001ac0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ac2:	0033      	movs	r3, r6
 8001ac4:	2001      	movs	r0, #1
 8001ac6:	432b      	orrs	r3, r5
 8001ac8:	d1f5      	bne.n	8001ab6 <__eqdf2+0x5a>
 8001aca:	42a2      	cmp	r2, r4
 8001acc:	d1f3      	bne.n	8001ab6 <__eqdf2+0x5a>
 8001ace:	464b      	mov	r3, r9
 8001ad0:	433b      	orrs	r3, r7
 8001ad2:	d1f0      	bne.n	8001ab6 <__eqdf2+0x5a>
 8001ad4:	e7e2      	b.n	8001a9c <__eqdf2+0x40>
 8001ad6:	2000      	movs	r0, #0
 8001ad8:	e7ed      	b.n	8001ab6 <__eqdf2+0x5a>
 8001ada:	46c0      	nop			; (mov r8, r8)
 8001adc:	000007ff 	.word	0x000007ff

08001ae0 <__gedf2>:
 8001ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ae2:	4647      	mov	r7, r8
 8001ae4:	46ce      	mov	lr, r9
 8001ae6:	0004      	movs	r4, r0
 8001ae8:	0018      	movs	r0, r3
 8001aea:	0016      	movs	r6, r2
 8001aec:	031b      	lsls	r3, r3, #12
 8001aee:	0b1b      	lsrs	r3, r3, #12
 8001af0:	4d2d      	ldr	r5, [pc, #180]	; (8001ba8 <__gedf2+0xc8>)
 8001af2:	004a      	lsls	r2, r1, #1
 8001af4:	4699      	mov	r9, r3
 8001af6:	b580      	push	{r7, lr}
 8001af8:	0043      	lsls	r3, r0, #1
 8001afa:	030f      	lsls	r7, r1, #12
 8001afc:	46a4      	mov	ip, r4
 8001afe:	46b0      	mov	r8, r6
 8001b00:	0b3f      	lsrs	r7, r7, #12
 8001b02:	0d52      	lsrs	r2, r2, #21
 8001b04:	0fc9      	lsrs	r1, r1, #31
 8001b06:	0d5b      	lsrs	r3, r3, #21
 8001b08:	0fc0      	lsrs	r0, r0, #31
 8001b0a:	42aa      	cmp	r2, r5
 8001b0c:	d021      	beq.n	8001b52 <__gedf2+0x72>
 8001b0e:	42ab      	cmp	r3, r5
 8001b10:	d013      	beq.n	8001b3a <__gedf2+0x5a>
 8001b12:	2a00      	cmp	r2, #0
 8001b14:	d122      	bne.n	8001b5c <__gedf2+0x7c>
 8001b16:	433c      	orrs	r4, r7
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d102      	bne.n	8001b22 <__gedf2+0x42>
 8001b1c:	464d      	mov	r5, r9
 8001b1e:	432e      	orrs	r6, r5
 8001b20:	d022      	beq.n	8001b68 <__gedf2+0x88>
 8001b22:	2c00      	cmp	r4, #0
 8001b24:	d010      	beq.n	8001b48 <__gedf2+0x68>
 8001b26:	4281      	cmp	r1, r0
 8001b28:	d022      	beq.n	8001b70 <__gedf2+0x90>
 8001b2a:	2002      	movs	r0, #2
 8001b2c:	3901      	subs	r1, #1
 8001b2e:	4008      	ands	r0, r1
 8001b30:	3801      	subs	r0, #1
 8001b32:	bcc0      	pop	{r6, r7}
 8001b34:	46b9      	mov	r9, r7
 8001b36:	46b0      	mov	r8, r6
 8001b38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b3a:	464d      	mov	r5, r9
 8001b3c:	432e      	orrs	r6, r5
 8001b3e:	d129      	bne.n	8001b94 <__gedf2+0xb4>
 8001b40:	2a00      	cmp	r2, #0
 8001b42:	d1f0      	bne.n	8001b26 <__gedf2+0x46>
 8001b44:	433c      	orrs	r4, r7
 8001b46:	d1ee      	bne.n	8001b26 <__gedf2+0x46>
 8001b48:	2800      	cmp	r0, #0
 8001b4a:	d1f2      	bne.n	8001b32 <__gedf2+0x52>
 8001b4c:	2001      	movs	r0, #1
 8001b4e:	4240      	negs	r0, r0
 8001b50:	e7ef      	b.n	8001b32 <__gedf2+0x52>
 8001b52:	003d      	movs	r5, r7
 8001b54:	4325      	orrs	r5, r4
 8001b56:	d11d      	bne.n	8001b94 <__gedf2+0xb4>
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d0ee      	beq.n	8001b3a <__gedf2+0x5a>
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d1e2      	bne.n	8001b26 <__gedf2+0x46>
 8001b60:	464c      	mov	r4, r9
 8001b62:	4326      	orrs	r6, r4
 8001b64:	d1df      	bne.n	8001b26 <__gedf2+0x46>
 8001b66:	e7e0      	b.n	8001b2a <__gedf2+0x4a>
 8001b68:	2000      	movs	r0, #0
 8001b6a:	2c00      	cmp	r4, #0
 8001b6c:	d0e1      	beq.n	8001b32 <__gedf2+0x52>
 8001b6e:	e7dc      	b.n	8001b2a <__gedf2+0x4a>
 8001b70:	429a      	cmp	r2, r3
 8001b72:	dc0a      	bgt.n	8001b8a <__gedf2+0xaa>
 8001b74:	dbe8      	blt.n	8001b48 <__gedf2+0x68>
 8001b76:	454f      	cmp	r7, r9
 8001b78:	d8d7      	bhi.n	8001b2a <__gedf2+0x4a>
 8001b7a:	d00e      	beq.n	8001b9a <__gedf2+0xba>
 8001b7c:	2000      	movs	r0, #0
 8001b7e:	454f      	cmp	r7, r9
 8001b80:	d2d7      	bcs.n	8001b32 <__gedf2+0x52>
 8001b82:	2900      	cmp	r1, #0
 8001b84:	d0e2      	beq.n	8001b4c <__gedf2+0x6c>
 8001b86:	0008      	movs	r0, r1
 8001b88:	e7d3      	b.n	8001b32 <__gedf2+0x52>
 8001b8a:	4243      	negs	r3, r0
 8001b8c:	4158      	adcs	r0, r3
 8001b8e:	0040      	lsls	r0, r0, #1
 8001b90:	3801      	subs	r0, #1
 8001b92:	e7ce      	b.n	8001b32 <__gedf2+0x52>
 8001b94:	2002      	movs	r0, #2
 8001b96:	4240      	negs	r0, r0
 8001b98:	e7cb      	b.n	8001b32 <__gedf2+0x52>
 8001b9a:	45c4      	cmp	ip, r8
 8001b9c:	d8c5      	bhi.n	8001b2a <__gedf2+0x4a>
 8001b9e:	2000      	movs	r0, #0
 8001ba0:	45c4      	cmp	ip, r8
 8001ba2:	d2c6      	bcs.n	8001b32 <__gedf2+0x52>
 8001ba4:	e7ed      	b.n	8001b82 <__gedf2+0xa2>
 8001ba6:	46c0      	nop			; (mov r8, r8)
 8001ba8:	000007ff 	.word	0x000007ff

08001bac <__ledf2>:
 8001bac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bae:	4647      	mov	r7, r8
 8001bb0:	46ce      	mov	lr, r9
 8001bb2:	0004      	movs	r4, r0
 8001bb4:	0018      	movs	r0, r3
 8001bb6:	0016      	movs	r6, r2
 8001bb8:	031b      	lsls	r3, r3, #12
 8001bba:	0b1b      	lsrs	r3, r3, #12
 8001bbc:	4d2c      	ldr	r5, [pc, #176]	; (8001c70 <__ledf2+0xc4>)
 8001bbe:	004a      	lsls	r2, r1, #1
 8001bc0:	4699      	mov	r9, r3
 8001bc2:	b580      	push	{r7, lr}
 8001bc4:	0043      	lsls	r3, r0, #1
 8001bc6:	030f      	lsls	r7, r1, #12
 8001bc8:	46a4      	mov	ip, r4
 8001bca:	46b0      	mov	r8, r6
 8001bcc:	0b3f      	lsrs	r7, r7, #12
 8001bce:	0d52      	lsrs	r2, r2, #21
 8001bd0:	0fc9      	lsrs	r1, r1, #31
 8001bd2:	0d5b      	lsrs	r3, r3, #21
 8001bd4:	0fc0      	lsrs	r0, r0, #31
 8001bd6:	42aa      	cmp	r2, r5
 8001bd8:	d00d      	beq.n	8001bf6 <__ledf2+0x4a>
 8001bda:	42ab      	cmp	r3, r5
 8001bdc:	d010      	beq.n	8001c00 <__ledf2+0x54>
 8001bde:	2a00      	cmp	r2, #0
 8001be0:	d127      	bne.n	8001c32 <__ledf2+0x86>
 8001be2:	433c      	orrs	r4, r7
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d111      	bne.n	8001c0c <__ledf2+0x60>
 8001be8:	464d      	mov	r5, r9
 8001bea:	432e      	orrs	r6, r5
 8001bec:	d10e      	bne.n	8001c0c <__ledf2+0x60>
 8001bee:	2000      	movs	r0, #0
 8001bf0:	2c00      	cmp	r4, #0
 8001bf2:	d015      	beq.n	8001c20 <__ledf2+0x74>
 8001bf4:	e00e      	b.n	8001c14 <__ledf2+0x68>
 8001bf6:	003d      	movs	r5, r7
 8001bf8:	4325      	orrs	r5, r4
 8001bfa:	d110      	bne.n	8001c1e <__ledf2+0x72>
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d118      	bne.n	8001c32 <__ledf2+0x86>
 8001c00:	464d      	mov	r5, r9
 8001c02:	432e      	orrs	r6, r5
 8001c04:	d10b      	bne.n	8001c1e <__ledf2+0x72>
 8001c06:	2a00      	cmp	r2, #0
 8001c08:	d102      	bne.n	8001c10 <__ledf2+0x64>
 8001c0a:	433c      	orrs	r4, r7
 8001c0c:	2c00      	cmp	r4, #0
 8001c0e:	d00b      	beq.n	8001c28 <__ledf2+0x7c>
 8001c10:	4281      	cmp	r1, r0
 8001c12:	d014      	beq.n	8001c3e <__ledf2+0x92>
 8001c14:	2002      	movs	r0, #2
 8001c16:	3901      	subs	r1, #1
 8001c18:	4008      	ands	r0, r1
 8001c1a:	3801      	subs	r0, #1
 8001c1c:	e000      	b.n	8001c20 <__ledf2+0x74>
 8001c1e:	2002      	movs	r0, #2
 8001c20:	bcc0      	pop	{r6, r7}
 8001c22:	46b9      	mov	r9, r7
 8001c24:	46b0      	mov	r8, r6
 8001c26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c28:	2800      	cmp	r0, #0
 8001c2a:	d1f9      	bne.n	8001c20 <__ledf2+0x74>
 8001c2c:	2001      	movs	r0, #1
 8001c2e:	4240      	negs	r0, r0
 8001c30:	e7f6      	b.n	8001c20 <__ledf2+0x74>
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d1ec      	bne.n	8001c10 <__ledf2+0x64>
 8001c36:	464c      	mov	r4, r9
 8001c38:	4326      	orrs	r6, r4
 8001c3a:	d1e9      	bne.n	8001c10 <__ledf2+0x64>
 8001c3c:	e7ea      	b.n	8001c14 <__ledf2+0x68>
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	dd04      	ble.n	8001c4c <__ledf2+0xa0>
 8001c42:	4243      	negs	r3, r0
 8001c44:	4158      	adcs	r0, r3
 8001c46:	0040      	lsls	r0, r0, #1
 8001c48:	3801      	subs	r0, #1
 8001c4a:	e7e9      	b.n	8001c20 <__ledf2+0x74>
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	dbeb      	blt.n	8001c28 <__ledf2+0x7c>
 8001c50:	454f      	cmp	r7, r9
 8001c52:	d8df      	bhi.n	8001c14 <__ledf2+0x68>
 8001c54:	d006      	beq.n	8001c64 <__ledf2+0xb8>
 8001c56:	2000      	movs	r0, #0
 8001c58:	454f      	cmp	r7, r9
 8001c5a:	d2e1      	bcs.n	8001c20 <__ledf2+0x74>
 8001c5c:	2900      	cmp	r1, #0
 8001c5e:	d0e5      	beq.n	8001c2c <__ledf2+0x80>
 8001c60:	0008      	movs	r0, r1
 8001c62:	e7dd      	b.n	8001c20 <__ledf2+0x74>
 8001c64:	45c4      	cmp	ip, r8
 8001c66:	d8d5      	bhi.n	8001c14 <__ledf2+0x68>
 8001c68:	2000      	movs	r0, #0
 8001c6a:	45c4      	cmp	ip, r8
 8001c6c:	d2d8      	bcs.n	8001c20 <__ledf2+0x74>
 8001c6e:	e7f5      	b.n	8001c5c <__ledf2+0xb0>
 8001c70:	000007ff 	.word	0x000007ff

08001c74 <__aeabi_dmul>:
 8001c74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c76:	4645      	mov	r5, r8
 8001c78:	46de      	mov	lr, fp
 8001c7a:	4657      	mov	r7, sl
 8001c7c:	464e      	mov	r6, r9
 8001c7e:	b5e0      	push	{r5, r6, r7, lr}
 8001c80:	001f      	movs	r7, r3
 8001c82:	030b      	lsls	r3, r1, #12
 8001c84:	0b1b      	lsrs	r3, r3, #12
 8001c86:	469b      	mov	fp, r3
 8001c88:	004d      	lsls	r5, r1, #1
 8001c8a:	0fcb      	lsrs	r3, r1, #31
 8001c8c:	0004      	movs	r4, r0
 8001c8e:	4691      	mov	r9, r2
 8001c90:	4698      	mov	r8, r3
 8001c92:	b087      	sub	sp, #28
 8001c94:	0d6d      	lsrs	r5, r5, #21
 8001c96:	d100      	bne.n	8001c9a <__aeabi_dmul+0x26>
 8001c98:	e1cd      	b.n	8002036 <__aeabi_dmul+0x3c2>
 8001c9a:	4bce      	ldr	r3, [pc, #824]	; (8001fd4 <__aeabi_dmul+0x360>)
 8001c9c:	429d      	cmp	r5, r3
 8001c9e:	d100      	bne.n	8001ca2 <__aeabi_dmul+0x2e>
 8001ca0:	e1e9      	b.n	8002076 <__aeabi_dmul+0x402>
 8001ca2:	465a      	mov	r2, fp
 8001ca4:	0f43      	lsrs	r3, r0, #29
 8001ca6:	00d2      	lsls	r2, r2, #3
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	2280      	movs	r2, #128	; 0x80
 8001cac:	0412      	lsls	r2, r2, #16
 8001cae:	431a      	orrs	r2, r3
 8001cb0:	00c3      	lsls	r3, r0, #3
 8001cb2:	469a      	mov	sl, r3
 8001cb4:	4bc8      	ldr	r3, [pc, #800]	; (8001fd8 <__aeabi_dmul+0x364>)
 8001cb6:	4693      	mov	fp, r2
 8001cb8:	469c      	mov	ip, r3
 8001cba:	2300      	movs	r3, #0
 8001cbc:	2600      	movs	r6, #0
 8001cbe:	4465      	add	r5, ip
 8001cc0:	9300      	str	r3, [sp, #0]
 8001cc2:	033c      	lsls	r4, r7, #12
 8001cc4:	007b      	lsls	r3, r7, #1
 8001cc6:	4648      	mov	r0, r9
 8001cc8:	0b24      	lsrs	r4, r4, #12
 8001cca:	0d5b      	lsrs	r3, r3, #21
 8001ccc:	0fff      	lsrs	r7, r7, #31
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d100      	bne.n	8001cd4 <__aeabi_dmul+0x60>
 8001cd2:	e189      	b.n	8001fe8 <__aeabi_dmul+0x374>
 8001cd4:	4abf      	ldr	r2, [pc, #764]	; (8001fd4 <__aeabi_dmul+0x360>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d019      	beq.n	8001d0e <__aeabi_dmul+0x9a>
 8001cda:	0f42      	lsrs	r2, r0, #29
 8001cdc:	00e4      	lsls	r4, r4, #3
 8001cde:	4322      	orrs	r2, r4
 8001ce0:	2480      	movs	r4, #128	; 0x80
 8001ce2:	0424      	lsls	r4, r4, #16
 8001ce4:	4314      	orrs	r4, r2
 8001ce6:	4abc      	ldr	r2, [pc, #752]	; (8001fd8 <__aeabi_dmul+0x364>)
 8001ce8:	2100      	movs	r1, #0
 8001cea:	4694      	mov	ip, r2
 8001cec:	4642      	mov	r2, r8
 8001cee:	4463      	add	r3, ip
 8001cf0:	195b      	adds	r3, r3, r5
 8001cf2:	9301      	str	r3, [sp, #4]
 8001cf4:	9b01      	ldr	r3, [sp, #4]
 8001cf6:	407a      	eors	r2, r7
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	00c0      	lsls	r0, r0, #3
 8001cfc:	b2d2      	uxtb	r2, r2
 8001cfe:	9302      	str	r3, [sp, #8]
 8001d00:	2e0a      	cmp	r6, #10
 8001d02:	dd1c      	ble.n	8001d3e <__aeabi_dmul+0xca>
 8001d04:	003a      	movs	r2, r7
 8001d06:	2e0b      	cmp	r6, #11
 8001d08:	d05e      	beq.n	8001dc8 <__aeabi_dmul+0x154>
 8001d0a:	4647      	mov	r7, r8
 8001d0c:	e056      	b.n	8001dbc <__aeabi_dmul+0x148>
 8001d0e:	4649      	mov	r1, r9
 8001d10:	4bb0      	ldr	r3, [pc, #704]	; (8001fd4 <__aeabi_dmul+0x360>)
 8001d12:	4321      	orrs	r1, r4
 8001d14:	18eb      	adds	r3, r5, r3
 8001d16:	9301      	str	r3, [sp, #4]
 8001d18:	2900      	cmp	r1, #0
 8001d1a:	d12a      	bne.n	8001d72 <__aeabi_dmul+0xfe>
 8001d1c:	2080      	movs	r0, #128	; 0x80
 8001d1e:	2202      	movs	r2, #2
 8001d20:	0100      	lsls	r0, r0, #4
 8001d22:	002b      	movs	r3, r5
 8001d24:	4684      	mov	ip, r0
 8001d26:	4316      	orrs	r6, r2
 8001d28:	4642      	mov	r2, r8
 8001d2a:	4463      	add	r3, ip
 8001d2c:	407a      	eors	r2, r7
 8001d2e:	b2d2      	uxtb	r2, r2
 8001d30:	9302      	str	r3, [sp, #8]
 8001d32:	2e0a      	cmp	r6, #10
 8001d34:	dd00      	ble.n	8001d38 <__aeabi_dmul+0xc4>
 8001d36:	e231      	b.n	800219c <__aeabi_dmul+0x528>
 8001d38:	2000      	movs	r0, #0
 8001d3a:	2400      	movs	r4, #0
 8001d3c:	2102      	movs	r1, #2
 8001d3e:	2e02      	cmp	r6, #2
 8001d40:	dc26      	bgt.n	8001d90 <__aeabi_dmul+0x11c>
 8001d42:	3e01      	subs	r6, #1
 8001d44:	2e01      	cmp	r6, #1
 8001d46:	d852      	bhi.n	8001dee <__aeabi_dmul+0x17a>
 8001d48:	2902      	cmp	r1, #2
 8001d4a:	d04c      	beq.n	8001de6 <__aeabi_dmul+0x172>
 8001d4c:	2901      	cmp	r1, #1
 8001d4e:	d000      	beq.n	8001d52 <__aeabi_dmul+0xde>
 8001d50:	e118      	b.n	8001f84 <__aeabi_dmul+0x310>
 8001d52:	2300      	movs	r3, #0
 8001d54:	2400      	movs	r4, #0
 8001d56:	2500      	movs	r5, #0
 8001d58:	051b      	lsls	r3, r3, #20
 8001d5a:	4323      	orrs	r3, r4
 8001d5c:	07d2      	lsls	r2, r2, #31
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	0028      	movs	r0, r5
 8001d62:	0019      	movs	r1, r3
 8001d64:	b007      	add	sp, #28
 8001d66:	bcf0      	pop	{r4, r5, r6, r7}
 8001d68:	46bb      	mov	fp, r7
 8001d6a:	46b2      	mov	sl, r6
 8001d6c:	46a9      	mov	r9, r5
 8001d6e:	46a0      	mov	r8, r4
 8001d70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d72:	2180      	movs	r1, #128	; 0x80
 8001d74:	2203      	movs	r2, #3
 8001d76:	0109      	lsls	r1, r1, #4
 8001d78:	002b      	movs	r3, r5
 8001d7a:	468c      	mov	ip, r1
 8001d7c:	4316      	orrs	r6, r2
 8001d7e:	4642      	mov	r2, r8
 8001d80:	4463      	add	r3, ip
 8001d82:	407a      	eors	r2, r7
 8001d84:	b2d2      	uxtb	r2, r2
 8001d86:	9302      	str	r3, [sp, #8]
 8001d88:	2e0a      	cmp	r6, #10
 8001d8a:	dd00      	ble.n	8001d8e <__aeabi_dmul+0x11a>
 8001d8c:	e228      	b.n	80021e0 <__aeabi_dmul+0x56c>
 8001d8e:	2103      	movs	r1, #3
 8001d90:	2501      	movs	r5, #1
 8001d92:	40b5      	lsls	r5, r6
 8001d94:	46ac      	mov	ip, r5
 8001d96:	26a6      	movs	r6, #166	; 0xa6
 8001d98:	4663      	mov	r3, ip
 8001d9a:	00f6      	lsls	r6, r6, #3
 8001d9c:	4035      	ands	r5, r6
 8001d9e:	4233      	tst	r3, r6
 8001da0:	d10b      	bne.n	8001dba <__aeabi_dmul+0x146>
 8001da2:	2690      	movs	r6, #144	; 0x90
 8001da4:	00b6      	lsls	r6, r6, #2
 8001da6:	4233      	tst	r3, r6
 8001da8:	d118      	bne.n	8001ddc <__aeabi_dmul+0x168>
 8001daa:	3eb9      	subs	r6, #185	; 0xb9
 8001dac:	3eff      	subs	r6, #255	; 0xff
 8001dae:	421e      	tst	r6, r3
 8001db0:	d01d      	beq.n	8001dee <__aeabi_dmul+0x17a>
 8001db2:	46a3      	mov	fp, r4
 8001db4:	4682      	mov	sl, r0
 8001db6:	9100      	str	r1, [sp, #0]
 8001db8:	e000      	b.n	8001dbc <__aeabi_dmul+0x148>
 8001dba:	0017      	movs	r7, r2
 8001dbc:	9900      	ldr	r1, [sp, #0]
 8001dbe:	003a      	movs	r2, r7
 8001dc0:	2902      	cmp	r1, #2
 8001dc2:	d010      	beq.n	8001de6 <__aeabi_dmul+0x172>
 8001dc4:	465c      	mov	r4, fp
 8001dc6:	4650      	mov	r0, sl
 8001dc8:	2903      	cmp	r1, #3
 8001dca:	d1bf      	bne.n	8001d4c <__aeabi_dmul+0xd8>
 8001dcc:	2380      	movs	r3, #128	; 0x80
 8001dce:	031b      	lsls	r3, r3, #12
 8001dd0:	431c      	orrs	r4, r3
 8001dd2:	0324      	lsls	r4, r4, #12
 8001dd4:	0005      	movs	r5, r0
 8001dd6:	4b7f      	ldr	r3, [pc, #508]	; (8001fd4 <__aeabi_dmul+0x360>)
 8001dd8:	0b24      	lsrs	r4, r4, #12
 8001dda:	e7bd      	b.n	8001d58 <__aeabi_dmul+0xe4>
 8001ddc:	2480      	movs	r4, #128	; 0x80
 8001dde:	2200      	movs	r2, #0
 8001de0:	4b7c      	ldr	r3, [pc, #496]	; (8001fd4 <__aeabi_dmul+0x360>)
 8001de2:	0324      	lsls	r4, r4, #12
 8001de4:	e7b8      	b.n	8001d58 <__aeabi_dmul+0xe4>
 8001de6:	2400      	movs	r4, #0
 8001de8:	2500      	movs	r5, #0
 8001dea:	4b7a      	ldr	r3, [pc, #488]	; (8001fd4 <__aeabi_dmul+0x360>)
 8001dec:	e7b4      	b.n	8001d58 <__aeabi_dmul+0xe4>
 8001dee:	4653      	mov	r3, sl
 8001df0:	041e      	lsls	r6, r3, #16
 8001df2:	0c36      	lsrs	r6, r6, #16
 8001df4:	0c1f      	lsrs	r7, r3, #16
 8001df6:	0033      	movs	r3, r6
 8001df8:	0c01      	lsrs	r1, r0, #16
 8001dfa:	0400      	lsls	r0, r0, #16
 8001dfc:	0c00      	lsrs	r0, r0, #16
 8001dfe:	4343      	muls	r3, r0
 8001e00:	4698      	mov	r8, r3
 8001e02:	0003      	movs	r3, r0
 8001e04:	437b      	muls	r3, r7
 8001e06:	4699      	mov	r9, r3
 8001e08:	0033      	movs	r3, r6
 8001e0a:	434b      	muls	r3, r1
 8001e0c:	469c      	mov	ip, r3
 8001e0e:	4643      	mov	r3, r8
 8001e10:	000d      	movs	r5, r1
 8001e12:	0c1b      	lsrs	r3, r3, #16
 8001e14:	469a      	mov	sl, r3
 8001e16:	437d      	muls	r5, r7
 8001e18:	44cc      	add	ip, r9
 8001e1a:	44d4      	add	ip, sl
 8001e1c:	9500      	str	r5, [sp, #0]
 8001e1e:	45e1      	cmp	r9, ip
 8001e20:	d904      	bls.n	8001e2c <__aeabi_dmul+0x1b8>
 8001e22:	2380      	movs	r3, #128	; 0x80
 8001e24:	025b      	lsls	r3, r3, #9
 8001e26:	4699      	mov	r9, r3
 8001e28:	444d      	add	r5, r9
 8001e2a:	9500      	str	r5, [sp, #0]
 8001e2c:	4663      	mov	r3, ip
 8001e2e:	0c1b      	lsrs	r3, r3, #16
 8001e30:	001d      	movs	r5, r3
 8001e32:	4663      	mov	r3, ip
 8001e34:	041b      	lsls	r3, r3, #16
 8001e36:	469c      	mov	ip, r3
 8001e38:	4643      	mov	r3, r8
 8001e3a:	041b      	lsls	r3, r3, #16
 8001e3c:	0c1b      	lsrs	r3, r3, #16
 8001e3e:	4698      	mov	r8, r3
 8001e40:	4663      	mov	r3, ip
 8001e42:	4443      	add	r3, r8
 8001e44:	9303      	str	r3, [sp, #12]
 8001e46:	0c23      	lsrs	r3, r4, #16
 8001e48:	4698      	mov	r8, r3
 8001e4a:	0033      	movs	r3, r6
 8001e4c:	0424      	lsls	r4, r4, #16
 8001e4e:	0c24      	lsrs	r4, r4, #16
 8001e50:	4363      	muls	r3, r4
 8001e52:	469c      	mov	ip, r3
 8001e54:	0023      	movs	r3, r4
 8001e56:	437b      	muls	r3, r7
 8001e58:	4699      	mov	r9, r3
 8001e5a:	4643      	mov	r3, r8
 8001e5c:	435e      	muls	r6, r3
 8001e5e:	435f      	muls	r7, r3
 8001e60:	444e      	add	r6, r9
 8001e62:	4663      	mov	r3, ip
 8001e64:	46b2      	mov	sl, r6
 8001e66:	0c1e      	lsrs	r6, r3, #16
 8001e68:	4456      	add	r6, sl
 8001e6a:	45b1      	cmp	r9, r6
 8001e6c:	d903      	bls.n	8001e76 <__aeabi_dmul+0x202>
 8001e6e:	2380      	movs	r3, #128	; 0x80
 8001e70:	025b      	lsls	r3, r3, #9
 8001e72:	4699      	mov	r9, r3
 8001e74:	444f      	add	r7, r9
 8001e76:	0c33      	lsrs	r3, r6, #16
 8001e78:	4699      	mov	r9, r3
 8001e7a:	003b      	movs	r3, r7
 8001e7c:	444b      	add	r3, r9
 8001e7e:	9305      	str	r3, [sp, #20]
 8001e80:	4663      	mov	r3, ip
 8001e82:	46ac      	mov	ip, r5
 8001e84:	041f      	lsls	r7, r3, #16
 8001e86:	0c3f      	lsrs	r7, r7, #16
 8001e88:	0436      	lsls	r6, r6, #16
 8001e8a:	19f6      	adds	r6, r6, r7
 8001e8c:	44b4      	add	ip, r6
 8001e8e:	4663      	mov	r3, ip
 8001e90:	9304      	str	r3, [sp, #16]
 8001e92:	465b      	mov	r3, fp
 8001e94:	0c1b      	lsrs	r3, r3, #16
 8001e96:	469c      	mov	ip, r3
 8001e98:	465b      	mov	r3, fp
 8001e9a:	041f      	lsls	r7, r3, #16
 8001e9c:	0c3f      	lsrs	r7, r7, #16
 8001e9e:	003b      	movs	r3, r7
 8001ea0:	4343      	muls	r3, r0
 8001ea2:	4699      	mov	r9, r3
 8001ea4:	4663      	mov	r3, ip
 8001ea6:	4343      	muls	r3, r0
 8001ea8:	469a      	mov	sl, r3
 8001eaa:	464b      	mov	r3, r9
 8001eac:	4660      	mov	r0, ip
 8001eae:	0c1b      	lsrs	r3, r3, #16
 8001eb0:	469b      	mov	fp, r3
 8001eb2:	4348      	muls	r0, r1
 8001eb4:	4379      	muls	r1, r7
 8001eb6:	4451      	add	r1, sl
 8001eb8:	4459      	add	r1, fp
 8001eba:	458a      	cmp	sl, r1
 8001ebc:	d903      	bls.n	8001ec6 <__aeabi_dmul+0x252>
 8001ebe:	2380      	movs	r3, #128	; 0x80
 8001ec0:	025b      	lsls	r3, r3, #9
 8001ec2:	469a      	mov	sl, r3
 8001ec4:	4450      	add	r0, sl
 8001ec6:	0c0b      	lsrs	r3, r1, #16
 8001ec8:	469a      	mov	sl, r3
 8001eca:	464b      	mov	r3, r9
 8001ecc:	041b      	lsls	r3, r3, #16
 8001ece:	0c1b      	lsrs	r3, r3, #16
 8001ed0:	4699      	mov	r9, r3
 8001ed2:	003b      	movs	r3, r7
 8001ed4:	4363      	muls	r3, r4
 8001ed6:	0409      	lsls	r1, r1, #16
 8001ed8:	4645      	mov	r5, r8
 8001eda:	4449      	add	r1, r9
 8001edc:	4699      	mov	r9, r3
 8001ede:	4663      	mov	r3, ip
 8001ee0:	435c      	muls	r4, r3
 8001ee2:	436b      	muls	r3, r5
 8001ee4:	469c      	mov	ip, r3
 8001ee6:	464b      	mov	r3, r9
 8001ee8:	0c1b      	lsrs	r3, r3, #16
 8001eea:	4698      	mov	r8, r3
 8001eec:	436f      	muls	r7, r5
 8001eee:	193f      	adds	r7, r7, r4
 8001ef0:	4447      	add	r7, r8
 8001ef2:	4450      	add	r0, sl
 8001ef4:	42bc      	cmp	r4, r7
 8001ef6:	d903      	bls.n	8001f00 <__aeabi_dmul+0x28c>
 8001ef8:	2380      	movs	r3, #128	; 0x80
 8001efa:	025b      	lsls	r3, r3, #9
 8001efc:	4698      	mov	r8, r3
 8001efe:	44c4      	add	ip, r8
 8001f00:	9b04      	ldr	r3, [sp, #16]
 8001f02:	9d00      	ldr	r5, [sp, #0]
 8001f04:	4698      	mov	r8, r3
 8001f06:	4445      	add	r5, r8
 8001f08:	42b5      	cmp	r5, r6
 8001f0a:	41b6      	sbcs	r6, r6
 8001f0c:	4273      	negs	r3, r6
 8001f0e:	4698      	mov	r8, r3
 8001f10:	464b      	mov	r3, r9
 8001f12:	041e      	lsls	r6, r3, #16
 8001f14:	9b05      	ldr	r3, [sp, #20]
 8001f16:	043c      	lsls	r4, r7, #16
 8001f18:	4699      	mov	r9, r3
 8001f1a:	0c36      	lsrs	r6, r6, #16
 8001f1c:	19a4      	adds	r4, r4, r6
 8001f1e:	444c      	add	r4, r9
 8001f20:	46a1      	mov	r9, r4
 8001f22:	4683      	mov	fp, r0
 8001f24:	186e      	adds	r6, r5, r1
 8001f26:	44c1      	add	r9, r8
 8001f28:	428e      	cmp	r6, r1
 8001f2a:	4189      	sbcs	r1, r1
 8001f2c:	44cb      	add	fp, r9
 8001f2e:	465d      	mov	r5, fp
 8001f30:	4249      	negs	r1, r1
 8001f32:	186d      	adds	r5, r5, r1
 8001f34:	429c      	cmp	r4, r3
 8001f36:	41a4      	sbcs	r4, r4
 8001f38:	45c1      	cmp	r9, r8
 8001f3a:	419b      	sbcs	r3, r3
 8001f3c:	4583      	cmp	fp, r0
 8001f3e:	4180      	sbcs	r0, r0
 8001f40:	428d      	cmp	r5, r1
 8001f42:	4189      	sbcs	r1, r1
 8001f44:	425b      	negs	r3, r3
 8001f46:	4264      	negs	r4, r4
 8001f48:	431c      	orrs	r4, r3
 8001f4a:	4240      	negs	r0, r0
 8001f4c:	9b03      	ldr	r3, [sp, #12]
 8001f4e:	4249      	negs	r1, r1
 8001f50:	4301      	orrs	r1, r0
 8001f52:	0270      	lsls	r0, r6, #9
 8001f54:	0c3f      	lsrs	r7, r7, #16
 8001f56:	4318      	orrs	r0, r3
 8001f58:	19e4      	adds	r4, r4, r7
 8001f5a:	1e47      	subs	r7, r0, #1
 8001f5c:	41b8      	sbcs	r0, r7
 8001f5e:	1864      	adds	r4, r4, r1
 8001f60:	4464      	add	r4, ip
 8001f62:	0df6      	lsrs	r6, r6, #23
 8001f64:	0261      	lsls	r1, r4, #9
 8001f66:	4330      	orrs	r0, r6
 8001f68:	0dec      	lsrs	r4, r5, #23
 8001f6a:	026e      	lsls	r6, r5, #9
 8001f6c:	430c      	orrs	r4, r1
 8001f6e:	4330      	orrs	r0, r6
 8001f70:	01c9      	lsls	r1, r1, #7
 8001f72:	d400      	bmi.n	8001f76 <__aeabi_dmul+0x302>
 8001f74:	e0f1      	b.n	800215a <__aeabi_dmul+0x4e6>
 8001f76:	2101      	movs	r1, #1
 8001f78:	0843      	lsrs	r3, r0, #1
 8001f7a:	4001      	ands	r1, r0
 8001f7c:	430b      	orrs	r3, r1
 8001f7e:	07e0      	lsls	r0, r4, #31
 8001f80:	4318      	orrs	r0, r3
 8001f82:	0864      	lsrs	r4, r4, #1
 8001f84:	4915      	ldr	r1, [pc, #84]	; (8001fdc <__aeabi_dmul+0x368>)
 8001f86:	9b02      	ldr	r3, [sp, #8]
 8001f88:	468c      	mov	ip, r1
 8001f8a:	4463      	add	r3, ip
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	dc00      	bgt.n	8001f92 <__aeabi_dmul+0x31e>
 8001f90:	e097      	b.n	80020c2 <__aeabi_dmul+0x44e>
 8001f92:	0741      	lsls	r1, r0, #29
 8001f94:	d009      	beq.n	8001faa <__aeabi_dmul+0x336>
 8001f96:	210f      	movs	r1, #15
 8001f98:	4001      	ands	r1, r0
 8001f9a:	2904      	cmp	r1, #4
 8001f9c:	d005      	beq.n	8001faa <__aeabi_dmul+0x336>
 8001f9e:	1d01      	adds	r1, r0, #4
 8001fa0:	4281      	cmp	r1, r0
 8001fa2:	4180      	sbcs	r0, r0
 8001fa4:	4240      	negs	r0, r0
 8001fa6:	1824      	adds	r4, r4, r0
 8001fa8:	0008      	movs	r0, r1
 8001faa:	01e1      	lsls	r1, r4, #7
 8001fac:	d506      	bpl.n	8001fbc <__aeabi_dmul+0x348>
 8001fae:	2180      	movs	r1, #128	; 0x80
 8001fb0:	00c9      	lsls	r1, r1, #3
 8001fb2:	468c      	mov	ip, r1
 8001fb4:	4b0a      	ldr	r3, [pc, #40]	; (8001fe0 <__aeabi_dmul+0x36c>)
 8001fb6:	401c      	ands	r4, r3
 8001fb8:	9b02      	ldr	r3, [sp, #8]
 8001fba:	4463      	add	r3, ip
 8001fbc:	4909      	ldr	r1, [pc, #36]	; (8001fe4 <__aeabi_dmul+0x370>)
 8001fbe:	428b      	cmp	r3, r1
 8001fc0:	dd00      	ble.n	8001fc4 <__aeabi_dmul+0x350>
 8001fc2:	e710      	b.n	8001de6 <__aeabi_dmul+0x172>
 8001fc4:	0761      	lsls	r1, r4, #29
 8001fc6:	08c5      	lsrs	r5, r0, #3
 8001fc8:	0264      	lsls	r4, r4, #9
 8001fca:	055b      	lsls	r3, r3, #21
 8001fcc:	430d      	orrs	r5, r1
 8001fce:	0b24      	lsrs	r4, r4, #12
 8001fd0:	0d5b      	lsrs	r3, r3, #21
 8001fd2:	e6c1      	b.n	8001d58 <__aeabi_dmul+0xe4>
 8001fd4:	000007ff 	.word	0x000007ff
 8001fd8:	fffffc01 	.word	0xfffffc01
 8001fdc:	000003ff 	.word	0x000003ff
 8001fe0:	feffffff 	.word	0xfeffffff
 8001fe4:	000007fe 	.word	0x000007fe
 8001fe8:	464b      	mov	r3, r9
 8001fea:	4323      	orrs	r3, r4
 8001fec:	d059      	beq.n	80020a2 <__aeabi_dmul+0x42e>
 8001fee:	2c00      	cmp	r4, #0
 8001ff0:	d100      	bne.n	8001ff4 <__aeabi_dmul+0x380>
 8001ff2:	e0a3      	b.n	800213c <__aeabi_dmul+0x4c8>
 8001ff4:	0020      	movs	r0, r4
 8001ff6:	f000 fdf9 	bl	8002bec <__clzsi2>
 8001ffa:	0001      	movs	r1, r0
 8001ffc:	0003      	movs	r3, r0
 8001ffe:	390b      	subs	r1, #11
 8002000:	221d      	movs	r2, #29
 8002002:	1a52      	subs	r2, r2, r1
 8002004:	4649      	mov	r1, r9
 8002006:	0018      	movs	r0, r3
 8002008:	40d1      	lsrs	r1, r2
 800200a:	464a      	mov	r2, r9
 800200c:	3808      	subs	r0, #8
 800200e:	4082      	lsls	r2, r0
 8002010:	4084      	lsls	r4, r0
 8002012:	0010      	movs	r0, r2
 8002014:	430c      	orrs	r4, r1
 8002016:	4a74      	ldr	r2, [pc, #464]	; (80021e8 <__aeabi_dmul+0x574>)
 8002018:	1aeb      	subs	r3, r5, r3
 800201a:	4694      	mov	ip, r2
 800201c:	4642      	mov	r2, r8
 800201e:	4463      	add	r3, ip
 8002020:	9301      	str	r3, [sp, #4]
 8002022:	9b01      	ldr	r3, [sp, #4]
 8002024:	407a      	eors	r2, r7
 8002026:	3301      	adds	r3, #1
 8002028:	2100      	movs	r1, #0
 800202a:	b2d2      	uxtb	r2, r2
 800202c:	9302      	str	r3, [sp, #8]
 800202e:	2e0a      	cmp	r6, #10
 8002030:	dd00      	ble.n	8002034 <__aeabi_dmul+0x3c0>
 8002032:	e667      	b.n	8001d04 <__aeabi_dmul+0x90>
 8002034:	e683      	b.n	8001d3e <__aeabi_dmul+0xca>
 8002036:	465b      	mov	r3, fp
 8002038:	4303      	orrs	r3, r0
 800203a:	469a      	mov	sl, r3
 800203c:	d02a      	beq.n	8002094 <__aeabi_dmul+0x420>
 800203e:	465b      	mov	r3, fp
 8002040:	2b00      	cmp	r3, #0
 8002042:	d06d      	beq.n	8002120 <__aeabi_dmul+0x4ac>
 8002044:	4658      	mov	r0, fp
 8002046:	f000 fdd1 	bl	8002bec <__clzsi2>
 800204a:	0001      	movs	r1, r0
 800204c:	0003      	movs	r3, r0
 800204e:	390b      	subs	r1, #11
 8002050:	221d      	movs	r2, #29
 8002052:	1a52      	subs	r2, r2, r1
 8002054:	0021      	movs	r1, r4
 8002056:	0018      	movs	r0, r3
 8002058:	465d      	mov	r5, fp
 800205a:	40d1      	lsrs	r1, r2
 800205c:	3808      	subs	r0, #8
 800205e:	4085      	lsls	r5, r0
 8002060:	000a      	movs	r2, r1
 8002062:	4084      	lsls	r4, r0
 8002064:	432a      	orrs	r2, r5
 8002066:	4693      	mov	fp, r2
 8002068:	46a2      	mov	sl, r4
 800206a:	4d5f      	ldr	r5, [pc, #380]	; (80021e8 <__aeabi_dmul+0x574>)
 800206c:	2600      	movs	r6, #0
 800206e:	1aed      	subs	r5, r5, r3
 8002070:	2300      	movs	r3, #0
 8002072:	9300      	str	r3, [sp, #0]
 8002074:	e625      	b.n	8001cc2 <__aeabi_dmul+0x4e>
 8002076:	465b      	mov	r3, fp
 8002078:	4303      	orrs	r3, r0
 800207a:	469a      	mov	sl, r3
 800207c:	d105      	bne.n	800208a <__aeabi_dmul+0x416>
 800207e:	2300      	movs	r3, #0
 8002080:	469b      	mov	fp, r3
 8002082:	3302      	adds	r3, #2
 8002084:	2608      	movs	r6, #8
 8002086:	9300      	str	r3, [sp, #0]
 8002088:	e61b      	b.n	8001cc2 <__aeabi_dmul+0x4e>
 800208a:	2303      	movs	r3, #3
 800208c:	4682      	mov	sl, r0
 800208e:	260c      	movs	r6, #12
 8002090:	9300      	str	r3, [sp, #0]
 8002092:	e616      	b.n	8001cc2 <__aeabi_dmul+0x4e>
 8002094:	2300      	movs	r3, #0
 8002096:	469b      	mov	fp, r3
 8002098:	3301      	adds	r3, #1
 800209a:	2604      	movs	r6, #4
 800209c:	2500      	movs	r5, #0
 800209e:	9300      	str	r3, [sp, #0]
 80020a0:	e60f      	b.n	8001cc2 <__aeabi_dmul+0x4e>
 80020a2:	4642      	mov	r2, r8
 80020a4:	3301      	adds	r3, #1
 80020a6:	9501      	str	r5, [sp, #4]
 80020a8:	431e      	orrs	r6, r3
 80020aa:	9b01      	ldr	r3, [sp, #4]
 80020ac:	407a      	eors	r2, r7
 80020ae:	3301      	adds	r3, #1
 80020b0:	2400      	movs	r4, #0
 80020b2:	2000      	movs	r0, #0
 80020b4:	2101      	movs	r1, #1
 80020b6:	b2d2      	uxtb	r2, r2
 80020b8:	9302      	str	r3, [sp, #8]
 80020ba:	2e0a      	cmp	r6, #10
 80020bc:	dd00      	ble.n	80020c0 <__aeabi_dmul+0x44c>
 80020be:	e621      	b.n	8001d04 <__aeabi_dmul+0x90>
 80020c0:	e63d      	b.n	8001d3e <__aeabi_dmul+0xca>
 80020c2:	2101      	movs	r1, #1
 80020c4:	1ac9      	subs	r1, r1, r3
 80020c6:	2938      	cmp	r1, #56	; 0x38
 80020c8:	dd00      	ble.n	80020cc <__aeabi_dmul+0x458>
 80020ca:	e642      	b.n	8001d52 <__aeabi_dmul+0xde>
 80020cc:	291f      	cmp	r1, #31
 80020ce:	dd47      	ble.n	8002160 <__aeabi_dmul+0x4ec>
 80020d0:	261f      	movs	r6, #31
 80020d2:	0025      	movs	r5, r4
 80020d4:	4276      	negs	r6, r6
 80020d6:	1af3      	subs	r3, r6, r3
 80020d8:	40dd      	lsrs	r5, r3
 80020da:	002b      	movs	r3, r5
 80020dc:	2920      	cmp	r1, #32
 80020de:	d005      	beq.n	80020ec <__aeabi_dmul+0x478>
 80020e0:	4942      	ldr	r1, [pc, #264]	; (80021ec <__aeabi_dmul+0x578>)
 80020e2:	9d02      	ldr	r5, [sp, #8]
 80020e4:	468c      	mov	ip, r1
 80020e6:	4465      	add	r5, ip
 80020e8:	40ac      	lsls	r4, r5
 80020ea:	4320      	orrs	r0, r4
 80020ec:	1e41      	subs	r1, r0, #1
 80020ee:	4188      	sbcs	r0, r1
 80020f0:	4318      	orrs	r0, r3
 80020f2:	2307      	movs	r3, #7
 80020f4:	001d      	movs	r5, r3
 80020f6:	2400      	movs	r4, #0
 80020f8:	4005      	ands	r5, r0
 80020fa:	4203      	tst	r3, r0
 80020fc:	d04a      	beq.n	8002194 <__aeabi_dmul+0x520>
 80020fe:	230f      	movs	r3, #15
 8002100:	2400      	movs	r4, #0
 8002102:	4003      	ands	r3, r0
 8002104:	2b04      	cmp	r3, #4
 8002106:	d042      	beq.n	800218e <__aeabi_dmul+0x51a>
 8002108:	1d03      	adds	r3, r0, #4
 800210a:	4283      	cmp	r3, r0
 800210c:	4180      	sbcs	r0, r0
 800210e:	4240      	negs	r0, r0
 8002110:	1824      	adds	r4, r4, r0
 8002112:	0018      	movs	r0, r3
 8002114:	0223      	lsls	r3, r4, #8
 8002116:	d53a      	bpl.n	800218e <__aeabi_dmul+0x51a>
 8002118:	2301      	movs	r3, #1
 800211a:	2400      	movs	r4, #0
 800211c:	2500      	movs	r5, #0
 800211e:	e61b      	b.n	8001d58 <__aeabi_dmul+0xe4>
 8002120:	f000 fd64 	bl	8002bec <__clzsi2>
 8002124:	0001      	movs	r1, r0
 8002126:	0003      	movs	r3, r0
 8002128:	3115      	adds	r1, #21
 800212a:	3320      	adds	r3, #32
 800212c:	291c      	cmp	r1, #28
 800212e:	dd8f      	ble.n	8002050 <__aeabi_dmul+0x3dc>
 8002130:	3808      	subs	r0, #8
 8002132:	2200      	movs	r2, #0
 8002134:	4084      	lsls	r4, r0
 8002136:	4692      	mov	sl, r2
 8002138:	46a3      	mov	fp, r4
 800213a:	e796      	b.n	800206a <__aeabi_dmul+0x3f6>
 800213c:	f000 fd56 	bl	8002bec <__clzsi2>
 8002140:	0001      	movs	r1, r0
 8002142:	0003      	movs	r3, r0
 8002144:	3115      	adds	r1, #21
 8002146:	3320      	adds	r3, #32
 8002148:	291c      	cmp	r1, #28
 800214a:	dc00      	bgt.n	800214e <__aeabi_dmul+0x4da>
 800214c:	e758      	b.n	8002000 <__aeabi_dmul+0x38c>
 800214e:	0002      	movs	r2, r0
 8002150:	464c      	mov	r4, r9
 8002152:	3a08      	subs	r2, #8
 8002154:	2000      	movs	r0, #0
 8002156:	4094      	lsls	r4, r2
 8002158:	e75d      	b.n	8002016 <__aeabi_dmul+0x3a2>
 800215a:	9b01      	ldr	r3, [sp, #4]
 800215c:	9302      	str	r3, [sp, #8]
 800215e:	e711      	b.n	8001f84 <__aeabi_dmul+0x310>
 8002160:	4b23      	ldr	r3, [pc, #140]	; (80021f0 <__aeabi_dmul+0x57c>)
 8002162:	0026      	movs	r6, r4
 8002164:	469c      	mov	ip, r3
 8002166:	0003      	movs	r3, r0
 8002168:	9d02      	ldr	r5, [sp, #8]
 800216a:	40cb      	lsrs	r3, r1
 800216c:	4465      	add	r5, ip
 800216e:	40ae      	lsls	r6, r5
 8002170:	431e      	orrs	r6, r3
 8002172:	0003      	movs	r3, r0
 8002174:	40ab      	lsls	r3, r5
 8002176:	1e58      	subs	r0, r3, #1
 8002178:	4183      	sbcs	r3, r0
 800217a:	0030      	movs	r0, r6
 800217c:	4318      	orrs	r0, r3
 800217e:	40cc      	lsrs	r4, r1
 8002180:	0743      	lsls	r3, r0, #29
 8002182:	d0c7      	beq.n	8002114 <__aeabi_dmul+0x4a0>
 8002184:	230f      	movs	r3, #15
 8002186:	4003      	ands	r3, r0
 8002188:	2b04      	cmp	r3, #4
 800218a:	d1bd      	bne.n	8002108 <__aeabi_dmul+0x494>
 800218c:	e7c2      	b.n	8002114 <__aeabi_dmul+0x4a0>
 800218e:	0765      	lsls	r5, r4, #29
 8002190:	0264      	lsls	r4, r4, #9
 8002192:	0b24      	lsrs	r4, r4, #12
 8002194:	08c0      	lsrs	r0, r0, #3
 8002196:	2300      	movs	r3, #0
 8002198:	4305      	orrs	r5, r0
 800219a:	e5dd      	b.n	8001d58 <__aeabi_dmul+0xe4>
 800219c:	2500      	movs	r5, #0
 800219e:	2302      	movs	r3, #2
 80021a0:	2e0f      	cmp	r6, #15
 80021a2:	d10c      	bne.n	80021be <__aeabi_dmul+0x54a>
 80021a4:	2480      	movs	r4, #128	; 0x80
 80021a6:	465b      	mov	r3, fp
 80021a8:	0324      	lsls	r4, r4, #12
 80021aa:	4223      	tst	r3, r4
 80021ac:	d00e      	beq.n	80021cc <__aeabi_dmul+0x558>
 80021ae:	4221      	tst	r1, r4
 80021b0:	d10c      	bne.n	80021cc <__aeabi_dmul+0x558>
 80021b2:	430c      	orrs	r4, r1
 80021b4:	0324      	lsls	r4, r4, #12
 80021b6:	003a      	movs	r2, r7
 80021b8:	4b0e      	ldr	r3, [pc, #56]	; (80021f4 <__aeabi_dmul+0x580>)
 80021ba:	0b24      	lsrs	r4, r4, #12
 80021bc:	e5cc      	b.n	8001d58 <__aeabi_dmul+0xe4>
 80021be:	2e0b      	cmp	r6, #11
 80021c0:	d000      	beq.n	80021c4 <__aeabi_dmul+0x550>
 80021c2:	e5a2      	b.n	8001d0a <__aeabi_dmul+0x96>
 80021c4:	468b      	mov	fp, r1
 80021c6:	46aa      	mov	sl, r5
 80021c8:	9300      	str	r3, [sp, #0]
 80021ca:	e5f7      	b.n	8001dbc <__aeabi_dmul+0x148>
 80021cc:	2480      	movs	r4, #128	; 0x80
 80021ce:	465b      	mov	r3, fp
 80021d0:	0324      	lsls	r4, r4, #12
 80021d2:	431c      	orrs	r4, r3
 80021d4:	0324      	lsls	r4, r4, #12
 80021d6:	4642      	mov	r2, r8
 80021d8:	4655      	mov	r5, sl
 80021da:	4b06      	ldr	r3, [pc, #24]	; (80021f4 <__aeabi_dmul+0x580>)
 80021dc:	0b24      	lsrs	r4, r4, #12
 80021de:	e5bb      	b.n	8001d58 <__aeabi_dmul+0xe4>
 80021e0:	464d      	mov	r5, r9
 80021e2:	0021      	movs	r1, r4
 80021e4:	2303      	movs	r3, #3
 80021e6:	e7db      	b.n	80021a0 <__aeabi_dmul+0x52c>
 80021e8:	fffffc0d 	.word	0xfffffc0d
 80021ec:	0000043e 	.word	0x0000043e
 80021f0:	0000041e 	.word	0x0000041e
 80021f4:	000007ff 	.word	0x000007ff

080021f8 <__aeabi_dsub>:
 80021f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021fa:	4657      	mov	r7, sl
 80021fc:	464e      	mov	r6, r9
 80021fe:	4645      	mov	r5, r8
 8002200:	46de      	mov	lr, fp
 8002202:	b5e0      	push	{r5, r6, r7, lr}
 8002204:	000d      	movs	r5, r1
 8002206:	0004      	movs	r4, r0
 8002208:	0019      	movs	r1, r3
 800220a:	0010      	movs	r0, r2
 800220c:	032b      	lsls	r3, r5, #12
 800220e:	0a5b      	lsrs	r3, r3, #9
 8002210:	0f62      	lsrs	r2, r4, #29
 8002212:	431a      	orrs	r2, r3
 8002214:	00e3      	lsls	r3, r4, #3
 8002216:	030c      	lsls	r4, r1, #12
 8002218:	0a64      	lsrs	r4, r4, #9
 800221a:	0f47      	lsrs	r7, r0, #29
 800221c:	4327      	orrs	r7, r4
 800221e:	4cd0      	ldr	r4, [pc, #832]	; (8002560 <__aeabi_dsub+0x368>)
 8002220:	006e      	lsls	r6, r5, #1
 8002222:	4691      	mov	r9, r2
 8002224:	b083      	sub	sp, #12
 8002226:	004a      	lsls	r2, r1, #1
 8002228:	00c0      	lsls	r0, r0, #3
 800222a:	4698      	mov	r8, r3
 800222c:	46a2      	mov	sl, r4
 800222e:	0d76      	lsrs	r6, r6, #21
 8002230:	0fed      	lsrs	r5, r5, #31
 8002232:	0d52      	lsrs	r2, r2, #21
 8002234:	0fc9      	lsrs	r1, r1, #31
 8002236:	9001      	str	r0, [sp, #4]
 8002238:	42a2      	cmp	r2, r4
 800223a:	d100      	bne.n	800223e <__aeabi_dsub+0x46>
 800223c:	e0b9      	b.n	80023b2 <__aeabi_dsub+0x1ba>
 800223e:	2401      	movs	r4, #1
 8002240:	4061      	eors	r1, r4
 8002242:	468b      	mov	fp, r1
 8002244:	428d      	cmp	r5, r1
 8002246:	d100      	bne.n	800224a <__aeabi_dsub+0x52>
 8002248:	e08d      	b.n	8002366 <__aeabi_dsub+0x16e>
 800224a:	1ab4      	subs	r4, r6, r2
 800224c:	46a4      	mov	ip, r4
 800224e:	2c00      	cmp	r4, #0
 8002250:	dc00      	bgt.n	8002254 <__aeabi_dsub+0x5c>
 8002252:	e0b7      	b.n	80023c4 <__aeabi_dsub+0x1cc>
 8002254:	2a00      	cmp	r2, #0
 8002256:	d100      	bne.n	800225a <__aeabi_dsub+0x62>
 8002258:	e0cb      	b.n	80023f2 <__aeabi_dsub+0x1fa>
 800225a:	4ac1      	ldr	r2, [pc, #772]	; (8002560 <__aeabi_dsub+0x368>)
 800225c:	4296      	cmp	r6, r2
 800225e:	d100      	bne.n	8002262 <__aeabi_dsub+0x6a>
 8002260:	e186      	b.n	8002570 <__aeabi_dsub+0x378>
 8002262:	2280      	movs	r2, #128	; 0x80
 8002264:	0412      	lsls	r2, r2, #16
 8002266:	4317      	orrs	r7, r2
 8002268:	4662      	mov	r2, ip
 800226a:	2a38      	cmp	r2, #56	; 0x38
 800226c:	dd00      	ble.n	8002270 <__aeabi_dsub+0x78>
 800226e:	e1a4      	b.n	80025ba <__aeabi_dsub+0x3c2>
 8002270:	2a1f      	cmp	r2, #31
 8002272:	dd00      	ble.n	8002276 <__aeabi_dsub+0x7e>
 8002274:	e21d      	b.n	80026b2 <__aeabi_dsub+0x4ba>
 8002276:	4661      	mov	r1, ip
 8002278:	2220      	movs	r2, #32
 800227a:	003c      	movs	r4, r7
 800227c:	1a52      	subs	r2, r2, r1
 800227e:	0001      	movs	r1, r0
 8002280:	4090      	lsls	r0, r2
 8002282:	4094      	lsls	r4, r2
 8002284:	1e42      	subs	r2, r0, #1
 8002286:	4190      	sbcs	r0, r2
 8002288:	4662      	mov	r2, ip
 800228a:	46a0      	mov	r8, r4
 800228c:	4664      	mov	r4, ip
 800228e:	40d7      	lsrs	r7, r2
 8002290:	464a      	mov	r2, r9
 8002292:	40e1      	lsrs	r1, r4
 8002294:	4644      	mov	r4, r8
 8002296:	1bd2      	subs	r2, r2, r7
 8002298:	4691      	mov	r9, r2
 800229a:	430c      	orrs	r4, r1
 800229c:	4304      	orrs	r4, r0
 800229e:	1b1c      	subs	r4, r3, r4
 80022a0:	42a3      	cmp	r3, r4
 80022a2:	4192      	sbcs	r2, r2
 80022a4:	464b      	mov	r3, r9
 80022a6:	4252      	negs	r2, r2
 80022a8:	1a9b      	subs	r3, r3, r2
 80022aa:	469a      	mov	sl, r3
 80022ac:	4653      	mov	r3, sl
 80022ae:	021b      	lsls	r3, r3, #8
 80022b0:	d400      	bmi.n	80022b4 <__aeabi_dsub+0xbc>
 80022b2:	e12b      	b.n	800250c <__aeabi_dsub+0x314>
 80022b4:	4653      	mov	r3, sl
 80022b6:	025a      	lsls	r2, r3, #9
 80022b8:	0a53      	lsrs	r3, r2, #9
 80022ba:	469a      	mov	sl, r3
 80022bc:	4653      	mov	r3, sl
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d100      	bne.n	80022c4 <__aeabi_dsub+0xcc>
 80022c2:	e166      	b.n	8002592 <__aeabi_dsub+0x39a>
 80022c4:	4650      	mov	r0, sl
 80022c6:	f000 fc91 	bl	8002bec <__clzsi2>
 80022ca:	0003      	movs	r3, r0
 80022cc:	3b08      	subs	r3, #8
 80022ce:	2220      	movs	r2, #32
 80022d0:	0020      	movs	r0, r4
 80022d2:	1ad2      	subs	r2, r2, r3
 80022d4:	4651      	mov	r1, sl
 80022d6:	40d0      	lsrs	r0, r2
 80022d8:	4099      	lsls	r1, r3
 80022da:	0002      	movs	r2, r0
 80022dc:	409c      	lsls	r4, r3
 80022de:	430a      	orrs	r2, r1
 80022e0:	429e      	cmp	r6, r3
 80022e2:	dd00      	ble.n	80022e6 <__aeabi_dsub+0xee>
 80022e4:	e164      	b.n	80025b0 <__aeabi_dsub+0x3b8>
 80022e6:	1b9b      	subs	r3, r3, r6
 80022e8:	1c59      	adds	r1, r3, #1
 80022ea:	291f      	cmp	r1, #31
 80022ec:	dd00      	ble.n	80022f0 <__aeabi_dsub+0xf8>
 80022ee:	e0fe      	b.n	80024ee <__aeabi_dsub+0x2f6>
 80022f0:	2320      	movs	r3, #32
 80022f2:	0010      	movs	r0, r2
 80022f4:	0026      	movs	r6, r4
 80022f6:	1a5b      	subs	r3, r3, r1
 80022f8:	409c      	lsls	r4, r3
 80022fa:	4098      	lsls	r0, r3
 80022fc:	40ce      	lsrs	r6, r1
 80022fe:	40ca      	lsrs	r2, r1
 8002300:	1e63      	subs	r3, r4, #1
 8002302:	419c      	sbcs	r4, r3
 8002304:	4330      	orrs	r0, r6
 8002306:	4692      	mov	sl, r2
 8002308:	2600      	movs	r6, #0
 800230a:	4304      	orrs	r4, r0
 800230c:	0763      	lsls	r3, r4, #29
 800230e:	d009      	beq.n	8002324 <__aeabi_dsub+0x12c>
 8002310:	230f      	movs	r3, #15
 8002312:	4023      	ands	r3, r4
 8002314:	2b04      	cmp	r3, #4
 8002316:	d005      	beq.n	8002324 <__aeabi_dsub+0x12c>
 8002318:	1d23      	adds	r3, r4, #4
 800231a:	42a3      	cmp	r3, r4
 800231c:	41a4      	sbcs	r4, r4
 800231e:	4264      	negs	r4, r4
 8002320:	44a2      	add	sl, r4
 8002322:	001c      	movs	r4, r3
 8002324:	4653      	mov	r3, sl
 8002326:	021b      	lsls	r3, r3, #8
 8002328:	d400      	bmi.n	800232c <__aeabi_dsub+0x134>
 800232a:	e0f2      	b.n	8002512 <__aeabi_dsub+0x31a>
 800232c:	4b8c      	ldr	r3, [pc, #560]	; (8002560 <__aeabi_dsub+0x368>)
 800232e:	3601      	adds	r6, #1
 8002330:	429e      	cmp	r6, r3
 8002332:	d100      	bne.n	8002336 <__aeabi_dsub+0x13e>
 8002334:	e10f      	b.n	8002556 <__aeabi_dsub+0x35e>
 8002336:	4653      	mov	r3, sl
 8002338:	498a      	ldr	r1, [pc, #552]	; (8002564 <__aeabi_dsub+0x36c>)
 800233a:	08e4      	lsrs	r4, r4, #3
 800233c:	400b      	ands	r3, r1
 800233e:	0019      	movs	r1, r3
 8002340:	075b      	lsls	r3, r3, #29
 8002342:	4323      	orrs	r3, r4
 8002344:	0572      	lsls	r2, r6, #21
 8002346:	024c      	lsls	r4, r1, #9
 8002348:	0b24      	lsrs	r4, r4, #12
 800234a:	0d52      	lsrs	r2, r2, #21
 800234c:	0512      	lsls	r2, r2, #20
 800234e:	4322      	orrs	r2, r4
 8002350:	07ed      	lsls	r5, r5, #31
 8002352:	432a      	orrs	r2, r5
 8002354:	0018      	movs	r0, r3
 8002356:	0011      	movs	r1, r2
 8002358:	b003      	add	sp, #12
 800235a:	bcf0      	pop	{r4, r5, r6, r7}
 800235c:	46bb      	mov	fp, r7
 800235e:	46b2      	mov	sl, r6
 8002360:	46a9      	mov	r9, r5
 8002362:	46a0      	mov	r8, r4
 8002364:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002366:	1ab4      	subs	r4, r6, r2
 8002368:	46a4      	mov	ip, r4
 800236a:	2c00      	cmp	r4, #0
 800236c:	dd59      	ble.n	8002422 <__aeabi_dsub+0x22a>
 800236e:	2a00      	cmp	r2, #0
 8002370:	d100      	bne.n	8002374 <__aeabi_dsub+0x17c>
 8002372:	e0b0      	b.n	80024d6 <__aeabi_dsub+0x2de>
 8002374:	4556      	cmp	r6, sl
 8002376:	d100      	bne.n	800237a <__aeabi_dsub+0x182>
 8002378:	e0fa      	b.n	8002570 <__aeabi_dsub+0x378>
 800237a:	2280      	movs	r2, #128	; 0x80
 800237c:	0412      	lsls	r2, r2, #16
 800237e:	4317      	orrs	r7, r2
 8002380:	4662      	mov	r2, ip
 8002382:	2a38      	cmp	r2, #56	; 0x38
 8002384:	dd00      	ble.n	8002388 <__aeabi_dsub+0x190>
 8002386:	e0d4      	b.n	8002532 <__aeabi_dsub+0x33a>
 8002388:	2a1f      	cmp	r2, #31
 800238a:	dc00      	bgt.n	800238e <__aeabi_dsub+0x196>
 800238c:	e1c0      	b.n	8002710 <__aeabi_dsub+0x518>
 800238e:	0039      	movs	r1, r7
 8002390:	3a20      	subs	r2, #32
 8002392:	40d1      	lsrs	r1, r2
 8002394:	4662      	mov	r2, ip
 8002396:	2a20      	cmp	r2, #32
 8002398:	d006      	beq.n	80023a8 <__aeabi_dsub+0x1b0>
 800239a:	4664      	mov	r4, ip
 800239c:	2240      	movs	r2, #64	; 0x40
 800239e:	1b12      	subs	r2, r2, r4
 80023a0:	003c      	movs	r4, r7
 80023a2:	4094      	lsls	r4, r2
 80023a4:	4304      	orrs	r4, r0
 80023a6:	9401      	str	r4, [sp, #4]
 80023a8:	9c01      	ldr	r4, [sp, #4]
 80023aa:	1e62      	subs	r2, r4, #1
 80023ac:	4194      	sbcs	r4, r2
 80023ae:	430c      	orrs	r4, r1
 80023b0:	e0c3      	b.n	800253a <__aeabi_dsub+0x342>
 80023b2:	003c      	movs	r4, r7
 80023b4:	4304      	orrs	r4, r0
 80023b6:	d02b      	beq.n	8002410 <__aeabi_dsub+0x218>
 80023b8:	468b      	mov	fp, r1
 80023ba:	428d      	cmp	r5, r1
 80023bc:	d02e      	beq.n	800241c <__aeabi_dsub+0x224>
 80023be:	4c6a      	ldr	r4, [pc, #424]	; (8002568 <__aeabi_dsub+0x370>)
 80023c0:	46a4      	mov	ip, r4
 80023c2:	44b4      	add	ip, r6
 80023c4:	4664      	mov	r4, ip
 80023c6:	2c00      	cmp	r4, #0
 80023c8:	d05f      	beq.n	800248a <__aeabi_dsub+0x292>
 80023ca:	1b94      	subs	r4, r2, r6
 80023cc:	46a4      	mov	ip, r4
 80023ce:	2e00      	cmp	r6, #0
 80023d0:	d000      	beq.n	80023d4 <__aeabi_dsub+0x1dc>
 80023d2:	e120      	b.n	8002616 <__aeabi_dsub+0x41e>
 80023d4:	464c      	mov	r4, r9
 80023d6:	431c      	orrs	r4, r3
 80023d8:	d100      	bne.n	80023dc <__aeabi_dsub+0x1e4>
 80023da:	e1c7      	b.n	800276c <__aeabi_dsub+0x574>
 80023dc:	4661      	mov	r1, ip
 80023de:	1e4c      	subs	r4, r1, #1
 80023e0:	2901      	cmp	r1, #1
 80023e2:	d100      	bne.n	80023e6 <__aeabi_dsub+0x1ee>
 80023e4:	e223      	b.n	800282e <__aeabi_dsub+0x636>
 80023e6:	4d5e      	ldr	r5, [pc, #376]	; (8002560 <__aeabi_dsub+0x368>)
 80023e8:	45ac      	cmp	ip, r5
 80023ea:	d100      	bne.n	80023ee <__aeabi_dsub+0x1f6>
 80023ec:	e1d8      	b.n	80027a0 <__aeabi_dsub+0x5a8>
 80023ee:	46a4      	mov	ip, r4
 80023f0:	e11a      	b.n	8002628 <__aeabi_dsub+0x430>
 80023f2:	003a      	movs	r2, r7
 80023f4:	4302      	orrs	r2, r0
 80023f6:	d100      	bne.n	80023fa <__aeabi_dsub+0x202>
 80023f8:	e0e4      	b.n	80025c4 <__aeabi_dsub+0x3cc>
 80023fa:	0022      	movs	r2, r4
 80023fc:	3a01      	subs	r2, #1
 80023fe:	2c01      	cmp	r4, #1
 8002400:	d100      	bne.n	8002404 <__aeabi_dsub+0x20c>
 8002402:	e1c3      	b.n	800278c <__aeabi_dsub+0x594>
 8002404:	4956      	ldr	r1, [pc, #344]	; (8002560 <__aeabi_dsub+0x368>)
 8002406:	428c      	cmp	r4, r1
 8002408:	d100      	bne.n	800240c <__aeabi_dsub+0x214>
 800240a:	e0b1      	b.n	8002570 <__aeabi_dsub+0x378>
 800240c:	4694      	mov	ip, r2
 800240e:	e72b      	b.n	8002268 <__aeabi_dsub+0x70>
 8002410:	2401      	movs	r4, #1
 8002412:	4061      	eors	r1, r4
 8002414:	468b      	mov	fp, r1
 8002416:	428d      	cmp	r5, r1
 8002418:	d000      	beq.n	800241c <__aeabi_dsub+0x224>
 800241a:	e716      	b.n	800224a <__aeabi_dsub+0x52>
 800241c:	4952      	ldr	r1, [pc, #328]	; (8002568 <__aeabi_dsub+0x370>)
 800241e:	468c      	mov	ip, r1
 8002420:	44b4      	add	ip, r6
 8002422:	4664      	mov	r4, ip
 8002424:	2c00      	cmp	r4, #0
 8002426:	d100      	bne.n	800242a <__aeabi_dsub+0x232>
 8002428:	e0d3      	b.n	80025d2 <__aeabi_dsub+0x3da>
 800242a:	1b91      	subs	r1, r2, r6
 800242c:	468c      	mov	ip, r1
 800242e:	2e00      	cmp	r6, #0
 8002430:	d100      	bne.n	8002434 <__aeabi_dsub+0x23c>
 8002432:	e15e      	b.n	80026f2 <__aeabi_dsub+0x4fa>
 8002434:	494a      	ldr	r1, [pc, #296]	; (8002560 <__aeabi_dsub+0x368>)
 8002436:	428a      	cmp	r2, r1
 8002438:	d100      	bne.n	800243c <__aeabi_dsub+0x244>
 800243a:	e1be      	b.n	80027ba <__aeabi_dsub+0x5c2>
 800243c:	2180      	movs	r1, #128	; 0x80
 800243e:	464c      	mov	r4, r9
 8002440:	0409      	lsls	r1, r1, #16
 8002442:	430c      	orrs	r4, r1
 8002444:	46a1      	mov	r9, r4
 8002446:	4661      	mov	r1, ip
 8002448:	2938      	cmp	r1, #56	; 0x38
 800244a:	dd00      	ble.n	800244e <__aeabi_dsub+0x256>
 800244c:	e1ba      	b.n	80027c4 <__aeabi_dsub+0x5cc>
 800244e:	291f      	cmp	r1, #31
 8002450:	dd00      	ble.n	8002454 <__aeabi_dsub+0x25c>
 8002452:	e227      	b.n	80028a4 <__aeabi_dsub+0x6ac>
 8002454:	2420      	movs	r4, #32
 8002456:	1a64      	subs	r4, r4, r1
 8002458:	4649      	mov	r1, r9
 800245a:	40a1      	lsls	r1, r4
 800245c:	001e      	movs	r6, r3
 800245e:	4688      	mov	r8, r1
 8002460:	4661      	mov	r1, ip
 8002462:	40a3      	lsls	r3, r4
 8002464:	40ce      	lsrs	r6, r1
 8002466:	4641      	mov	r1, r8
 8002468:	1e5c      	subs	r4, r3, #1
 800246a:	41a3      	sbcs	r3, r4
 800246c:	4331      	orrs	r1, r6
 800246e:	4319      	orrs	r1, r3
 8002470:	000c      	movs	r4, r1
 8002472:	4663      	mov	r3, ip
 8002474:	4649      	mov	r1, r9
 8002476:	40d9      	lsrs	r1, r3
 8002478:	187f      	adds	r7, r7, r1
 800247a:	1824      	adds	r4, r4, r0
 800247c:	4284      	cmp	r4, r0
 800247e:	419b      	sbcs	r3, r3
 8002480:	425b      	negs	r3, r3
 8002482:	469a      	mov	sl, r3
 8002484:	0016      	movs	r6, r2
 8002486:	44ba      	add	sl, r7
 8002488:	e05d      	b.n	8002546 <__aeabi_dsub+0x34e>
 800248a:	4c38      	ldr	r4, [pc, #224]	; (800256c <__aeabi_dsub+0x374>)
 800248c:	1c72      	adds	r2, r6, #1
 800248e:	4222      	tst	r2, r4
 8002490:	d000      	beq.n	8002494 <__aeabi_dsub+0x29c>
 8002492:	e0df      	b.n	8002654 <__aeabi_dsub+0x45c>
 8002494:	464a      	mov	r2, r9
 8002496:	431a      	orrs	r2, r3
 8002498:	2e00      	cmp	r6, #0
 800249a:	d000      	beq.n	800249e <__aeabi_dsub+0x2a6>
 800249c:	e15c      	b.n	8002758 <__aeabi_dsub+0x560>
 800249e:	2a00      	cmp	r2, #0
 80024a0:	d100      	bne.n	80024a4 <__aeabi_dsub+0x2ac>
 80024a2:	e1cf      	b.n	8002844 <__aeabi_dsub+0x64c>
 80024a4:	003a      	movs	r2, r7
 80024a6:	4302      	orrs	r2, r0
 80024a8:	d100      	bne.n	80024ac <__aeabi_dsub+0x2b4>
 80024aa:	e17f      	b.n	80027ac <__aeabi_dsub+0x5b4>
 80024ac:	1a1c      	subs	r4, r3, r0
 80024ae:	464a      	mov	r2, r9
 80024b0:	42a3      	cmp	r3, r4
 80024b2:	4189      	sbcs	r1, r1
 80024b4:	1bd2      	subs	r2, r2, r7
 80024b6:	4249      	negs	r1, r1
 80024b8:	1a52      	subs	r2, r2, r1
 80024ba:	4692      	mov	sl, r2
 80024bc:	0212      	lsls	r2, r2, #8
 80024be:	d400      	bmi.n	80024c2 <__aeabi_dsub+0x2ca>
 80024c0:	e20a      	b.n	80028d8 <__aeabi_dsub+0x6e0>
 80024c2:	1ac4      	subs	r4, r0, r3
 80024c4:	42a0      	cmp	r0, r4
 80024c6:	4180      	sbcs	r0, r0
 80024c8:	464b      	mov	r3, r9
 80024ca:	4240      	negs	r0, r0
 80024cc:	1aff      	subs	r7, r7, r3
 80024ce:	1a3b      	subs	r3, r7, r0
 80024d0:	469a      	mov	sl, r3
 80024d2:	465d      	mov	r5, fp
 80024d4:	e71a      	b.n	800230c <__aeabi_dsub+0x114>
 80024d6:	003a      	movs	r2, r7
 80024d8:	4302      	orrs	r2, r0
 80024da:	d073      	beq.n	80025c4 <__aeabi_dsub+0x3cc>
 80024dc:	0022      	movs	r2, r4
 80024de:	3a01      	subs	r2, #1
 80024e0:	2c01      	cmp	r4, #1
 80024e2:	d100      	bne.n	80024e6 <__aeabi_dsub+0x2ee>
 80024e4:	e0cb      	b.n	800267e <__aeabi_dsub+0x486>
 80024e6:	4554      	cmp	r4, sl
 80024e8:	d042      	beq.n	8002570 <__aeabi_dsub+0x378>
 80024ea:	4694      	mov	ip, r2
 80024ec:	e748      	b.n	8002380 <__aeabi_dsub+0x188>
 80024ee:	0010      	movs	r0, r2
 80024f0:	3b1f      	subs	r3, #31
 80024f2:	40d8      	lsrs	r0, r3
 80024f4:	2920      	cmp	r1, #32
 80024f6:	d003      	beq.n	8002500 <__aeabi_dsub+0x308>
 80024f8:	2340      	movs	r3, #64	; 0x40
 80024fa:	1a5b      	subs	r3, r3, r1
 80024fc:	409a      	lsls	r2, r3
 80024fe:	4314      	orrs	r4, r2
 8002500:	1e63      	subs	r3, r4, #1
 8002502:	419c      	sbcs	r4, r3
 8002504:	2300      	movs	r3, #0
 8002506:	2600      	movs	r6, #0
 8002508:	469a      	mov	sl, r3
 800250a:	4304      	orrs	r4, r0
 800250c:	0763      	lsls	r3, r4, #29
 800250e:	d000      	beq.n	8002512 <__aeabi_dsub+0x31a>
 8002510:	e6fe      	b.n	8002310 <__aeabi_dsub+0x118>
 8002512:	4652      	mov	r2, sl
 8002514:	08e3      	lsrs	r3, r4, #3
 8002516:	0752      	lsls	r2, r2, #29
 8002518:	4313      	orrs	r3, r2
 800251a:	4652      	mov	r2, sl
 800251c:	46b4      	mov	ip, r6
 800251e:	08d2      	lsrs	r2, r2, #3
 8002520:	490f      	ldr	r1, [pc, #60]	; (8002560 <__aeabi_dsub+0x368>)
 8002522:	458c      	cmp	ip, r1
 8002524:	d02a      	beq.n	800257c <__aeabi_dsub+0x384>
 8002526:	0312      	lsls	r2, r2, #12
 8002528:	0b14      	lsrs	r4, r2, #12
 800252a:	4662      	mov	r2, ip
 800252c:	0552      	lsls	r2, r2, #21
 800252e:	0d52      	lsrs	r2, r2, #21
 8002530:	e70c      	b.n	800234c <__aeabi_dsub+0x154>
 8002532:	003c      	movs	r4, r7
 8002534:	4304      	orrs	r4, r0
 8002536:	1e62      	subs	r2, r4, #1
 8002538:	4194      	sbcs	r4, r2
 800253a:	18e4      	adds	r4, r4, r3
 800253c:	429c      	cmp	r4, r3
 800253e:	4192      	sbcs	r2, r2
 8002540:	4252      	negs	r2, r2
 8002542:	444a      	add	r2, r9
 8002544:	4692      	mov	sl, r2
 8002546:	4653      	mov	r3, sl
 8002548:	021b      	lsls	r3, r3, #8
 800254a:	d5df      	bpl.n	800250c <__aeabi_dsub+0x314>
 800254c:	4b04      	ldr	r3, [pc, #16]	; (8002560 <__aeabi_dsub+0x368>)
 800254e:	3601      	adds	r6, #1
 8002550:	429e      	cmp	r6, r3
 8002552:	d000      	beq.n	8002556 <__aeabi_dsub+0x35e>
 8002554:	e0a0      	b.n	8002698 <__aeabi_dsub+0x4a0>
 8002556:	0032      	movs	r2, r6
 8002558:	2400      	movs	r4, #0
 800255a:	2300      	movs	r3, #0
 800255c:	e6f6      	b.n	800234c <__aeabi_dsub+0x154>
 800255e:	46c0      	nop			; (mov r8, r8)
 8002560:	000007ff 	.word	0x000007ff
 8002564:	ff7fffff 	.word	0xff7fffff
 8002568:	fffff801 	.word	0xfffff801
 800256c:	000007fe 	.word	0x000007fe
 8002570:	08db      	lsrs	r3, r3, #3
 8002572:	464a      	mov	r2, r9
 8002574:	0752      	lsls	r2, r2, #29
 8002576:	4313      	orrs	r3, r2
 8002578:	464a      	mov	r2, r9
 800257a:	08d2      	lsrs	r2, r2, #3
 800257c:	0019      	movs	r1, r3
 800257e:	4311      	orrs	r1, r2
 8002580:	d100      	bne.n	8002584 <__aeabi_dsub+0x38c>
 8002582:	e1b5      	b.n	80028f0 <__aeabi_dsub+0x6f8>
 8002584:	2480      	movs	r4, #128	; 0x80
 8002586:	0324      	lsls	r4, r4, #12
 8002588:	4314      	orrs	r4, r2
 800258a:	0324      	lsls	r4, r4, #12
 800258c:	4ad5      	ldr	r2, [pc, #852]	; (80028e4 <__aeabi_dsub+0x6ec>)
 800258e:	0b24      	lsrs	r4, r4, #12
 8002590:	e6dc      	b.n	800234c <__aeabi_dsub+0x154>
 8002592:	0020      	movs	r0, r4
 8002594:	f000 fb2a 	bl	8002bec <__clzsi2>
 8002598:	0003      	movs	r3, r0
 800259a:	3318      	adds	r3, #24
 800259c:	2b1f      	cmp	r3, #31
 800259e:	dc00      	bgt.n	80025a2 <__aeabi_dsub+0x3aa>
 80025a0:	e695      	b.n	80022ce <__aeabi_dsub+0xd6>
 80025a2:	0022      	movs	r2, r4
 80025a4:	3808      	subs	r0, #8
 80025a6:	4082      	lsls	r2, r0
 80025a8:	2400      	movs	r4, #0
 80025aa:	429e      	cmp	r6, r3
 80025ac:	dc00      	bgt.n	80025b0 <__aeabi_dsub+0x3b8>
 80025ae:	e69a      	b.n	80022e6 <__aeabi_dsub+0xee>
 80025b0:	1af6      	subs	r6, r6, r3
 80025b2:	4bcd      	ldr	r3, [pc, #820]	; (80028e8 <__aeabi_dsub+0x6f0>)
 80025b4:	401a      	ands	r2, r3
 80025b6:	4692      	mov	sl, r2
 80025b8:	e6a8      	b.n	800230c <__aeabi_dsub+0x114>
 80025ba:	003c      	movs	r4, r7
 80025bc:	4304      	orrs	r4, r0
 80025be:	1e62      	subs	r2, r4, #1
 80025c0:	4194      	sbcs	r4, r2
 80025c2:	e66c      	b.n	800229e <__aeabi_dsub+0xa6>
 80025c4:	464a      	mov	r2, r9
 80025c6:	08db      	lsrs	r3, r3, #3
 80025c8:	0752      	lsls	r2, r2, #29
 80025ca:	4313      	orrs	r3, r2
 80025cc:	464a      	mov	r2, r9
 80025ce:	08d2      	lsrs	r2, r2, #3
 80025d0:	e7a6      	b.n	8002520 <__aeabi_dsub+0x328>
 80025d2:	4cc6      	ldr	r4, [pc, #792]	; (80028ec <__aeabi_dsub+0x6f4>)
 80025d4:	1c72      	adds	r2, r6, #1
 80025d6:	4222      	tst	r2, r4
 80025d8:	d000      	beq.n	80025dc <__aeabi_dsub+0x3e4>
 80025da:	e0ac      	b.n	8002736 <__aeabi_dsub+0x53e>
 80025dc:	464a      	mov	r2, r9
 80025de:	431a      	orrs	r2, r3
 80025e0:	2e00      	cmp	r6, #0
 80025e2:	d000      	beq.n	80025e6 <__aeabi_dsub+0x3ee>
 80025e4:	e105      	b.n	80027f2 <__aeabi_dsub+0x5fa>
 80025e6:	2a00      	cmp	r2, #0
 80025e8:	d100      	bne.n	80025ec <__aeabi_dsub+0x3f4>
 80025ea:	e156      	b.n	800289a <__aeabi_dsub+0x6a2>
 80025ec:	003a      	movs	r2, r7
 80025ee:	4302      	orrs	r2, r0
 80025f0:	d100      	bne.n	80025f4 <__aeabi_dsub+0x3fc>
 80025f2:	e0db      	b.n	80027ac <__aeabi_dsub+0x5b4>
 80025f4:	181c      	adds	r4, r3, r0
 80025f6:	429c      	cmp	r4, r3
 80025f8:	419b      	sbcs	r3, r3
 80025fa:	444f      	add	r7, r9
 80025fc:	46ba      	mov	sl, r7
 80025fe:	425b      	negs	r3, r3
 8002600:	449a      	add	sl, r3
 8002602:	4653      	mov	r3, sl
 8002604:	021b      	lsls	r3, r3, #8
 8002606:	d400      	bmi.n	800260a <__aeabi_dsub+0x412>
 8002608:	e780      	b.n	800250c <__aeabi_dsub+0x314>
 800260a:	4652      	mov	r2, sl
 800260c:	4bb6      	ldr	r3, [pc, #728]	; (80028e8 <__aeabi_dsub+0x6f0>)
 800260e:	2601      	movs	r6, #1
 8002610:	401a      	ands	r2, r3
 8002612:	4692      	mov	sl, r2
 8002614:	e77a      	b.n	800250c <__aeabi_dsub+0x314>
 8002616:	4cb3      	ldr	r4, [pc, #716]	; (80028e4 <__aeabi_dsub+0x6ec>)
 8002618:	42a2      	cmp	r2, r4
 800261a:	d100      	bne.n	800261e <__aeabi_dsub+0x426>
 800261c:	e0c0      	b.n	80027a0 <__aeabi_dsub+0x5a8>
 800261e:	2480      	movs	r4, #128	; 0x80
 8002620:	464d      	mov	r5, r9
 8002622:	0424      	lsls	r4, r4, #16
 8002624:	4325      	orrs	r5, r4
 8002626:	46a9      	mov	r9, r5
 8002628:	4664      	mov	r4, ip
 800262a:	2c38      	cmp	r4, #56	; 0x38
 800262c:	dc53      	bgt.n	80026d6 <__aeabi_dsub+0x4de>
 800262e:	4661      	mov	r1, ip
 8002630:	2c1f      	cmp	r4, #31
 8002632:	dd00      	ble.n	8002636 <__aeabi_dsub+0x43e>
 8002634:	e0cd      	b.n	80027d2 <__aeabi_dsub+0x5da>
 8002636:	2520      	movs	r5, #32
 8002638:	001e      	movs	r6, r3
 800263a:	1b2d      	subs	r5, r5, r4
 800263c:	464c      	mov	r4, r9
 800263e:	40ab      	lsls	r3, r5
 8002640:	40ac      	lsls	r4, r5
 8002642:	40ce      	lsrs	r6, r1
 8002644:	1e5d      	subs	r5, r3, #1
 8002646:	41ab      	sbcs	r3, r5
 8002648:	4334      	orrs	r4, r6
 800264a:	4323      	orrs	r3, r4
 800264c:	464c      	mov	r4, r9
 800264e:	40cc      	lsrs	r4, r1
 8002650:	1b3f      	subs	r7, r7, r4
 8002652:	e045      	b.n	80026e0 <__aeabi_dsub+0x4e8>
 8002654:	464a      	mov	r2, r9
 8002656:	1a1c      	subs	r4, r3, r0
 8002658:	1bd1      	subs	r1, r2, r7
 800265a:	42a3      	cmp	r3, r4
 800265c:	4192      	sbcs	r2, r2
 800265e:	4252      	negs	r2, r2
 8002660:	4692      	mov	sl, r2
 8002662:	000a      	movs	r2, r1
 8002664:	4651      	mov	r1, sl
 8002666:	1a52      	subs	r2, r2, r1
 8002668:	4692      	mov	sl, r2
 800266a:	0212      	lsls	r2, r2, #8
 800266c:	d500      	bpl.n	8002670 <__aeabi_dsub+0x478>
 800266e:	e083      	b.n	8002778 <__aeabi_dsub+0x580>
 8002670:	4653      	mov	r3, sl
 8002672:	4323      	orrs	r3, r4
 8002674:	d000      	beq.n	8002678 <__aeabi_dsub+0x480>
 8002676:	e621      	b.n	80022bc <__aeabi_dsub+0xc4>
 8002678:	2200      	movs	r2, #0
 800267a:	2500      	movs	r5, #0
 800267c:	e753      	b.n	8002526 <__aeabi_dsub+0x32e>
 800267e:	181c      	adds	r4, r3, r0
 8002680:	429c      	cmp	r4, r3
 8002682:	419b      	sbcs	r3, r3
 8002684:	444f      	add	r7, r9
 8002686:	46ba      	mov	sl, r7
 8002688:	425b      	negs	r3, r3
 800268a:	449a      	add	sl, r3
 800268c:	4653      	mov	r3, sl
 800268e:	2601      	movs	r6, #1
 8002690:	021b      	lsls	r3, r3, #8
 8002692:	d400      	bmi.n	8002696 <__aeabi_dsub+0x49e>
 8002694:	e73a      	b.n	800250c <__aeabi_dsub+0x314>
 8002696:	2602      	movs	r6, #2
 8002698:	4652      	mov	r2, sl
 800269a:	4b93      	ldr	r3, [pc, #588]	; (80028e8 <__aeabi_dsub+0x6f0>)
 800269c:	2101      	movs	r1, #1
 800269e:	401a      	ands	r2, r3
 80026a0:	0013      	movs	r3, r2
 80026a2:	4021      	ands	r1, r4
 80026a4:	0862      	lsrs	r2, r4, #1
 80026a6:	430a      	orrs	r2, r1
 80026a8:	07dc      	lsls	r4, r3, #31
 80026aa:	085b      	lsrs	r3, r3, #1
 80026ac:	469a      	mov	sl, r3
 80026ae:	4314      	orrs	r4, r2
 80026b0:	e62c      	b.n	800230c <__aeabi_dsub+0x114>
 80026b2:	0039      	movs	r1, r7
 80026b4:	3a20      	subs	r2, #32
 80026b6:	40d1      	lsrs	r1, r2
 80026b8:	4662      	mov	r2, ip
 80026ba:	2a20      	cmp	r2, #32
 80026bc:	d006      	beq.n	80026cc <__aeabi_dsub+0x4d4>
 80026be:	4664      	mov	r4, ip
 80026c0:	2240      	movs	r2, #64	; 0x40
 80026c2:	1b12      	subs	r2, r2, r4
 80026c4:	003c      	movs	r4, r7
 80026c6:	4094      	lsls	r4, r2
 80026c8:	4304      	orrs	r4, r0
 80026ca:	9401      	str	r4, [sp, #4]
 80026cc:	9c01      	ldr	r4, [sp, #4]
 80026ce:	1e62      	subs	r2, r4, #1
 80026d0:	4194      	sbcs	r4, r2
 80026d2:	430c      	orrs	r4, r1
 80026d4:	e5e3      	b.n	800229e <__aeabi_dsub+0xa6>
 80026d6:	4649      	mov	r1, r9
 80026d8:	4319      	orrs	r1, r3
 80026da:	000b      	movs	r3, r1
 80026dc:	1e5c      	subs	r4, r3, #1
 80026de:	41a3      	sbcs	r3, r4
 80026e0:	1ac4      	subs	r4, r0, r3
 80026e2:	42a0      	cmp	r0, r4
 80026e4:	419b      	sbcs	r3, r3
 80026e6:	425b      	negs	r3, r3
 80026e8:	1afb      	subs	r3, r7, r3
 80026ea:	469a      	mov	sl, r3
 80026ec:	465d      	mov	r5, fp
 80026ee:	0016      	movs	r6, r2
 80026f0:	e5dc      	b.n	80022ac <__aeabi_dsub+0xb4>
 80026f2:	4649      	mov	r1, r9
 80026f4:	4319      	orrs	r1, r3
 80026f6:	d100      	bne.n	80026fa <__aeabi_dsub+0x502>
 80026f8:	e0ae      	b.n	8002858 <__aeabi_dsub+0x660>
 80026fa:	4661      	mov	r1, ip
 80026fc:	4664      	mov	r4, ip
 80026fe:	3901      	subs	r1, #1
 8002700:	2c01      	cmp	r4, #1
 8002702:	d100      	bne.n	8002706 <__aeabi_dsub+0x50e>
 8002704:	e0e0      	b.n	80028c8 <__aeabi_dsub+0x6d0>
 8002706:	4c77      	ldr	r4, [pc, #476]	; (80028e4 <__aeabi_dsub+0x6ec>)
 8002708:	45a4      	cmp	ip, r4
 800270a:	d056      	beq.n	80027ba <__aeabi_dsub+0x5c2>
 800270c:	468c      	mov	ip, r1
 800270e:	e69a      	b.n	8002446 <__aeabi_dsub+0x24e>
 8002710:	4661      	mov	r1, ip
 8002712:	2220      	movs	r2, #32
 8002714:	003c      	movs	r4, r7
 8002716:	1a52      	subs	r2, r2, r1
 8002718:	4094      	lsls	r4, r2
 800271a:	0001      	movs	r1, r0
 800271c:	4090      	lsls	r0, r2
 800271e:	46a0      	mov	r8, r4
 8002720:	4664      	mov	r4, ip
 8002722:	1e42      	subs	r2, r0, #1
 8002724:	4190      	sbcs	r0, r2
 8002726:	4662      	mov	r2, ip
 8002728:	40e1      	lsrs	r1, r4
 800272a:	4644      	mov	r4, r8
 800272c:	40d7      	lsrs	r7, r2
 800272e:	430c      	orrs	r4, r1
 8002730:	4304      	orrs	r4, r0
 8002732:	44b9      	add	r9, r7
 8002734:	e701      	b.n	800253a <__aeabi_dsub+0x342>
 8002736:	496b      	ldr	r1, [pc, #428]	; (80028e4 <__aeabi_dsub+0x6ec>)
 8002738:	428a      	cmp	r2, r1
 800273a:	d100      	bne.n	800273e <__aeabi_dsub+0x546>
 800273c:	e70c      	b.n	8002558 <__aeabi_dsub+0x360>
 800273e:	1818      	adds	r0, r3, r0
 8002740:	4298      	cmp	r0, r3
 8002742:	419b      	sbcs	r3, r3
 8002744:	444f      	add	r7, r9
 8002746:	425b      	negs	r3, r3
 8002748:	18fb      	adds	r3, r7, r3
 800274a:	07dc      	lsls	r4, r3, #31
 800274c:	0840      	lsrs	r0, r0, #1
 800274e:	085b      	lsrs	r3, r3, #1
 8002750:	469a      	mov	sl, r3
 8002752:	0016      	movs	r6, r2
 8002754:	4304      	orrs	r4, r0
 8002756:	e6d9      	b.n	800250c <__aeabi_dsub+0x314>
 8002758:	2a00      	cmp	r2, #0
 800275a:	d000      	beq.n	800275e <__aeabi_dsub+0x566>
 800275c:	e081      	b.n	8002862 <__aeabi_dsub+0x66a>
 800275e:	003b      	movs	r3, r7
 8002760:	4303      	orrs	r3, r0
 8002762:	d11d      	bne.n	80027a0 <__aeabi_dsub+0x5a8>
 8002764:	2280      	movs	r2, #128	; 0x80
 8002766:	2500      	movs	r5, #0
 8002768:	0312      	lsls	r2, r2, #12
 800276a:	e70b      	b.n	8002584 <__aeabi_dsub+0x38c>
 800276c:	08c0      	lsrs	r0, r0, #3
 800276e:	077b      	lsls	r3, r7, #29
 8002770:	465d      	mov	r5, fp
 8002772:	4303      	orrs	r3, r0
 8002774:	08fa      	lsrs	r2, r7, #3
 8002776:	e6d3      	b.n	8002520 <__aeabi_dsub+0x328>
 8002778:	1ac4      	subs	r4, r0, r3
 800277a:	42a0      	cmp	r0, r4
 800277c:	4180      	sbcs	r0, r0
 800277e:	464b      	mov	r3, r9
 8002780:	4240      	negs	r0, r0
 8002782:	1aff      	subs	r7, r7, r3
 8002784:	1a3b      	subs	r3, r7, r0
 8002786:	469a      	mov	sl, r3
 8002788:	465d      	mov	r5, fp
 800278a:	e597      	b.n	80022bc <__aeabi_dsub+0xc4>
 800278c:	1a1c      	subs	r4, r3, r0
 800278e:	464a      	mov	r2, r9
 8002790:	42a3      	cmp	r3, r4
 8002792:	419b      	sbcs	r3, r3
 8002794:	1bd7      	subs	r7, r2, r7
 8002796:	425b      	negs	r3, r3
 8002798:	1afb      	subs	r3, r7, r3
 800279a:	469a      	mov	sl, r3
 800279c:	2601      	movs	r6, #1
 800279e:	e585      	b.n	80022ac <__aeabi_dsub+0xb4>
 80027a0:	08c0      	lsrs	r0, r0, #3
 80027a2:	077b      	lsls	r3, r7, #29
 80027a4:	465d      	mov	r5, fp
 80027a6:	4303      	orrs	r3, r0
 80027a8:	08fa      	lsrs	r2, r7, #3
 80027aa:	e6e7      	b.n	800257c <__aeabi_dsub+0x384>
 80027ac:	464a      	mov	r2, r9
 80027ae:	08db      	lsrs	r3, r3, #3
 80027b0:	0752      	lsls	r2, r2, #29
 80027b2:	4313      	orrs	r3, r2
 80027b4:	464a      	mov	r2, r9
 80027b6:	08d2      	lsrs	r2, r2, #3
 80027b8:	e6b5      	b.n	8002526 <__aeabi_dsub+0x32e>
 80027ba:	08c0      	lsrs	r0, r0, #3
 80027bc:	077b      	lsls	r3, r7, #29
 80027be:	4303      	orrs	r3, r0
 80027c0:	08fa      	lsrs	r2, r7, #3
 80027c2:	e6db      	b.n	800257c <__aeabi_dsub+0x384>
 80027c4:	4649      	mov	r1, r9
 80027c6:	4319      	orrs	r1, r3
 80027c8:	000b      	movs	r3, r1
 80027ca:	1e59      	subs	r1, r3, #1
 80027cc:	418b      	sbcs	r3, r1
 80027ce:	001c      	movs	r4, r3
 80027d0:	e653      	b.n	800247a <__aeabi_dsub+0x282>
 80027d2:	464d      	mov	r5, r9
 80027d4:	3c20      	subs	r4, #32
 80027d6:	40e5      	lsrs	r5, r4
 80027d8:	2920      	cmp	r1, #32
 80027da:	d005      	beq.n	80027e8 <__aeabi_dsub+0x5f0>
 80027dc:	2440      	movs	r4, #64	; 0x40
 80027de:	1a64      	subs	r4, r4, r1
 80027e0:	4649      	mov	r1, r9
 80027e2:	40a1      	lsls	r1, r4
 80027e4:	430b      	orrs	r3, r1
 80027e6:	4698      	mov	r8, r3
 80027e8:	4643      	mov	r3, r8
 80027ea:	1e5c      	subs	r4, r3, #1
 80027ec:	41a3      	sbcs	r3, r4
 80027ee:	432b      	orrs	r3, r5
 80027f0:	e776      	b.n	80026e0 <__aeabi_dsub+0x4e8>
 80027f2:	2a00      	cmp	r2, #0
 80027f4:	d0e1      	beq.n	80027ba <__aeabi_dsub+0x5c2>
 80027f6:	003a      	movs	r2, r7
 80027f8:	08db      	lsrs	r3, r3, #3
 80027fa:	4302      	orrs	r2, r0
 80027fc:	d100      	bne.n	8002800 <__aeabi_dsub+0x608>
 80027fe:	e6b8      	b.n	8002572 <__aeabi_dsub+0x37a>
 8002800:	464a      	mov	r2, r9
 8002802:	0752      	lsls	r2, r2, #29
 8002804:	2480      	movs	r4, #128	; 0x80
 8002806:	4313      	orrs	r3, r2
 8002808:	464a      	mov	r2, r9
 800280a:	0324      	lsls	r4, r4, #12
 800280c:	08d2      	lsrs	r2, r2, #3
 800280e:	4222      	tst	r2, r4
 8002810:	d007      	beq.n	8002822 <__aeabi_dsub+0x62a>
 8002812:	08fe      	lsrs	r6, r7, #3
 8002814:	4226      	tst	r6, r4
 8002816:	d104      	bne.n	8002822 <__aeabi_dsub+0x62a>
 8002818:	465d      	mov	r5, fp
 800281a:	0032      	movs	r2, r6
 800281c:	08c3      	lsrs	r3, r0, #3
 800281e:	077f      	lsls	r7, r7, #29
 8002820:	433b      	orrs	r3, r7
 8002822:	0f59      	lsrs	r1, r3, #29
 8002824:	00db      	lsls	r3, r3, #3
 8002826:	0749      	lsls	r1, r1, #29
 8002828:	08db      	lsrs	r3, r3, #3
 800282a:	430b      	orrs	r3, r1
 800282c:	e6a6      	b.n	800257c <__aeabi_dsub+0x384>
 800282e:	1ac4      	subs	r4, r0, r3
 8002830:	42a0      	cmp	r0, r4
 8002832:	4180      	sbcs	r0, r0
 8002834:	464b      	mov	r3, r9
 8002836:	4240      	negs	r0, r0
 8002838:	1aff      	subs	r7, r7, r3
 800283a:	1a3b      	subs	r3, r7, r0
 800283c:	469a      	mov	sl, r3
 800283e:	465d      	mov	r5, fp
 8002840:	2601      	movs	r6, #1
 8002842:	e533      	b.n	80022ac <__aeabi_dsub+0xb4>
 8002844:	003b      	movs	r3, r7
 8002846:	4303      	orrs	r3, r0
 8002848:	d100      	bne.n	800284c <__aeabi_dsub+0x654>
 800284a:	e715      	b.n	8002678 <__aeabi_dsub+0x480>
 800284c:	08c0      	lsrs	r0, r0, #3
 800284e:	077b      	lsls	r3, r7, #29
 8002850:	465d      	mov	r5, fp
 8002852:	4303      	orrs	r3, r0
 8002854:	08fa      	lsrs	r2, r7, #3
 8002856:	e666      	b.n	8002526 <__aeabi_dsub+0x32e>
 8002858:	08c0      	lsrs	r0, r0, #3
 800285a:	077b      	lsls	r3, r7, #29
 800285c:	4303      	orrs	r3, r0
 800285e:	08fa      	lsrs	r2, r7, #3
 8002860:	e65e      	b.n	8002520 <__aeabi_dsub+0x328>
 8002862:	003a      	movs	r2, r7
 8002864:	08db      	lsrs	r3, r3, #3
 8002866:	4302      	orrs	r2, r0
 8002868:	d100      	bne.n	800286c <__aeabi_dsub+0x674>
 800286a:	e682      	b.n	8002572 <__aeabi_dsub+0x37a>
 800286c:	464a      	mov	r2, r9
 800286e:	0752      	lsls	r2, r2, #29
 8002870:	2480      	movs	r4, #128	; 0x80
 8002872:	4313      	orrs	r3, r2
 8002874:	464a      	mov	r2, r9
 8002876:	0324      	lsls	r4, r4, #12
 8002878:	08d2      	lsrs	r2, r2, #3
 800287a:	4222      	tst	r2, r4
 800287c:	d007      	beq.n	800288e <__aeabi_dsub+0x696>
 800287e:	08fe      	lsrs	r6, r7, #3
 8002880:	4226      	tst	r6, r4
 8002882:	d104      	bne.n	800288e <__aeabi_dsub+0x696>
 8002884:	465d      	mov	r5, fp
 8002886:	0032      	movs	r2, r6
 8002888:	08c3      	lsrs	r3, r0, #3
 800288a:	077f      	lsls	r7, r7, #29
 800288c:	433b      	orrs	r3, r7
 800288e:	0f59      	lsrs	r1, r3, #29
 8002890:	00db      	lsls	r3, r3, #3
 8002892:	08db      	lsrs	r3, r3, #3
 8002894:	0749      	lsls	r1, r1, #29
 8002896:	430b      	orrs	r3, r1
 8002898:	e670      	b.n	800257c <__aeabi_dsub+0x384>
 800289a:	08c0      	lsrs	r0, r0, #3
 800289c:	077b      	lsls	r3, r7, #29
 800289e:	4303      	orrs	r3, r0
 80028a0:	08fa      	lsrs	r2, r7, #3
 80028a2:	e640      	b.n	8002526 <__aeabi_dsub+0x32e>
 80028a4:	464c      	mov	r4, r9
 80028a6:	3920      	subs	r1, #32
 80028a8:	40cc      	lsrs	r4, r1
 80028aa:	4661      	mov	r1, ip
 80028ac:	2920      	cmp	r1, #32
 80028ae:	d006      	beq.n	80028be <__aeabi_dsub+0x6c6>
 80028b0:	4666      	mov	r6, ip
 80028b2:	2140      	movs	r1, #64	; 0x40
 80028b4:	1b89      	subs	r1, r1, r6
 80028b6:	464e      	mov	r6, r9
 80028b8:	408e      	lsls	r6, r1
 80028ba:	4333      	orrs	r3, r6
 80028bc:	4698      	mov	r8, r3
 80028be:	4643      	mov	r3, r8
 80028c0:	1e59      	subs	r1, r3, #1
 80028c2:	418b      	sbcs	r3, r1
 80028c4:	431c      	orrs	r4, r3
 80028c6:	e5d8      	b.n	800247a <__aeabi_dsub+0x282>
 80028c8:	181c      	adds	r4, r3, r0
 80028ca:	4284      	cmp	r4, r0
 80028cc:	4180      	sbcs	r0, r0
 80028ce:	444f      	add	r7, r9
 80028d0:	46ba      	mov	sl, r7
 80028d2:	4240      	negs	r0, r0
 80028d4:	4482      	add	sl, r0
 80028d6:	e6d9      	b.n	800268c <__aeabi_dsub+0x494>
 80028d8:	4653      	mov	r3, sl
 80028da:	4323      	orrs	r3, r4
 80028dc:	d100      	bne.n	80028e0 <__aeabi_dsub+0x6e8>
 80028de:	e6cb      	b.n	8002678 <__aeabi_dsub+0x480>
 80028e0:	e614      	b.n	800250c <__aeabi_dsub+0x314>
 80028e2:	46c0      	nop			; (mov r8, r8)
 80028e4:	000007ff 	.word	0x000007ff
 80028e8:	ff7fffff 	.word	0xff7fffff
 80028ec:	000007fe 	.word	0x000007fe
 80028f0:	2300      	movs	r3, #0
 80028f2:	4a01      	ldr	r2, [pc, #4]	; (80028f8 <__aeabi_dsub+0x700>)
 80028f4:	001c      	movs	r4, r3
 80028f6:	e529      	b.n	800234c <__aeabi_dsub+0x154>
 80028f8:	000007ff 	.word	0x000007ff

080028fc <__aeabi_dcmpun>:
 80028fc:	b570      	push	{r4, r5, r6, lr}
 80028fe:	0005      	movs	r5, r0
 8002900:	480c      	ldr	r0, [pc, #48]	; (8002934 <__aeabi_dcmpun+0x38>)
 8002902:	031c      	lsls	r4, r3, #12
 8002904:	0016      	movs	r6, r2
 8002906:	005b      	lsls	r3, r3, #1
 8002908:	030a      	lsls	r2, r1, #12
 800290a:	0049      	lsls	r1, r1, #1
 800290c:	0b12      	lsrs	r2, r2, #12
 800290e:	0d49      	lsrs	r1, r1, #21
 8002910:	0b24      	lsrs	r4, r4, #12
 8002912:	0d5b      	lsrs	r3, r3, #21
 8002914:	4281      	cmp	r1, r0
 8002916:	d008      	beq.n	800292a <__aeabi_dcmpun+0x2e>
 8002918:	4a06      	ldr	r2, [pc, #24]	; (8002934 <__aeabi_dcmpun+0x38>)
 800291a:	2000      	movs	r0, #0
 800291c:	4293      	cmp	r3, r2
 800291e:	d103      	bne.n	8002928 <__aeabi_dcmpun+0x2c>
 8002920:	0020      	movs	r0, r4
 8002922:	4330      	orrs	r0, r6
 8002924:	1e43      	subs	r3, r0, #1
 8002926:	4198      	sbcs	r0, r3
 8002928:	bd70      	pop	{r4, r5, r6, pc}
 800292a:	2001      	movs	r0, #1
 800292c:	432a      	orrs	r2, r5
 800292e:	d1fb      	bne.n	8002928 <__aeabi_dcmpun+0x2c>
 8002930:	e7f2      	b.n	8002918 <__aeabi_dcmpun+0x1c>
 8002932:	46c0      	nop			; (mov r8, r8)
 8002934:	000007ff 	.word	0x000007ff

08002938 <__aeabi_d2iz>:
 8002938:	000a      	movs	r2, r1
 800293a:	b530      	push	{r4, r5, lr}
 800293c:	4c13      	ldr	r4, [pc, #76]	; (800298c <__aeabi_d2iz+0x54>)
 800293e:	0053      	lsls	r3, r2, #1
 8002940:	0309      	lsls	r1, r1, #12
 8002942:	0005      	movs	r5, r0
 8002944:	0b09      	lsrs	r1, r1, #12
 8002946:	2000      	movs	r0, #0
 8002948:	0d5b      	lsrs	r3, r3, #21
 800294a:	0fd2      	lsrs	r2, r2, #31
 800294c:	42a3      	cmp	r3, r4
 800294e:	dd04      	ble.n	800295a <__aeabi_d2iz+0x22>
 8002950:	480f      	ldr	r0, [pc, #60]	; (8002990 <__aeabi_d2iz+0x58>)
 8002952:	4283      	cmp	r3, r0
 8002954:	dd02      	ble.n	800295c <__aeabi_d2iz+0x24>
 8002956:	4b0f      	ldr	r3, [pc, #60]	; (8002994 <__aeabi_d2iz+0x5c>)
 8002958:	18d0      	adds	r0, r2, r3
 800295a:	bd30      	pop	{r4, r5, pc}
 800295c:	2080      	movs	r0, #128	; 0x80
 800295e:	0340      	lsls	r0, r0, #13
 8002960:	4301      	orrs	r1, r0
 8002962:	480d      	ldr	r0, [pc, #52]	; (8002998 <__aeabi_d2iz+0x60>)
 8002964:	1ac0      	subs	r0, r0, r3
 8002966:	281f      	cmp	r0, #31
 8002968:	dd08      	ble.n	800297c <__aeabi_d2iz+0x44>
 800296a:	480c      	ldr	r0, [pc, #48]	; (800299c <__aeabi_d2iz+0x64>)
 800296c:	1ac3      	subs	r3, r0, r3
 800296e:	40d9      	lsrs	r1, r3
 8002970:	000b      	movs	r3, r1
 8002972:	4258      	negs	r0, r3
 8002974:	2a00      	cmp	r2, #0
 8002976:	d1f0      	bne.n	800295a <__aeabi_d2iz+0x22>
 8002978:	0018      	movs	r0, r3
 800297a:	e7ee      	b.n	800295a <__aeabi_d2iz+0x22>
 800297c:	4c08      	ldr	r4, [pc, #32]	; (80029a0 <__aeabi_d2iz+0x68>)
 800297e:	40c5      	lsrs	r5, r0
 8002980:	46a4      	mov	ip, r4
 8002982:	4463      	add	r3, ip
 8002984:	4099      	lsls	r1, r3
 8002986:	000b      	movs	r3, r1
 8002988:	432b      	orrs	r3, r5
 800298a:	e7f2      	b.n	8002972 <__aeabi_d2iz+0x3a>
 800298c:	000003fe 	.word	0x000003fe
 8002990:	0000041d 	.word	0x0000041d
 8002994:	7fffffff 	.word	0x7fffffff
 8002998:	00000433 	.word	0x00000433
 800299c:	00000413 	.word	0x00000413
 80029a0:	fffffbed 	.word	0xfffffbed

080029a4 <__aeabi_i2d>:
 80029a4:	b570      	push	{r4, r5, r6, lr}
 80029a6:	2800      	cmp	r0, #0
 80029a8:	d016      	beq.n	80029d8 <__aeabi_i2d+0x34>
 80029aa:	17c3      	asrs	r3, r0, #31
 80029ac:	18c5      	adds	r5, r0, r3
 80029ae:	405d      	eors	r5, r3
 80029b0:	0fc4      	lsrs	r4, r0, #31
 80029b2:	0028      	movs	r0, r5
 80029b4:	f000 f91a 	bl	8002bec <__clzsi2>
 80029b8:	4b11      	ldr	r3, [pc, #68]	; (8002a00 <__aeabi_i2d+0x5c>)
 80029ba:	1a1b      	subs	r3, r3, r0
 80029bc:	280a      	cmp	r0, #10
 80029be:	dc16      	bgt.n	80029ee <__aeabi_i2d+0x4a>
 80029c0:	0002      	movs	r2, r0
 80029c2:	002e      	movs	r6, r5
 80029c4:	3215      	adds	r2, #21
 80029c6:	4096      	lsls	r6, r2
 80029c8:	220b      	movs	r2, #11
 80029ca:	1a12      	subs	r2, r2, r0
 80029cc:	40d5      	lsrs	r5, r2
 80029ce:	055b      	lsls	r3, r3, #21
 80029d0:	032d      	lsls	r5, r5, #12
 80029d2:	0b2d      	lsrs	r5, r5, #12
 80029d4:	0d5b      	lsrs	r3, r3, #21
 80029d6:	e003      	b.n	80029e0 <__aeabi_i2d+0x3c>
 80029d8:	2400      	movs	r4, #0
 80029da:	2300      	movs	r3, #0
 80029dc:	2500      	movs	r5, #0
 80029de:	2600      	movs	r6, #0
 80029e0:	051b      	lsls	r3, r3, #20
 80029e2:	432b      	orrs	r3, r5
 80029e4:	07e4      	lsls	r4, r4, #31
 80029e6:	4323      	orrs	r3, r4
 80029e8:	0030      	movs	r0, r6
 80029ea:	0019      	movs	r1, r3
 80029ec:	bd70      	pop	{r4, r5, r6, pc}
 80029ee:	380b      	subs	r0, #11
 80029f0:	4085      	lsls	r5, r0
 80029f2:	055b      	lsls	r3, r3, #21
 80029f4:	032d      	lsls	r5, r5, #12
 80029f6:	2600      	movs	r6, #0
 80029f8:	0b2d      	lsrs	r5, r5, #12
 80029fa:	0d5b      	lsrs	r3, r3, #21
 80029fc:	e7f0      	b.n	80029e0 <__aeabi_i2d+0x3c>
 80029fe:	46c0      	nop			; (mov r8, r8)
 8002a00:	0000041e 	.word	0x0000041e

08002a04 <__aeabi_ui2d>:
 8002a04:	b510      	push	{r4, lr}
 8002a06:	1e04      	subs	r4, r0, #0
 8002a08:	d010      	beq.n	8002a2c <__aeabi_ui2d+0x28>
 8002a0a:	f000 f8ef 	bl	8002bec <__clzsi2>
 8002a0e:	4b0f      	ldr	r3, [pc, #60]	; (8002a4c <__aeabi_ui2d+0x48>)
 8002a10:	1a1b      	subs	r3, r3, r0
 8002a12:	280a      	cmp	r0, #10
 8002a14:	dc11      	bgt.n	8002a3a <__aeabi_ui2d+0x36>
 8002a16:	220b      	movs	r2, #11
 8002a18:	0021      	movs	r1, r4
 8002a1a:	1a12      	subs	r2, r2, r0
 8002a1c:	40d1      	lsrs	r1, r2
 8002a1e:	3015      	adds	r0, #21
 8002a20:	030a      	lsls	r2, r1, #12
 8002a22:	055b      	lsls	r3, r3, #21
 8002a24:	4084      	lsls	r4, r0
 8002a26:	0b12      	lsrs	r2, r2, #12
 8002a28:	0d5b      	lsrs	r3, r3, #21
 8002a2a:	e001      	b.n	8002a30 <__aeabi_ui2d+0x2c>
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	2200      	movs	r2, #0
 8002a30:	051b      	lsls	r3, r3, #20
 8002a32:	4313      	orrs	r3, r2
 8002a34:	0020      	movs	r0, r4
 8002a36:	0019      	movs	r1, r3
 8002a38:	bd10      	pop	{r4, pc}
 8002a3a:	0022      	movs	r2, r4
 8002a3c:	380b      	subs	r0, #11
 8002a3e:	4082      	lsls	r2, r0
 8002a40:	055b      	lsls	r3, r3, #21
 8002a42:	0312      	lsls	r2, r2, #12
 8002a44:	2400      	movs	r4, #0
 8002a46:	0b12      	lsrs	r2, r2, #12
 8002a48:	0d5b      	lsrs	r3, r3, #21
 8002a4a:	e7f1      	b.n	8002a30 <__aeabi_ui2d+0x2c>
 8002a4c:	0000041e 	.word	0x0000041e

08002a50 <__aeabi_f2d>:
 8002a50:	b570      	push	{r4, r5, r6, lr}
 8002a52:	0242      	lsls	r2, r0, #9
 8002a54:	0043      	lsls	r3, r0, #1
 8002a56:	0fc4      	lsrs	r4, r0, #31
 8002a58:	20fe      	movs	r0, #254	; 0xfe
 8002a5a:	0e1b      	lsrs	r3, r3, #24
 8002a5c:	1c59      	adds	r1, r3, #1
 8002a5e:	0a55      	lsrs	r5, r2, #9
 8002a60:	4208      	tst	r0, r1
 8002a62:	d00c      	beq.n	8002a7e <__aeabi_f2d+0x2e>
 8002a64:	21e0      	movs	r1, #224	; 0xe0
 8002a66:	0089      	lsls	r1, r1, #2
 8002a68:	468c      	mov	ip, r1
 8002a6a:	076d      	lsls	r5, r5, #29
 8002a6c:	0b12      	lsrs	r2, r2, #12
 8002a6e:	4463      	add	r3, ip
 8002a70:	051b      	lsls	r3, r3, #20
 8002a72:	4313      	orrs	r3, r2
 8002a74:	07e4      	lsls	r4, r4, #31
 8002a76:	4323      	orrs	r3, r4
 8002a78:	0028      	movs	r0, r5
 8002a7a:	0019      	movs	r1, r3
 8002a7c:	bd70      	pop	{r4, r5, r6, pc}
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d114      	bne.n	8002aac <__aeabi_f2d+0x5c>
 8002a82:	2d00      	cmp	r5, #0
 8002a84:	d01b      	beq.n	8002abe <__aeabi_f2d+0x6e>
 8002a86:	0028      	movs	r0, r5
 8002a88:	f000 f8b0 	bl	8002bec <__clzsi2>
 8002a8c:	280a      	cmp	r0, #10
 8002a8e:	dc1c      	bgt.n	8002aca <__aeabi_f2d+0x7a>
 8002a90:	230b      	movs	r3, #11
 8002a92:	002a      	movs	r2, r5
 8002a94:	1a1b      	subs	r3, r3, r0
 8002a96:	40da      	lsrs	r2, r3
 8002a98:	0003      	movs	r3, r0
 8002a9a:	3315      	adds	r3, #21
 8002a9c:	409d      	lsls	r5, r3
 8002a9e:	4b0e      	ldr	r3, [pc, #56]	; (8002ad8 <__aeabi_f2d+0x88>)
 8002aa0:	0312      	lsls	r2, r2, #12
 8002aa2:	1a1b      	subs	r3, r3, r0
 8002aa4:	055b      	lsls	r3, r3, #21
 8002aa6:	0b12      	lsrs	r2, r2, #12
 8002aa8:	0d5b      	lsrs	r3, r3, #21
 8002aaa:	e7e1      	b.n	8002a70 <__aeabi_f2d+0x20>
 8002aac:	2d00      	cmp	r5, #0
 8002aae:	d009      	beq.n	8002ac4 <__aeabi_f2d+0x74>
 8002ab0:	0b13      	lsrs	r3, r2, #12
 8002ab2:	2280      	movs	r2, #128	; 0x80
 8002ab4:	0312      	lsls	r2, r2, #12
 8002ab6:	431a      	orrs	r2, r3
 8002ab8:	076d      	lsls	r5, r5, #29
 8002aba:	4b08      	ldr	r3, [pc, #32]	; (8002adc <__aeabi_f2d+0x8c>)
 8002abc:	e7d8      	b.n	8002a70 <__aeabi_f2d+0x20>
 8002abe:	2300      	movs	r3, #0
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	e7d5      	b.n	8002a70 <__aeabi_f2d+0x20>
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	4b05      	ldr	r3, [pc, #20]	; (8002adc <__aeabi_f2d+0x8c>)
 8002ac8:	e7d2      	b.n	8002a70 <__aeabi_f2d+0x20>
 8002aca:	0003      	movs	r3, r0
 8002acc:	002a      	movs	r2, r5
 8002ace:	3b0b      	subs	r3, #11
 8002ad0:	409a      	lsls	r2, r3
 8002ad2:	2500      	movs	r5, #0
 8002ad4:	e7e3      	b.n	8002a9e <__aeabi_f2d+0x4e>
 8002ad6:	46c0      	nop			; (mov r8, r8)
 8002ad8:	00000389 	.word	0x00000389
 8002adc:	000007ff 	.word	0x000007ff

08002ae0 <__aeabi_d2f>:
 8002ae0:	0002      	movs	r2, r0
 8002ae2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ae4:	004b      	lsls	r3, r1, #1
 8002ae6:	030d      	lsls	r5, r1, #12
 8002ae8:	0f40      	lsrs	r0, r0, #29
 8002aea:	0d5b      	lsrs	r3, r3, #21
 8002aec:	0fcc      	lsrs	r4, r1, #31
 8002aee:	0a6d      	lsrs	r5, r5, #9
 8002af0:	493a      	ldr	r1, [pc, #232]	; (8002bdc <__aeabi_d2f+0xfc>)
 8002af2:	4305      	orrs	r5, r0
 8002af4:	1c58      	adds	r0, r3, #1
 8002af6:	00d7      	lsls	r7, r2, #3
 8002af8:	4208      	tst	r0, r1
 8002afa:	d00a      	beq.n	8002b12 <__aeabi_d2f+0x32>
 8002afc:	4938      	ldr	r1, [pc, #224]	; (8002be0 <__aeabi_d2f+0x100>)
 8002afe:	1859      	adds	r1, r3, r1
 8002b00:	29fe      	cmp	r1, #254	; 0xfe
 8002b02:	dd16      	ble.n	8002b32 <__aeabi_d2f+0x52>
 8002b04:	20ff      	movs	r0, #255	; 0xff
 8002b06:	2200      	movs	r2, #0
 8002b08:	05c0      	lsls	r0, r0, #23
 8002b0a:	4310      	orrs	r0, r2
 8002b0c:	07e4      	lsls	r4, r4, #31
 8002b0e:	4320      	orrs	r0, r4
 8002b10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d106      	bne.n	8002b24 <__aeabi_d2f+0x44>
 8002b16:	433d      	orrs	r5, r7
 8002b18:	d026      	beq.n	8002b68 <__aeabi_d2f+0x88>
 8002b1a:	2205      	movs	r2, #5
 8002b1c:	0192      	lsls	r2, r2, #6
 8002b1e:	0a52      	lsrs	r2, r2, #9
 8002b20:	b2d8      	uxtb	r0, r3
 8002b22:	e7f1      	b.n	8002b08 <__aeabi_d2f+0x28>
 8002b24:	432f      	orrs	r7, r5
 8002b26:	d0ed      	beq.n	8002b04 <__aeabi_d2f+0x24>
 8002b28:	2280      	movs	r2, #128	; 0x80
 8002b2a:	03d2      	lsls	r2, r2, #15
 8002b2c:	20ff      	movs	r0, #255	; 0xff
 8002b2e:	432a      	orrs	r2, r5
 8002b30:	e7ea      	b.n	8002b08 <__aeabi_d2f+0x28>
 8002b32:	2900      	cmp	r1, #0
 8002b34:	dd1b      	ble.n	8002b6e <__aeabi_d2f+0x8e>
 8002b36:	0192      	lsls	r2, r2, #6
 8002b38:	1e50      	subs	r0, r2, #1
 8002b3a:	4182      	sbcs	r2, r0
 8002b3c:	00ed      	lsls	r5, r5, #3
 8002b3e:	0f7f      	lsrs	r7, r7, #29
 8002b40:	432a      	orrs	r2, r5
 8002b42:	433a      	orrs	r2, r7
 8002b44:	0753      	lsls	r3, r2, #29
 8002b46:	d047      	beq.n	8002bd8 <__aeabi_d2f+0xf8>
 8002b48:	230f      	movs	r3, #15
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	2b04      	cmp	r3, #4
 8002b4e:	d000      	beq.n	8002b52 <__aeabi_d2f+0x72>
 8002b50:	3204      	adds	r2, #4
 8002b52:	2380      	movs	r3, #128	; 0x80
 8002b54:	04db      	lsls	r3, r3, #19
 8002b56:	4013      	ands	r3, r2
 8002b58:	d03e      	beq.n	8002bd8 <__aeabi_d2f+0xf8>
 8002b5a:	1c48      	adds	r0, r1, #1
 8002b5c:	29fe      	cmp	r1, #254	; 0xfe
 8002b5e:	d0d1      	beq.n	8002b04 <__aeabi_d2f+0x24>
 8002b60:	0192      	lsls	r2, r2, #6
 8002b62:	0a52      	lsrs	r2, r2, #9
 8002b64:	b2c0      	uxtb	r0, r0
 8002b66:	e7cf      	b.n	8002b08 <__aeabi_d2f+0x28>
 8002b68:	2000      	movs	r0, #0
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	e7cc      	b.n	8002b08 <__aeabi_d2f+0x28>
 8002b6e:	000a      	movs	r2, r1
 8002b70:	3217      	adds	r2, #23
 8002b72:	db2f      	blt.n	8002bd4 <__aeabi_d2f+0xf4>
 8002b74:	2680      	movs	r6, #128	; 0x80
 8002b76:	0436      	lsls	r6, r6, #16
 8002b78:	432e      	orrs	r6, r5
 8002b7a:	251e      	movs	r5, #30
 8002b7c:	1a6d      	subs	r5, r5, r1
 8002b7e:	2d1f      	cmp	r5, #31
 8002b80:	dd11      	ble.n	8002ba6 <__aeabi_d2f+0xc6>
 8002b82:	2202      	movs	r2, #2
 8002b84:	4252      	negs	r2, r2
 8002b86:	1a52      	subs	r2, r2, r1
 8002b88:	0031      	movs	r1, r6
 8002b8a:	40d1      	lsrs	r1, r2
 8002b8c:	2d20      	cmp	r5, #32
 8002b8e:	d004      	beq.n	8002b9a <__aeabi_d2f+0xba>
 8002b90:	4a14      	ldr	r2, [pc, #80]	; (8002be4 <__aeabi_d2f+0x104>)
 8002b92:	4694      	mov	ip, r2
 8002b94:	4463      	add	r3, ip
 8002b96:	409e      	lsls	r6, r3
 8002b98:	4337      	orrs	r7, r6
 8002b9a:	003a      	movs	r2, r7
 8002b9c:	1e53      	subs	r3, r2, #1
 8002b9e:	419a      	sbcs	r2, r3
 8002ba0:	430a      	orrs	r2, r1
 8002ba2:	2100      	movs	r1, #0
 8002ba4:	e7ce      	b.n	8002b44 <__aeabi_d2f+0x64>
 8002ba6:	4a10      	ldr	r2, [pc, #64]	; (8002be8 <__aeabi_d2f+0x108>)
 8002ba8:	0038      	movs	r0, r7
 8002baa:	4694      	mov	ip, r2
 8002bac:	4463      	add	r3, ip
 8002bae:	4098      	lsls	r0, r3
 8002bb0:	003a      	movs	r2, r7
 8002bb2:	1e41      	subs	r1, r0, #1
 8002bb4:	4188      	sbcs	r0, r1
 8002bb6:	409e      	lsls	r6, r3
 8002bb8:	40ea      	lsrs	r2, r5
 8002bba:	4330      	orrs	r0, r6
 8002bbc:	4302      	orrs	r2, r0
 8002bbe:	2100      	movs	r1, #0
 8002bc0:	0753      	lsls	r3, r2, #29
 8002bc2:	d1c1      	bne.n	8002b48 <__aeabi_d2f+0x68>
 8002bc4:	2180      	movs	r1, #128	; 0x80
 8002bc6:	0013      	movs	r3, r2
 8002bc8:	04c9      	lsls	r1, r1, #19
 8002bca:	2001      	movs	r0, #1
 8002bcc:	400b      	ands	r3, r1
 8002bce:	420a      	tst	r2, r1
 8002bd0:	d1c6      	bne.n	8002b60 <__aeabi_d2f+0x80>
 8002bd2:	e7a3      	b.n	8002b1c <__aeabi_d2f+0x3c>
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	e7a0      	b.n	8002b1a <__aeabi_d2f+0x3a>
 8002bd8:	000b      	movs	r3, r1
 8002bda:	e79f      	b.n	8002b1c <__aeabi_d2f+0x3c>
 8002bdc:	000007fe 	.word	0x000007fe
 8002be0:	fffffc80 	.word	0xfffffc80
 8002be4:	fffffca2 	.word	0xfffffca2
 8002be8:	fffffc82 	.word	0xfffffc82

08002bec <__clzsi2>:
 8002bec:	211c      	movs	r1, #28
 8002bee:	2301      	movs	r3, #1
 8002bf0:	041b      	lsls	r3, r3, #16
 8002bf2:	4298      	cmp	r0, r3
 8002bf4:	d301      	bcc.n	8002bfa <__clzsi2+0xe>
 8002bf6:	0c00      	lsrs	r0, r0, #16
 8002bf8:	3910      	subs	r1, #16
 8002bfa:	0a1b      	lsrs	r3, r3, #8
 8002bfc:	4298      	cmp	r0, r3
 8002bfe:	d301      	bcc.n	8002c04 <__clzsi2+0x18>
 8002c00:	0a00      	lsrs	r0, r0, #8
 8002c02:	3908      	subs	r1, #8
 8002c04:	091b      	lsrs	r3, r3, #4
 8002c06:	4298      	cmp	r0, r3
 8002c08:	d301      	bcc.n	8002c0e <__clzsi2+0x22>
 8002c0a:	0900      	lsrs	r0, r0, #4
 8002c0c:	3904      	subs	r1, #4
 8002c0e:	a202      	add	r2, pc, #8	; (adr r2, 8002c18 <__clzsi2+0x2c>)
 8002c10:	5c10      	ldrb	r0, [r2, r0]
 8002c12:	1840      	adds	r0, r0, r1
 8002c14:	4770      	bx	lr
 8002c16:	46c0      	nop			; (mov r8, r8)
 8002c18:	02020304 	.word	0x02020304
 8002c1c:	01010101 	.word	0x01010101
	...

08002c28 <__clzdi2>:
 8002c28:	b510      	push	{r4, lr}
 8002c2a:	2900      	cmp	r1, #0
 8002c2c:	d103      	bne.n	8002c36 <__clzdi2+0xe>
 8002c2e:	f7ff ffdd 	bl	8002bec <__clzsi2>
 8002c32:	3020      	adds	r0, #32
 8002c34:	e002      	b.n	8002c3c <__clzdi2+0x14>
 8002c36:	0008      	movs	r0, r1
 8002c38:	f7ff ffd8 	bl	8002bec <__clzsi2>
 8002c3c:	bd10      	pop	{r4, pc}
 8002c3e:	46c0      	nop			; (mov r8, r8)

08002c40 <SELECT>:
/***************************************
 * SPI functions
 **************************************/
/* slave select */
static void SELECT(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8002c44:	23a0      	movs	r3, #160	; 0xa0
 8002c46:	05db      	lsls	r3, r3, #23
 8002c48:	2200      	movs	r2, #0
 8002c4a:	2110      	movs	r1, #16
 8002c4c:	0018      	movs	r0, r3
 8002c4e:	f002 ff20 	bl	8005a92 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8002c52:	2001      	movs	r0, #1
 8002c54:	f001 ffb8 	bl	8004bc8 <HAL_Delay>
}
 8002c58:	46c0      	nop			; (mov r8, r8)
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}

08002c5e <DESELECT>:
/* slave deselect */
static void DESELECT(void)
{
 8002c5e:	b580      	push	{r7, lr}
 8002c60:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8002c62:	23a0      	movs	r3, #160	; 0xa0
 8002c64:	05db      	lsls	r3, r3, #23
 8002c66:	2201      	movs	r2, #1
 8002c68:	2110      	movs	r1, #16
 8002c6a:	0018      	movs	r0, r3
 8002c6c:	f002 ff11 	bl	8005a92 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8002c70:	2001      	movs	r0, #1
 8002c72:	f001 ffa9 	bl	8004bc8 <HAL_Delay>
}
 8002c76:	46c0      	nop			; (mov r8, r8)
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <SPI_TxByte>:
/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b082      	sub	sp, #8
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	0002      	movs	r2, r0
 8002c84:	1dfb      	adds	r3, r7, #7
 8002c86:	701a      	strb	r2, [r3, #0]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8002c88:	46c0      	nop			; (mov r8, r8)
 8002c8a:	4b08      	ldr	r3, [pc, #32]	; (8002cac <SPI_TxByte+0x30>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	2202      	movs	r2, #2
 8002c92:	4013      	ands	r3, r2
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d1f8      	bne.n	8002c8a <SPI_TxByte+0xe>
  HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8002c98:	1df9      	adds	r1, r7, #7
 8002c9a:	4804      	ldr	r0, [pc, #16]	; (8002cac <SPI_TxByte+0x30>)
 8002c9c:	2364      	movs	r3, #100	; 0x64
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	f003 fe69 	bl	8006976 <HAL_SPI_Transmit>
}
 8002ca4:	46c0      	nop			; (mov r8, r8)
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	b002      	add	sp, #8
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	2000026c 	.word	0x2000026c

08002cb0 <SPI_TxBuffer>:
/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	000a      	movs	r2, r1
 8002cba:	1cbb      	adds	r3, r7, #2
 8002cbc:	801a      	strh	r2, [r3, #0]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8002cbe:	46c0      	nop			; (mov r8, r8)
 8002cc0:	4b08      	ldr	r3, [pc, #32]	; (8002ce4 <SPI_TxBuffer+0x34>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	2202      	movs	r2, #2
 8002cc8:	4013      	ands	r3, r2
 8002cca:	2b02      	cmp	r3, #2
 8002ccc:	d1f8      	bne.n	8002cc0 <SPI_TxBuffer+0x10>
  HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8002cce:	1cbb      	adds	r3, r7, #2
 8002cd0:	881a      	ldrh	r2, [r3, #0]
 8002cd2:	6879      	ldr	r1, [r7, #4]
 8002cd4:	4803      	ldr	r0, [pc, #12]	; (8002ce4 <SPI_TxBuffer+0x34>)
 8002cd6:	2364      	movs	r3, #100	; 0x64
 8002cd8:	f003 fe4d 	bl	8006976 <HAL_SPI_Transmit>
}
 8002cdc:	46c0      	nop			; (mov r8, r8)
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	b002      	add	sp, #8
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	2000026c 	.word	0x2000026c

08002ce8 <SPI_RxByte>:
/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 8002cee:	1dfb      	adds	r3, r7, #7
 8002cf0:	22ff      	movs	r2, #255	; 0xff
 8002cf2:	701a      	strb	r2, [r3, #0]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8002cf4:	46c0      	nop			; (mov r8, r8)
 8002cf6:	4b0a      	ldr	r3, [pc, #40]	; (8002d20 <SPI_RxByte+0x38>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	2202      	movs	r2, #2
 8002cfe:	4013      	ands	r3, r2
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d1f8      	bne.n	8002cf6 <SPI_RxByte+0xe>
  HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8002d04:	1dba      	adds	r2, r7, #6
 8002d06:	1df9      	adds	r1, r7, #7
 8002d08:	4805      	ldr	r0, [pc, #20]	; (8002d20 <SPI_RxByte+0x38>)
 8002d0a:	2364      	movs	r3, #100	; 0x64
 8002d0c:	9300      	str	r3, [sp, #0]
 8002d0e:	2301      	movs	r3, #1
 8002d10:	f003 ff8e 	bl	8006c30 <HAL_SPI_TransmitReceive>
  return data;
 8002d14:	1dbb      	adds	r3, r7, #6
 8002d16:	781b      	ldrb	r3, [r3, #0]
}
 8002d18:	0018      	movs	r0, r3
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	b002      	add	sp, #8
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	2000026c 	.word	0x2000026c

08002d24 <SPI_RxBytePtr>:
/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8002d2c:	f7ff ffdc 	bl	8002ce8 <SPI_RxByte>
 8002d30:	0003      	movs	r3, r0
 8002d32:	001a      	movs	r2, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	701a      	strb	r2, [r3, #0]
}
 8002d38:	46c0      	nop			; (mov r8, r8)
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	b002      	add	sp, #8
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <SD_ReadyWait>:
/***************************************
 * SD functions
 **************************************/
/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8002d40:	b590      	push	{r4, r7, lr}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
  uint8_t res;
  /* timeout 500ms */
  Timer2 = 500;
 8002d46:	4b0b      	ldr	r3, [pc, #44]	; (8002d74 <SD_ReadyWait+0x34>)
 8002d48:	22fa      	movs	r2, #250	; 0xfa
 8002d4a:	0052      	lsls	r2, r2, #1
 8002d4c:	801a      	strh	r2, [r3, #0]
  /* if SD goes ready, receives 0xFF */
  do {
    res = SPI_RxByte();
 8002d4e:	1dfc      	adds	r4, r7, #7
 8002d50:	f7ff ffca 	bl	8002ce8 <SPI_RxByte>
 8002d54:	0003      	movs	r3, r0
 8002d56:	7023      	strb	r3, [r4, #0]
  } while ((res != 0xFF) && Timer2);
 8002d58:	1dfb      	adds	r3, r7, #7
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	2bff      	cmp	r3, #255	; 0xff
 8002d5e:	d003      	beq.n	8002d68 <SD_ReadyWait+0x28>
 8002d60:	4b04      	ldr	r3, [pc, #16]	; (8002d74 <SD_ReadyWait+0x34>)
 8002d62:	881b      	ldrh	r3, [r3, #0]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d1f2      	bne.n	8002d4e <SD_ReadyWait+0xe>
  return res;
 8002d68:	1dfb      	adds	r3, r7, #7
 8002d6a:	781b      	ldrb	r3, [r3, #0]
}
 8002d6c:	0018      	movs	r0, r3
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	b003      	add	sp, #12
 8002d72:	bd90      	pop	{r4, r7, pc}
 8002d74:	2000020a 	.word	0x2000020a

08002d78 <SD_PowerOn>:
/* power on */
static void SD_PowerOn(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b084      	sub	sp, #16
 8002d7c:	af00      	add	r7, sp, #0
  uint8_t args[6];
  uint32_t cnt = 0x1FFF;
 8002d7e:	4b20      	ldr	r3, [pc, #128]	; (8002e00 <SD_PowerOn+0x88>)
 8002d80:	60fb      	str	r3, [r7, #12]
  /* transmit bytes to wake up */
  DESELECT();
 8002d82:	f7ff ff6c 	bl	8002c5e <DESELECT>
  for(int i = 0; i < 10; i++)
 8002d86:	2300      	movs	r3, #0
 8002d88:	60bb      	str	r3, [r7, #8]
 8002d8a:	e005      	b.n	8002d98 <SD_PowerOn+0x20>
  {
    SPI_TxByte(0xFF);
 8002d8c:	20ff      	movs	r0, #255	; 0xff
 8002d8e:	f7ff ff75 	bl	8002c7c <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	3301      	adds	r3, #1
 8002d96:	60bb      	str	r3, [r7, #8]
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	2b09      	cmp	r3, #9
 8002d9c:	ddf6      	ble.n	8002d8c <SD_PowerOn+0x14>
  }
  /* slave select */
  SELECT();
 8002d9e:	f7ff ff4f 	bl	8002c40 <SELECT>
  /* make idle state */
  args[0] = CMD0;   /* CMD0:GO_IDLE_STATE */
 8002da2:	003b      	movs	r3, r7
 8002da4:	2240      	movs	r2, #64	; 0x40
 8002da6:	701a      	strb	r2, [r3, #0]
  args[1] = 0;
 8002da8:	003b      	movs	r3, r7
 8002daa:	2200      	movs	r2, #0
 8002dac:	705a      	strb	r2, [r3, #1]
  args[2] = 0;
 8002dae:	003b      	movs	r3, r7
 8002db0:	2200      	movs	r2, #0
 8002db2:	709a      	strb	r2, [r3, #2]
  args[3] = 0;
 8002db4:	003b      	movs	r3, r7
 8002db6:	2200      	movs	r2, #0
 8002db8:	70da      	strb	r2, [r3, #3]
  args[4] = 0;
 8002dba:	003b      	movs	r3, r7
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	711a      	strb	r2, [r3, #4]
  args[5] = 0x95;   /* CRC */
 8002dc0:	003b      	movs	r3, r7
 8002dc2:	2295      	movs	r2, #149	; 0x95
 8002dc4:	715a      	strb	r2, [r3, #5]
  SPI_TxBuffer(args, sizeof(args));
 8002dc6:	003b      	movs	r3, r7
 8002dc8:	2106      	movs	r1, #6
 8002dca:	0018      	movs	r0, r3
 8002dcc:	f7ff ff70 	bl	8002cb0 <SPI_TxBuffer>
  /* wait response */
  while ((SPI_RxByte() != 0x01) && cnt)
 8002dd0:	e002      	b.n	8002dd8 <SD_PowerOn+0x60>
  {
    cnt--;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	3b01      	subs	r3, #1
 8002dd6:	60fb      	str	r3, [r7, #12]
  while ((SPI_RxByte() != 0x01) && cnt)
 8002dd8:	f7ff ff86 	bl	8002ce8 <SPI_RxByte>
 8002ddc:	0003      	movs	r3, r0
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d002      	beq.n	8002de8 <SD_PowerOn+0x70>
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d1f4      	bne.n	8002dd2 <SD_PowerOn+0x5a>
  }
  DESELECT();
 8002de8:	f7ff ff39 	bl	8002c5e <DESELECT>
  SPI_TxByte(0XFF);
 8002dec:	20ff      	movs	r0, #255	; 0xff
 8002dee:	f7ff ff45 	bl	8002c7c <SPI_TxByte>
  PowerFlag = 1;
 8002df2:	4b04      	ldr	r3, [pc, #16]	; (8002e04 <SD_PowerOn+0x8c>)
 8002df4:	2201      	movs	r2, #1
 8002df6:	701a      	strb	r2, [r3, #0]
}
 8002df8:	46c0      	nop			; (mov r8, r8)
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	b004      	add	sp, #16
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	00001fff 	.word	0x00001fff
 8002e04:	2000020d 	.word	0x2000020d

08002e08 <SD_PowerOff>:
/* power off */
static void SD_PowerOff(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8002e0c:	4b02      	ldr	r3, [pc, #8]	; (8002e18 <SD_PowerOff+0x10>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	701a      	strb	r2, [r3, #0]
}
 8002e12:	46c0      	nop			; (mov r8, r8)
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	2000020d 	.word	0x2000020d

08002e1c <SD_CheckPower>:
/* check power flag */
static uint8_t SD_CheckPower(void)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	af00      	add	r7, sp, #0
  return PowerFlag;
 8002e20:	4b02      	ldr	r3, [pc, #8]	; (8002e2c <SD_CheckPower+0x10>)
 8002e22:	781b      	ldrb	r3, [r3, #0]
}
 8002e24:	0018      	movs	r0, r3
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	46c0      	nop			; (mov r8, r8)
 8002e2c:	2000020d 	.word	0x2000020d

08002e30 <SD_RxDataBlock>:
/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8002e30:	b5b0      	push	{r4, r5, r7, lr}
 8002e32:	b084      	sub	sp, #16
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
 8002e38:	6039      	str	r1, [r7, #0]
  uint8_t token;
  /* timeout 200ms */
  Timer1 = 200;
 8002e3a:	4b16      	ldr	r3, [pc, #88]	; (8002e94 <SD_RxDataBlock+0x64>)
 8002e3c:	22c8      	movs	r2, #200	; 0xc8
 8002e3e:	801a      	strh	r2, [r3, #0]
  /* loop until receive a response or timeout */
  do {
    token = SPI_RxByte();
 8002e40:	250f      	movs	r5, #15
 8002e42:	197c      	adds	r4, r7, r5
 8002e44:	f7ff ff50 	bl	8002ce8 <SPI_RxByte>
 8002e48:	0003      	movs	r3, r0
 8002e4a:	7023      	strb	r3, [r4, #0]
  } while((token == 0xFF) && Timer1);
 8002e4c:	197b      	adds	r3, r7, r5
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	2bff      	cmp	r3, #255	; 0xff
 8002e52:	d103      	bne.n	8002e5c <SD_RxDataBlock+0x2c>
 8002e54:	4b0f      	ldr	r3, [pc, #60]	; (8002e94 <SD_RxDataBlock+0x64>)
 8002e56:	881b      	ldrh	r3, [r3, #0]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d1f1      	bne.n	8002e40 <SD_RxDataBlock+0x10>
  /* invalid response */
  if(token != 0xFE) return FALSE;
 8002e5c:	230f      	movs	r3, #15
 8002e5e:	18fb      	adds	r3, r7, r3
 8002e60:	781b      	ldrb	r3, [r3, #0]
 8002e62:	2bfe      	cmp	r3, #254	; 0xfe
 8002e64:	d001      	beq.n	8002e6a <SD_RxDataBlock+0x3a>
 8002e66:	2300      	movs	r3, #0
 8002e68:	e00f      	b.n	8002e8a <SD_RxDataBlock+0x5a>
  /* receive data */
  do {
    SPI_RxBytePtr(buff++);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	1c5a      	adds	r2, r3, #1
 8002e6e:	607a      	str	r2, [r7, #4]
 8002e70:	0018      	movs	r0, r3
 8002e72:	f7ff ff57 	bl	8002d24 <SPI_RxBytePtr>
  } while(len--);
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	1e5a      	subs	r2, r3, #1
 8002e7a:	603a      	str	r2, [r7, #0]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d1f4      	bne.n	8002e6a <SD_RxDataBlock+0x3a>
  /* discard CRC */
  SPI_RxByte();
 8002e80:	f7ff ff32 	bl	8002ce8 <SPI_RxByte>
  SPI_RxByte();
 8002e84:	f7ff ff30 	bl	8002ce8 <SPI_RxByte>
  return TRUE;
 8002e88:	2301      	movs	r3, #1
}
 8002e8a:	0018      	movs	r0, r3
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	b004      	add	sp, #16
 8002e90:	bdb0      	pop	{r4, r5, r7, pc}
 8002e92:	46c0      	nop			; (mov r8, r8)
 8002e94:	20000208 	.word	0x20000208

08002e98 <SD_TxDataBlock>:
/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 8002e98:	b5b0      	push	{r4, r5, r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	000a      	movs	r2, r1
 8002ea2:	1cfb      	adds	r3, r7, #3
 8002ea4:	701a      	strb	r2, [r3, #0]
  uint8_t resp;
  uint8_t i = 0;
 8002ea6:	230e      	movs	r3, #14
 8002ea8:	18fb      	adds	r3, r7, r3
 8002eaa:	2200      	movs	r2, #0
 8002eac:	701a      	strb	r2, [r3, #0]
  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return FALSE;
 8002eae:	f7ff ff47 	bl	8002d40 <SD_ReadyWait>
 8002eb2:	0003      	movs	r3, r0
 8002eb4:	2bff      	cmp	r3, #255	; 0xff
 8002eb6:	d001      	beq.n	8002ebc <SD_TxDataBlock+0x24>
 8002eb8:	2300      	movs	r3, #0
 8002eba:	e03c      	b.n	8002f36 <SD_TxDataBlock+0x9e>
  /* transmit token */
  SPI_TxByte(token);
 8002ebc:	1cfb      	adds	r3, r7, #3
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	0018      	movs	r0, r3
 8002ec2:	f7ff fedb 	bl	8002c7c <SPI_TxByte>
  /* if it's not STOP token, transmit data */
  if (token != 0xFD)
 8002ec6:	1cfb      	adds	r3, r7, #3
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	2bfd      	cmp	r3, #253	; 0xfd
 8002ecc:	d029      	beq.n	8002f22 <SD_TxDataBlock+0x8a>
  {
    SPI_TxBuffer((uint8_t*)buff, 512);
 8002ece:	2380      	movs	r3, #128	; 0x80
 8002ed0:	009a      	lsls	r2, r3, #2
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	0011      	movs	r1, r2
 8002ed6:	0018      	movs	r0, r3
 8002ed8:	f7ff feea 	bl	8002cb0 <SPI_TxBuffer>
    /* discard CRC */
    SPI_RxByte();
 8002edc:	f7ff ff04 	bl	8002ce8 <SPI_RxByte>
    SPI_RxByte();
 8002ee0:	f7ff ff02 	bl	8002ce8 <SPI_RxByte>
    /* receive response */
    while (i <= 64)
 8002ee4:	e011      	b.n	8002f0a <SD_TxDataBlock+0x72>
    {
      resp = SPI_RxByte();
 8002ee6:	250f      	movs	r5, #15
 8002ee8:	197c      	adds	r4, r7, r5
 8002eea:	f7ff fefd 	bl	8002ce8 <SPI_RxByte>
 8002eee:	0003      	movs	r3, r0
 8002ef0:	7023      	strb	r3, [r4, #0]
      /* transmit 0x05 accepted */
      if ((resp & 0x1F) == 0x05) break;
 8002ef2:	197b      	adds	r3, r7, r5
 8002ef4:	781b      	ldrb	r3, [r3, #0]
 8002ef6:	221f      	movs	r2, #31
 8002ef8:	4013      	ands	r3, r2
 8002efa:	2b05      	cmp	r3, #5
 8002efc:	d00b      	beq.n	8002f16 <SD_TxDataBlock+0x7e>
      i++;
 8002efe:	210e      	movs	r1, #14
 8002f00:	187b      	adds	r3, r7, r1
 8002f02:	781a      	ldrb	r2, [r3, #0]
 8002f04:	187b      	adds	r3, r7, r1
 8002f06:	3201      	adds	r2, #1
 8002f08:	701a      	strb	r2, [r3, #0]
    while (i <= 64)
 8002f0a:	230e      	movs	r3, #14
 8002f0c:	18fb      	adds	r3, r7, r3
 8002f0e:	781b      	ldrb	r3, [r3, #0]
 8002f10:	2b40      	cmp	r3, #64	; 0x40
 8002f12:	d9e8      	bls.n	8002ee6 <SD_TxDataBlock+0x4e>
 8002f14:	e000      	b.n	8002f18 <SD_TxDataBlock+0x80>
      if ((resp & 0x1F) == 0x05) break;
 8002f16:	46c0      	nop			; (mov r8, r8)
    }
    /* recv buffer clear */
    while (SPI_RxByte() == 0);
 8002f18:	46c0      	nop			; (mov r8, r8)
 8002f1a:	f7ff fee5 	bl	8002ce8 <SPI_RxByte>
 8002f1e:	1e03      	subs	r3, r0, #0
 8002f20:	d0fb      	beq.n	8002f1a <SD_TxDataBlock+0x82>
  }
  /* transmit 0x05 accepted */
  if ((resp & 0x1F) == 0x05) return TRUE;
 8002f22:	230f      	movs	r3, #15
 8002f24:	18fb      	adds	r3, r7, r3
 8002f26:	781b      	ldrb	r3, [r3, #0]
 8002f28:	221f      	movs	r2, #31
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	2b05      	cmp	r3, #5
 8002f2e:	d101      	bne.n	8002f34 <SD_TxDataBlock+0x9c>
 8002f30:	2301      	movs	r3, #1
 8002f32:	e000      	b.n	8002f36 <SD_TxDataBlock+0x9e>
  return FALSE;
 8002f34:	2300      	movs	r3, #0
}
 8002f36:	0018      	movs	r0, r3
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	b004      	add	sp, #16
 8002f3c:	bdb0      	pop	{r4, r5, r7, pc}

08002f3e <SD_SendCmd>:
#endif /* _USE_WRITE */
/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8002f3e:	b5b0      	push	{r4, r5, r7, lr}
 8002f40:	b084      	sub	sp, #16
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	0002      	movs	r2, r0
 8002f46:	6039      	str	r1, [r7, #0]
 8002f48:	1dfb      	adds	r3, r7, #7
 8002f4a:	701a      	strb	r2, [r3, #0]
  uint8_t crc, res;
  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return 0xFF;
 8002f4c:	f7ff fef8 	bl	8002d40 <SD_ReadyWait>
 8002f50:	0003      	movs	r3, r0
 8002f52:	2bff      	cmp	r3, #255	; 0xff
 8002f54:	d001      	beq.n	8002f5a <SD_SendCmd+0x1c>
 8002f56:	23ff      	movs	r3, #255	; 0xff
 8002f58:	e059      	b.n	800300e <SD_SendCmd+0xd0>
  /* transmit command */
  SPI_TxByte(cmd);          /* Command */
 8002f5a:	1dfb      	adds	r3, r7, #7
 8002f5c:	781b      	ldrb	r3, [r3, #0]
 8002f5e:	0018      	movs	r0, r3
 8002f60:	f7ff fe8c 	bl	8002c7c <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 24));   /* Argument[31..24] */
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	0e1b      	lsrs	r3, r3, #24
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	0018      	movs	r0, r3
 8002f6c:	f7ff fe86 	bl	8002c7c <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 16));   /* Argument[23..16] */
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	0c1b      	lsrs	r3, r3, #16
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	0018      	movs	r0, r3
 8002f78:	f7ff fe80 	bl	8002c7c <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 8));  /* Argument[15..8] */
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	0a1b      	lsrs	r3, r3, #8
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	0018      	movs	r0, r3
 8002f84:	f7ff fe7a 	bl	8002c7c <SPI_TxByte>
  SPI_TxByte((uint8_t)arg);       /* Argument[7..0] */
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	0018      	movs	r0, r3
 8002f8e:	f7ff fe75 	bl	8002c7c <SPI_TxByte>
  /* prepare CRC */
  if(cmd == CMD0) crc = 0x95; /* CRC for CMD0(0) */
 8002f92:	1dfb      	adds	r3, r7, #7
 8002f94:	781b      	ldrb	r3, [r3, #0]
 8002f96:	2b40      	cmp	r3, #64	; 0x40
 8002f98:	d104      	bne.n	8002fa4 <SD_SendCmd+0x66>
 8002f9a:	230f      	movs	r3, #15
 8002f9c:	18fb      	adds	r3, r7, r3
 8002f9e:	2295      	movs	r2, #149	; 0x95
 8002fa0:	701a      	strb	r2, [r3, #0]
 8002fa2:	e00c      	b.n	8002fbe <SD_SendCmd+0x80>
  else if(cmd == CMD8) crc = 0x87;  /* CRC for CMD8(0x1AA) */
 8002fa4:	1dfb      	adds	r3, r7, #7
 8002fa6:	781b      	ldrb	r3, [r3, #0]
 8002fa8:	2b48      	cmp	r3, #72	; 0x48
 8002faa:	d104      	bne.n	8002fb6 <SD_SendCmd+0x78>
 8002fac:	230f      	movs	r3, #15
 8002fae:	18fb      	adds	r3, r7, r3
 8002fb0:	2287      	movs	r2, #135	; 0x87
 8002fb2:	701a      	strb	r2, [r3, #0]
 8002fb4:	e003      	b.n	8002fbe <SD_SendCmd+0x80>
  else crc = 1;
 8002fb6:	230f      	movs	r3, #15
 8002fb8:	18fb      	adds	r3, r7, r3
 8002fba:	2201      	movs	r2, #1
 8002fbc:	701a      	strb	r2, [r3, #0]
  /* transmit CRC */
  SPI_TxByte(crc);
 8002fbe:	230f      	movs	r3, #15
 8002fc0:	18fb      	adds	r3, r7, r3
 8002fc2:	781b      	ldrb	r3, [r3, #0]
 8002fc4:	0018      	movs	r0, r3
 8002fc6:	f7ff fe59 	bl	8002c7c <SPI_TxByte>
  /* Skip a stuff byte when STOP_TRANSMISSION */
  if (cmd == CMD12) SPI_RxByte();
 8002fca:	1dfb      	adds	r3, r7, #7
 8002fcc:	781b      	ldrb	r3, [r3, #0]
 8002fce:	2b4c      	cmp	r3, #76	; 0x4c
 8002fd0:	d101      	bne.n	8002fd6 <SD_SendCmd+0x98>
 8002fd2:	f7ff fe89 	bl	8002ce8 <SPI_RxByte>
  /* receive response */
  uint8_t n = 10;
 8002fd6:	230e      	movs	r3, #14
 8002fd8:	18fb      	adds	r3, r7, r3
 8002fda:	220a      	movs	r2, #10
 8002fdc:	701a      	strb	r2, [r3, #0]
  do {
    res = SPI_RxByte();
 8002fde:	250d      	movs	r5, #13
 8002fe0:	197c      	adds	r4, r7, r5
 8002fe2:	f7ff fe81 	bl	8002ce8 <SPI_RxByte>
 8002fe6:	0003      	movs	r3, r0
 8002fe8:	7023      	strb	r3, [r4, #0]
  } while ((res & 0x80) && --n);
 8002fea:	197b      	adds	r3, r7, r5
 8002fec:	781b      	ldrb	r3, [r3, #0]
 8002fee:	b25b      	sxtb	r3, r3
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	da09      	bge.n	8003008 <SD_SendCmd+0xca>
 8002ff4:	210e      	movs	r1, #14
 8002ff6:	187b      	adds	r3, r7, r1
 8002ff8:	187a      	adds	r2, r7, r1
 8002ffa:	7812      	ldrb	r2, [r2, #0]
 8002ffc:	3a01      	subs	r2, #1
 8002ffe:	701a      	strb	r2, [r3, #0]
 8003000:	187b      	adds	r3, r7, r1
 8003002:	781b      	ldrb	r3, [r3, #0]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d1ea      	bne.n	8002fde <SD_SendCmd+0xa0>
  return res;
 8003008:	230d      	movs	r3, #13
 800300a:	18fb      	adds	r3, r7, r3
 800300c:	781b      	ldrb	r3, [r3, #0]
}
 800300e:	0018      	movs	r0, r3
 8003010:	46bd      	mov	sp, r7
 8003012:	b004      	add	sp, #16
 8003014:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003018 <SD_disk_initialize>:
/***************************************
 * user_diskio.c functions
 **************************************/
/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 8003018:	b5b0      	push	{r4, r5, r7, lr}
 800301a:	b084      	sub	sp, #16
 800301c:	af00      	add	r7, sp, #0
 800301e:	0002      	movs	r2, r0
 8003020:	1dfb      	adds	r3, r7, #7
 8003022:	701a      	strb	r2, [r3, #0]
  uint8_t n, type, ocr[4];
  /* single drive, drv should be 0 */
  if(drv) return STA_NOINIT;
 8003024:	1dfb      	adds	r3, r7, #7
 8003026:	781b      	ldrb	r3, [r3, #0]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d001      	beq.n	8003030 <SD_disk_initialize+0x18>
 800302c:	2301      	movs	r3, #1
 800302e:	e0f2      	b.n	8003216 <SD_disk_initialize+0x1fe>
  /* no disk */
  if(Stat & STA_NODISK) return Stat;
 8003030:	4b7b      	ldr	r3, [pc, #492]	; (8003220 <SD_disk_initialize+0x208>)
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	b2db      	uxtb	r3, r3
 8003036:	001a      	movs	r2, r3
 8003038:	2302      	movs	r3, #2
 800303a:	4013      	ands	r3, r2
 800303c:	d003      	beq.n	8003046 <SD_disk_initialize+0x2e>
 800303e:	4b78      	ldr	r3, [pc, #480]	; (8003220 <SD_disk_initialize+0x208>)
 8003040:	781b      	ldrb	r3, [r3, #0]
 8003042:	b2db      	uxtb	r3, r3
 8003044:	e0e7      	b.n	8003216 <SD_disk_initialize+0x1fe>
  /* power on */
  SD_PowerOn();
 8003046:	f7ff fe97 	bl	8002d78 <SD_PowerOn>
  /* slave select */
  SELECT();
 800304a:	f7ff fdf9 	bl	8002c40 <SELECT>
  /* check disk type */
  type = 0;
 800304e:	230e      	movs	r3, #14
 8003050:	18fb      	adds	r3, r7, r3
 8003052:	2200      	movs	r2, #0
 8003054:	701a      	strb	r2, [r3, #0]
  /* send GO_IDLE_STATE command */
  if (SD_SendCmd(CMD0, 0) == 1)
 8003056:	2100      	movs	r1, #0
 8003058:	2040      	movs	r0, #64	; 0x40
 800305a:	f7ff ff70 	bl	8002f3e <SD_SendCmd>
 800305e:	0003      	movs	r3, r0
 8003060:	2b01      	cmp	r3, #1
 8003062:	d000      	beq.n	8003066 <SD_disk_initialize+0x4e>
 8003064:	e0bc      	b.n	80031e0 <SD_disk_initialize+0x1c8>
  {
    /* timeout 1 sec */
    Timer1 = 1000;
 8003066:	4b6f      	ldr	r3, [pc, #444]	; (8003224 <SD_disk_initialize+0x20c>)
 8003068:	22fa      	movs	r2, #250	; 0xfa
 800306a:	0092      	lsls	r2, r2, #2
 800306c:	801a      	strh	r2, [r3, #0]
    /* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800306e:	23d5      	movs	r3, #213	; 0xd5
 8003070:	005b      	lsls	r3, r3, #1
 8003072:	0019      	movs	r1, r3
 8003074:	2048      	movs	r0, #72	; 0x48
 8003076:	f7ff ff62 	bl	8002f3e <SD_SendCmd>
 800307a:	0003      	movs	r3, r0
 800307c:	2b01      	cmp	r3, #1
 800307e:	d000      	beq.n	8003082 <SD_disk_initialize+0x6a>
 8003080:	e06b      	b.n	800315a <SD_disk_initialize+0x142>
    {
      /* operation condition register */
      for (n = 0; n < 4; n++)
 8003082:	230f      	movs	r3, #15
 8003084:	18fb      	adds	r3, r7, r3
 8003086:	2200      	movs	r2, #0
 8003088:	701a      	strb	r2, [r3, #0]
 800308a:	e00e      	b.n	80030aa <SD_disk_initialize+0x92>
      {
        ocr[n] = SPI_RxByte();
 800308c:	250f      	movs	r5, #15
 800308e:	197b      	adds	r3, r7, r5
 8003090:	781c      	ldrb	r4, [r3, #0]
 8003092:	f7ff fe29 	bl	8002ce8 <SPI_RxByte>
 8003096:	0003      	movs	r3, r0
 8003098:	001a      	movs	r2, r3
 800309a:	2308      	movs	r3, #8
 800309c:	18fb      	adds	r3, r7, r3
 800309e:	551a      	strb	r2, [r3, r4]
      for (n = 0; n < 4; n++)
 80030a0:	197b      	adds	r3, r7, r5
 80030a2:	781a      	ldrb	r2, [r3, #0]
 80030a4:	197b      	adds	r3, r7, r5
 80030a6:	3201      	adds	r2, #1
 80030a8:	701a      	strb	r2, [r3, #0]
 80030aa:	230f      	movs	r3, #15
 80030ac:	18fb      	adds	r3, r7, r3
 80030ae:	781b      	ldrb	r3, [r3, #0]
 80030b0:	2b03      	cmp	r3, #3
 80030b2:	d9eb      	bls.n	800308c <SD_disk_initialize+0x74>
      }
      /* voltage range 2.7-3.6V */
      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 80030b4:	2208      	movs	r2, #8
 80030b6:	18bb      	adds	r3, r7, r2
 80030b8:	789b      	ldrb	r3, [r3, #2]
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d000      	beq.n	80030c0 <SD_disk_initialize+0xa8>
 80030be:	e08f      	b.n	80031e0 <SD_disk_initialize+0x1c8>
 80030c0:	18bb      	adds	r3, r7, r2
 80030c2:	78db      	ldrb	r3, [r3, #3]
 80030c4:	2baa      	cmp	r3, #170	; 0xaa
 80030c6:	d000      	beq.n	80030ca <SD_disk_initialize+0xb2>
 80030c8:	e08a      	b.n	80031e0 <SD_disk_initialize+0x1c8>
      {
        /* ACMD41 with HCS bit */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80030ca:	2100      	movs	r1, #0
 80030cc:	2077      	movs	r0, #119	; 0x77
 80030ce:	f7ff ff36 	bl	8002f3e <SD_SendCmd>
 80030d2:	0003      	movs	r3, r0
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d807      	bhi.n	80030e8 <SD_disk_initialize+0xd0>
 80030d8:	2380      	movs	r3, #128	; 0x80
 80030da:	05db      	lsls	r3, r3, #23
 80030dc:	0019      	movs	r1, r3
 80030de:	2069      	movs	r0, #105	; 0x69
 80030e0:	f7ff ff2d 	bl	8002f3e <SD_SendCmd>
 80030e4:	1e03      	subs	r3, r0, #0
 80030e6:	d004      	beq.n	80030f2 <SD_disk_initialize+0xda>
        } while (Timer1);
 80030e8:	4b4e      	ldr	r3, [pc, #312]	; (8003224 <SD_disk_initialize+0x20c>)
 80030ea:	881b      	ldrh	r3, [r3, #0]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d1ec      	bne.n	80030ca <SD_disk_initialize+0xb2>
 80030f0:	e000      	b.n	80030f4 <SD_disk_initialize+0xdc>
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80030f2:	46c0      	nop			; (mov r8, r8)
        /* READ_OCR */
        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80030f4:	4b4b      	ldr	r3, [pc, #300]	; (8003224 <SD_disk_initialize+0x20c>)
 80030f6:	881b      	ldrh	r3, [r3, #0]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d100      	bne.n	80030fe <SD_disk_initialize+0xe6>
 80030fc:	e070      	b.n	80031e0 <SD_disk_initialize+0x1c8>
 80030fe:	2100      	movs	r1, #0
 8003100:	207a      	movs	r0, #122	; 0x7a
 8003102:	f7ff ff1c 	bl	8002f3e <SD_SendCmd>
 8003106:	1e03      	subs	r3, r0, #0
 8003108:	d000      	beq.n	800310c <SD_disk_initialize+0xf4>
 800310a:	e069      	b.n	80031e0 <SD_disk_initialize+0x1c8>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 800310c:	230f      	movs	r3, #15
 800310e:	18fb      	adds	r3, r7, r3
 8003110:	2200      	movs	r2, #0
 8003112:	701a      	strb	r2, [r3, #0]
 8003114:	e00e      	b.n	8003134 <SD_disk_initialize+0x11c>
          {
            ocr[n] = SPI_RxByte();
 8003116:	250f      	movs	r5, #15
 8003118:	197b      	adds	r3, r7, r5
 800311a:	781c      	ldrb	r4, [r3, #0]
 800311c:	f7ff fde4 	bl	8002ce8 <SPI_RxByte>
 8003120:	0003      	movs	r3, r0
 8003122:	001a      	movs	r2, r3
 8003124:	2308      	movs	r3, #8
 8003126:	18fb      	adds	r3, r7, r3
 8003128:	551a      	strb	r2, [r3, r4]
          for (n = 0; n < 4; n++)
 800312a:	197b      	adds	r3, r7, r5
 800312c:	781a      	ldrb	r2, [r3, #0]
 800312e:	197b      	adds	r3, r7, r5
 8003130:	3201      	adds	r2, #1
 8003132:	701a      	strb	r2, [r3, #0]
 8003134:	230f      	movs	r3, #15
 8003136:	18fb      	adds	r3, r7, r3
 8003138:	781b      	ldrb	r3, [r3, #0]
 800313a:	2b03      	cmp	r3, #3
 800313c:	d9eb      	bls.n	8003116 <SD_disk_initialize+0xfe>
          }
          /* SDv2 (HC or SC) */
          type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 800313e:	2308      	movs	r3, #8
 8003140:	18fb      	adds	r3, r7, r3
 8003142:	781b      	ldrb	r3, [r3, #0]
 8003144:	001a      	movs	r2, r3
 8003146:	2340      	movs	r3, #64	; 0x40
 8003148:	4013      	ands	r3, r2
 800314a:	d001      	beq.n	8003150 <SD_disk_initialize+0x138>
 800314c:	220c      	movs	r2, #12
 800314e:	e000      	b.n	8003152 <SD_disk_initialize+0x13a>
 8003150:	2204      	movs	r2, #4
 8003152:	230e      	movs	r3, #14
 8003154:	18fb      	adds	r3, r7, r3
 8003156:	701a      	strb	r2, [r3, #0]
 8003158:	e042      	b.n	80031e0 <SD_disk_initialize+0x1c8>
      }
    }
    else
    {
      /* SDC V1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 800315a:	2100      	movs	r1, #0
 800315c:	2077      	movs	r0, #119	; 0x77
 800315e:	f7ff feee 	bl	8002f3e <SD_SendCmd>
 8003162:	0003      	movs	r3, r0
 8003164:	2b01      	cmp	r3, #1
 8003166:	d808      	bhi.n	800317a <SD_disk_initialize+0x162>
 8003168:	2100      	movs	r1, #0
 800316a:	2069      	movs	r0, #105	; 0x69
 800316c:	f7ff fee7 	bl	8002f3e <SD_SendCmd>
 8003170:	0003      	movs	r3, r0
 8003172:	2b01      	cmp	r3, #1
 8003174:	d801      	bhi.n	800317a <SD_disk_initialize+0x162>
 8003176:	2202      	movs	r2, #2
 8003178:	e000      	b.n	800317c <SD_disk_initialize+0x164>
 800317a:	2201      	movs	r2, #1
 800317c:	230e      	movs	r3, #14
 800317e:	18fb      	adds	r3, r7, r3
 8003180:	701a      	strb	r2, [r3, #0]
      do
      {
        if (type == CT_SD1)
 8003182:	230e      	movs	r3, #14
 8003184:	18fb      	adds	r3, r7, r3
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	2b02      	cmp	r3, #2
 800318a:	d10d      	bne.n	80031a8 <SD_disk_initialize+0x190>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 800318c:	2100      	movs	r1, #0
 800318e:	2077      	movs	r0, #119	; 0x77
 8003190:	f7ff fed5 	bl	8002f3e <SD_SendCmd>
 8003194:	0003      	movs	r3, r0
 8003196:	2b01      	cmp	r3, #1
 8003198:	d80c      	bhi.n	80031b4 <SD_disk_initialize+0x19c>
 800319a:	2100      	movs	r1, #0
 800319c:	2069      	movs	r0, #105	; 0x69
 800319e:	f7ff fece 	bl	8002f3e <SD_SendCmd>
 80031a2:	1e03      	subs	r3, r0, #0
 80031a4:	d106      	bne.n	80031b4 <SD_disk_initialize+0x19c>
 80031a6:	e00b      	b.n	80031c0 <SD_disk_initialize+0x1a8>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 80031a8:	2100      	movs	r1, #0
 80031aa:	2041      	movs	r0, #65	; 0x41
 80031ac:	f7ff fec7 	bl	8002f3e <SD_SendCmd>
 80031b0:	1e03      	subs	r3, r0, #0
 80031b2:	d004      	beq.n	80031be <SD_disk_initialize+0x1a6>
        }
      } while (Timer1);
 80031b4:	4b1b      	ldr	r3, [pc, #108]	; (8003224 <SD_disk_initialize+0x20c>)
 80031b6:	881b      	ldrh	r3, [r3, #0]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d1e2      	bne.n	8003182 <SD_disk_initialize+0x16a>
 80031bc:	e000      	b.n	80031c0 <SD_disk_initialize+0x1a8>
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 80031be:	46c0      	nop			; (mov r8, r8)
      /* SET_BLOCKLEN */
      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 80031c0:	4b18      	ldr	r3, [pc, #96]	; (8003224 <SD_disk_initialize+0x20c>)
 80031c2:	881b      	ldrh	r3, [r3, #0]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d007      	beq.n	80031d8 <SD_disk_initialize+0x1c0>
 80031c8:	2380      	movs	r3, #128	; 0x80
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	0019      	movs	r1, r3
 80031ce:	2050      	movs	r0, #80	; 0x50
 80031d0:	f7ff feb5 	bl	8002f3e <SD_SendCmd>
 80031d4:	1e03      	subs	r3, r0, #0
 80031d6:	d003      	beq.n	80031e0 <SD_disk_initialize+0x1c8>
 80031d8:	230e      	movs	r3, #14
 80031da:	18fb      	adds	r3, r7, r3
 80031dc:	2200      	movs	r2, #0
 80031de:	701a      	strb	r2, [r3, #0]
    }
  }
  CardType = type;
 80031e0:	4b11      	ldr	r3, [pc, #68]	; (8003228 <SD_disk_initialize+0x210>)
 80031e2:	240e      	movs	r4, #14
 80031e4:	193a      	adds	r2, r7, r4
 80031e6:	7812      	ldrb	r2, [r2, #0]
 80031e8:	701a      	strb	r2, [r3, #0]
  /* Idle */
  DESELECT();
 80031ea:	f7ff fd38 	bl	8002c5e <DESELECT>
  SPI_RxByte();
 80031ee:	f7ff fd7b 	bl	8002ce8 <SPI_RxByte>
  /* Clear STA_NOINIT */
  if (type)
 80031f2:	193b      	adds	r3, r7, r4
 80031f4:	781b      	ldrb	r3, [r3, #0]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d008      	beq.n	800320c <SD_disk_initialize+0x1f4>
  {
    Stat &= ~STA_NOINIT;
 80031fa:	4b09      	ldr	r3, [pc, #36]	; (8003220 <SD_disk_initialize+0x208>)
 80031fc:	781b      	ldrb	r3, [r3, #0]
 80031fe:	b2db      	uxtb	r3, r3
 8003200:	2201      	movs	r2, #1
 8003202:	4393      	bics	r3, r2
 8003204:	b2da      	uxtb	r2, r3
 8003206:	4b06      	ldr	r3, [pc, #24]	; (8003220 <SD_disk_initialize+0x208>)
 8003208:	701a      	strb	r2, [r3, #0]
 800320a:	e001      	b.n	8003210 <SD_disk_initialize+0x1f8>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 800320c:	f7ff fdfc 	bl	8002e08 <SD_PowerOff>
  }
  return Stat;
 8003210:	4b03      	ldr	r3, [pc, #12]	; (8003220 <SD_disk_initialize+0x208>)
 8003212:	781b      	ldrb	r3, [r3, #0]
 8003214:	b2db      	uxtb	r3, r3
}
 8003216:	0018      	movs	r0, r3
 8003218:	46bd      	mov	sp, r7
 800321a:	b004      	add	sp, #16
 800321c:	bdb0      	pop	{r4, r5, r7, pc}
 800321e:	46c0      	nop			; (mov r8, r8)
 8003220:	20000000 	.word	0x20000000
 8003224:	20000208 	.word	0x20000208
 8003228:	2000020c 	.word	0x2000020c

0800322c <SD_disk_status>:
/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b082      	sub	sp, #8
 8003230:	af00      	add	r7, sp, #0
 8003232:	0002      	movs	r2, r0
 8003234:	1dfb      	adds	r3, r7, #7
 8003236:	701a      	strb	r2, [r3, #0]
  if (drv) return STA_NOINIT;
 8003238:	1dfb      	adds	r3, r7, #7
 800323a:	781b      	ldrb	r3, [r3, #0]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d001      	beq.n	8003244 <SD_disk_status+0x18>
 8003240:	2301      	movs	r3, #1
 8003242:	e002      	b.n	800324a <SD_disk_status+0x1e>
  return Stat;
 8003244:	4b03      	ldr	r3, [pc, #12]	; (8003254 <SD_disk_status+0x28>)
 8003246:	781b      	ldrb	r3, [r3, #0]
 8003248:	b2db      	uxtb	r3, r3
}
 800324a:	0018      	movs	r0, r3
 800324c:	46bd      	mov	sp, r7
 800324e:	b002      	add	sp, #8
 8003250:	bd80      	pop	{r7, pc}
 8003252:	46c0      	nop			; (mov r8, r8)
 8003254:	20000000 	.word	0x20000000

08003258 <SD_disk_read>:
/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b084      	sub	sp, #16
 800325c:	af00      	add	r7, sp, #0
 800325e:	60b9      	str	r1, [r7, #8]
 8003260:	607a      	str	r2, [r7, #4]
 8003262:	603b      	str	r3, [r7, #0]
 8003264:	210f      	movs	r1, #15
 8003266:	187b      	adds	r3, r7, r1
 8003268:	1c02      	adds	r2, r0, #0
 800326a:	701a      	strb	r2, [r3, #0]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 800326c:	187b      	adds	r3, r7, r1
 800326e:	781b      	ldrb	r3, [r3, #0]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d102      	bne.n	800327a <SD_disk_read+0x22>
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d101      	bne.n	800327e <SD_disk_read+0x26>
 800327a:	2304      	movs	r3, #4
 800327c:	e053      	b.n	8003326 <SD_disk_read+0xce>
  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800327e:	4b2c      	ldr	r3, [pc, #176]	; (8003330 <SD_disk_read+0xd8>)
 8003280:	781b      	ldrb	r3, [r3, #0]
 8003282:	b2db      	uxtb	r3, r3
 8003284:	001a      	movs	r2, r3
 8003286:	2301      	movs	r3, #1
 8003288:	4013      	ands	r3, r2
 800328a:	d001      	beq.n	8003290 <SD_disk_read+0x38>
 800328c:	2303      	movs	r3, #3
 800328e:	e04a      	b.n	8003326 <SD_disk_read+0xce>
  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 8003290:	4b28      	ldr	r3, [pc, #160]	; (8003334 <SD_disk_read+0xdc>)
 8003292:	781b      	ldrb	r3, [r3, #0]
 8003294:	001a      	movs	r2, r3
 8003296:	2304      	movs	r3, #4
 8003298:	4013      	ands	r3, r2
 800329a:	d102      	bne.n	80032a2 <SD_disk_read+0x4a>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	025b      	lsls	r3, r3, #9
 80032a0:	607b      	str	r3, [r7, #4]
  SELECT();
 80032a2:	f7ff fccd 	bl	8002c40 <SELECT>
  if (count == 1)
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d112      	bne.n	80032d2 <SD_disk_read+0x7a>
  {
    /* READ_SINGLE_BLOCK */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	0019      	movs	r1, r3
 80032b0:	2051      	movs	r0, #81	; 0x51
 80032b2:	f7ff fe44 	bl	8002f3e <SD_SendCmd>
 80032b6:	1e03      	subs	r3, r0, #0
 80032b8:	d12d      	bne.n	8003316 <SD_disk_read+0xbe>
 80032ba:	2380      	movs	r3, #128	; 0x80
 80032bc:	009a      	lsls	r2, r3, #2
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	0011      	movs	r1, r2
 80032c2:	0018      	movs	r0, r3
 80032c4:	f7ff fdb4 	bl	8002e30 <SD_RxDataBlock>
 80032c8:	1e03      	subs	r3, r0, #0
 80032ca:	d024      	beq.n	8003316 <SD_disk_read+0xbe>
 80032cc:	2300      	movs	r3, #0
 80032ce:	603b      	str	r3, [r7, #0]
 80032d0:	e021      	b.n	8003316 <SD_disk_read+0xbe>
  }
  else
  {
    /* READ_MULTIPLE_BLOCK */
    if (SD_SendCmd(CMD18, sector) == 0)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	0019      	movs	r1, r3
 80032d6:	2052      	movs	r0, #82	; 0x52
 80032d8:	f7ff fe31 	bl	8002f3e <SD_SendCmd>
 80032dc:	1e03      	subs	r3, r0, #0
 80032de:	d11a      	bne.n	8003316 <SD_disk_read+0xbe>
    {
      do {
        if (!SD_RxDataBlock(buff, 512)) break;
 80032e0:	2380      	movs	r3, #128	; 0x80
 80032e2:	009a      	lsls	r2, r3, #2
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	0011      	movs	r1, r2
 80032e8:	0018      	movs	r0, r3
 80032ea:	f7ff fda1 	bl	8002e30 <SD_RxDataBlock>
 80032ee:	1e03      	subs	r3, r0, #0
 80032f0:	d00c      	beq.n	800330c <SD_disk_read+0xb4>
        buff += 512;
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	2280      	movs	r2, #128	; 0x80
 80032f6:	0092      	lsls	r2, r2, #2
 80032f8:	4694      	mov	ip, r2
 80032fa:	4463      	add	r3, ip
 80032fc:	60bb      	str	r3, [r7, #8]
      } while (--count);
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	3b01      	subs	r3, #1
 8003302:	603b      	str	r3, [r7, #0]
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d1ea      	bne.n	80032e0 <SD_disk_read+0x88>
 800330a:	e000      	b.n	800330e <SD_disk_read+0xb6>
        if (!SD_RxDataBlock(buff, 512)) break;
 800330c:	46c0      	nop			; (mov r8, r8)
      /* STOP_TRANSMISSION */
      SD_SendCmd(CMD12, 0);
 800330e:	2100      	movs	r1, #0
 8003310:	204c      	movs	r0, #76	; 0x4c
 8003312:	f7ff fe14 	bl	8002f3e <SD_SendCmd>
    }
  }
  /* Idle */
  DESELECT();
 8003316:	f7ff fca2 	bl	8002c5e <DESELECT>
  SPI_RxByte();
 800331a:	f7ff fce5 	bl	8002ce8 <SPI_RxByte>
  return count ? RES_ERROR : RES_OK;
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	1e5a      	subs	r2, r3, #1
 8003322:	4193      	sbcs	r3, r2
 8003324:	b2db      	uxtb	r3, r3
}
 8003326:	0018      	movs	r0, r3
 8003328:	46bd      	mov	sp, r7
 800332a:	b004      	add	sp, #16
 800332c:	bd80      	pop	{r7, pc}
 800332e:	46c0      	nop			; (mov r8, r8)
 8003330:	20000000 	.word	0x20000000
 8003334:	2000020c 	.word	0x2000020c

08003338 <SD_disk_write>:
/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0
 800333e:	60b9      	str	r1, [r7, #8]
 8003340:	607a      	str	r2, [r7, #4]
 8003342:	603b      	str	r3, [r7, #0]
 8003344:	210f      	movs	r1, #15
 8003346:	187b      	adds	r3, r7, r1
 8003348:	1c02      	adds	r2, r0, #0
 800334a:	701a      	strb	r2, [r3, #0]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 800334c:	187b      	adds	r3, r7, r1
 800334e:	781b      	ldrb	r3, [r3, #0]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d102      	bne.n	800335a <SD_disk_write+0x22>
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d101      	bne.n	800335e <SD_disk_write+0x26>
 800335a:	2304      	movs	r3, #4
 800335c:	e06b      	b.n	8003436 <SD_disk_write+0xfe>
  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800335e:	4b38      	ldr	r3, [pc, #224]	; (8003440 <SD_disk_write+0x108>)
 8003360:	781b      	ldrb	r3, [r3, #0]
 8003362:	b2db      	uxtb	r3, r3
 8003364:	001a      	movs	r2, r3
 8003366:	2301      	movs	r3, #1
 8003368:	4013      	ands	r3, r2
 800336a:	d001      	beq.n	8003370 <SD_disk_write+0x38>
 800336c:	2303      	movs	r3, #3
 800336e:	e062      	b.n	8003436 <SD_disk_write+0xfe>
  /* write protection */
  if (Stat & STA_PROTECT) return RES_WRPRT;
 8003370:	4b33      	ldr	r3, [pc, #204]	; (8003440 <SD_disk_write+0x108>)
 8003372:	781b      	ldrb	r3, [r3, #0]
 8003374:	b2db      	uxtb	r3, r3
 8003376:	001a      	movs	r2, r3
 8003378:	2304      	movs	r3, #4
 800337a:	4013      	ands	r3, r2
 800337c:	d001      	beq.n	8003382 <SD_disk_write+0x4a>
 800337e:	2302      	movs	r3, #2
 8003380:	e059      	b.n	8003436 <SD_disk_write+0xfe>
  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 8003382:	4b30      	ldr	r3, [pc, #192]	; (8003444 <SD_disk_write+0x10c>)
 8003384:	781b      	ldrb	r3, [r3, #0]
 8003386:	001a      	movs	r2, r3
 8003388:	2304      	movs	r3, #4
 800338a:	4013      	ands	r3, r2
 800338c:	d102      	bne.n	8003394 <SD_disk_write+0x5c>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	025b      	lsls	r3, r3, #9
 8003392:	607b      	str	r3, [r7, #4]
  SELECT();
 8003394:	f7ff fc54 	bl	8002c40 <SELECT>
  if (count == 1)
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	2b01      	cmp	r3, #1
 800339c:	d110      	bne.n	80033c0 <SD_disk_write+0x88>
  {
    /* WRITE_BLOCK */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	0019      	movs	r1, r3
 80033a2:	2058      	movs	r0, #88	; 0x58
 80033a4:	f7ff fdcb 	bl	8002f3e <SD_SendCmd>
 80033a8:	1e03      	subs	r3, r0, #0
 80033aa:	d13c      	bne.n	8003426 <SD_disk_write+0xee>
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	21fe      	movs	r1, #254	; 0xfe
 80033b0:	0018      	movs	r0, r3
 80033b2:	f7ff fd71 	bl	8002e98 <SD_TxDataBlock>
 80033b6:	1e03      	subs	r3, r0, #0
 80033b8:	d035      	beq.n	8003426 <SD_disk_write+0xee>
      count = 0;
 80033ba:	2300      	movs	r3, #0
 80033bc:	603b      	str	r3, [r7, #0]
 80033be:	e032      	b.n	8003426 <SD_disk_write+0xee>
  }
  else
  {
    /* WRITE_MULTIPLE_BLOCK */
    if (CardType & CT_SD1)
 80033c0:	4b20      	ldr	r3, [pc, #128]	; (8003444 <SD_disk_write+0x10c>)
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	001a      	movs	r2, r3
 80033c6:	2302      	movs	r3, #2
 80033c8:	4013      	ands	r3, r2
 80033ca:	d008      	beq.n	80033de <SD_disk_write+0xa6>
    {
      SD_SendCmd(CMD55, 0);
 80033cc:	2100      	movs	r1, #0
 80033ce:	2077      	movs	r0, #119	; 0x77
 80033d0:	f7ff fdb5 	bl	8002f3e <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	0019      	movs	r1, r3
 80033d8:	2057      	movs	r0, #87	; 0x57
 80033da:	f7ff fdb0 	bl	8002f3e <SD_SendCmd>
    }
    if (SD_SendCmd(CMD25, sector) == 0)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	0019      	movs	r1, r3
 80033e2:	2059      	movs	r0, #89	; 0x59
 80033e4:	f7ff fdab 	bl	8002f3e <SD_SendCmd>
 80033e8:	1e03      	subs	r3, r0, #0
 80033ea:	d11c      	bne.n	8003426 <SD_disk_write+0xee>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	21fc      	movs	r1, #252	; 0xfc
 80033f0:	0018      	movs	r0, r3
 80033f2:	f7ff fd51 	bl	8002e98 <SD_TxDataBlock>
 80033f6:	1e03      	subs	r3, r0, #0
 80033f8:	d00c      	beq.n	8003414 <SD_disk_write+0xdc>
        buff += 512;
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	2280      	movs	r2, #128	; 0x80
 80033fe:	0092      	lsls	r2, r2, #2
 8003400:	4694      	mov	ip, r2
 8003402:	4463      	add	r3, ip
 8003404:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	3b01      	subs	r3, #1
 800340a:	603b      	str	r3, [r7, #0]
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d1ec      	bne.n	80033ec <SD_disk_write+0xb4>
 8003412:	e000      	b.n	8003416 <SD_disk_write+0xde>
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 8003414:	46c0      	nop			; (mov r8, r8)
      /* STOP_TRAN token */
      if(!SD_TxDataBlock(0, 0xFD))
 8003416:	21fd      	movs	r1, #253	; 0xfd
 8003418:	2000      	movs	r0, #0
 800341a:	f7ff fd3d 	bl	8002e98 <SD_TxDataBlock>
 800341e:	1e03      	subs	r3, r0, #0
 8003420:	d101      	bne.n	8003426 <SD_disk_write+0xee>
      {
        count = 1;
 8003422:	2301      	movs	r3, #1
 8003424:	603b      	str	r3, [r7, #0]
      }
    }
  }
  /* Idle */
  DESELECT();
 8003426:	f7ff fc1a 	bl	8002c5e <DESELECT>
  SPI_RxByte();
 800342a:	f7ff fc5d 	bl	8002ce8 <SPI_RxByte>
  return count ? RES_ERROR : RES_OK;
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	1e5a      	subs	r2, r3, #1
 8003432:	4193      	sbcs	r3, r2
 8003434:	b2db      	uxtb	r3, r3
}
 8003436:	0018      	movs	r0, r3
 8003438:	46bd      	mov	sp, r7
 800343a:	b004      	add	sp, #16
 800343c:	bd80      	pop	{r7, pc}
 800343e:	46c0      	nop			; (mov r8, r8)
 8003440:	20000000 	.word	0x20000000
 8003444:	2000020c 	.word	0x2000020c

08003448 <SD_disk_ioctl>:
#endif /* _USE_WRITE */
/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8003448:	b590      	push	{r4, r7, lr}
 800344a:	b08b      	sub	sp, #44	; 0x2c
 800344c:	af00      	add	r7, sp, #0
 800344e:	603a      	str	r2, [r7, #0]
 8003450:	1dfb      	adds	r3, r7, #7
 8003452:	1c02      	adds	r2, r0, #0
 8003454:	701a      	strb	r2, [r3, #0]
 8003456:	1dbb      	adds	r3, r7, #6
 8003458:	1c0a      	adds	r2, r1, #0
 800345a:	701a      	strb	r2, [r3, #0]
  DRESULT res;
  uint8_t n, csd[16], *ptr = buff;
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	623b      	str	r3, [r7, #32]
  WORD csize;
  /* pdrv should be 0 */
  if (drv) return RES_PARERR;
 8003460:	1dfb      	adds	r3, r7, #7
 8003462:	781b      	ldrb	r3, [r3, #0]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d001      	beq.n	800346c <SD_disk_ioctl+0x24>
 8003468:	2304      	movs	r3, #4
 800346a:	e11b      	b.n	80036a4 <SD_disk_ioctl+0x25c>
  res = RES_ERROR;
 800346c:	2327      	movs	r3, #39	; 0x27
 800346e:	18fb      	adds	r3, r7, r3
 8003470:	2201      	movs	r2, #1
 8003472:	701a      	strb	r2, [r3, #0]
  if (ctrl == CTRL_POWER)
 8003474:	1dbb      	adds	r3, r7, #6
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	2b05      	cmp	r3, #5
 800347a:	d127      	bne.n	80034cc <SD_disk_ioctl+0x84>
  {
    switch (*ptr)
 800347c:	6a3b      	ldr	r3, [r7, #32]
 800347e:	781b      	ldrb	r3, [r3, #0]
 8003480:	2b02      	cmp	r3, #2
 8003482:	d013      	beq.n	80034ac <SD_disk_ioctl+0x64>
 8003484:	dc1d      	bgt.n	80034c2 <SD_disk_ioctl+0x7a>
 8003486:	2b00      	cmp	r3, #0
 8003488:	d002      	beq.n	8003490 <SD_disk_ioctl+0x48>
 800348a:	2b01      	cmp	r3, #1
 800348c:	d007      	beq.n	800349e <SD_disk_ioctl+0x56>
 800348e:	e018      	b.n	80034c2 <SD_disk_ioctl+0x7a>
    {
    case 0:
      SD_PowerOff();    /* Power Off */
 8003490:	f7ff fcba 	bl	8002e08 <SD_PowerOff>
      res = RES_OK;
 8003494:	2327      	movs	r3, #39	; 0x27
 8003496:	18fb      	adds	r3, r7, r3
 8003498:	2200      	movs	r2, #0
 800349a:	701a      	strb	r2, [r3, #0]
      break;
 800349c:	e0ff      	b.n	800369e <SD_disk_ioctl+0x256>
    case 1:
      SD_PowerOn();   /* Power On */
 800349e:	f7ff fc6b 	bl	8002d78 <SD_PowerOn>
      res = RES_OK;
 80034a2:	2327      	movs	r3, #39	; 0x27
 80034a4:	18fb      	adds	r3, r7, r3
 80034a6:	2200      	movs	r2, #0
 80034a8:	701a      	strb	r2, [r3, #0]
      break;
 80034aa:	e0f8      	b.n	800369e <SD_disk_ioctl+0x256>
    case 2:
      *(ptr + 1) = SD_CheckPower();
 80034ac:	6a3b      	ldr	r3, [r7, #32]
 80034ae:	1c5c      	adds	r4, r3, #1
 80034b0:	f7ff fcb4 	bl	8002e1c <SD_CheckPower>
 80034b4:	0003      	movs	r3, r0
 80034b6:	7023      	strb	r3, [r4, #0]
      res = RES_OK;   /* Power Check */
 80034b8:	2327      	movs	r3, #39	; 0x27
 80034ba:	18fb      	adds	r3, r7, r3
 80034bc:	2200      	movs	r2, #0
 80034be:	701a      	strb	r2, [r3, #0]
      break;
 80034c0:	e0ed      	b.n	800369e <SD_disk_ioctl+0x256>
    default:
      res = RES_PARERR;
 80034c2:	2327      	movs	r3, #39	; 0x27
 80034c4:	18fb      	adds	r3, r7, r3
 80034c6:	2204      	movs	r2, #4
 80034c8:	701a      	strb	r2, [r3, #0]
 80034ca:	e0e8      	b.n	800369e <SD_disk_ioctl+0x256>
    }
  }
  else
  {
    /* no disk */
    if (Stat & STA_NOINIT) return RES_NOTRDY;
 80034cc:	4b77      	ldr	r3, [pc, #476]	; (80036ac <SD_disk_ioctl+0x264>)
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	001a      	movs	r2, r3
 80034d4:	2301      	movs	r3, #1
 80034d6:	4013      	ands	r3, r2
 80034d8:	d001      	beq.n	80034de <SD_disk_ioctl+0x96>
 80034da:	2303      	movs	r3, #3
 80034dc:	e0e2      	b.n	80036a4 <SD_disk_ioctl+0x25c>
    SELECT();
 80034de:	f7ff fbaf 	bl	8002c40 <SELECT>
    switch (ctrl)
 80034e2:	1dbb      	adds	r3, r7, #6
 80034e4:	781b      	ldrb	r3, [r3, #0]
 80034e6:	2b0d      	cmp	r3, #13
 80034e8:	d900      	bls.n	80034ec <SD_disk_ioctl+0xa4>
 80034ea:	e0c8      	b.n	800367e <SD_disk_ioctl+0x236>
 80034ec:	009a      	lsls	r2, r3, #2
 80034ee:	4b70      	ldr	r3, [pc, #448]	; (80036b0 <SD_disk_ioctl+0x268>)
 80034f0:	18d3      	adds	r3, r2, r3
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	469f      	mov	pc, r3
    {
    case GET_SECTOR_COUNT:
      /* SEND_CSD */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 80034f6:	2100      	movs	r1, #0
 80034f8:	2049      	movs	r0, #73	; 0x49
 80034fa:	f7ff fd20 	bl	8002f3e <SD_SendCmd>
 80034fe:	1e03      	subs	r3, r0, #0
 8003500:	d000      	beq.n	8003504 <SD_disk_ioctl+0xbc>
 8003502:	e0c1      	b.n	8003688 <SD_disk_ioctl+0x240>
 8003504:	240c      	movs	r4, #12
 8003506:	193b      	adds	r3, r7, r4
 8003508:	2110      	movs	r1, #16
 800350a:	0018      	movs	r0, r3
 800350c:	f7ff fc90 	bl	8002e30 <SD_RxDataBlock>
 8003510:	1e03      	subs	r3, r0, #0
 8003512:	d100      	bne.n	8003516 <SD_disk_ioctl+0xce>
 8003514:	e0b8      	b.n	8003688 <SD_disk_ioctl+0x240>
      {
        if ((csd[0] >> 6) == 1)
 8003516:	0022      	movs	r2, r4
 8003518:	18bb      	adds	r3, r7, r2
 800351a:	781b      	ldrb	r3, [r3, #0]
 800351c:	099b      	lsrs	r3, r3, #6
 800351e:	b2db      	uxtb	r3, r3
 8003520:	2b01      	cmp	r3, #1
 8003522:	d114      	bne.n	800354e <SD_disk_ioctl+0x106>
        {
          /* SDC V2 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8003524:	0011      	movs	r1, r2
 8003526:	18bb      	adds	r3, r7, r2
 8003528:	7a5b      	ldrb	r3, [r3, #9]
 800352a:	b29a      	uxth	r2, r3
 800352c:	187b      	adds	r3, r7, r1
 800352e:	7a1b      	ldrb	r3, [r3, #8]
 8003530:	b29b      	uxth	r3, r3
 8003532:	021b      	lsls	r3, r3, #8
 8003534:	b29b      	uxth	r3, r3
 8003536:	18d3      	adds	r3, r2, r3
 8003538:	b29a      	uxth	r2, r3
 800353a:	211e      	movs	r1, #30
 800353c:	187b      	adds	r3, r7, r1
 800353e:	3201      	adds	r2, #1
 8003540:	801a      	strh	r2, [r3, #0]
          *(DWORD*) buff = (DWORD) csize << 10;
 8003542:	187b      	adds	r3, r7, r1
 8003544:	881b      	ldrh	r3, [r3, #0]
 8003546:	029a      	lsls	r2, r3, #10
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	601a      	str	r2, [r3, #0]
 800354c:	e03a      	b.n	80035c4 <SD_disk_ioctl+0x17c>
        }
        else
        {
          /* MMC or SDC V1 */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800354e:	200c      	movs	r0, #12
 8003550:	183b      	adds	r3, r7, r0
 8003552:	795b      	ldrb	r3, [r3, #5]
 8003554:	220f      	movs	r2, #15
 8003556:	4013      	ands	r3, r2
 8003558:	b2da      	uxtb	r2, r3
 800355a:	183b      	adds	r3, r7, r0
 800355c:	7a9b      	ldrb	r3, [r3, #10]
 800355e:	09db      	lsrs	r3, r3, #7
 8003560:	b2db      	uxtb	r3, r3
 8003562:	18d3      	adds	r3, r2, r3
 8003564:	b2da      	uxtb	r2, r3
 8003566:	183b      	adds	r3, r7, r0
 8003568:	7a5b      	ldrb	r3, [r3, #9]
 800356a:	005b      	lsls	r3, r3, #1
 800356c:	b2db      	uxtb	r3, r3
 800356e:	2106      	movs	r1, #6
 8003570:	400b      	ands	r3, r1
 8003572:	b2db      	uxtb	r3, r3
 8003574:	18d3      	adds	r3, r2, r3
 8003576:	b2da      	uxtb	r2, r3
 8003578:	2426      	movs	r4, #38	; 0x26
 800357a:	193b      	adds	r3, r7, r4
 800357c:	3202      	adds	r2, #2
 800357e:	701a      	strb	r2, [r3, #0]
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8003580:	183b      	adds	r3, r7, r0
 8003582:	7a1b      	ldrb	r3, [r3, #8]
 8003584:	099b      	lsrs	r3, r3, #6
 8003586:	b2db      	uxtb	r3, r3
 8003588:	b29a      	uxth	r2, r3
 800358a:	183b      	adds	r3, r7, r0
 800358c:	79db      	ldrb	r3, [r3, #7]
 800358e:	b29b      	uxth	r3, r3
 8003590:	009b      	lsls	r3, r3, #2
 8003592:	b29b      	uxth	r3, r3
 8003594:	18d3      	adds	r3, r2, r3
 8003596:	b29a      	uxth	r2, r3
 8003598:	183b      	adds	r3, r7, r0
 800359a:	799b      	ldrb	r3, [r3, #6]
 800359c:	029b      	lsls	r3, r3, #10
 800359e:	b299      	uxth	r1, r3
 80035a0:	23c0      	movs	r3, #192	; 0xc0
 80035a2:	011b      	lsls	r3, r3, #4
 80035a4:	400b      	ands	r3, r1
 80035a6:	b29b      	uxth	r3, r3
 80035a8:	18d3      	adds	r3, r2, r3
 80035aa:	b29a      	uxth	r2, r3
 80035ac:	211e      	movs	r1, #30
 80035ae:	187b      	adds	r3, r7, r1
 80035b0:	3201      	adds	r2, #1
 80035b2:	801a      	strh	r2, [r3, #0]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 80035b4:	187b      	adds	r3, r7, r1
 80035b6:	881a      	ldrh	r2, [r3, #0]
 80035b8:	193b      	adds	r3, r7, r4
 80035ba:	781b      	ldrb	r3, [r3, #0]
 80035bc:	3b09      	subs	r3, #9
 80035be:	409a      	lsls	r2, r3
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	601a      	str	r2, [r3, #0]
        }
        res = RES_OK;
 80035c4:	2327      	movs	r3, #39	; 0x27
 80035c6:	18fb      	adds	r3, r7, r3
 80035c8:	2200      	movs	r2, #0
 80035ca:	701a      	strb	r2, [r3, #0]
      }
      break;
 80035cc:	e05c      	b.n	8003688 <SD_disk_ioctl+0x240>
    case GET_SECTOR_SIZE:
      *(WORD*) buff = 512;
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	2280      	movs	r2, #128	; 0x80
 80035d2:	0092      	lsls	r2, r2, #2
 80035d4:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 80035d6:	2327      	movs	r3, #39	; 0x27
 80035d8:	18fb      	adds	r3, r7, r3
 80035da:	2200      	movs	r2, #0
 80035dc:	701a      	strb	r2, [r3, #0]
      break;
 80035de:	e05a      	b.n	8003696 <SD_disk_ioctl+0x24e>
    case CTRL_SYNC:
      if (SD_ReadyWait() == 0xFF) res = RES_OK;
 80035e0:	f7ff fbae 	bl	8002d40 <SD_ReadyWait>
 80035e4:	0003      	movs	r3, r0
 80035e6:	2bff      	cmp	r3, #255	; 0xff
 80035e8:	d150      	bne.n	800368c <SD_disk_ioctl+0x244>
 80035ea:	2327      	movs	r3, #39	; 0x27
 80035ec:	18fb      	adds	r3, r7, r3
 80035ee:	2200      	movs	r2, #0
 80035f0:	701a      	strb	r2, [r3, #0]
      break;
 80035f2:	e04b      	b.n	800368c <SD_disk_ioctl+0x244>
    case MMC_GET_CSD:
      /* SEND_CSD */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 80035f4:	2100      	movs	r1, #0
 80035f6:	2049      	movs	r0, #73	; 0x49
 80035f8:	f7ff fca1 	bl	8002f3e <SD_SendCmd>
 80035fc:	1e03      	subs	r3, r0, #0
 80035fe:	d147      	bne.n	8003690 <SD_disk_ioctl+0x248>
 8003600:	6a3b      	ldr	r3, [r7, #32]
 8003602:	2110      	movs	r1, #16
 8003604:	0018      	movs	r0, r3
 8003606:	f7ff fc13 	bl	8002e30 <SD_RxDataBlock>
 800360a:	1e03      	subs	r3, r0, #0
 800360c:	d040      	beq.n	8003690 <SD_disk_ioctl+0x248>
 800360e:	2327      	movs	r3, #39	; 0x27
 8003610:	18fb      	adds	r3, r7, r3
 8003612:	2200      	movs	r2, #0
 8003614:	701a      	strb	r2, [r3, #0]
      break;
 8003616:	e03b      	b.n	8003690 <SD_disk_ioctl+0x248>
    case MMC_GET_CID:
      /* SEND_CID */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8003618:	2100      	movs	r1, #0
 800361a:	204a      	movs	r0, #74	; 0x4a
 800361c:	f7ff fc8f 	bl	8002f3e <SD_SendCmd>
 8003620:	1e03      	subs	r3, r0, #0
 8003622:	d137      	bne.n	8003694 <SD_disk_ioctl+0x24c>
 8003624:	6a3b      	ldr	r3, [r7, #32]
 8003626:	2110      	movs	r1, #16
 8003628:	0018      	movs	r0, r3
 800362a:	f7ff fc01 	bl	8002e30 <SD_RxDataBlock>
 800362e:	1e03      	subs	r3, r0, #0
 8003630:	d030      	beq.n	8003694 <SD_disk_ioctl+0x24c>
 8003632:	2327      	movs	r3, #39	; 0x27
 8003634:	18fb      	adds	r3, r7, r3
 8003636:	2200      	movs	r2, #0
 8003638:	701a      	strb	r2, [r3, #0]
      break;
 800363a:	e02b      	b.n	8003694 <SD_disk_ioctl+0x24c>
    case MMC_GET_OCR:
      /* READ_OCR */
      if (SD_SendCmd(CMD58, 0) == 0)
 800363c:	2100      	movs	r1, #0
 800363e:	207a      	movs	r0, #122	; 0x7a
 8003640:	f7ff fc7d 	bl	8002f3e <SD_SendCmd>
 8003644:	1e03      	subs	r3, r0, #0
 8003646:	d11a      	bne.n	800367e <SD_disk_ioctl+0x236>
      {
        for (n = 0; n < 4; n++)
 8003648:	2326      	movs	r3, #38	; 0x26
 800364a:	18fb      	adds	r3, r7, r3
 800364c:	2200      	movs	r2, #0
 800364e:	701a      	strb	r2, [r3, #0]
 8003650:	e00c      	b.n	800366c <SD_disk_ioctl+0x224>
        {
          *ptr++ = SPI_RxByte();
 8003652:	6a3c      	ldr	r4, [r7, #32]
 8003654:	1c63      	adds	r3, r4, #1
 8003656:	623b      	str	r3, [r7, #32]
 8003658:	f7ff fb46 	bl	8002ce8 <SPI_RxByte>
 800365c:	0003      	movs	r3, r0
 800365e:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8003660:	2126      	movs	r1, #38	; 0x26
 8003662:	187b      	adds	r3, r7, r1
 8003664:	781a      	ldrb	r2, [r3, #0]
 8003666:	187b      	adds	r3, r7, r1
 8003668:	3201      	adds	r2, #1
 800366a:	701a      	strb	r2, [r3, #0]
 800366c:	2326      	movs	r3, #38	; 0x26
 800366e:	18fb      	adds	r3, r7, r3
 8003670:	781b      	ldrb	r3, [r3, #0]
 8003672:	2b03      	cmp	r3, #3
 8003674:	d9ed      	bls.n	8003652 <SD_disk_ioctl+0x20a>
        }
        res = RES_OK;
 8003676:	2327      	movs	r3, #39	; 0x27
 8003678:	18fb      	adds	r3, r7, r3
 800367a:	2200      	movs	r2, #0
 800367c:	701a      	strb	r2, [r3, #0]
      }
    default:
      res = RES_PARERR;
 800367e:	2327      	movs	r3, #39	; 0x27
 8003680:	18fb      	adds	r3, r7, r3
 8003682:	2204      	movs	r2, #4
 8003684:	701a      	strb	r2, [r3, #0]
 8003686:	e006      	b.n	8003696 <SD_disk_ioctl+0x24e>
      break;
 8003688:	46c0      	nop			; (mov r8, r8)
 800368a:	e004      	b.n	8003696 <SD_disk_ioctl+0x24e>
      break;
 800368c:	46c0      	nop			; (mov r8, r8)
 800368e:	e002      	b.n	8003696 <SD_disk_ioctl+0x24e>
      break;
 8003690:	46c0      	nop			; (mov r8, r8)
 8003692:	e000      	b.n	8003696 <SD_disk_ioctl+0x24e>
      break;
 8003694:	46c0      	nop			; (mov r8, r8)
    }
    DESELECT();
 8003696:	f7ff fae2 	bl	8002c5e <DESELECT>
    SPI_RxByte();
 800369a:	f7ff fb25 	bl	8002ce8 <SPI_RxByte>
  }
  return res;
 800369e:	2327      	movs	r3, #39	; 0x27
 80036a0:	18fb      	adds	r3, r7, r3
 80036a2:	781b      	ldrb	r3, [r3, #0]
}
 80036a4:	0018      	movs	r0, r3
 80036a6:	46bd      	mov	sp, r7
 80036a8:	b00b      	add	sp, #44	; 0x2c
 80036aa:	bd90      	pop	{r4, r7, pc}
 80036ac:	20000000 	.word	0x20000000
 80036b0:	0800fc88 	.word	0x0800fc88

080036b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80036b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036b6:	b0b3      	sub	sp, #204	; 0xcc
 80036b8:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80036ba:	f001 fa15 	bl	8004ae8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80036be:	f000 f8d7 	bl	8003870 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80036c2:	f000 f9f3 	bl	8003aac <MX_GPIO_Init>
  MX_SPI1_Init();
 80036c6:	f000 f989 	bl	80039dc <MX_SPI1_Init>
  MX_FATFS_Init();
 80036ca:	f004 fab9 	bl	8007c40 <MX_FATFS_Init>
  MX_ADC_Init();
 80036ce:	f000 f93b 	bl	8003948 <MX_ADC_Init>
  MX_USART2_UART_Init();
 80036d2:	f000 f9bb 	bl	8003a4c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
   char msg[128];
   start_time_ms = HAL_GetTick();
 80036d6:	f001 fa6d 	bl	8004bb4 <HAL_GetTick>
 80036da:	0002      	movs	r2, r0
 80036dc:	4b56      	ldr	r3, [pc, #344]	; (8003838 <main+0x184>)
 80036de:	601a      	str	r2, [r3, #0]
   HAL_ADCEx_Calibration_Start(&hadc, ADC_SINGLE_ENDED);
 80036e0:	4b56      	ldr	r3, [pc, #344]	; (800383c <main+0x188>)
 80036e2:	2100      	movs	r1, #0
 80036e4:	0018      	movs	r0, r3
 80036e6:	f001 fee7 	bl	80054b8 <HAL_ADCEx_Calibration_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
   while (1) {
      if (HAL_GPIO_ReadPin(SD_CardDetect_Input_GPIO_Port, SD_CardDetect_Input_Pin) == GPIO_PIN_SET) {
 80036ea:	23a0      	movs	r3, #160	; 0xa0
 80036ec:	05db      	lsls	r3, r3, #23
 80036ee:	2101      	movs	r1, #1
 80036f0:	0018      	movs	r0, r3
 80036f2:	f002 f9b1 	bl	8005a58 <HAL_GPIO_ReadPin>
 80036f6:	0003      	movs	r3, r0
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d000      	beq.n	80036fe <main+0x4a>
 80036fc:	e08f      	b.n	800381e <main+0x16a>
         HAL_GPIO_WritePin(SD_CardDetect_Output_GPIO_Port, SD_CardDetect_Output_Pin, GPIO_PIN_SET);
 80036fe:	23a0      	movs	r3, #160	; 0xa0
 8003700:	05db      	lsls	r3, r3, #23
 8003702:	2201      	movs	r2, #1
 8003704:	2102      	movs	r1, #2
 8003706:	0018      	movs	r0, r3
 8003708:	f002 f9c3 	bl	8005a92 <HAL_GPIO_WritePin>
         uint32_t current_time_ms = HAL_GetTick();
 800370c:	f001 fa52 	bl	8004bb4 <HAL_GetTick>
 8003710:	0003      	movs	r3, r0
 8003712:	2284      	movs	r2, #132	; 0x84
 8003714:	2018      	movs	r0, #24
 8003716:	1811      	adds	r1, r2, r0
 8003718:	19c9      	adds	r1, r1, r7
 800371a:	600b      	str	r3, [r1, #0]
         seconds_since_start = (current_time_ms - start_time_ms) / 1000.0f;
 800371c:	4b46      	ldr	r3, [pc, #280]	; (8003838 <main+0x184>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	1812      	adds	r2, r2, r0
 8003722:	19d2      	adds	r2, r2, r7
 8003724:	6812      	ldr	r2, [r2, #0]
 8003726:	1ad3      	subs	r3, r2, r3
 8003728:	0018      	movs	r0, r3
 800372a:	f7fd fb01 	bl	8000d30 <__aeabi_ui2f>
 800372e:	1c03      	adds	r3, r0, #0
 8003730:	4943      	ldr	r1, [pc, #268]	; (8003840 <main+0x18c>)
 8003732:	1c18      	adds	r0, r3, #0
 8003734:	f7fd f842 	bl	80007bc <__aeabi_fdiv>
 8003738:	1c03      	adds	r3, r0, #0
 800373a:	1c1a      	adds	r2, r3, #0
 800373c:	4b41      	ldr	r3, [pc, #260]	; (8003844 <main+0x190>)
 800373e:	601a      	str	r2, [r3, #0]
         readNumber();
 8003740:	f000 fd46 	bl	80041d0 <readNumber>
         Measurement_of_ADC_Voltage_18650();
 8003744:	f000 fafc 	bl	8003d40 <Measurement_of_ADC_Voltage_18650>
         Measurement_of_ADC_Voltage_CMOS();
 8003748:	f000 fb5a 	bl	8003e00 <Measurement_of_ADC_Voltage_CMOS>
         Measurement_of_ADC_Current_CMOS();
 800374c:	f000 fc08 	bl	8003f60 <Measurement_of_ADC_Current_CMOS>
         Measurement_of_ADC_Current_18650();
 8003750:	f000 fbb6 	bl	8003ec0 <Measurement_of_ADC_Current_18650>
         Measurement_of_Load_Voltage();
 8003754:	f000 fc54 	bl	8004000 <Measurement_of_Load_Voltage>
         C_CMOS = Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_CMOS(V_DiffAmp_CMOS, valueToAdjust);
 8003758:	4b3b      	ldr	r3, [pc, #236]	; (8003848 <main+0x194>)
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	4b3b      	ldr	r3, [pc, #236]	; (800384c <main+0x198>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	0019      	movs	r1, r3
 8003762:	1c10      	adds	r0, r2, #0
 8003764:	f000 fee4 	bl	8004530 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_CMOS>
 8003768:	1c02      	adds	r2, r0, #0
 800376a:	4b39      	ldr	r3, [pc, #228]	; (8003850 <main+0x19c>)
 800376c:	601a      	str	r2, [r3, #0]
         C_18650 = Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_18650(V_DiffAmp_18650, valueToAdjust);
 800376e:	4b39      	ldr	r3, [pc, #228]	; (8003854 <main+0x1a0>)
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	4b36      	ldr	r3, [pc, #216]	; (800384c <main+0x198>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	0019      	movs	r1, r3
 8003778:	1c10      	adds	r0, r2, #0
 800377a:	f000 ff2d 	bl	80045d8 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_18650>
 800377e:	1c02      	adds	r2, r0, #0
 8003780:	4b35      	ldr	r3, [pc, #212]	; (8003858 <main+0x1a4>)
 8003782:	601a      	str	r2, [r3, #0]

         process_SD_card();
 8003784:	f000 fa20 	bl	8003bc8 <process_SD_card>
         sprintf(msg, "%.3f,%.3f,%.5f,%.3f,%.5f,%d,%d\r\n",
 8003788:	4b2e      	ldr	r3, [pc, #184]	; (8003844 <main+0x190>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	1c18      	adds	r0, r3, #0
 800378e:	f7ff f95f 	bl	8002a50 <__aeabi_f2d>
 8003792:	6138      	str	r0, [r7, #16]
 8003794:	6179      	str	r1, [r7, #20]
 8003796:	4b31      	ldr	r3, [pc, #196]	; (800385c <main+0x1a8>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	1c18      	adds	r0, r3, #0
 800379c:	f7ff f958 	bl	8002a50 <__aeabi_f2d>
 80037a0:	0004      	movs	r4, r0
 80037a2:	000d      	movs	r5, r1
 80037a4:	4b2c      	ldr	r3, [pc, #176]	; (8003858 <main+0x1a4>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	1c18      	adds	r0, r3, #0
 80037aa:	f7ff f951 	bl	8002a50 <__aeabi_f2d>
 80037ae:	60b8      	str	r0, [r7, #8]
 80037b0:	60f9      	str	r1, [r7, #12]
 80037b2:	4b2b      	ldr	r3, [pc, #172]	; (8003860 <main+0x1ac>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	1c18      	adds	r0, r3, #0
 80037b8:	f7ff f94a 	bl	8002a50 <__aeabi_f2d>
 80037bc:	6038      	str	r0, [r7, #0]
 80037be:	6079      	str	r1, [r7, #4]
 80037c0:	4b23      	ldr	r3, [pc, #140]	; (8003850 <main+0x19c>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	1c18      	adds	r0, r3, #0
 80037c6:	f7ff f943 	bl	8002a50 <__aeabi_f2d>
 80037ca:	4b20      	ldr	r3, [pc, #128]	; (800384c <main+0x198>)
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	4b25      	ldr	r3, [pc, #148]	; (8003864 <main+0x1b0>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4e25      	ldr	r6, [pc, #148]	; (8003868 <main+0x1b4>)
 80037d4:	46b4      	mov	ip, r6
 80037d6:	261c      	movs	r6, #28
 80037d8:	19be      	adds	r6, r7, r6
 80037da:	9309      	str	r3, [sp, #36]	; 0x24
 80037dc:	9208      	str	r2, [sp, #32]
 80037de:	9006      	str	r0, [sp, #24]
 80037e0:	9107      	str	r1, [sp, #28]
 80037e2:	6839      	ldr	r1, [r7, #0]
 80037e4:	687a      	ldr	r2, [r7, #4]
 80037e6:	9104      	str	r1, [sp, #16]
 80037e8:	9205      	str	r2, [sp, #20]
 80037ea:	68b9      	ldr	r1, [r7, #8]
 80037ec:	68fa      	ldr	r2, [r7, #12]
 80037ee:	9102      	str	r1, [sp, #8]
 80037f0:	9203      	str	r2, [sp, #12]
 80037f2:	9400      	str	r4, [sp, #0]
 80037f4:	9501      	str	r5, [sp, #4]
 80037f6:	693a      	ldr	r2, [r7, #16]
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	4661      	mov	r1, ip
 80037fc:	0030      	movs	r0, r6
 80037fe:	f008 fc39 	bl	800c074 <siprintf>
                       V_CMOS,         // CMOS Voltage
         			  C_CMOS,         // CMOS Current
                       valueToAdjust,  // Threshold

         			  write_num);//Total number of measurements
               HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8003802:	241c      	movs	r4, #28
 8003804:	193b      	adds	r3, r7, r4
 8003806:	0018      	movs	r0, r3
 8003808:	f7fc fc7e 	bl	8000108 <strlen>
 800380c:	0003      	movs	r3, r0
 800380e:	b29a      	uxth	r2, r3
 8003810:	2301      	movs	r3, #1
 8003812:	425b      	negs	r3, r3
 8003814:	1939      	adds	r1, r7, r4
 8003816:	4815      	ldr	r0, [pc, #84]	; (800386c <main+0x1b8>)
 8003818:	f003 fcfe 	bl	8007218 <HAL_UART_Transmit>
 800381c:	e006      	b.n	800382c <main+0x178>
      } else {
         HAL_GPIO_WritePin(SD_CardDetect_Output_GPIO_Port, SD_CardDetect_Output_Pin, GPIO_PIN_RESET);
 800381e:	23a0      	movs	r3, #160	; 0xa0
 8003820:	05db      	lsls	r3, r3, #23
 8003822:	2200      	movs	r2, #0
 8003824:	2102      	movs	r1, #2
 8003826:	0018      	movs	r0, r3
 8003828:	f002 f933 	bl	8005a92 <HAL_GPIO_WritePin>
      }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
      write_num++;
 800382c:	4b0d      	ldr	r3, [pc, #52]	; (8003864 <main+0x1b0>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	1c5a      	adds	r2, r3, #1
 8003832:	4b0c      	ldr	r3, [pc, #48]	; (8003864 <main+0x1b0>)
 8003834:	601a      	str	r2, [r3, #0]
      if (HAL_GPIO_ReadPin(SD_CardDetect_Input_GPIO_Port, SD_CardDetect_Input_Pin) == GPIO_PIN_SET) {
 8003836:	e758      	b.n	80036ea <main+0x36>
 8003838:	20000370 	.word	0x20000370
 800383c:	20000210 	.word	0x20000210
 8003840:	447a0000 	.word	0x447a0000
 8003844:	2000036c 	.word	0x2000036c
 8003848:	2000035c 	.word	0x2000035c
 800384c:	20000374 	.word	0x20000374
 8003850:	20000360 	.word	0x20000360
 8003854:	20000358 	.word	0x20000358
 8003858:	20000364 	.word	0x20000364
 800385c:	20000350 	.word	0x20000350
 8003860:	20000354 	.word	0x20000354
 8003864:	2000034c 	.word	0x2000034c
 8003868:	0800fb20 	.word	0x0800fb20
 800386c:	200002c4 	.word	0x200002c4

08003870 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003870:	b590      	push	{r4, r7, lr}
 8003872:	b099      	sub	sp, #100	; 0x64
 8003874:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003876:	242c      	movs	r4, #44	; 0x2c
 8003878:	193b      	adds	r3, r7, r4
 800387a:	0018      	movs	r0, r3
 800387c:	2334      	movs	r3, #52	; 0x34
 800387e:	001a      	movs	r2, r3
 8003880:	2100      	movs	r1, #0
 8003882:	f008 fc63 	bl	800c14c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003886:	2318      	movs	r3, #24
 8003888:	18fb      	adds	r3, r7, r3
 800388a:	0018      	movs	r0, r3
 800388c:	2314      	movs	r3, #20
 800388e:	001a      	movs	r2, r3
 8003890:	2100      	movs	r1, #0
 8003892:	f008 fc5b 	bl	800c14c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003896:	003b      	movs	r3, r7
 8003898:	0018      	movs	r0, r3
 800389a:	2318      	movs	r3, #24
 800389c:	001a      	movs	r2, r3
 800389e:	2100      	movs	r1, #0
 80038a0:	f008 fc54 	bl	800c14c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80038a4:	4b26      	ldr	r3, [pc, #152]	; (8003940 <SystemClock_Config+0xd0>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a26      	ldr	r2, [pc, #152]	; (8003944 <SystemClock_Config+0xd4>)
 80038aa:	401a      	ands	r2, r3
 80038ac:	4b24      	ldr	r3, [pc, #144]	; (8003940 <SystemClock_Config+0xd0>)
 80038ae:	2180      	movs	r1, #128	; 0x80
 80038b0:	0109      	lsls	r1, r1, #4
 80038b2:	430a      	orrs	r2, r1
 80038b4:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80038b6:	0021      	movs	r1, r4
 80038b8:	187b      	adds	r3, r7, r1
 80038ba:	2210      	movs	r2, #16
 80038bc:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80038be:	187b      	adds	r3, r7, r1
 80038c0:	2201      	movs	r2, #1
 80038c2:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80038c4:	187b      	adds	r3, r7, r1
 80038c6:	2200      	movs	r2, #0
 80038c8:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80038ca:	187b      	adds	r3, r7, r1
 80038cc:	22c0      	movs	r2, #192	; 0xc0
 80038ce:	0212      	lsls	r2, r2, #8
 80038d0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80038d2:	187b      	adds	r3, r7, r1
 80038d4:	2200      	movs	r2, #0
 80038d6:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80038d8:	187b      	adds	r3, r7, r1
 80038da:	0018      	movs	r0, r3
 80038dc:	f002 f8f6 	bl	8005acc <HAL_RCC_OscConfig>
 80038e0:	1e03      	subs	r3, r0, #0
 80038e2:	d001      	beq.n	80038e8 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80038e4:	f000 fecc 	bl	8004680 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80038e8:	2118      	movs	r1, #24
 80038ea:	187b      	adds	r3, r7, r1
 80038ec:	220f      	movs	r2, #15
 80038ee:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80038f0:	187b      	adds	r3, r7, r1
 80038f2:	2200      	movs	r2, #0
 80038f4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80038f6:	187b      	adds	r3, r7, r1
 80038f8:	2200      	movs	r2, #0
 80038fa:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80038fc:	187b      	adds	r3, r7, r1
 80038fe:	2200      	movs	r2, #0
 8003900:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003902:	187b      	adds	r3, r7, r1
 8003904:	2200      	movs	r2, #0
 8003906:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003908:	187b      	adds	r3, r7, r1
 800390a:	2100      	movs	r1, #0
 800390c:	0018      	movs	r0, r3
 800390e:	f002 fc59 	bl	80061c4 <HAL_RCC_ClockConfig>
 8003912:	1e03      	subs	r3, r0, #0
 8003914:	d001      	beq.n	800391a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8003916:	f000 feb3 	bl	8004680 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800391a:	003b      	movs	r3, r7
 800391c:	2202      	movs	r2, #2
 800391e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003920:	003b      	movs	r3, r7
 8003922:	2200      	movs	r2, #0
 8003924:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003926:	003b      	movs	r3, r7
 8003928:	0018      	movs	r0, r3
 800392a:	f002 fe6f 	bl	800660c <HAL_RCCEx_PeriphCLKConfig>
 800392e:	1e03      	subs	r3, r0, #0
 8003930:	d001      	beq.n	8003936 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8003932:	f000 fea5 	bl	8004680 <Error_Handler>
  }
}
 8003936:	46c0      	nop			; (mov r8, r8)
 8003938:	46bd      	mov	sp, r7
 800393a:	b019      	add	sp, #100	; 0x64
 800393c:	bd90      	pop	{r4, r7, pc}
 800393e:	46c0      	nop			; (mov r8, r8)
 8003940:	40007000 	.word	0x40007000
 8003944:	ffffe7ff 	.word	0xffffe7ff

08003948 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	af00      	add	r7, sp, #0

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 800394c:	4b21      	ldr	r3, [pc, #132]	; (80039d4 <MX_ADC_Init+0x8c>)
 800394e:	4a22      	ldr	r2, [pc, #136]	; (80039d8 <MX_ADC_Init+0x90>)
 8003950:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8003952:	4b20      	ldr	r3, [pc, #128]	; (80039d4 <MX_ADC_Init+0x8c>)
 8003954:	2200      	movs	r2, #0
 8003956:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003958:	4b1e      	ldr	r3, [pc, #120]	; (80039d4 <MX_ADC_Init+0x8c>)
 800395a:	2280      	movs	r2, #128	; 0x80
 800395c:	0612      	lsls	r2, r2, #24
 800395e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8003960:	4b1c      	ldr	r3, [pc, #112]	; (80039d4 <MX_ADC_Init+0x8c>)
 8003962:	2200      	movs	r2, #0
 8003964:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 8003966:	4b1b      	ldr	r3, [pc, #108]	; (80039d4 <MX_ADC_Init+0x8c>)
 8003968:	2207      	movs	r2, #7
 800396a:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800396c:	4b19      	ldr	r3, [pc, #100]	; (80039d4 <MX_ADC_Init+0x8c>)
 800396e:	2201      	movs	r2, #1
 8003970:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003972:	4b18      	ldr	r3, [pc, #96]	; (80039d4 <MX_ADC_Init+0x8c>)
 8003974:	2200      	movs	r2, #0
 8003976:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = ENABLE;
 8003978:	4b16      	ldr	r3, [pc, #88]	; (80039d4 <MX_ADC_Init+0x8c>)
 800397a:	2220      	movs	r2, #32
 800397c:	2101      	movs	r1, #1
 800397e:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8003980:	4b14      	ldr	r3, [pc, #80]	; (80039d4 <MX_ADC_Init+0x8c>)
 8003982:	2221      	movs	r2, #33	; 0x21
 8003984:	2100      	movs	r1, #0
 8003986:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003988:	4b12      	ldr	r3, [pc, #72]	; (80039d4 <MX_ADC_Init+0x8c>)
 800398a:	2200      	movs	r2, #0
 800398c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800398e:	4b11      	ldr	r3, [pc, #68]	; (80039d4 <MX_ADC_Init+0x8c>)
 8003990:	22c2      	movs	r2, #194	; 0xc2
 8003992:	32ff      	adds	r2, #255	; 0xff
 8003994:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8003996:	4b0f      	ldr	r3, [pc, #60]	; (80039d4 <MX_ADC_Init+0x8c>)
 8003998:	222c      	movs	r2, #44	; 0x2c
 800399a:	2100      	movs	r1, #0
 800399c:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800399e:	4b0d      	ldr	r3, [pc, #52]	; (80039d4 <MX_ADC_Init+0x8c>)
 80039a0:	2204      	movs	r2, #4
 80039a2:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80039a4:	4b0b      	ldr	r3, [pc, #44]	; (80039d4 <MX_ADC_Init+0x8c>)
 80039a6:	2200      	movs	r2, #0
 80039a8:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 80039aa:	4b0a      	ldr	r3, [pc, #40]	; (80039d4 <MX_ADC_Init+0x8c>)
 80039ac:	2200      	movs	r2, #0
 80039ae:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 80039b0:	4b08      	ldr	r3, [pc, #32]	; (80039d4 <MX_ADC_Init+0x8c>)
 80039b2:	2201      	movs	r2, #1
 80039b4:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80039b6:	4b07      	ldr	r3, [pc, #28]	; (80039d4 <MX_ADC_Init+0x8c>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80039bc:	4b05      	ldr	r3, [pc, #20]	; (80039d4 <MX_ADC_Init+0x8c>)
 80039be:	0018      	movs	r0, r3
 80039c0:	f001 f926 	bl	8004c10 <HAL_ADC_Init>
 80039c4:	1e03      	subs	r3, r0, #0
 80039c6:	d001      	beq.n	80039cc <MX_ADC_Init+0x84>
  {
    Error_Handler();
 80039c8:	f000 fe5a 	bl	8004680 <Error_Handler>

  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80039cc:	46c0      	nop			; (mov r8, r8)
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	46c0      	nop			; (mov r8, r8)
 80039d4:	20000210 	.word	0x20000210
 80039d8:	40012400 	.word	0x40012400

080039dc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80039e0:	4b18      	ldr	r3, [pc, #96]	; (8003a44 <MX_SPI1_Init+0x68>)
 80039e2:	4a19      	ldr	r2, [pc, #100]	; (8003a48 <MX_SPI1_Init+0x6c>)
 80039e4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80039e6:	4b17      	ldr	r3, [pc, #92]	; (8003a44 <MX_SPI1_Init+0x68>)
 80039e8:	2282      	movs	r2, #130	; 0x82
 80039ea:	0052      	lsls	r2, r2, #1
 80039ec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80039ee:	4b15      	ldr	r3, [pc, #84]	; (8003a44 <MX_SPI1_Init+0x68>)
 80039f0:	2200      	movs	r2, #0
 80039f2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80039f4:	4b13      	ldr	r3, [pc, #76]	; (8003a44 <MX_SPI1_Init+0x68>)
 80039f6:	2200      	movs	r2, #0
 80039f8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80039fa:	4b12      	ldr	r3, [pc, #72]	; (8003a44 <MX_SPI1_Init+0x68>)
 80039fc:	2200      	movs	r2, #0
 80039fe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003a00:	4b10      	ldr	r3, [pc, #64]	; (8003a44 <MX_SPI1_Init+0x68>)
 8003a02:	2200      	movs	r2, #0
 8003a04:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003a06:	4b0f      	ldr	r3, [pc, #60]	; (8003a44 <MX_SPI1_Init+0x68>)
 8003a08:	2280      	movs	r2, #128	; 0x80
 8003a0a:	0092      	lsls	r2, r2, #2
 8003a0c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a0e:	4b0d      	ldr	r3, [pc, #52]	; (8003a44 <MX_SPI1_Init+0x68>)
 8003a10:	2200      	movs	r2, #0
 8003a12:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003a14:	4b0b      	ldr	r3, [pc, #44]	; (8003a44 <MX_SPI1_Init+0x68>)
 8003a16:	2200      	movs	r2, #0
 8003a18:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003a1a:	4b0a      	ldr	r3, [pc, #40]	; (8003a44 <MX_SPI1_Init+0x68>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a20:	4b08      	ldr	r3, [pc, #32]	; (8003a44 <MX_SPI1_Init+0x68>)
 8003a22:	2200      	movs	r2, #0
 8003a24:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003a26:	4b07      	ldr	r3, [pc, #28]	; (8003a44 <MX_SPI1_Init+0x68>)
 8003a28:	2207      	movs	r2, #7
 8003a2a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003a2c:	4b05      	ldr	r3, [pc, #20]	; (8003a44 <MX_SPI1_Init+0x68>)
 8003a2e:	0018      	movs	r0, r3
 8003a30:	f002 ff18 	bl	8006864 <HAL_SPI_Init>
 8003a34:	1e03      	subs	r3, r0, #0
 8003a36:	d001      	beq.n	8003a3c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003a38:	f000 fe22 	bl	8004680 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003a3c:	46c0      	nop			; (mov r8, r8)
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	46c0      	nop			; (mov r8, r8)
 8003a44:	2000026c 	.word	0x2000026c
 8003a48:	40013000 	.word	0x40013000

08003a4c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003a50:	4b14      	ldr	r3, [pc, #80]	; (8003aa4 <MX_USART2_UART_Init+0x58>)
 8003a52:	4a15      	ldr	r2, [pc, #84]	; (8003aa8 <MX_USART2_UART_Init+0x5c>)
 8003a54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003a56:	4b13      	ldr	r3, [pc, #76]	; (8003aa4 <MX_USART2_UART_Init+0x58>)
 8003a58:	22e1      	movs	r2, #225	; 0xe1
 8003a5a:	0252      	lsls	r2, r2, #9
 8003a5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003a5e:	4b11      	ldr	r3, [pc, #68]	; (8003aa4 <MX_USART2_UART_Init+0x58>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003a64:	4b0f      	ldr	r3, [pc, #60]	; (8003aa4 <MX_USART2_UART_Init+0x58>)
 8003a66:	2200      	movs	r2, #0
 8003a68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003a6a:	4b0e      	ldr	r3, [pc, #56]	; (8003aa4 <MX_USART2_UART_Init+0x58>)
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003a70:	4b0c      	ldr	r3, [pc, #48]	; (8003aa4 <MX_USART2_UART_Init+0x58>)
 8003a72:	220c      	movs	r2, #12
 8003a74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a76:	4b0b      	ldr	r3, [pc, #44]	; (8003aa4 <MX_USART2_UART_Init+0x58>)
 8003a78:	2200      	movs	r2, #0
 8003a7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a7c:	4b09      	ldr	r3, [pc, #36]	; (8003aa4 <MX_USART2_UART_Init+0x58>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003a82:	4b08      	ldr	r3, [pc, #32]	; (8003aa4 <MX_USART2_UART_Init+0x58>)
 8003a84:	2200      	movs	r2, #0
 8003a86:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003a88:	4b06      	ldr	r3, [pc, #24]	; (8003aa4 <MX_USART2_UART_Init+0x58>)
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003a8e:	4b05      	ldr	r3, [pc, #20]	; (8003aa4 <MX_USART2_UART_Init+0x58>)
 8003a90:	0018      	movs	r0, r3
 8003a92:	f003 fb6d 	bl	8007170 <HAL_UART_Init>
 8003a96:	1e03      	subs	r3, r0, #0
 8003a98:	d001      	beq.n	8003a9e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003a9a:	f000 fdf1 	bl	8004680 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003a9e:	46c0      	nop			; (mov r8, r8)
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}
 8003aa4:	200002c4 	.word	0x200002c4
 8003aa8:	40004400 	.word	0x40004400

08003aac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003aac:	b590      	push	{r4, r7, lr}
 8003aae:	b089      	sub	sp, #36	; 0x24
 8003ab0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ab2:	240c      	movs	r4, #12
 8003ab4:	193b      	adds	r3, r7, r4
 8003ab6:	0018      	movs	r0, r3
 8003ab8:	2314      	movs	r3, #20
 8003aba:	001a      	movs	r2, r3
 8003abc:	2100      	movs	r1, #0
 8003abe:	f008 fb45 	bl	800c14c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ac2:	4b38      	ldr	r3, [pc, #224]	; (8003ba4 <MX_GPIO_Init+0xf8>)
 8003ac4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ac6:	4b37      	ldr	r3, [pc, #220]	; (8003ba4 <MX_GPIO_Init+0xf8>)
 8003ac8:	2104      	movs	r1, #4
 8003aca:	430a      	orrs	r2, r1
 8003acc:	62da      	str	r2, [r3, #44]	; 0x2c
 8003ace:	4b35      	ldr	r3, [pc, #212]	; (8003ba4 <MX_GPIO_Init+0xf8>)
 8003ad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ad2:	2204      	movs	r2, #4
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	60bb      	str	r3, [r7, #8]
 8003ad8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ada:	4b32      	ldr	r3, [pc, #200]	; (8003ba4 <MX_GPIO_Init+0xf8>)
 8003adc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ade:	4b31      	ldr	r3, [pc, #196]	; (8003ba4 <MX_GPIO_Init+0xf8>)
 8003ae0:	2101      	movs	r1, #1
 8003ae2:	430a      	orrs	r2, r1
 8003ae4:	62da      	str	r2, [r3, #44]	; 0x2c
 8003ae6:	4b2f      	ldr	r3, [pc, #188]	; (8003ba4 <MX_GPIO_Init+0xf8>)
 8003ae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aea:	2201      	movs	r2, #1
 8003aec:	4013      	ands	r3, r2
 8003aee:	607b      	str	r3, [r7, #4]
 8003af0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003af2:	4b2c      	ldr	r3, [pc, #176]	; (8003ba4 <MX_GPIO_Init+0xf8>)
 8003af4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003af6:	4b2b      	ldr	r3, [pc, #172]	; (8003ba4 <MX_GPIO_Init+0xf8>)
 8003af8:	2102      	movs	r1, #2
 8003afa:	430a      	orrs	r2, r1
 8003afc:	62da      	str	r2, [r3, #44]	; 0x2c
 8003afe:	4b29      	ldr	r3, [pc, #164]	; (8003ba4 <MX_GPIO_Init+0xf8>)
 8003b00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b02:	2202      	movs	r2, #2
 8003b04:	4013      	ands	r3, r2
 8003b06:	603b      	str	r3, [r7, #0]
 8003b08:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SD_CardDetect_Output_Pin|GPIO_PIN_4|User_Input_Status_Light_Red_Pin|User_Input_Status_Light_Green_Pin
 8003b0a:	4927      	ldr	r1, [pc, #156]	; (8003ba8 <MX_GPIO_Init+0xfc>)
 8003b0c:	23a0      	movs	r3, #160	; 0xa0
 8003b0e:	05db      	lsls	r3, r3, #23
 8003b10:	2200      	movs	r2, #0
 8003b12:	0018      	movs	r0, r3
 8003b14:	f001 ffbd 	bl	8005a92 <HAL_GPIO_WritePin>
                          |User_Input_Status_Light_Blue_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : Discrete_Bit_0_Pin Discrete_Bit_1_Pin */
  GPIO_InitStruct.Pin = Discrete_Bit_0_Pin|Discrete_Bit_1_Pin;
 8003b18:	193b      	adds	r3, r7, r4
 8003b1a:	2203      	movs	r2, #3
 8003b1c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b1e:	193b      	adds	r3, r7, r4
 8003b20:	2200      	movs	r2, #0
 8003b22:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b24:	193b      	adds	r3, r7, r4
 8003b26:	2200      	movs	r2, #0
 8003b28:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b2a:	193b      	adds	r3, r7, r4
 8003b2c:	4a1f      	ldr	r2, [pc, #124]	; (8003bac <MX_GPIO_Init+0x100>)
 8003b2e:	0019      	movs	r1, r3
 8003b30:	0010      	movs	r0, r2
 8003b32:	f001 fe13 	bl	800575c <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CardDetect_Input_Pin */
  GPIO_InitStruct.Pin = SD_CardDetect_Input_Pin;
 8003b36:	193b      	adds	r3, r7, r4
 8003b38:	2201      	movs	r2, #1
 8003b3a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b3c:	193b      	adds	r3, r7, r4
 8003b3e:	2200      	movs	r2, #0
 8003b40:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b42:	193b      	adds	r3, r7, r4
 8003b44:	2200      	movs	r2, #0
 8003b46:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SD_CardDetect_Input_GPIO_Port, &GPIO_InitStruct);
 8003b48:	193a      	adds	r2, r7, r4
 8003b4a:	23a0      	movs	r3, #160	; 0xa0
 8003b4c:	05db      	lsls	r3, r3, #23
 8003b4e:	0011      	movs	r1, r2
 8003b50:	0018      	movs	r0, r3
 8003b52:	f001 fe03 	bl	800575c <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CardDetect_Output_Pin PA4 User_Input_Status_Light_Red_Pin User_Input_Status_Light_Green_Pin
                           User_Input_Status_Light_Blue_Pin */
  GPIO_InitStruct.Pin = SD_CardDetect_Output_Pin|GPIO_PIN_4|User_Input_Status_Light_Red_Pin|User_Input_Status_Light_Green_Pin
 8003b56:	193b      	adds	r3, r7, r4
 8003b58:	4a13      	ldr	r2, [pc, #76]	; (8003ba8 <MX_GPIO_Init+0xfc>)
 8003b5a:	601a      	str	r2, [r3, #0]
                          |User_Input_Status_Light_Blue_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b5c:	193b      	adds	r3, r7, r4
 8003b5e:	2201      	movs	r2, #1
 8003b60:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b62:	193b      	adds	r3, r7, r4
 8003b64:	2200      	movs	r2, #0
 8003b66:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b68:	193b      	adds	r3, r7, r4
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b6e:	193a      	adds	r2, r7, r4
 8003b70:	23a0      	movs	r3, #160	; 0xa0
 8003b72:	05db      	lsls	r3, r3, #23
 8003b74:	0011      	movs	r1, r2
 8003b76:	0018      	movs	r0, r3
 8003b78:	f001 fdf0 	bl	800575c <HAL_GPIO_Init>

  /*Configure GPIO pin : Discrete_Bit_2_Pin */
  GPIO_InitStruct.Pin = Discrete_Bit_2_Pin;
 8003b7c:	193b      	adds	r3, r7, r4
 8003b7e:	2201      	movs	r2, #1
 8003b80:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b82:	193b      	adds	r3, r7, r4
 8003b84:	2200      	movs	r2, #0
 8003b86:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b88:	193b      	adds	r3, r7, r4
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Discrete_Bit_2_GPIO_Port, &GPIO_InitStruct);
 8003b8e:	193b      	adds	r3, r7, r4
 8003b90:	4a07      	ldr	r2, [pc, #28]	; (8003bb0 <MX_GPIO_Init+0x104>)
 8003b92:	0019      	movs	r1, r3
 8003b94:	0010      	movs	r0, r2
 8003b96:	f001 fde1 	bl	800575c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003b9a:	46c0      	nop			; (mov r8, r8)
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	b009      	add	sp, #36	; 0x24
 8003ba0:	bd90      	pop	{r4, r7, pc}
 8003ba2:	46c0      	nop			; (mov r8, r8)
 8003ba4:	40021000 	.word	0x40021000
 8003ba8:	00000712 	.word	0x00000712
 8003bac:	50000800 	.word	0x50000800
 8003bb0:	50000400 	.word	0x50000400

08003bb4 <__io_putchar>:
   set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b082      	sub	sp, #8
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
   /* Place your implementation of fputc here */
   /* e.g. write a character to the UART3 and Loop until the end of transmission
    */
   // HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
   return ch;
 8003bbc:	687b      	ldr	r3, [r7, #4]
}
 8003bbe:	0018      	movs	r0, r3
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	b002      	add	sp, #8
 8003bc4:	bd80      	pop	{r7, pc}
	...

08003bc8 <process_SD_card>:
 *
 * Note: The ACT light on the SD card breakout board should be flickering if functioning properly. It is
 *       not working properly when the light either stays ON or stays OFF. In that case, check that the
 *       breakout board is correctly wired.
 */
void process_SD_card(void) {
 8003bc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003bca:	46c6      	mov	lr, r8
 8003bcc:	b500      	push	{lr}
 8003bce:	4c4e      	ldr	r4, [pc, #312]	; (8003d08 <process_SD_card+0x140>)
 8003bd0:	44a5      	add	sp, r4
 8003bd2:	af0e      	add	r7, sp, #56	; 0x38

   // Buffer for storing the complete string to write
   char writeBuffer[500];  // Adjust the size based on your needs

   // Attempt to mount the SD Card
   fres = f_mount(&FatFs, "", 1);  // 1=mount now
 8003bd4:	4d4d      	ldr	r5, [pc, #308]	; (8003d0c <process_SD_card+0x144>)
 8003bd6:	2620      	movs	r6, #32
 8003bd8:	19ab      	adds	r3, r5, r6
 8003bda:	19dc      	adds	r4, r3, r7
 8003bdc:	494c      	ldr	r1, [pc, #304]	; (8003d10 <process_SD_card+0x148>)
 8003bde:	4b4d      	ldr	r3, [pc, #308]	; (8003d14 <process_SD_card+0x14c>)
 8003be0:	199b      	adds	r3, r3, r6
 8003be2:	19db      	adds	r3, r3, r7
 8003be4:	2201      	movs	r2, #1
 8003be6:	0018      	movs	r0, r3
 8003be8:	f006 fc1a 	bl	800a420 <f_mount>
 8003bec:	0003      	movs	r3, r0
 8003bee:	7023      	strb	r3, [r4, #0]
   if (fres != FR_OK) return;      // Exit if fail to mount
 8003bf0:	19ab      	adds	r3, r5, r6
 8003bf2:	19db      	adds	r3, r3, r7
 8003bf4:	781b      	ldrb	r3, [r3, #0]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d000      	beq.n	8003bfc <process_SD_card+0x34>
 8003bfa:	e07d      	b.n	8003cf8 <process_SD_card+0x130>

   // Open or create the file and append data
   fres = f_open(&fil, "Readings.csv", FA_WRITE | FA_READ | FA_OPEN_APPEND);
 8003bfc:	19ab      	adds	r3, r5, r6
 8003bfe:	19dc      	adds	r4, r3, r7
 8003c00:	4945      	ldr	r1, [pc, #276]	; (8003d18 <process_SD_card+0x150>)
 8003c02:	23fa      	movs	r3, #250	; 0xfa
 8003c04:	005b      	lsls	r3, r3, #1
 8003c06:	199b      	adds	r3, r3, r6
 8003c08:	19db      	adds	r3, r3, r7
 8003c0a:	2233      	movs	r2, #51	; 0x33
 8003c0c:	0018      	movs	r0, r3
 8003c0e:	f006 fc53 	bl	800a4b8 <f_open>
 8003c12:	0003      	movs	r3, r0
 8003c14:	7023      	strb	r3, [r4, #0]
   if (fres != FR_OK) {
 8003c16:	19ab      	adds	r3, r5, r6
 8003c18:	19db      	adds	r3, r3, r7
 8003c1a:	781b      	ldrb	r3, [r3, #0]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d006      	beq.n	8003c2e <process_SD_card+0x66>
      f_mount(NULL, "", 0);  // Dismount the SD card if fail to open
 8003c20:	4b3b      	ldr	r3, [pc, #236]	; (8003d10 <process_SD_card+0x148>)
 8003c22:	2200      	movs	r2, #0
 8003c24:	0019      	movs	r1, r3
 8003c26:	2000      	movs	r0, #0
 8003c28:	f006 fbfa 	bl	800a420 <f_mount>
      return;                // Exit if fail to open/create the file
 8003c2c:	e065      	b.n	8003cfa <process_SD_card+0x132>
   }

   // Prepare the data string
   snprintf(writeBuffer, sizeof(writeBuffer), "%.3f,%.3f,%.5f,%.3f,%.5f,%.3f,%d,%d,\n",
 8003c2e:	4b3b      	ldr	r3, [pc, #236]	; (8003d1c <process_SD_card+0x154>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	1c18      	adds	r0, r3, #0
 8003c34:	f7fe ff0c 	bl	8002a50 <__aeabi_f2d>
 8003c38:	0004      	movs	r4, r0
 8003c3a:	000d      	movs	r5, r1
 8003c3c:	4b38      	ldr	r3, [pc, #224]	; (8003d20 <process_SD_card+0x158>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	1c18      	adds	r0, r3, #0
 8003c42:	f7fe ff05 	bl	8002a50 <__aeabi_f2d>
 8003c46:	61b8      	str	r0, [r7, #24]
 8003c48:	61f9      	str	r1, [r7, #28]
 8003c4a:	4b36      	ldr	r3, [pc, #216]	; (8003d24 <process_SD_card+0x15c>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	1c18      	adds	r0, r3, #0
 8003c50:	f7fe fefe 	bl	8002a50 <__aeabi_f2d>
 8003c54:	6138      	str	r0, [r7, #16]
 8003c56:	6179      	str	r1, [r7, #20]
 8003c58:	4b33      	ldr	r3, [pc, #204]	; (8003d28 <process_SD_card+0x160>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	1c18      	adds	r0, r3, #0
 8003c5e:	f7fe fef7 	bl	8002a50 <__aeabi_f2d>
 8003c62:	60b8      	str	r0, [r7, #8]
 8003c64:	60f9      	str	r1, [r7, #12]
 8003c66:	4b31      	ldr	r3, [pc, #196]	; (8003d2c <process_SD_card+0x164>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	1c18      	adds	r0, r3, #0
 8003c6c:	f7fe fef0 	bl	8002a50 <__aeabi_f2d>
 8003c70:	6038      	str	r0, [r7, #0]
 8003c72:	6079      	str	r1, [r7, #4]
 8003c74:	4b2e      	ldr	r3, [pc, #184]	; (8003d30 <process_SD_card+0x168>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	1c18      	adds	r0, r3, #0
 8003c7a:	f7fe fee9 	bl	8002a50 <__aeabi_f2d>
 8003c7e:	4b2d      	ldr	r3, [pc, #180]	; (8003d34 <process_SD_card+0x16c>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4698      	mov	r8, r3
 8003c84:	4b2c      	ldr	r3, [pc, #176]	; (8003d38 <process_SD_card+0x170>)
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	4b2c      	ldr	r3, [pc, #176]	; (8003d3c <process_SD_card+0x174>)
 8003c8a:	469c      	mov	ip, r3
 8003c8c:	23fa      	movs	r3, #250	; 0xfa
 8003c8e:	005e      	lsls	r6, r3, #1
 8003c90:	2320      	movs	r3, #32
 8003c92:	18fb      	adds	r3, r7, r3
 8003c94:	920d      	str	r2, [sp, #52]	; 0x34
 8003c96:	4642      	mov	r2, r8
 8003c98:	920c      	str	r2, [sp, #48]	; 0x30
 8003c9a:	900a      	str	r0, [sp, #40]	; 0x28
 8003c9c:	910b      	str	r1, [sp, #44]	; 0x2c
 8003c9e:	6839      	ldr	r1, [r7, #0]
 8003ca0:	687a      	ldr	r2, [r7, #4]
 8003ca2:	9108      	str	r1, [sp, #32]
 8003ca4:	9209      	str	r2, [sp, #36]	; 0x24
 8003ca6:	68b9      	ldr	r1, [r7, #8]
 8003ca8:	68fa      	ldr	r2, [r7, #12]
 8003caa:	9106      	str	r1, [sp, #24]
 8003cac:	9207      	str	r2, [sp, #28]
 8003cae:	6939      	ldr	r1, [r7, #16]
 8003cb0:	697a      	ldr	r2, [r7, #20]
 8003cb2:	9104      	str	r1, [sp, #16]
 8003cb4:	9205      	str	r2, [sp, #20]
 8003cb6:	69b9      	ldr	r1, [r7, #24]
 8003cb8:	69fa      	ldr	r2, [r7, #28]
 8003cba:	9102      	str	r1, [sp, #8]
 8003cbc:	9203      	str	r2, [sp, #12]
 8003cbe:	9400      	str	r4, [sp, #0]
 8003cc0:	9501      	str	r5, [sp, #4]
 8003cc2:	4662      	mov	r2, ip
 8003cc4:	0031      	movs	r1, r6
 8003cc6:	0018      	movs	r0, r3
 8003cc8:	f008 f9a0 	bl	800c00c <sniprintf>
			Load_Voltage,// CMOS Current
            valueToAdjust,
			write_num);       // Switch State

   // Write the prepared string to the file
   f_puts(writeBuffer, &fil);
 8003ccc:	24fa      	movs	r4, #250	; 0xfa
 8003cce:	0064      	lsls	r4, r4, #1
 8003cd0:	2520      	movs	r5, #32
 8003cd2:	1963      	adds	r3, r4, r5
 8003cd4:	19da      	adds	r2, r3, r7
 8003cd6:	197b      	adds	r3, r7, r5
 8003cd8:	0011      	movs	r1, r2
 8003cda:	0018      	movs	r0, r3
 8003cdc:	f007 f8c1 	bl	800ae62 <f_puts>

   // Close the file to ensure data is written to the SD card
   f_close(&fil);
 8003ce0:	1963      	adds	r3, r4, r5
 8003ce2:	19db      	adds	r3, r3, r7
 8003ce4:	0018      	movs	r0, r3
 8003ce6:	f007 f810 	bl	800ad0a <f_close>

   // Dismount the SD card
   f_mount(NULL, "", 0);
 8003cea:	4b09      	ldr	r3, [pc, #36]	; (8003d10 <process_SD_card+0x148>)
 8003cec:	2200      	movs	r2, #0
 8003cee:	0019      	movs	r1, r3
 8003cf0:	2000      	movs	r0, #0
 8003cf2:	f006 fb95 	bl	800a420 <f_mount>
 8003cf6:	e000      	b.n	8003cfa <process_SD_card+0x132>
   if (fres != FR_OK) return;      // Exit if fail to mount
 8003cf8:	46c0      	nop			; (mov r8, r8)
}
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	238a      	movs	r3, #138	; 0x8a
 8003cfe:	019b      	lsls	r3, r3, #6
 8003d00:	449d      	add	sp, r3
 8003d02:	bc80      	pop	{r7}
 8003d04:	46b8      	mov	r8, r7
 8003d06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d08:	ffffdd48 	.word	0xffffdd48
 8003d0c:	0000225f 	.word	0x0000225f
 8003d10:	0800fb44 	.word	0x0800fb44
 8003d14:	00001224 	.word	0x00001224
 8003d18:	0800fb48 	.word	0x0800fb48
 8003d1c:	2000036c 	.word	0x2000036c
 8003d20:	20000350 	.word	0x20000350
 8003d24:	20000364 	.word	0x20000364
 8003d28:	20000354 	.word	0x20000354
 8003d2c:	20000360 	.word	0x20000360
 8003d30:	20000368 	.word	0x20000368
 8003d34:	20000374 	.word	0x20000374
 8003d38:	2000034c 	.word	0x2000034c
 8003d3c:	0800fb58 	.word	0x0800fb58

08003d40 <Measurement_of_ADC_Voltage_18650>:
 *
 * CHSELR is set to 0x8000h (channel 15)
 * Calls ADC_Select_Voltage18650() to set channel
 * Converted values store to V_18650
 */
void Measurement_of_ADC_Voltage_18650() {
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b084      	sub	sp, #16
 8003d44:	af00      	add	r7, sp, #0
   HAL_ADC_Stop(&hadc);
 8003d46:	4b27      	ldr	r3, [pc, #156]	; (8003de4 <Measurement_of_ADC_Voltage_18650+0xa4>)
 8003d48:	0018      	movs	r0, r3
 8003d4a:	f001 f929 	bl	8004fa0 <HAL_ADC_Stop>
   HAL_ADC_Init(&hadc);
 8003d4e:	4b25      	ldr	r3, [pc, #148]	; (8003de4 <Measurement_of_ADC_Voltage_18650+0xa4>)
 8003d50:	0018      	movs	r0, r3
 8003d52:	f000 ff5d 	bl	8004c10 <HAL_ADC_Init>
   float V_ref = 3.3;  // This is known for each micro controller from data sheet, V_ref = power supply in
 8003d56:	4b24      	ldr	r3, [pc, #144]	; (8003de8 <Measurement_of_ADC_Voltage_18650+0xa8>)
 8003d58:	60fb      	str	r3, [r7, #12]
   float ADC_resolution = (4096 - 1);  // 2^12 - 1
 8003d5a:	4b24      	ldr	r3, [pc, #144]	; (8003dec <Measurement_of_ADC_Voltage_18650+0xac>)
 8003d5c:	60bb      	str	r3, [r7, #8]
   float V_stepSize = V_ref / ADC_resolution;
 8003d5e:	68b9      	ldr	r1, [r7, #8]
 8003d60:	68f8      	ldr	r0, [r7, #12]
 8003d62:	f7fc fd2b 	bl	80007bc <__aeabi_fdiv>
 8003d66:	1c03      	adds	r3, r0, #0
 8003d68:	607b      	str	r3, [r7, #4]
   // ADC
   /* Start ADC Conversion for ADC1 */
   ADC1->CHSELR = 0x8000;
 8003d6a:	4b21      	ldr	r3, [pc, #132]	; (8003df0 <Measurement_of_ADC_Voltage_18650+0xb0>)
 8003d6c:	2280      	movs	r2, #128	; 0x80
 8003d6e:	0212      	lsls	r2, r2, #8
 8003d70:	629a      	str	r2, [r3, #40]	; 0x28
   ADC_Select_Voltage18650();
 8003d72:	f000 f9a5 	bl	80040c0 <ADC_Select_Voltage18650>
   HAL_ADC_Start(&hadc);
 8003d76:	4b1b      	ldr	r3, [pc, #108]	; (8003de4 <Measurement_of_ADC_Voltage_18650+0xa4>)
 8003d78:	0018      	movs	r0, r3
 8003d7a:	f001 f8bd 	bl	8004ef8 <HAL_ADC_Start>
   uint16_t rawValue1;
   if (HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY) == HAL_OK) {
 8003d7e:	2301      	movs	r3, #1
 8003d80:	425a      	negs	r2, r3
 8003d82:	4b18      	ldr	r3, [pc, #96]	; (8003de4 <Measurement_of_ADC_Voltage_18650+0xa4>)
 8003d84:	0011      	movs	r1, r2
 8003d86:	0018      	movs	r0, r3
 8003d88:	f001 f94a 	bl	8005020 <HAL_ADC_PollForConversion>
 8003d8c:	1e03      	subs	r3, r0, #0
 8003d8e:	d121      	bne.n	8003dd4 <Measurement_of_ADC_Voltage_18650+0x94>
      /* Read the ADC1 value */
      rawValue1 = HAL_ADC_GetValue(&hadc);
 8003d90:	4b14      	ldr	r3, [pc, #80]	; (8003de4 <Measurement_of_ADC_Voltage_18650+0xa4>)
 8003d92:	0018      	movs	r0, r3
 8003d94:	f001 f9e0 	bl	8005158 <HAL_ADC_GetValue>
 8003d98:	0002      	movs	r2, r0
 8003d9a:	1cbb      	adds	r3, r7, #2
 8003d9c:	801a      	strh	r2, [r3, #0]
      V_18650 = ((rawValue1 * V_stepSize) * (1/.65));
 8003d9e:	1cbb      	adds	r3, r7, #2
 8003da0:	881b      	ldrh	r3, [r3, #0]
 8003da2:	0018      	movs	r0, r3
 8003da4:	f7fc ff72 	bl	8000c8c <__aeabi_i2f>
 8003da8:	1c03      	adds	r3, r0, #0
 8003daa:	6879      	ldr	r1, [r7, #4]
 8003dac:	1c18      	adds	r0, r3, #0
 8003dae:	f7fc fe1f 	bl	80009f0 <__aeabi_fmul>
 8003db2:	1c03      	adds	r3, r0, #0
 8003db4:	1c18      	adds	r0, r3, #0
 8003db6:	f7fe fe4b 	bl	8002a50 <__aeabi_f2d>
 8003dba:	4a0e      	ldr	r2, [pc, #56]	; (8003df4 <Measurement_of_ADC_Voltage_18650+0xb4>)
 8003dbc:	4b0e      	ldr	r3, [pc, #56]	; (8003df8 <Measurement_of_ADC_Voltage_18650+0xb8>)
 8003dbe:	f7fd ff59 	bl	8001c74 <__aeabi_dmul>
 8003dc2:	0002      	movs	r2, r0
 8003dc4:	000b      	movs	r3, r1
 8003dc6:	0010      	movs	r0, r2
 8003dc8:	0019      	movs	r1, r3
 8003dca:	f7fe fe89 	bl	8002ae0 <__aeabi_d2f>
 8003dce:	1c02      	adds	r2, r0, #0
 8003dd0:	4b0a      	ldr	r3, [pc, #40]	; (8003dfc <Measurement_of_ADC_Voltage_18650+0xbc>)
 8003dd2:	601a      	str	r2, [r3, #0]

      // V_18650 = rawValue1;
   }
   HAL_ADC_Stop(&hadc);
 8003dd4:	4b03      	ldr	r3, [pc, #12]	; (8003de4 <Measurement_of_ADC_Voltage_18650+0xa4>)
 8003dd6:	0018      	movs	r0, r3
 8003dd8:	f001 f8e2 	bl	8004fa0 <HAL_ADC_Stop>
}
 8003ddc:	46c0      	nop			; (mov r8, r8)
 8003dde:	46bd      	mov	sp, r7
 8003de0:	b004      	add	sp, #16
 8003de2:	bd80      	pop	{r7, pc}
 8003de4:	20000210 	.word	0x20000210
 8003de8:	40533333 	.word	0x40533333
 8003dec:	457ff000 	.word	0x457ff000
 8003df0:	40012400 	.word	0x40012400
 8003df4:	d89d89d8 	.word	0xd89d89d8
 8003df8:	3ff89d89 	.word	0x3ff89d89
 8003dfc:	20000350 	.word	0x20000350

08003e00 <Measurement_of_ADC_Voltage_CMOS>:
 *
 * CHSELR is set to 0x2000h (channel 13)
 * Calls ADC_Select_VoltageCMOS() to set channel
 * Converted values store to V_CMOS
 */
void Measurement_of_ADC_Voltage_CMOS() {
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
   HAL_ADC_Stop(&hadc);
 8003e06:	4b27      	ldr	r3, [pc, #156]	; (8003ea4 <Measurement_of_ADC_Voltage_CMOS+0xa4>)
 8003e08:	0018      	movs	r0, r3
 8003e0a:	f001 f8c9 	bl	8004fa0 <HAL_ADC_Stop>
   HAL_ADC_Init(&hadc);
 8003e0e:	4b25      	ldr	r3, [pc, #148]	; (8003ea4 <Measurement_of_ADC_Voltage_CMOS+0xa4>)
 8003e10:	0018      	movs	r0, r3
 8003e12:	f000 fefd 	bl	8004c10 <HAL_ADC_Init>
   float V_ref = 3.3;  // This is known for each micro controller from data
 8003e16:	4b24      	ldr	r3, [pc, #144]	; (8003ea8 <Measurement_of_ADC_Voltage_CMOS+0xa8>)
 8003e18:	60fb      	str	r3, [r7, #12]
   // sheet, V_ref = power supply in
   float ADC_resolution = (4096 - 1);  // 2^12 - 1
 8003e1a:	4b24      	ldr	r3, [pc, #144]	; (8003eac <Measurement_of_ADC_Voltage_CMOS+0xac>)
 8003e1c:	60bb      	str	r3, [r7, #8]
   float V_stepSize = V_ref / ADC_resolution;
 8003e1e:	68b9      	ldr	r1, [r7, #8]
 8003e20:	68f8      	ldr	r0, [r7, #12]
 8003e22:	f7fc fccb 	bl	80007bc <__aeabi_fdiv>
 8003e26:	1c03      	adds	r3, r0, #0
 8003e28:	607b      	str	r3, [r7, #4]
   // ADC
   /* Start ADC Conversion for ADC1 */
   ADC1->CHSELR = 0x2000;
 8003e2a:	4b21      	ldr	r3, [pc, #132]	; (8003eb0 <Measurement_of_ADC_Voltage_CMOS+0xb0>)
 8003e2c:	2280      	movs	r2, #128	; 0x80
 8003e2e:	0192      	lsls	r2, r2, #6
 8003e30:	629a      	str	r2, [r3, #40]	; 0x28
   ADC_Select_VoltageCMOS();
 8003e32:	f000 f967 	bl	8004104 <ADC_Select_VoltageCMOS>
   HAL_ADC_Start(&hadc);
 8003e36:	4b1b      	ldr	r3, [pc, #108]	; (8003ea4 <Measurement_of_ADC_Voltage_CMOS+0xa4>)
 8003e38:	0018      	movs	r0, r3
 8003e3a:	f001 f85d 	bl	8004ef8 <HAL_ADC_Start>
   uint16_t rawValue2;
   if (HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY) == HAL_OK) {
 8003e3e:	2301      	movs	r3, #1
 8003e40:	425a      	negs	r2, r3
 8003e42:	4b18      	ldr	r3, [pc, #96]	; (8003ea4 <Measurement_of_ADC_Voltage_CMOS+0xa4>)
 8003e44:	0011      	movs	r1, r2
 8003e46:	0018      	movs	r0, r3
 8003e48:	f001 f8ea 	bl	8005020 <HAL_ADC_PollForConversion>
 8003e4c:	1e03      	subs	r3, r0, #0
 8003e4e:	d121      	bne.n	8003e94 <Measurement_of_ADC_Voltage_CMOS+0x94>
      /* Read the ADC1 value */
      rawValue2 = HAL_ADC_GetValue(&hadc);
 8003e50:	4b14      	ldr	r3, [pc, #80]	; (8003ea4 <Measurement_of_ADC_Voltage_CMOS+0xa4>)
 8003e52:	0018      	movs	r0, r3
 8003e54:	f001 f980 	bl	8005158 <HAL_ADC_GetValue>
 8003e58:	0002      	movs	r2, r0
 8003e5a:	1cbb      	adds	r3, r7, #2
 8003e5c:	801a      	strh	r2, [r3, #0]
      V_CMOS = ((rawValue2 * V_stepSize) * (1/.65));
 8003e5e:	1cbb      	adds	r3, r7, #2
 8003e60:	881b      	ldrh	r3, [r3, #0]
 8003e62:	0018      	movs	r0, r3
 8003e64:	f7fc ff12 	bl	8000c8c <__aeabi_i2f>
 8003e68:	1c03      	adds	r3, r0, #0
 8003e6a:	6879      	ldr	r1, [r7, #4]
 8003e6c:	1c18      	adds	r0, r3, #0
 8003e6e:	f7fc fdbf 	bl	80009f0 <__aeabi_fmul>
 8003e72:	1c03      	adds	r3, r0, #0
 8003e74:	1c18      	adds	r0, r3, #0
 8003e76:	f7fe fdeb 	bl	8002a50 <__aeabi_f2d>
 8003e7a:	4a0e      	ldr	r2, [pc, #56]	; (8003eb4 <Measurement_of_ADC_Voltage_CMOS+0xb4>)
 8003e7c:	4b0e      	ldr	r3, [pc, #56]	; (8003eb8 <Measurement_of_ADC_Voltage_CMOS+0xb8>)
 8003e7e:	f7fd fef9 	bl	8001c74 <__aeabi_dmul>
 8003e82:	0002      	movs	r2, r0
 8003e84:	000b      	movs	r3, r1
 8003e86:	0010      	movs	r0, r2
 8003e88:	0019      	movs	r1, r3
 8003e8a:	f7fe fe29 	bl	8002ae0 <__aeabi_d2f>
 8003e8e:	1c02      	adds	r2, r0, #0
 8003e90:	4b0a      	ldr	r3, [pc, #40]	; (8003ebc <Measurement_of_ADC_Voltage_CMOS+0xbc>)
 8003e92:	601a      	str	r2, [r3, #0]
      // V_CMOS = rawValue2;
   }
   HAL_ADC_Stop(&hadc);
 8003e94:	4b03      	ldr	r3, [pc, #12]	; (8003ea4 <Measurement_of_ADC_Voltage_CMOS+0xa4>)
 8003e96:	0018      	movs	r0, r3
 8003e98:	f001 f882 	bl	8004fa0 <HAL_ADC_Stop>
}
 8003e9c:	46c0      	nop			; (mov r8, r8)
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	b004      	add	sp, #16
 8003ea2:	bd80      	pop	{r7, pc}
 8003ea4:	20000210 	.word	0x20000210
 8003ea8:	40533333 	.word	0x40533333
 8003eac:	457ff000 	.word	0x457ff000
 8003eb0:	40012400 	.word	0x40012400
 8003eb4:	d89d89d8 	.word	0xd89d89d8
 8003eb8:	3ff89d89 	.word	0x3ff89d89
 8003ebc:	20000354 	.word	0x20000354

08003ec0 <Measurement_of_ADC_Current_18650>:
 *
 * CHSELR is set to 0x0200h (channel 9)
 * Calls ADC_Select_Current18650() to set channel
 * Converted values store to C_18650
 */
void Measurement_of_ADC_Current_18650() {
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b084      	sub	sp, #16
 8003ec4:	af00      	add	r7, sp, #0
   HAL_ADC_Stop(&hadc);
 8003ec6:	4b21      	ldr	r3, [pc, #132]	; (8003f4c <Measurement_of_ADC_Current_18650+0x8c>)
 8003ec8:	0018      	movs	r0, r3
 8003eca:	f001 f869 	bl	8004fa0 <HAL_ADC_Stop>
   HAL_ADC_Init(&hadc);
 8003ece:	4b1f      	ldr	r3, [pc, #124]	; (8003f4c <Measurement_of_ADC_Current_18650+0x8c>)
 8003ed0:	0018      	movs	r0, r3
 8003ed2:	f000 fe9d 	bl	8004c10 <HAL_ADC_Init>
   float V_ref = 3.3;  // This is known for each micro controller from data
 8003ed6:	4b1e      	ldr	r3, [pc, #120]	; (8003f50 <Measurement_of_ADC_Current_18650+0x90>)
 8003ed8:	60fb      	str	r3, [r7, #12]
   // sheet, V_ref = power supply in
   float ADC_resolution = (4096 - 1);  // 2^12 - 1
 8003eda:	4b1e      	ldr	r3, [pc, #120]	; (8003f54 <Measurement_of_ADC_Current_18650+0x94>)
 8003edc:	60bb      	str	r3, [r7, #8]
   float V_stepSize = V_ref / ADC_resolution;
 8003ede:	68b9      	ldr	r1, [r7, #8]
 8003ee0:	68f8      	ldr	r0, [r7, #12]
 8003ee2:	f7fc fc6b 	bl	80007bc <__aeabi_fdiv>
 8003ee6:	1c03      	adds	r3, r0, #0
 8003ee8:	607b      	str	r3, [r7, #4]
   // ADC
   /* Start ADC Conversion for ADC1 */
   ADC1->CHSELR = 0x0200;
 8003eea:	4b1b      	ldr	r3, [pc, #108]	; (8003f58 <Measurement_of_ADC_Current_18650+0x98>)
 8003eec:	2280      	movs	r2, #128	; 0x80
 8003eee:	0092      	lsls	r2, r2, #2
 8003ef0:	629a      	str	r2, [r3, #40]	; 0x28
   ADC_Select_Current18650();
 8003ef2:	f000 f929 	bl	8004148 <ADC_Select_Current18650>
   HAL_ADC_Start(&hadc);
 8003ef6:	4b15      	ldr	r3, [pc, #84]	; (8003f4c <Measurement_of_ADC_Current_18650+0x8c>)
 8003ef8:	0018      	movs	r0, r3
 8003efa:	f000 fffd 	bl	8004ef8 <HAL_ADC_Start>
   uint16_t rawValue3;
   if (HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY) == HAL_OK) {
 8003efe:	2301      	movs	r3, #1
 8003f00:	425a      	negs	r2, r3
 8003f02:	4b12      	ldr	r3, [pc, #72]	; (8003f4c <Measurement_of_ADC_Current_18650+0x8c>)
 8003f04:	0011      	movs	r1, r2
 8003f06:	0018      	movs	r0, r3
 8003f08:	f001 f88a 	bl	8005020 <HAL_ADC_PollForConversion>
 8003f0c:	1e03      	subs	r3, r0, #0
 8003f0e:	d114      	bne.n	8003f3a <Measurement_of_ADC_Current_18650+0x7a>
      /* Read the ADC1 value */
      rawValue3 = HAL_ADC_GetValue(&hadc);
 8003f10:	4b0e      	ldr	r3, [pc, #56]	; (8003f4c <Measurement_of_ADC_Current_18650+0x8c>)
 8003f12:	0018      	movs	r0, r3
 8003f14:	f001 f920 	bl	8005158 <HAL_ADC_GetValue>
 8003f18:	0002      	movs	r2, r0
 8003f1a:	1cbb      	adds	r3, r7, #2
 8003f1c:	801a      	strh	r2, [r3, #0]
      V_DiffAmp_18650 = ((rawValue3 * V_stepSize));
 8003f1e:	1cbb      	adds	r3, r7, #2
 8003f20:	881b      	ldrh	r3, [r3, #0]
 8003f22:	0018      	movs	r0, r3
 8003f24:	f7fc feb2 	bl	8000c8c <__aeabi_i2f>
 8003f28:	1c03      	adds	r3, r0, #0
 8003f2a:	6879      	ldr	r1, [r7, #4]
 8003f2c:	1c18      	adds	r0, r3, #0
 8003f2e:	f7fc fd5f 	bl	80009f0 <__aeabi_fmul>
 8003f32:	1c03      	adds	r3, r0, #0
 8003f34:	1c1a      	adds	r2, r3, #0
 8003f36:	4b09      	ldr	r3, [pc, #36]	; (8003f5c <Measurement_of_ADC_Current_18650+0x9c>)
 8003f38:	601a      	str	r2, [r3, #0]
      // C_18650 = rawValue3;
      // 50)/.0299562); //I_load = ((V_ADC / 50 gain) / .03 calibrated shunt)
   }
   HAL_ADC_Stop(&hadc);
 8003f3a:	4b04      	ldr	r3, [pc, #16]	; (8003f4c <Measurement_of_ADC_Current_18650+0x8c>)
 8003f3c:	0018      	movs	r0, r3
 8003f3e:	f001 f82f 	bl	8004fa0 <HAL_ADC_Stop>
}
 8003f42:	46c0      	nop			; (mov r8, r8)
 8003f44:	46bd      	mov	sp, r7
 8003f46:	b004      	add	sp, #16
 8003f48:	bd80      	pop	{r7, pc}
 8003f4a:	46c0      	nop			; (mov r8, r8)
 8003f4c:	20000210 	.word	0x20000210
 8003f50:	40533333 	.word	0x40533333
 8003f54:	457ff000 	.word	0x457ff000
 8003f58:	40012400 	.word	0x40012400
 8003f5c:	20000358 	.word	0x20000358

08003f60 <Measurement_of_ADC_Current_CMOS>:
 *
 * CHSELR is set to 0x1000h (channel 8)
 * Calls ADC_Select_CurrentCMOS() to set channel
 * Converted values store to C_CMOS
 */
void Measurement_of_ADC_Current_CMOS() {
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b084      	sub	sp, #16
 8003f64:	af00      	add	r7, sp, #0
   HAL_ADC_Stop(&hadc);
 8003f66:	4b21      	ldr	r3, [pc, #132]	; (8003fec <Measurement_of_ADC_Current_CMOS+0x8c>)
 8003f68:	0018      	movs	r0, r3
 8003f6a:	f001 f819 	bl	8004fa0 <HAL_ADC_Stop>
   HAL_ADC_Init(&hadc);
 8003f6e:	4b1f      	ldr	r3, [pc, #124]	; (8003fec <Measurement_of_ADC_Current_CMOS+0x8c>)
 8003f70:	0018      	movs	r0, r3
 8003f72:	f000 fe4d 	bl	8004c10 <HAL_ADC_Init>
   float V_ref = 3.3;  // This is known for each micro controller from data
 8003f76:	4b1e      	ldr	r3, [pc, #120]	; (8003ff0 <Measurement_of_ADC_Current_CMOS+0x90>)
 8003f78:	60fb      	str	r3, [r7, #12]
   // sheet, V_ref = power supply in
   float ADC_resolution = (4096 - 1);  // 2^12 - 1
 8003f7a:	4b1e      	ldr	r3, [pc, #120]	; (8003ff4 <Measurement_of_ADC_Current_CMOS+0x94>)
 8003f7c:	60bb      	str	r3, [r7, #8]
   float V_stepSize = V_ref / ADC_resolution;
 8003f7e:	68b9      	ldr	r1, [r7, #8]
 8003f80:	68f8      	ldr	r0, [r7, #12]
 8003f82:	f7fc fc1b 	bl	80007bc <__aeabi_fdiv>
 8003f86:	1c03      	adds	r3, r0, #0
 8003f88:	607b      	str	r3, [r7, #4]
   // ADC
   /* Start ADC Conversion for ADC1 */
   ADC1->CHSELR = 0x1000;
 8003f8a:	4b1b      	ldr	r3, [pc, #108]	; (8003ff8 <Measurement_of_ADC_Current_CMOS+0x98>)
 8003f8c:	2280      	movs	r2, #128	; 0x80
 8003f8e:	0152      	lsls	r2, r2, #5
 8003f90:	629a      	str	r2, [r3, #40]	; 0x28
   ADC_Select_CurrentCMOS();
 8003f92:	f000 f8fb 	bl	800418c <ADC_Select_CurrentCMOS>
   HAL_ADC_Start(&hadc);
 8003f96:	4b15      	ldr	r3, [pc, #84]	; (8003fec <Measurement_of_ADC_Current_CMOS+0x8c>)
 8003f98:	0018      	movs	r0, r3
 8003f9a:	f000 ffad 	bl	8004ef8 <HAL_ADC_Start>
   uint16_t rawValue4;
   if (HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY) == HAL_OK) {
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	425a      	negs	r2, r3
 8003fa2:	4b12      	ldr	r3, [pc, #72]	; (8003fec <Measurement_of_ADC_Current_CMOS+0x8c>)
 8003fa4:	0011      	movs	r1, r2
 8003fa6:	0018      	movs	r0, r3
 8003fa8:	f001 f83a 	bl	8005020 <HAL_ADC_PollForConversion>
 8003fac:	1e03      	subs	r3, r0, #0
 8003fae:	d114      	bne.n	8003fda <Measurement_of_ADC_Current_CMOS+0x7a>
      /* Read the ADC1 value */
      rawValue4 = HAL_ADC_GetValue(&hadc);
 8003fb0:	4b0e      	ldr	r3, [pc, #56]	; (8003fec <Measurement_of_ADC_Current_CMOS+0x8c>)
 8003fb2:	0018      	movs	r0, r3
 8003fb4:	f001 f8d0 	bl	8005158 <HAL_ADC_GetValue>
 8003fb8:	0002      	movs	r2, r0
 8003fba:	1cbb      	adds	r3, r7, #2
 8003fbc:	801a      	strh	r2, [r3, #0]
      V_DiffAmp_CMOS = ((rawValue4 * V_stepSize));
 8003fbe:	1cbb      	adds	r3, r7, #2
 8003fc0:	881b      	ldrh	r3, [r3, #0]
 8003fc2:	0018      	movs	r0, r3
 8003fc4:	f7fc fe62 	bl	8000c8c <__aeabi_i2f>
 8003fc8:	1c03      	adds	r3, r0, #0
 8003fca:	6879      	ldr	r1, [r7, #4]
 8003fcc:	1c18      	adds	r0, r3, #0
 8003fce:	f7fc fd0f 	bl	80009f0 <__aeabi_fmul>
 8003fd2:	1c03      	adds	r3, r0, #0
 8003fd4:	1c1a      	adds	r2, r3, #0
 8003fd6:	4b09      	ldr	r3, [pc, #36]	; (8003ffc <Measurement_of_ADC_Current_CMOS+0x9c>)
 8003fd8:	601a      	str	r2, [r3, #0]
      // C_CMOS = rawValue4;
      /// 20)/4.713492); // I_load = (( V_ADC / 20 Gain ) / 4.71 calibrated shunt
      /// )
   }
   HAL_ADC_Stop(&hadc);
 8003fda:	4b04      	ldr	r3, [pc, #16]	; (8003fec <Measurement_of_ADC_Current_CMOS+0x8c>)
 8003fdc:	0018      	movs	r0, r3
 8003fde:	f000 ffdf 	bl	8004fa0 <HAL_ADC_Stop>
}
 8003fe2:	46c0      	nop			; (mov r8, r8)
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	b004      	add	sp, #16
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	46c0      	nop			; (mov r8, r8)
 8003fec:	20000210 	.word	0x20000210
 8003ff0:	40533333 	.word	0x40533333
 8003ff4:	457ff000 	.word	0x457ff000
 8003ff8:	40012400 	.word	0x40012400
 8003ffc:	2000035c 	.word	0x2000035c

08004000 <Measurement_of_Load_Voltage>:

void Measurement_of_Load_Voltage() {
 8004000:	b580      	push	{r7, lr}
 8004002:	b084      	sub	sp, #16
 8004004:	af00      	add	r7, sp, #0
   HAL_ADC_Stop(&hadc);
 8004006:	4b27      	ldr	r3, [pc, #156]	; (80040a4 <Measurement_of_Load_Voltage+0xa4>)
 8004008:	0018      	movs	r0, r3
 800400a:	f000 ffc9 	bl	8004fa0 <HAL_ADC_Stop>
   HAL_ADC_Init(&hadc);
 800400e:	4b25      	ldr	r3, [pc, #148]	; (80040a4 <Measurement_of_Load_Voltage+0xa4>)
 8004010:	0018      	movs	r0, r3
 8004012:	f000 fdfd 	bl	8004c10 <HAL_ADC_Init>
   float V_ref = 3.3;  // This is known for each micro controller from data
 8004016:	4b24      	ldr	r3, [pc, #144]	; (80040a8 <Measurement_of_Load_Voltage+0xa8>)
 8004018:	60fb      	str	r3, [r7, #12]
   // sheet, V_ref = power supply in
   float ADC_resolution = (4096 - 1);  // 2^12 - 1
 800401a:	4b24      	ldr	r3, [pc, #144]	; (80040ac <Measurement_of_Load_Voltage+0xac>)
 800401c:	60bb      	str	r3, [r7, #8]
   float V_stepSize = V_ref / ADC_resolution;
 800401e:	68b9      	ldr	r1, [r7, #8]
 8004020:	68f8      	ldr	r0, [r7, #12]
 8004022:	f7fc fbcb 	bl	80007bc <__aeabi_fdiv>
 8004026:	1c03      	adds	r3, r0, #0
 8004028:	607b      	str	r3, [r7, #4]
   // ADC
   /* Start ADC Conversion for ADC1 */
   ADC1->CHSELR = 0x0004;
 800402a:	4b21      	ldr	r3, [pc, #132]	; (80040b0 <Measurement_of_Load_Voltage+0xb0>)
 800402c:	2204      	movs	r2, #4
 800402e:	629a      	str	r2, [r3, #40]	; 0x28
   ADC_Select_CurrentCMOS();
 8004030:	f000 f8ac 	bl	800418c <ADC_Select_CurrentCMOS>
   HAL_ADC_Start(&hadc);
 8004034:	4b1b      	ldr	r3, [pc, #108]	; (80040a4 <Measurement_of_Load_Voltage+0xa4>)
 8004036:	0018      	movs	r0, r3
 8004038:	f000 ff5e 	bl	8004ef8 <HAL_ADC_Start>
   uint16_t rawValue5;
   if (HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY) == HAL_OK) {
 800403c:	2301      	movs	r3, #1
 800403e:	425a      	negs	r2, r3
 8004040:	4b18      	ldr	r3, [pc, #96]	; (80040a4 <Measurement_of_Load_Voltage+0xa4>)
 8004042:	0011      	movs	r1, r2
 8004044:	0018      	movs	r0, r3
 8004046:	f000 ffeb 	bl	8005020 <HAL_ADC_PollForConversion>
 800404a:	1e03      	subs	r3, r0, #0
 800404c:	d121      	bne.n	8004092 <Measurement_of_Load_Voltage+0x92>
      /* Read the ADC1 value */
      rawValue5 = HAL_ADC_GetValue(&hadc);
 800404e:	4b15      	ldr	r3, [pc, #84]	; (80040a4 <Measurement_of_Load_Voltage+0xa4>)
 8004050:	0018      	movs	r0, r3
 8004052:	f001 f881 	bl	8005158 <HAL_ADC_GetValue>
 8004056:	0002      	movs	r2, r0
 8004058:	1cbb      	adds	r3, r7, #2
 800405a:	801a      	strh	r2, [r3, #0]
      Load_Voltage = ((rawValue5 * V_stepSize) * (1/.65));
 800405c:	1cbb      	adds	r3, r7, #2
 800405e:	881b      	ldrh	r3, [r3, #0]
 8004060:	0018      	movs	r0, r3
 8004062:	f7fc fe13 	bl	8000c8c <__aeabi_i2f>
 8004066:	1c03      	adds	r3, r0, #0
 8004068:	6879      	ldr	r1, [r7, #4]
 800406a:	1c18      	adds	r0, r3, #0
 800406c:	f7fc fcc0 	bl	80009f0 <__aeabi_fmul>
 8004070:	1c03      	adds	r3, r0, #0
 8004072:	1c18      	adds	r0, r3, #0
 8004074:	f7fe fcec 	bl	8002a50 <__aeabi_f2d>
 8004078:	4a0e      	ldr	r2, [pc, #56]	; (80040b4 <Measurement_of_Load_Voltage+0xb4>)
 800407a:	4b0f      	ldr	r3, [pc, #60]	; (80040b8 <Measurement_of_Load_Voltage+0xb8>)
 800407c:	f7fd fdfa 	bl	8001c74 <__aeabi_dmul>
 8004080:	0002      	movs	r2, r0
 8004082:	000b      	movs	r3, r1
 8004084:	0010      	movs	r0, r2
 8004086:	0019      	movs	r1, r3
 8004088:	f7fe fd2a 	bl	8002ae0 <__aeabi_d2f>
 800408c:	1c02      	adds	r2, r0, #0
 800408e:	4b0b      	ldr	r3, [pc, #44]	; (80040bc <Measurement_of_Load_Voltage+0xbc>)
 8004090:	601a      	str	r2, [r3, #0]
      // C_CMOS = rawValue4;
      /// 20)/4.713492); // I_load = (( V_ADC / 20 Gain ) / 4.71 calibrated shunt
      /// )
   }
   HAL_ADC_Stop(&hadc);
 8004092:	4b04      	ldr	r3, [pc, #16]	; (80040a4 <Measurement_of_Load_Voltage+0xa4>)
 8004094:	0018      	movs	r0, r3
 8004096:	f000 ff83 	bl	8004fa0 <HAL_ADC_Stop>
}
 800409a:	46c0      	nop			; (mov r8, r8)
 800409c:	46bd      	mov	sp, r7
 800409e:	b004      	add	sp, #16
 80040a0:	bd80      	pop	{r7, pc}
 80040a2:	46c0      	nop			; (mov r8, r8)
 80040a4:	20000210 	.word	0x20000210
 80040a8:	40533333 	.word	0x40533333
 80040ac:	457ff000 	.word	0x457ff000
 80040b0:	40012400 	.word	0x40012400
 80040b4:	d89d89d8 	.word	0xd89d89d8
 80040b8:	3ff89d89 	.word	0x3ff89d89
 80040bc:	20000368 	.word	0x20000368

080040c0 <ADC_Select_Voltage18650>:
   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
      Error_Handler();
   }
}

void ADC_Select_Voltage18650() {
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b082      	sub	sp, #8
 80040c4:	af00      	add	r7, sp, #0
   ADC_ChannelConfTypeDef sConfig = {0};
 80040c6:	003b      	movs	r3, r7
 80040c8:	0018      	movs	r0, r3
 80040ca:	2308      	movs	r3, #8
 80040cc:	001a      	movs	r2, r3
 80040ce:	2100      	movs	r1, #0
 80040d0:	f008 f83c 	bl	800c14c <memset>
   sConfig.Channel = ADC_CHANNEL_15;
 80040d4:	003b      	movs	r3, r7
 80040d6:	4a09      	ldr	r2, [pc, #36]	; (80040fc <ADC_Select_Voltage18650+0x3c>)
 80040d8:	601a      	str	r2, [r3, #0]
   sConfig.Rank = 0;
 80040da:	003b      	movs	r3, r7
 80040dc:	2200      	movs	r2, #0
 80040de:	605a      	str	r2, [r3, #4]
   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80040e0:	003a      	movs	r2, r7
 80040e2:	4b07      	ldr	r3, [pc, #28]	; (8004100 <ADC_Select_Voltage18650+0x40>)
 80040e4:	0011      	movs	r1, r2
 80040e6:	0018      	movs	r0, r3
 80040e8:	f001 f842 	bl	8005170 <HAL_ADC_ConfigChannel>
 80040ec:	1e03      	subs	r3, r0, #0
 80040ee:	d001      	beq.n	80040f4 <ADC_Select_Voltage18650+0x34>
      Error_Handler();
 80040f0:	f000 fac6 	bl	8004680 <Error_Handler>
   }
}
 80040f4:	46c0      	nop			; (mov r8, r8)
 80040f6:	46bd      	mov	sp, r7
 80040f8:	b002      	add	sp, #8
 80040fa:	bd80      	pop	{r7, pc}
 80040fc:	3c008000 	.word	0x3c008000
 8004100:	20000210 	.word	0x20000210

08004104 <ADC_Select_VoltageCMOS>:
/*
 * ADC_Select_VoltageCMOS() selects the channel that relates to the VOLTAGE of the CMOS battery.
 * It sets sConfig to its respective channel (13) and channel rank. It then checks if the channel
 * has been configured correctly.
 */
void ADC_Select_VoltageCMOS() {
 8004104:	b580      	push	{r7, lr}
 8004106:	b082      	sub	sp, #8
 8004108:	af00      	add	r7, sp, #0
   ADC_ChannelConfTypeDef sConfig = {0};
 800410a:	003b      	movs	r3, r7
 800410c:	0018      	movs	r0, r3
 800410e:	2308      	movs	r3, #8
 8004110:	001a      	movs	r2, r3
 8004112:	2100      	movs	r1, #0
 8004114:	f008 f81a 	bl	800c14c <memset>
   sConfig.Channel = ADC_CHANNEL_13;
 8004118:	003b      	movs	r3, r7
 800411a:	4a09      	ldr	r2, [pc, #36]	; (8004140 <ADC_Select_VoltageCMOS+0x3c>)
 800411c:	601a      	str	r2, [r3, #0]
   sConfig.Rank = 0;
 800411e:	003b      	movs	r3, r7
 8004120:	2200      	movs	r2, #0
 8004122:	605a      	str	r2, [r3, #4]
   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8004124:	003a      	movs	r2, r7
 8004126:	4b07      	ldr	r3, [pc, #28]	; (8004144 <ADC_Select_VoltageCMOS+0x40>)
 8004128:	0011      	movs	r1, r2
 800412a:	0018      	movs	r0, r3
 800412c:	f001 f820 	bl	8005170 <HAL_ADC_ConfigChannel>
 8004130:	1e03      	subs	r3, r0, #0
 8004132:	d001      	beq.n	8004138 <ADC_Select_VoltageCMOS+0x34>
      Error_Handler();
 8004134:	f000 faa4 	bl	8004680 <Error_Handler>
   }
}
 8004138:	46c0      	nop			; (mov r8, r8)
 800413a:	46bd      	mov	sp, r7
 800413c:	b002      	add	sp, #8
 800413e:	bd80      	pop	{r7, pc}
 8004140:	34002000 	.word	0x34002000
 8004144:	20000210 	.word	0x20000210

08004148 <ADC_Select_Current18650>:
/*
 * ADC_Select_Current18650() selects the channel that relates to the CURRENT of the 18650 battery.
 * It sets sConfig to its respective channel (9) and channel rank. It then checks if the channel
 * has been configured correctly.
 */
void ADC_Select_Current18650() {
 8004148:	b580      	push	{r7, lr}
 800414a:	b082      	sub	sp, #8
 800414c:	af00      	add	r7, sp, #0
   ADC_ChannelConfTypeDef sConfig = {0};
 800414e:	003b      	movs	r3, r7
 8004150:	0018      	movs	r0, r3
 8004152:	2308      	movs	r3, #8
 8004154:	001a      	movs	r2, r3
 8004156:	2100      	movs	r1, #0
 8004158:	f007 fff8 	bl	800c14c <memset>
   sConfig.Channel = ADC_CHANNEL_9;
 800415c:	003b      	movs	r3, r7
 800415e:	4a09      	ldr	r2, [pc, #36]	; (8004184 <ADC_Select_Current18650+0x3c>)
 8004160:	601a      	str	r2, [r3, #0]
   sConfig.Rank = 0;
 8004162:	003b      	movs	r3, r7
 8004164:	2200      	movs	r2, #0
 8004166:	605a      	str	r2, [r3, #4]
   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8004168:	003a      	movs	r2, r7
 800416a:	4b07      	ldr	r3, [pc, #28]	; (8004188 <ADC_Select_Current18650+0x40>)
 800416c:	0011      	movs	r1, r2
 800416e:	0018      	movs	r0, r3
 8004170:	f000 fffe 	bl	8005170 <HAL_ADC_ConfigChannel>
 8004174:	1e03      	subs	r3, r0, #0
 8004176:	d001      	beq.n	800417c <ADC_Select_Current18650+0x34>
      Error_Handler();
 8004178:	f000 fa82 	bl	8004680 <Error_Handler>
   }
}
 800417c:	46c0      	nop			; (mov r8, r8)
 800417e:	46bd      	mov	sp, r7
 8004180:	b002      	add	sp, #8
 8004182:	bd80      	pop	{r7, pc}
 8004184:	24000200 	.word	0x24000200
 8004188:	20000210 	.word	0x20000210

0800418c <ADC_Select_CurrentCMOS>:
/*
 * ADC_Select_CurrentCMOS() selects the channel that relates to the CURRENT of the CMOS battery.
 * It sets sConfig to its respective channel (12) and channel rank. It then checks if the channel
 * has been configured correctly.
 */
void ADC_Select_CurrentCMOS() {
 800418c:	b580      	push	{r7, lr}
 800418e:	b082      	sub	sp, #8
 8004190:	af00      	add	r7, sp, #0
   ADC_ChannelConfTypeDef sConfig = {0};
 8004192:	003b      	movs	r3, r7
 8004194:	0018      	movs	r0, r3
 8004196:	2308      	movs	r3, #8
 8004198:	001a      	movs	r2, r3
 800419a:	2100      	movs	r1, #0
 800419c:	f007 ffd6 	bl	800c14c <memset>
   sConfig.Channel = ADC_CHANNEL_12;
 80041a0:	003b      	movs	r3, r7
 80041a2:	4a09      	ldr	r2, [pc, #36]	; (80041c8 <ADC_Select_CurrentCMOS+0x3c>)
 80041a4:	601a      	str	r2, [r3, #0]
   sConfig.Rank = 0;
 80041a6:	003b      	movs	r3, r7
 80041a8:	2200      	movs	r2, #0
 80041aa:	605a      	str	r2, [r3, #4]
   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80041ac:	003a      	movs	r2, r7
 80041ae:	4b07      	ldr	r3, [pc, #28]	; (80041cc <ADC_Select_CurrentCMOS+0x40>)
 80041b0:	0011      	movs	r1, r2
 80041b2:	0018      	movs	r0, r3
 80041b4:	f000 ffdc 	bl	8005170 <HAL_ADC_ConfigChannel>
 80041b8:	1e03      	subs	r3, r0, #0
 80041ba:	d001      	beq.n	80041c0 <ADC_Select_CurrentCMOS+0x34>
      Error_Handler();
 80041bc:	f000 fa60 	bl	8004680 <Error_Handler>
   }
}
 80041c0:	46c0      	nop			; (mov r8, r8)
 80041c2:	46bd      	mov	sp, r7
 80041c4:	b002      	add	sp, #8
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	30001000 	.word	0x30001000
 80041cc:	20000210 	.word	0x20000210

080041d0 <readNumber>:
 * readNumber() reads the inputs from the discrete bits (output from Switching board) and sets the
 * valueToAdjust variable and writing LED color to its respective value and color.
 *
 * It is used to read both threshold input and which state the switching board is in.
 */
void readNumber() {
 80041d0:	b580      	push	{r7, lr}
 80041d2:	af00      	add	r7, sp, #0
   if (HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_0_Pin) == 0 && HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_1_Pin) == 0 &&
 80041d4:	4bd3      	ldr	r3, [pc, #844]	; (8004524 <readNumber+0x354>)
 80041d6:	2101      	movs	r1, #1
 80041d8:	0018      	movs	r0, r3
 80041da:	f001 fc3d 	bl	8005a58 <HAL_GPIO_ReadPin>
 80041de:	1e03      	subs	r3, r0, #0
 80041e0:	d12b      	bne.n	800423a <readNumber+0x6a>
 80041e2:	4bd0      	ldr	r3, [pc, #832]	; (8004524 <readNumber+0x354>)
 80041e4:	2102      	movs	r1, #2
 80041e6:	0018      	movs	r0, r3
 80041e8:	f001 fc36 	bl	8005a58 <HAL_GPIO_ReadPin>
 80041ec:	1e03      	subs	r3, r0, #0
 80041ee:	d124      	bne.n	800423a <readNumber+0x6a>
       HAL_GPIO_ReadPin(GPIOB, Discrete_Bit_2_Pin) == 0) {
 80041f0:	4bcd      	ldr	r3, [pc, #820]	; (8004528 <readNumber+0x358>)
 80041f2:	2101      	movs	r1, #1
 80041f4:	0018      	movs	r0, r3
 80041f6:	f001 fc2f 	bl	8005a58 <HAL_GPIO_ReadPin>
 80041fa:	1e03      	subs	r3, r0, #0
   if (HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_0_Pin) == 0 && HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_1_Pin) == 0 &&
 80041fc:	d11d      	bne.n	800423a <readNumber+0x6a>
      HAL_Delay(5);
 80041fe:	2005      	movs	r0, #5
 8004200:	f000 fce2 	bl	8004bc8 <HAL_Delay>
      valueToAdjust = 1;
 8004204:	4bc9      	ldr	r3, [pc, #804]	; (800452c <readNumber+0x35c>)
 8004206:	2201      	movs	r2, #1
 8004208:	601a      	str	r2, [r3, #0]
      // Set LED to Off
      HAL_GPIO_WritePin(User_Input_Status_Light_Red_GPIO_Port, User_Input_Status_Light_Red_Pin,
 800420a:	2380      	movs	r3, #128	; 0x80
 800420c:	0059      	lsls	r1, r3, #1
 800420e:	23a0      	movs	r3, #160	; 0xa0
 8004210:	05db      	lsls	r3, r3, #23
 8004212:	2200      	movs	r2, #0
 8004214:	0018      	movs	r0, r3
 8004216:	f001 fc3c 	bl	8005a92 <HAL_GPIO_WritePin>
                        GPIO_PIN_RESET);
      HAL_GPIO_WritePin(User_Input_Status_Light_Green_GPIO_Port, User_Input_Status_Light_Green_Pin,
 800421a:	2380      	movs	r3, #128	; 0x80
 800421c:	0099      	lsls	r1, r3, #2
 800421e:	23a0      	movs	r3, #160	; 0xa0
 8004220:	05db      	lsls	r3, r3, #23
 8004222:	2200      	movs	r2, #0
 8004224:	0018      	movs	r0, r3
 8004226:	f001 fc34 	bl	8005a92 <HAL_GPIO_WritePin>
                        GPIO_PIN_RESET);
      HAL_GPIO_WritePin(User_Input_Status_Light_Blue_GPIO_Port, User_Input_Status_Light_Blue_Pin,
 800422a:	2380      	movs	r3, #128	; 0x80
 800422c:	00d9      	lsls	r1, r3, #3
 800422e:	23a0      	movs	r3, #160	; 0xa0
 8004230:	05db      	lsls	r3, r3, #23
 8004232:	2200      	movs	r2, #0
 8004234:	0018      	movs	r0, r3
 8004236:	f001 fc2c 	bl	8005a92 <HAL_GPIO_WritePin>
                        GPIO_PIN_RESET);
   }

   if (HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_0_Pin) == 1 && HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_1_Pin) == 0 &&
 800423a:	4bba      	ldr	r3, [pc, #744]	; (8004524 <readNumber+0x354>)
 800423c:	2101      	movs	r1, #1
 800423e:	0018      	movs	r0, r3
 8004240:	f001 fc0a 	bl	8005a58 <HAL_GPIO_ReadPin>
 8004244:	0003      	movs	r3, r0
 8004246:	2b01      	cmp	r3, #1
 8004248:	d12b      	bne.n	80042a2 <readNumber+0xd2>
 800424a:	4bb6      	ldr	r3, [pc, #728]	; (8004524 <readNumber+0x354>)
 800424c:	2102      	movs	r1, #2
 800424e:	0018      	movs	r0, r3
 8004250:	f001 fc02 	bl	8005a58 <HAL_GPIO_ReadPin>
 8004254:	1e03      	subs	r3, r0, #0
 8004256:	d124      	bne.n	80042a2 <readNumber+0xd2>
       HAL_GPIO_ReadPin(GPIOB, Discrete_Bit_2_Pin) == 0) {
 8004258:	4bb3      	ldr	r3, [pc, #716]	; (8004528 <readNumber+0x358>)
 800425a:	2101      	movs	r1, #1
 800425c:	0018      	movs	r0, r3
 800425e:	f001 fbfb 	bl	8005a58 <HAL_GPIO_ReadPin>
 8004262:	1e03      	subs	r3, r0, #0
   if (HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_0_Pin) == 1 && HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_1_Pin) == 0 &&
 8004264:	d11d      	bne.n	80042a2 <readNumber+0xd2>
      HAL_Delay(5);
 8004266:	2005      	movs	r0, #5
 8004268:	f000 fcae 	bl	8004bc8 <HAL_Delay>
      valueToAdjust = 2;
 800426c:	4baf      	ldr	r3, [pc, #700]	; (800452c <readNumber+0x35c>)
 800426e:	2202      	movs	r2, #2
 8004270:	601a      	str	r2, [r3, #0]
      // Set Red
      HAL_GPIO_WritePin(User_Input_Status_Light_Red_GPIO_Port, User_Input_Status_Light_Red_Pin, GPIO_PIN_SET);
 8004272:	2380      	movs	r3, #128	; 0x80
 8004274:	0059      	lsls	r1, r3, #1
 8004276:	23a0      	movs	r3, #160	; 0xa0
 8004278:	05db      	lsls	r3, r3, #23
 800427a:	2201      	movs	r2, #1
 800427c:	0018      	movs	r0, r3
 800427e:	f001 fc08 	bl	8005a92 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(User_Input_Status_Light_Green_GPIO_Port, User_Input_Status_Light_Green_Pin,
 8004282:	2380      	movs	r3, #128	; 0x80
 8004284:	0099      	lsls	r1, r3, #2
 8004286:	23a0      	movs	r3, #160	; 0xa0
 8004288:	05db      	lsls	r3, r3, #23
 800428a:	2200      	movs	r2, #0
 800428c:	0018      	movs	r0, r3
 800428e:	f001 fc00 	bl	8005a92 <HAL_GPIO_WritePin>
                        GPIO_PIN_RESET);
      HAL_GPIO_WritePin(User_Input_Status_Light_Blue_GPIO_Port, User_Input_Status_Light_Blue_Pin,
 8004292:	2380      	movs	r3, #128	; 0x80
 8004294:	00d9      	lsls	r1, r3, #3
 8004296:	23a0      	movs	r3, #160	; 0xa0
 8004298:	05db      	lsls	r3, r3, #23
 800429a:	2200      	movs	r2, #0
 800429c:	0018      	movs	r0, r3
 800429e:	f001 fbf8 	bl	8005a92 <HAL_GPIO_WritePin>
                        GPIO_PIN_RESET);
   }
   if (HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_0_Pin) == 0 && HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_1_Pin) == 1 &&
 80042a2:	4ba0      	ldr	r3, [pc, #640]	; (8004524 <readNumber+0x354>)
 80042a4:	2101      	movs	r1, #1
 80042a6:	0018      	movs	r0, r3
 80042a8:	f001 fbd6 	bl	8005a58 <HAL_GPIO_ReadPin>
 80042ac:	1e03      	subs	r3, r0, #0
 80042ae:	d12c      	bne.n	800430a <readNumber+0x13a>
 80042b0:	4b9c      	ldr	r3, [pc, #624]	; (8004524 <readNumber+0x354>)
 80042b2:	2102      	movs	r1, #2
 80042b4:	0018      	movs	r0, r3
 80042b6:	f001 fbcf 	bl	8005a58 <HAL_GPIO_ReadPin>
 80042ba:	0003      	movs	r3, r0
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d124      	bne.n	800430a <readNumber+0x13a>
       HAL_GPIO_ReadPin(GPIOB, Discrete_Bit_2_Pin) == 0) {
 80042c0:	4b99      	ldr	r3, [pc, #612]	; (8004528 <readNumber+0x358>)
 80042c2:	2101      	movs	r1, #1
 80042c4:	0018      	movs	r0, r3
 80042c6:	f001 fbc7 	bl	8005a58 <HAL_GPIO_ReadPin>
 80042ca:	1e03      	subs	r3, r0, #0
   if (HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_0_Pin) == 0 && HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_1_Pin) == 1 &&
 80042cc:	d11d      	bne.n	800430a <readNumber+0x13a>
      HAL_Delay(5);
 80042ce:	2005      	movs	r0, #5
 80042d0:	f000 fc7a 	bl	8004bc8 <HAL_Delay>
      valueToAdjust = 3;
 80042d4:	4b95      	ldr	r3, [pc, #596]	; (800452c <readNumber+0x35c>)
 80042d6:	2203      	movs	r2, #3
 80042d8:	601a      	str	r2, [r3, #0]
      // Set Yellow
      HAL_GPIO_WritePin(User_Input_Status_Light_Red_GPIO_Port, User_Input_Status_Light_Red_Pin, GPIO_PIN_SET);
 80042da:	2380      	movs	r3, #128	; 0x80
 80042dc:	0059      	lsls	r1, r3, #1
 80042de:	23a0      	movs	r3, #160	; 0xa0
 80042e0:	05db      	lsls	r3, r3, #23
 80042e2:	2201      	movs	r2, #1
 80042e4:	0018      	movs	r0, r3
 80042e6:	f001 fbd4 	bl	8005a92 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(User_Input_Status_Light_Green_GPIO_Port, User_Input_Status_Light_Green_Pin,
 80042ea:	2380      	movs	r3, #128	; 0x80
 80042ec:	0099      	lsls	r1, r3, #2
 80042ee:	23a0      	movs	r3, #160	; 0xa0
 80042f0:	05db      	lsls	r3, r3, #23
 80042f2:	2201      	movs	r2, #1
 80042f4:	0018      	movs	r0, r3
 80042f6:	f001 fbcc 	bl	8005a92 <HAL_GPIO_WritePin>
                        GPIO_PIN_SET);
      HAL_GPIO_WritePin(User_Input_Status_Light_Blue_GPIO_Port, User_Input_Status_Light_Blue_Pin,
 80042fa:	2380      	movs	r3, #128	; 0x80
 80042fc:	00d9      	lsls	r1, r3, #3
 80042fe:	23a0      	movs	r3, #160	; 0xa0
 8004300:	05db      	lsls	r3, r3, #23
 8004302:	2200      	movs	r2, #0
 8004304:	0018      	movs	r0, r3
 8004306:	f001 fbc4 	bl	8005a92 <HAL_GPIO_WritePin>
                        GPIO_PIN_RESET);
   }
   if (HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_0_Pin) == 1 && HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_1_Pin) == 1 &&
 800430a:	4b86      	ldr	r3, [pc, #536]	; (8004524 <readNumber+0x354>)
 800430c:	2101      	movs	r1, #1
 800430e:	0018      	movs	r0, r3
 8004310:	f001 fba2 	bl	8005a58 <HAL_GPIO_ReadPin>
 8004314:	0003      	movs	r3, r0
 8004316:	2b01      	cmp	r3, #1
 8004318:	d12c      	bne.n	8004374 <readNumber+0x1a4>
 800431a:	4b82      	ldr	r3, [pc, #520]	; (8004524 <readNumber+0x354>)
 800431c:	2102      	movs	r1, #2
 800431e:	0018      	movs	r0, r3
 8004320:	f001 fb9a 	bl	8005a58 <HAL_GPIO_ReadPin>
 8004324:	0003      	movs	r3, r0
 8004326:	2b01      	cmp	r3, #1
 8004328:	d124      	bne.n	8004374 <readNumber+0x1a4>
       HAL_GPIO_ReadPin(GPIOB, Discrete_Bit_2_Pin) == 0) {
 800432a:	4b7f      	ldr	r3, [pc, #508]	; (8004528 <readNumber+0x358>)
 800432c:	2101      	movs	r1, #1
 800432e:	0018      	movs	r0, r3
 8004330:	f001 fb92 	bl	8005a58 <HAL_GPIO_ReadPin>
 8004334:	1e03      	subs	r3, r0, #0
   if (HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_0_Pin) == 1 && HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_1_Pin) == 1 &&
 8004336:	d11d      	bne.n	8004374 <readNumber+0x1a4>
      HAL_Delay(5);
 8004338:	2005      	movs	r0, #5
 800433a:	f000 fc45 	bl	8004bc8 <HAL_Delay>
      valueToAdjust = 4;
 800433e:	4b7b      	ldr	r3, [pc, #492]	; (800452c <readNumber+0x35c>)
 8004340:	2204      	movs	r2, #4
 8004342:	601a      	str	r2, [r3, #0]
      // Set Green
      HAL_GPIO_WritePin(User_Input_Status_Light_Red_GPIO_Port, User_Input_Status_Light_Red_Pin,
 8004344:	2380      	movs	r3, #128	; 0x80
 8004346:	0059      	lsls	r1, r3, #1
 8004348:	23a0      	movs	r3, #160	; 0xa0
 800434a:	05db      	lsls	r3, r3, #23
 800434c:	2200      	movs	r2, #0
 800434e:	0018      	movs	r0, r3
 8004350:	f001 fb9f 	bl	8005a92 <HAL_GPIO_WritePin>
                        GPIO_PIN_RESET);
      HAL_GPIO_WritePin(User_Input_Status_Light_Green_GPIO_Port, User_Input_Status_Light_Green_Pin,
 8004354:	2380      	movs	r3, #128	; 0x80
 8004356:	0099      	lsls	r1, r3, #2
 8004358:	23a0      	movs	r3, #160	; 0xa0
 800435a:	05db      	lsls	r3, r3, #23
 800435c:	2201      	movs	r2, #1
 800435e:	0018      	movs	r0, r3
 8004360:	f001 fb97 	bl	8005a92 <HAL_GPIO_WritePin>
                        GPIO_PIN_SET);
      HAL_GPIO_WritePin(User_Input_Status_Light_Blue_GPIO_Port, User_Input_Status_Light_Blue_Pin,
 8004364:	2380      	movs	r3, #128	; 0x80
 8004366:	00d9      	lsls	r1, r3, #3
 8004368:	23a0      	movs	r3, #160	; 0xa0
 800436a:	05db      	lsls	r3, r3, #23
 800436c:	2200      	movs	r2, #0
 800436e:	0018      	movs	r0, r3
 8004370:	f001 fb8f 	bl	8005a92 <HAL_GPIO_WritePin>
                        GPIO_PIN_RESET);
   }
   if (HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_0_Pin) == 0 && HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_1_Pin) == 0 &&
 8004374:	4b6b      	ldr	r3, [pc, #428]	; (8004524 <readNumber+0x354>)
 8004376:	2101      	movs	r1, #1
 8004378:	0018      	movs	r0, r3
 800437a:	f001 fb6d 	bl	8005a58 <HAL_GPIO_ReadPin>
 800437e:	1e03      	subs	r3, r0, #0
 8004380:	d12c      	bne.n	80043dc <readNumber+0x20c>
 8004382:	4b68      	ldr	r3, [pc, #416]	; (8004524 <readNumber+0x354>)
 8004384:	2102      	movs	r1, #2
 8004386:	0018      	movs	r0, r3
 8004388:	f001 fb66 	bl	8005a58 <HAL_GPIO_ReadPin>
 800438c:	1e03      	subs	r3, r0, #0
 800438e:	d125      	bne.n	80043dc <readNumber+0x20c>
       HAL_GPIO_ReadPin(GPIOB, Discrete_Bit_2_Pin) == 1) {
 8004390:	4b65      	ldr	r3, [pc, #404]	; (8004528 <readNumber+0x358>)
 8004392:	2101      	movs	r1, #1
 8004394:	0018      	movs	r0, r3
 8004396:	f001 fb5f 	bl	8005a58 <HAL_GPIO_ReadPin>
 800439a:	0003      	movs	r3, r0
   if (HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_0_Pin) == 0 && HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_1_Pin) == 0 &&
 800439c:	2b01      	cmp	r3, #1
 800439e:	d11d      	bne.n	80043dc <readNumber+0x20c>
      HAL_Delay(5);
 80043a0:	2005      	movs	r0, #5
 80043a2:	f000 fc11 	bl	8004bc8 <HAL_Delay>
      valueToAdjust = 5;
 80043a6:	4b61      	ldr	r3, [pc, #388]	; (800452c <readNumber+0x35c>)
 80043a8:	2205      	movs	r2, #5
 80043aa:	601a      	str	r2, [r3, #0]
      // Set Cyan
      HAL_GPIO_WritePin(User_Input_Status_Light_Red_GPIO_Port, User_Input_Status_Light_Red_Pin,
 80043ac:	2380      	movs	r3, #128	; 0x80
 80043ae:	0059      	lsls	r1, r3, #1
 80043b0:	23a0      	movs	r3, #160	; 0xa0
 80043b2:	05db      	lsls	r3, r3, #23
 80043b4:	2200      	movs	r2, #0
 80043b6:	0018      	movs	r0, r3
 80043b8:	f001 fb6b 	bl	8005a92 <HAL_GPIO_WritePin>
                        GPIO_PIN_RESET);
      HAL_GPIO_WritePin(User_Input_Status_Light_Green_GPIO_Port, User_Input_Status_Light_Green_Pin,
 80043bc:	2380      	movs	r3, #128	; 0x80
 80043be:	0099      	lsls	r1, r3, #2
 80043c0:	23a0      	movs	r3, #160	; 0xa0
 80043c2:	05db      	lsls	r3, r3, #23
 80043c4:	2201      	movs	r2, #1
 80043c6:	0018      	movs	r0, r3
 80043c8:	f001 fb63 	bl	8005a92 <HAL_GPIO_WritePin>
                        GPIO_PIN_SET);
      HAL_GPIO_WritePin(User_Input_Status_Light_Blue_GPIO_Port, User_Input_Status_Light_Blue_Pin,
 80043cc:	2380      	movs	r3, #128	; 0x80
 80043ce:	00d9      	lsls	r1, r3, #3
 80043d0:	23a0      	movs	r3, #160	; 0xa0
 80043d2:	05db      	lsls	r3, r3, #23
 80043d4:	2201      	movs	r2, #1
 80043d6:	0018      	movs	r0, r3
 80043d8:	f001 fb5b 	bl	8005a92 <HAL_GPIO_WritePin>
                        GPIO_PIN_SET);
   }
   if (HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_0_Pin) == 1 && HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_1_Pin) == 0 &&
 80043dc:	4b51      	ldr	r3, [pc, #324]	; (8004524 <readNumber+0x354>)
 80043de:	2101      	movs	r1, #1
 80043e0:	0018      	movs	r0, r3
 80043e2:	f001 fb39 	bl	8005a58 <HAL_GPIO_ReadPin>
 80043e6:	0003      	movs	r3, r0
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d12c      	bne.n	8004446 <readNumber+0x276>
 80043ec:	4b4d      	ldr	r3, [pc, #308]	; (8004524 <readNumber+0x354>)
 80043ee:	2102      	movs	r1, #2
 80043f0:	0018      	movs	r0, r3
 80043f2:	f001 fb31 	bl	8005a58 <HAL_GPIO_ReadPin>
 80043f6:	1e03      	subs	r3, r0, #0
 80043f8:	d125      	bne.n	8004446 <readNumber+0x276>
       HAL_GPIO_ReadPin(GPIOB, Discrete_Bit_2_Pin) == 1) {
 80043fa:	4b4b      	ldr	r3, [pc, #300]	; (8004528 <readNumber+0x358>)
 80043fc:	2101      	movs	r1, #1
 80043fe:	0018      	movs	r0, r3
 8004400:	f001 fb2a 	bl	8005a58 <HAL_GPIO_ReadPin>
 8004404:	0003      	movs	r3, r0
   if (HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_0_Pin) == 1 && HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_1_Pin) == 0 &&
 8004406:	2b01      	cmp	r3, #1
 8004408:	d11d      	bne.n	8004446 <readNumber+0x276>
      HAL_Delay(5);
 800440a:	2005      	movs	r0, #5
 800440c:	f000 fbdc 	bl	8004bc8 <HAL_Delay>
      valueToAdjust = 6;
 8004410:	4b46      	ldr	r3, [pc, #280]	; (800452c <readNumber+0x35c>)
 8004412:	2206      	movs	r2, #6
 8004414:	601a      	str	r2, [r3, #0]
      // Set Blue
      HAL_GPIO_WritePin(User_Input_Status_Light_Red_GPIO_Port, User_Input_Status_Light_Red_Pin,
 8004416:	2380      	movs	r3, #128	; 0x80
 8004418:	0059      	lsls	r1, r3, #1
 800441a:	23a0      	movs	r3, #160	; 0xa0
 800441c:	05db      	lsls	r3, r3, #23
 800441e:	2200      	movs	r2, #0
 8004420:	0018      	movs	r0, r3
 8004422:	f001 fb36 	bl	8005a92 <HAL_GPIO_WritePin>
                        GPIO_PIN_RESET);
      HAL_GPIO_WritePin(User_Input_Status_Light_Green_GPIO_Port, User_Input_Status_Light_Green_Pin,
 8004426:	2380      	movs	r3, #128	; 0x80
 8004428:	0099      	lsls	r1, r3, #2
 800442a:	23a0      	movs	r3, #160	; 0xa0
 800442c:	05db      	lsls	r3, r3, #23
 800442e:	2200      	movs	r2, #0
 8004430:	0018      	movs	r0, r3
 8004432:	f001 fb2e 	bl	8005a92 <HAL_GPIO_WritePin>
                        GPIO_PIN_RESET);
      HAL_GPIO_WritePin(User_Input_Status_Light_Blue_GPIO_Port, User_Input_Status_Light_Blue_Pin,
 8004436:	2380      	movs	r3, #128	; 0x80
 8004438:	00d9      	lsls	r1, r3, #3
 800443a:	23a0      	movs	r3, #160	; 0xa0
 800443c:	05db      	lsls	r3, r3, #23
 800443e:	2201      	movs	r2, #1
 8004440:	0018      	movs	r0, r3
 8004442:	f001 fb26 	bl	8005a92 <HAL_GPIO_WritePin>
                        GPIO_PIN_SET);
   }
   if (HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_0_Pin) == 0 && HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_1_Pin) == 1 &&
 8004446:	4b37      	ldr	r3, [pc, #220]	; (8004524 <readNumber+0x354>)
 8004448:	2101      	movs	r1, #1
 800444a:	0018      	movs	r0, r3
 800444c:	f001 fb04 	bl	8005a58 <HAL_GPIO_ReadPin>
 8004450:	1e03      	subs	r3, r0, #0
 8004452:	d12d      	bne.n	80044b0 <readNumber+0x2e0>
 8004454:	4b33      	ldr	r3, [pc, #204]	; (8004524 <readNumber+0x354>)
 8004456:	2102      	movs	r1, #2
 8004458:	0018      	movs	r0, r3
 800445a:	f001 fafd 	bl	8005a58 <HAL_GPIO_ReadPin>
 800445e:	0003      	movs	r3, r0
 8004460:	2b01      	cmp	r3, #1
 8004462:	d125      	bne.n	80044b0 <readNumber+0x2e0>
       HAL_GPIO_ReadPin(GPIOB, Discrete_Bit_2_Pin) == 1) {
 8004464:	4b30      	ldr	r3, [pc, #192]	; (8004528 <readNumber+0x358>)
 8004466:	2101      	movs	r1, #1
 8004468:	0018      	movs	r0, r3
 800446a:	f001 faf5 	bl	8005a58 <HAL_GPIO_ReadPin>
 800446e:	0003      	movs	r3, r0
   if (HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_0_Pin) == 0 && HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_1_Pin) == 1 &&
 8004470:	2b01      	cmp	r3, #1
 8004472:	d11d      	bne.n	80044b0 <readNumber+0x2e0>
      HAL_Delay(5);
 8004474:	2005      	movs	r0, #5
 8004476:	f000 fba7 	bl	8004bc8 <HAL_Delay>
      valueToAdjust = 7;
 800447a:	4b2c      	ldr	r3, [pc, #176]	; (800452c <readNumber+0x35c>)
 800447c:	2207      	movs	r2, #7
 800447e:	601a      	str	r2, [r3, #0]
      // Set Magenta
      HAL_GPIO_WritePin(User_Input_Status_Light_Red_GPIO_Port, User_Input_Status_Light_Red_Pin, GPIO_PIN_SET);
 8004480:	2380      	movs	r3, #128	; 0x80
 8004482:	0059      	lsls	r1, r3, #1
 8004484:	23a0      	movs	r3, #160	; 0xa0
 8004486:	05db      	lsls	r3, r3, #23
 8004488:	2201      	movs	r2, #1
 800448a:	0018      	movs	r0, r3
 800448c:	f001 fb01 	bl	8005a92 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(User_Input_Status_Light_Green_GPIO_Port, User_Input_Status_Light_Green_Pin,
 8004490:	2380      	movs	r3, #128	; 0x80
 8004492:	0099      	lsls	r1, r3, #2
 8004494:	23a0      	movs	r3, #160	; 0xa0
 8004496:	05db      	lsls	r3, r3, #23
 8004498:	2200      	movs	r2, #0
 800449a:	0018      	movs	r0, r3
 800449c:	f001 faf9 	bl	8005a92 <HAL_GPIO_WritePin>
                        GPIO_PIN_RESET);
      HAL_GPIO_WritePin(User_Input_Status_Light_Blue_GPIO_Port, User_Input_Status_Light_Blue_Pin,
 80044a0:	2380      	movs	r3, #128	; 0x80
 80044a2:	00d9      	lsls	r1, r3, #3
 80044a4:	23a0      	movs	r3, #160	; 0xa0
 80044a6:	05db      	lsls	r3, r3, #23
 80044a8:	2201      	movs	r2, #1
 80044aa:	0018      	movs	r0, r3
 80044ac:	f001 faf1 	bl	8005a92 <HAL_GPIO_WritePin>
                        GPIO_PIN_SET);
   }
   if (HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_0_Pin) == 1 && HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_1_Pin) == 1 &&
 80044b0:	4b1c      	ldr	r3, [pc, #112]	; (8004524 <readNumber+0x354>)
 80044b2:	2101      	movs	r1, #1
 80044b4:	0018      	movs	r0, r3
 80044b6:	f001 facf 	bl	8005a58 <HAL_GPIO_ReadPin>
 80044ba:	0003      	movs	r3, r0
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d12d      	bne.n	800451c <readNumber+0x34c>
 80044c0:	4b18      	ldr	r3, [pc, #96]	; (8004524 <readNumber+0x354>)
 80044c2:	2102      	movs	r1, #2
 80044c4:	0018      	movs	r0, r3
 80044c6:	f001 fac7 	bl	8005a58 <HAL_GPIO_ReadPin>
 80044ca:	0003      	movs	r3, r0
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d125      	bne.n	800451c <readNumber+0x34c>
       HAL_GPIO_ReadPin(GPIOB, Discrete_Bit_2_Pin) == 1) {
 80044d0:	4b15      	ldr	r3, [pc, #84]	; (8004528 <readNumber+0x358>)
 80044d2:	2101      	movs	r1, #1
 80044d4:	0018      	movs	r0, r3
 80044d6:	f001 fabf 	bl	8005a58 <HAL_GPIO_ReadPin>
 80044da:	0003      	movs	r3, r0
   if (HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_0_Pin) == 1 && HAL_GPIO_ReadPin(GPIOC, Discrete_Bit_1_Pin) == 1 &&
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d11d      	bne.n	800451c <readNumber+0x34c>
      HAL_Delay(5);
 80044e0:	2005      	movs	r0, #5
 80044e2:	f000 fb71 	bl	8004bc8 <HAL_Delay>
      valueToAdjust = 8;
 80044e6:	4b11      	ldr	r3, [pc, #68]	; (800452c <readNumber+0x35c>)
 80044e8:	2208      	movs	r2, #8
 80044ea:	601a      	str	r2, [r3, #0]
      // Set White
      HAL_GPIO_WritePin(User_Input_Status_Light_Red_GPIO_Port, User_Input_Status_Light_Red_Pin, GPIO_PIN_SET);
 80044ec:	2380      	movs	r3, #128	; 0x80
 80044ee:	0059      	lsls	r1, r3, #1
 80044f0:	23a0      	movs	r3, #160	; 0xa0
 80044f2:	05db      	lsls	r3, r3, #23
 80044f4:	2201      	movs	r2, #1
 80044f6:	0018      	movs	r0, r3
 80044f8:	f001 facb 	bl	8005a92 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(User_Input_Status_Light_Green_GPIO_Port, User_Input_Status_Light_Green_Pin,
 80044fc:	2380      	movs	r3, #128	; 0x80
 80044fe:	0099      	lsls	r1, r3, #2
 8004500:	23a0      	movs	r3, #160	; 0xa0
 8004502:	05db      	lsls	r3, r3, #23
 8004504:	2201      	movs	r2, #1
 8004506:	0018      	movs	r0, r3
 8004508:	f001 fac3 	bl	8005a92 <HAL_GPIO_WritePin>
                        GPIO_PIN_SET);
      HAL_GPIO_WritePin(User_Input_Status_Light_Blue_GPIO_Port, User_Input_Status_Light_Blue_Pin,
 800450c:	2380      	movs	r3, #128	; 0x80
 800450e:	00d9      	lsls	r1, r3, #3
 8004510:	23a0      	movs	r3, #160	; 0xa0
 8004512:	05db      	lsls	r3, r3, #23
 8004514:	2201      	movs	r2, #1
 8004516:	0018      	movs	r0, r3
 8004518:	f001 fabb 	bl	8005a92 <HAL_GPIO_WritePin>
                        GPIO_PIN_SET);
   }
}
 800451c:	46c0      	nop			; (mov r8, r8)
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}
 8004522:	46c0      	nop			; (mov r8, r8)
 8004524:	50000800 	.word	0x50000800
 8004528:	50000400 	.word	0x50000400
 800452c:	20000374 	.word	0x20000374

08004530 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_CMOS>:
 * @return Converted value representing the current of the LOW battery in Amps
 *
 * NOTE: If the LOW battery is not currently active (the state is not 0-3), then it will return a 0
 */
float Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_CMOS(float V_DiffAmp, int state)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b082      	sub	sp, #8
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
 8004538:	6039      	str	r1, [r7, #0]
	switch(state)
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	2b04      	cmp	r3, #4
 800453e:	d02a      	beq.n	8004596 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_CMOS+0x66>
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	2b04      	cmp	r3, #4
 8004544:	dc36      	bgt.n	80045b4 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_CMOS+0x84>
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	2b03      	cmp	r3, #3
 800454a:	d015      	beq.n	8004578 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_CMOS+0x48>
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	2b03      	cmp	r3, #3
 8004550:	dc30      	bgt.n	80045b4 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_CMOS+0x84>
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	2b01      	cmp	r3, #1
 8004556:	d003      	beq.n	8004560 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_CMOS+0x30>
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	2b02      	cmp	r3, #2
 800455c:	d006      	beq.n	800456c <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_CMOS+0x3c>
 800455e:	e029      	b.n	80045b4 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_CMOS+0x84>
	{
	case 1: return (V_DiffAmp/905); break;   //conversion for LS_1
 8004560:	4917      	ldr	r1, [pc, #92]	; (80045c0 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_CMOS+0x90>)
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f7fc f92a 	bl	80007bc <__aeabi_fdiv>
 8004568:	1c03      	adds	r3, r0, #0
 800456a:	e024      	b.n	80045b6 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_CMOS+0x86>
	case 2: return (V_DiffAmp/99.); break;  //conversion for LS_2
 800456c:	4915      	ldr	r1, [pc, #84]	; (80045c4 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_CMOS+0x94>)
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f7fc f924 	bl	80007bc <__aeabi_fdiv>
 8004574:	1c03      	adds	r3, r0, #0
 8004576:	e01e      	b.n	80045b6 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_CMOS+0x86>
	case 3: return (V_DiffAmp/10.4); break;  //conversion for LS_3
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f7fe fa69 	bl	8002a50 <__aeabi_f2d>
 800457e:	4a12      	ldr	r2, [pc, #72]	; (80045c8 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_CMOS+0x98>)
 8004580:	4b12      	ldr	r3, [pc, #72]	; (80045cc <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_CMOS+0x9c>)
 8004582:	f7fc ff7d 	bl	8001480 <__aeabi_ddiv>
 8004586:	0002      	movs	r2, r0
 8004588:	000b      	movs	r3, r1
 800458a:	0010      	movs	r0, r2
 800458c:	0019      	movs	r1, r3
 800458e:	f7fe faa7 	bl	8002ae0 <__aeabi_d2f>
 8004592:	1c03      	adds	r3, r0, #0
 8004594:	e00f      	b.n	80045b6 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_CMOS+0x86>
	case 4: return (V_DiffAmp/1.22); break; //conversion for LS_4
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f7fe fa5a 	bl	8002a50 <__aeabi_f2d>
 800459c:	4a0c      	ldr	r2, [pc, #48]	; (80045d0 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_CMOS+0xa0>)
 800459e:	4b0d      	ldr	r3, [pc, #52]	; (80045d4 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_CMOS+0xa4>)
 80045a0:	f7fc ff6e 	bl	8001480 <__aeabi_ddiv>
 80045a4:	0002      	movs	r2, r0
 80045a6:	000b      	movs	r3, r1
 80045a8:	0010      	movs	r0, r2
 80045aa:	0019      	movs	r1, r3
 80045ac:	f7fe fa98 	bl	8002ae0 <__aeabi_d2f>
 80045b0:	1c03      	adds	r3, r0, #0
 80045b2:	e000      	b.n	80045b6 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_CMOS+0x86>
	default: return 0; break;
 80045b4:	2300      	movs	r3, #0
	}
}
 80045b6:	1c18      	adds	r0, r3, #0
 80045b8:	46bd      	mov	sp, r7
 80045ba:	b002      	add	sp, #8
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	46c0      	nop			; (mov r8, r8)
 80045c0:	44624000 	.word	0x44624000
 80045c4:	42c60000 	.word	0x42c60000
 80045c8:	cccccccd 	.word	0xcccccccd
 80045cc:	4024cccc 	.word	0x4024cccc
 80045d0:	b851eb85 	.word	0xb851eb85
 80045d4:	3ff3851e 	.word	0x3ff3851e

080045d8 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_18650>:
 * @return Converted value representing the current of the HIGH battery in Amps
 *
 * NOTE: If the HIGH battery is not currently active (the state is not 4-7), then it will return a 0
 */
float Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_18650(float V_DiffAmp, int state)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b082      	sub	sp, #8
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
 80045e0:	6039      	str	r1, [r7, #0]
	switch(state)
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	2b08      	cmp	r3, #8
 80045e6:	d02a      	beq.n	800463e <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_18650+0x66>
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	2b08      	cmp	r3, #8
 80045ec:	dc36      	bgt.n	800465c <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_18650+0x84>
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	2b07      	cmp	r3, #7
 80045f2:	d01e      	beq.n	8004632 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_18650+0x5a>
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	2b07      	cmp	r3, #7
 80045f8:	dc30      	bgt.n	800465c <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_18650+0x84>
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	2b05      	cmp	r3, #5
 80045fe:	d003      	beq.n	8004608 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_18650+0x30>
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	2b06      	cmp	r3, #6
 8004604:	d006      	beq.n	8004614 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_18650+0x3c>
 8004606:	e029      	b.n	800465c <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_18650+0x84>
	{
	case 5: return (V_DiffAmp/885); break;   //conversion for LS_5
 8004608:	4917      	ldr	r1, [pc, #92]	; (8004668 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_18650+0x90>)
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f7fc f8d6 	bl	80007bc <__aeabi_fdiv>
 8004610:	1c03      	adds	r3, r0, #0
 8004612:	e024      	b.n	800465e <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_18650+0x86>
	case 6: return (V_DiffAmp/98.7); break;   //conversion for LS_6
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	f7fe fa1b 	bl	8002a50 <__aeabi_f2d>
 800461a:	4a14      	ldr	r2, [pc, #80]	; (800466c <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_18650+0x94>)
 800461c:	4b14      	ldr	r3, [pc, #80]	; (8004670 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_18650+0x98>)
 800461e:	f7fc ff2f 	bl	8001480 <__aeabi_ddiv>
 8004622:	0002      	movs	r2, r0
 8004624:	000b      	movs	r3, r1
 8004626:	0010      	movs	r0, r2
 8004628:	0019      	movs	r1, r3
 800462a:	f7fe fa59 	bl	8002ae0 <__aeabi_d2f>
 800462e:	1c03      	adds	r3, r0, #0
 8004630:	e015      	b.n	800465e <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_18650+0x86>
	case 7: return (V_DiffAmp/11.0); break;  //conversion for LS_7
 8004632:	4910      	ldr	r1, [pc, #64]	; (8004674 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_18650+0x9c>)
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f7fc f8c1 	bl	80007bc <__aeabi_fdiv>
 800463a:	1c03      	adds	r3, r0, #0
 800463c:	e00f      	b.n	800465e <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_18650+0x86>
	case 8: return (V_DiffAmp/1.17); break;  //conversion for LS_8
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f7fe fa06 	bl	8002a50 <__aeabi_f2d>
 8004644:	4a0c      	ldr	r2, [pc, #48]	; (8004678 <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_18650+0xa0>)
 8004646:	4b0d      	ldr	r3, [pc, #52]	; (800467c <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_18650+0xa4>)
 8004648:	f7fc ff1a 	bl	8001480 <__aeabi_ddiv>
 800464c:	0002      	movs	r2, r0
 800464e:	000b      	movs	r3, r1
 8004650:	0010      	movs	r0, r2
 8004652:	0019      	movs	r1, r3
 8004654:	f7fe fa44 	bl	8002ae0 <__aeabi_d2f>
 8004658:	1c03      	adds	r3, r0, #0
 800465a:	e000      	b.n	800465e <Convert_Measurement_of_ADC_Voltage_DiffAmp_to_Current_18650+0x86>
	default: return 0; break;
 800465c:	2300      	movs	r3, #0
	}
}
 800465e:	1c18      	adds	r0, r3, #0
 8004660:	46bd      	mov	sp, r7
 8004662:	b002      	add	sp, #8
 8004664:	bd80      	pop	{r7, pc}
 8004666:	46c0      	nop			; (mov r8, r8)
 8004668:	445d4000 	.word	0x445d4000
 800466c:	cccccccd 	.word	0xcccccccd
 8004670:	4058accc 	.word	0x4058accc
 8004674:	41300000 	.word	0x41300000
 8004678:	eb851eb8 	.word	0xeb851eb8
 800467c:	3ff2b851 	.word	0x3ff2b851

08004680 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004684:	b672      	cpsid	i
}
 8004686:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
   /* User can add his own implementation to report the HAL error return state */
   __disable_irq();
   while (1) {
 8004688:	e7fe      	b.n	8004688 <Error_Handler+0x8>
	...

0800468c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004690:	4b07      	ldr	r3, [pc, #28]	; (80046b0 <HAL_MspInit+0x24>)
 8004692:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004694:	4b06      	ldr	r3, [pc, #24]	; (80046b0 <HAL_MspInit+0x24>)
 8004696:	2101      	movs	r1, #1
 8004698:	430a      	orrs	r2, r1
 800469a:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 800469c:	4b04      	ldr	r3, [pc, #16]	; (80046b0 <HAL_MspInit+0x24>)
 800469e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046a0:	4b03      	ldr	r3, [pc, #12]	; (80046b0 <HAL_MspInit+0x24>)
 80046a2:	2180      	movs	r1, #128	; 0x80
 80046a4:	0549      	lsls	r1, r1, #21
 80046a6:	430a      	orrs	r2, r1
 80046a8:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80046aa:	46c0      	nop			; (mov r8, r8)
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd80      	pop	{r7, pc}
 80046b0:	40021000 	.word	0x40021000

080046b4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80046b4:	b590      	push	{r4, r7, lr}
 80046b6:	b08b      	sub	sp, #44	; 0x2c
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046bc:	2414      	movs	r4, #20
 80046be:	193b      	adds	r3, r7, r4
 80046c0:	0018      	movs	r0, r3
 80046c2:	2314      	movs	r3, #20
 80046c4:	001a      	movs	r2, r3
 80046c6:	2100      	movs	r1, #0
 80046c8:	f007 fd40 	bl	800c14c <memset>
  if(hadc->Instance==ADC1)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a22      	ldr	r2, [pc, #136]	; (800475c <HAL_ADC_MspInit+0xa8>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d13d      	bne.n	8004752 <HAL_ADC_MspInit+0x9e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80046d6:	4b22      	ldr	r3, [pc, #136]	; (8004760 <HAL_ADC_MspInit+0xac>)
 80046d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046da:	4b21      	ldr	r3, [pc, #132]	; (8004760 <HAL_ADC_MspInit+0xac>)
 80046dc:	2180      	movs	r1, #128	; 0x80
 80046de:	0089      	lsls	r1, r1, #2
 80046e0:	430a      	orrs	r2, r1
 80046e2:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80046e4:	4b1e      	ldr	r3, [pc, #120]	; (8004760 <HAL_ADC_MspInit+0xac>)
 80046e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046e8:	4b1d      	ldr	r3, [pc, #116]	; (8004760 <HAL_ADC_MspInit+0xac>)
 80046ea:	2104      	movs	r1, #4
 80046ec:	430a      	orrs	r2, r1
 80046ee:	62da      	str	r2, [r3, #44]	; 0x2c
 80046f0:	4b1b      	ldr	r3, [pc, #108]	; (8004760 <HAL_ADC_MspInit+0xac>)
 80046f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046f4:	2204      	movs	r2, #4
 80046f6:	4013      	ands	r3, r2
 80046f8:	613b      	str	r3, [r7, #16]
 80046fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046fc:	4b18      	ldr	r3, [pc, #96]	; (8004760 <HAL_ADC_MspInit+0xac>)
 80046fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004700:	4b17      	ldr	r3, [pc, #92]	; (8004760 <HAL_ADC_MspInit+0xac>)
 8004702:	2102      	movs	r1, #2
 8004704:	430a      	orrs	r2, r1
 8004706:	62da      	str	r2, [r3, #44]	; 0x2c
 8004708:	4b15      	ldr	r3, [pc, #84]	; (8004760 <HAL_ADC_MspInit+0xac>)
 800470a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800470c:	2202      	movs	r2, #2
 800470e:	4013      	ands	r3, r2
 8004710:	60fb      	str	r3, [r7, #12]
 8004712:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> ADC_IN12
    PC3     ------> ADC_IN13
    PC5     ------> ADC_IN15
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = Current_ADC_CMOS_Pin|Voltage_ADC_CMOS_Pin|Voltage_ADC_18650_Pin;
 8004714:	193b      	adds	r3, r7, r4
 8004716:	222c      	movs	r2, #44	; 0x2c
 8004718:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800471a:	193b      	adds	r3, r7, r4
 800471c:	2203      	movs	r2, #3
 800471e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004720:	193b      	adds	r3, r7, r4
 8004722:	2200      	movs	r2, #0
 8004724:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004726:	193b      	adds	r3, r7, r4
 8004728:	4a0e      	ldr	r2, [pc, #56]	; (8004764 <HAL_ADC_MspInit+0xb0>)
 800472a:	0019      	movs	r1, r3
 800472c:	0010      	movs	r0, r2
 800472e:	f001 f815 	bl	800575c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Current_ADC_18650_Pin;
 8004732:	0021      	movs	r1, r4
 8004734:	187b      	adds	r3, r7, r1
 8004736:	2202      	movs	r2, #2
 8004738:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800473a:	187b      	adds	r3, r7, r1
 800473c:	2203      	movs	r2, #3
 800473e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004740:	187b      	adds	r3, r7, r1
 8004742:	2200      	movs	r2, #0
 8004744:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(Current_ADC_18650_GPIO_Port, &GPIO_InitStruct);
 8004746:	187b      	adds	r3, r7, r1
 8004748:	4a07      	ldr	r2, [pc, #28]	; (8004768 <HAL_ADC_MspInit+0xb4>)
 800474a:	0019      	movs	r1, r3
 800474c:	0010      	movs	r0, r2
 800474e:	f001 f805 	bl	800575c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004752:	46c0      	nop			; (mov r8, r8)
 8004754:	46bd      	mov	sp, r7
 8004756:	b00b      	add	sp, #44	; 0x2c
 8004758:	bd90      	pop	{r4, r7, pc}
 800475a:	46c0      	nop			; (mov r8, r8)
 800475c:	40012400 	.word	0x40012400
 8004760:	40021000 	.word	0x40021000
 8004764:	50000800 	.word	0x50000800
 8004768:	50000400 	.word	0x50000400

0800476c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800476c:	b590      	push	{r4, r7, lr}
 800476e:	b089      	sub	sp, #36	; 0x24
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004774:	240c      	movs	r4, #12
 8004776:	193b      	adds	r3, r7, r4
 8004778:	0018      	movs	r0, r3
 800477a:	2314      	movs	r3, #20
 800477c:	001a      	movs	r2, r3
 800477e:	2100      	movs	r1, #0
 8004780:	f007 fce4 	bl	800c14c <memset>
  if(hspi->Instance==SPI1)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a18      	ldr	r2, [pc, #96]	; (80047ec <HAL_SPI_MspInit+0x80>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d129      	bne.n	80047e2 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800478e:	4b18      	ldr	r3, [pc, #96]	; (80047f0 <HAL_SPI_MspInit+0x84>)
 8004790:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004792:	4b17      	ldr	r3, [pc, #92]	; (80047f0 <HAL_SPI_MspInit+0x84>)
 8004794:	2180      	movs	r1, #128	; 0x80
 8004796:	0149      	lsls	r1, r1, #5
 8004798:	430a      	orrs	r2, r1
 800479a:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800479c:	4b14      	ldr	r3, [pc, #80]	; (80047f0 <HAL_SPI_MspInit+0x84>)
 800479e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047a0:	4b13      	ldr	r3, [pc, #76]	; (80047f0 <HAL_SPI_MspInit+0x84>)
 80047a2:	2101      	movs	r1, #1
 80047a4:	430a      	orrs	r2, r1
 80047a6:	62da      	str	r2, [r3, #44]	; 0x2c
 80047a8:	4b11      	ldr	r3, [pc, #68]	; (80047f0 <HAL_SPI_MspInit+0x84>)
 80047aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ac:	2201      	movs	r2, #1
 80047ae:	4013      	ands	r3, r2
 80047b0:	60bb      	str	r3, [r7, #8]
 80047b2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80047b4:	0021      	movs	r1, r4
 80047b6:	187b      	adds	r3, r7, r1
 80047b8:	22e0      	movs	r2, #224	; 0xe0
 80047ba:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047bc:	187b      	adds	r3, r7, r1
 80047be:	2202      	movs	r2, #2
 80047c0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047c2:	187b      	adds	r3, r7, r1
 80047c4:	2200      	movs	r2, #0
 80047c6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047c8:	187b      	adds	r3, r7, r1
 80047ca:	2203      	movs	r2, #3
 80047cc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80047ce:	187b      	adds	r3, r7, r1
 80047d0:	2200      	movs	r2, #0
 80047d2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047d4:	187a      	adds	r2, r7, r1
 80047d6:	23a0      	movs	r3, #160	; 0xa0
 80047d8:	05db      	lsls	r3, r3, #23
 80047da:	0011      	movs	r1, r2
 80047dc:	0018      	movs	r0, r3
 80047de:	f000 ffbd 	bl	800575c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80047e2:	46c0      	nop			; (mov r8, r8)
 80047e4:	46bd      	mov	sp, r7
 80047e6:	b009      	add	sp, #36	; 0x24
 80047e8:	bd90      	pop	{r4, r7, pc}
 80047ea:	46c0      	nop			; (mov r8, r8)
 80047ec:	40013000 	.word	0x40013000
 80047f0:	40021000 	.word	0x40021000

080047f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80047f4:	b590      	push	{r4, r7, lr}
 80047f6:	b089      	sub	sp, #36	; 0x24
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047fc:	240c      	movs	r4, #12
 80047fe:	193b      	adds	r3, r7, r4
 8004800:	0018      	movs	r0, r3
 8004802:	2314      	movs	r3, #20
 8004804:	001a      	movs	r2, r3
 8004806:	2100      	movs	r1, #0
 8004808:	f007 fca0 	bl	800c14c <memset>
  if(huart->Instance==USART2)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a18      	ldr	r2, [pc, #96]	; (8004874 <HAL_UART_MspInit+0x80>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d129      	bne.n	800486a <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004816:	4b18      	ldr	r3, [pc, #96]	; (8004878 <HAL_UART_MspInit+0x84>)
 8004818:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800481a:	4b17      	ldr	r3, [pc, #92]	; (8004878 <HAL_UART_MspInit+0x84>)
 800481c:	2180      	movs	r1, #128	; 0x80
 800481e:	0289      	lsls	r1, r1, #10
 8004820:	430a      	orrs	r2, r1
 8004822:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004824:	4b14      	ldr	r3, [pc, #80]	; (8004878 <HAL_UART_MspInit+0x84>)
 8004826:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004828:	4b13      	ldr	r3, [pc, #76]	; (8004878 <HAL_UART_MspInit+0x84>)
 800482a:	2101      	movs	r1, #1
 800482c:	430a      	orrs	r2, r1
 800482e:	62da      	str	r2, [r3, #44]	; 0x2c
 8004830:	4b11      	ldr	r3, [pc, #68]	; (8004878 <HAL_UART_MspInit+0x84>)
 8004832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004834:	2201      	movs	r2, #1
 8004836:	4013      	ands	r3, r2
 8004838:	60bb      	str	r3, [r7, #8]
 800483a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800483c:	0021      	movs	r1, r4
 800483e:	187b      	adds	r3, r7, r1
 8004840:	220c      	movs	r2, #12
 8004842:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004844:	187b      	adds	r3, r7, r1
 8004846:	2202      	movs	r2, #2
 8004848:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800484a:	187b      	adds	r3, r7, r1
 800484c:	2200      	movs	r2, #0
 800484e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004850:	187b      	adds	r3, r7, r1
 8004852:	2203      	movs	r2, #3
 8004854:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8004856:	187b      	adds	r3, r7, r1
 8004858:	2204      	movs	r2, #4
 800485a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800485c:	187a      	adds	r2, r7, r1
 800485e:	23a0      	movs	r3, #160	; 0xa0
 8004860:	05db      	lsls	r3, r3, #23
 8004862:	0011      	movs	r1, r2
 8004864:	0018      	movs	r0, r3
 8004866:	f000 ff79 	bl	800575c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800486a:	46c0      	nop			; (mov r8, r8)
 800486c:	46bd      	mov	sp, r7
 800486e:	b009      	add	sp, #36	; 0x24
 8004870:	bd90      	pop	{r4, r7, pc}
 8004872:	46c0      	nop			; (mov r8, r8)
 8004874:	40004400 	.word	0x40004400
 8004878:	40021000 	.word	0x40021000

0800487c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004880:	e7fe      	b.n	8004880 <NMI_Handler+0x4>

08004882 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004882:	b580      	push	{r7, lr}
 8004884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004886:	e7fe      	b.n	8004886 <HardFault_Handler+0x4>

08004888 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800488c:	46c0      	nop			; (mov r8, r8)
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}
	...

08004894 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PendSV_IRQn 0 */
	if(Timer1 > 0)
 8004898:	4b0b      	ldr	r3, [pc, #44]	; (80048c8 <PendSV_Handler+0x34>)
 800489a:	881b      	ldrh	r3, [r3, #0]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d005      	beq.n	80048ac <PendSV_Handler+0x18>
	  Timer1--;
 80048a0:	4b09      	ldr	r3, [pc, #36]	; (80048c8 <PendSV_Handler+0x34>)
 80048a2:	881b      	ldrh	r3, [r3, #0]
 80048a4:	3b01      	subs	r3, #1
 80048a6:	b29a      	uxth	r2, r3
 80048a8:	4b07      	ldr	r3, [pc, #28]	; (80048c8 <PendSV_Handler+0x34>)
 80048aa:	801a      	strh	r2, [r3, #0]
	if(Timer2 > 0)
 80048ac:	4b07      	ldr	r3, [pc, #28]	; (80048cc <PendSV_Handler+0x38>)
 80048ae:	881b      	ldrh	r3, [r3, #0]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d005      	beq.n	80048c0 <PendSV_Handler+0x2c>
	  Timer2--;
 80048b4:	4b05      	ldr	r3, [pc, #20]	; (80048cc <PendSV_Handler+0x38>)
 80048b6:	881b      	ldrh	r3, [r3, #0]
 80048b8:	3b01      	subs	r3, #1
 80048ba:	b29a      	uxth	r2, r3
 80048bc:	4b03      	ldr	r3, [pc, #12]	; (80048cc <PendSV_Handler+0x38>)
 80048be:	801a      	strh	r2, [r3, #0]
  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80048c0:	46c0      	nop			; (mov r8, r8)
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	46c0      	nop			; (mov r8, r8)
 80048c8:	20000208 	.word	0x20000208
 80048cc:	2000020a 	.word	0x2000020a

080048d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */


  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80048d4:	f000 f95c 	bl	8004b90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80048d8:	46c0      	nop			; (mov r8, r8)
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}

080048de <_getpid>:
 80048de:	b580      	push	{r7, lr}
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	2301      	movs	r3, #1
 80048e4:	0018      	movs	r0, r3
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}

080048ea <_kill>:
 80048ea:	b580      	push	{r7, lr}
 80048ec:	b082      	sub	sp, #8
 80048ee:	af00      	add	r7, sp, #0
 80048f0:	6078      	str	r0, [r7, #4]
 80048f2:	6039      	str	r1, [r7, #0]
 80048f4:	f007 fc84 	bl	800c200 <__errno>
 80048f8:	0003      	movs	r3, r0
 80048fa:	2216      	movs	r2, #22
 80048fc:	601a      	str	r2, [r3, #0]
 80048fe:	2301      	movs	r3, #1
 8004900:	425b      	negs	r3, r3
 8004902:	0018      	movs	r0, r3
 8004904:	46bd      	mov	sp, r7
 8004906:	b002      	add	sp, #8
 8004908:	bd80      	pop	{r7, pc}

0800490a <_exit>:
 800490a:	b580      	push	{r7, lr}
 800490c:	b082      	sub	sp, #8
 800490e:	af00      	add	r7, sp, #0
 8004910:	6078      	str	r0, [r7, #4]
 8004912:	2301      	movs	r3, #1
 8004914:	425a      	negs	r2, r3
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	0011      	movs	r1, r2
 800491a:	0018      	movs	r0, r3
 800491c:	f7ff ffe5 	bl	80048ea <_kill>
 8004920:	e7fe      	b.n	8004920 <_exit+0x16>

08004922 <_read>:
 8004922:	b580      	push	{r7, lr}
 8004924:	b086      	sub	sp, #24
 8004926:	af00      	add	r7, sp, #0
 8004928:	60f8      	str	r0, [r7, #12]
 800492a:	60b9      	str	r1, [r7, #8]
 800492c:	607a      	str	r2, [r7, #4]
 800492e:	2300      	movs	r3, #0
 8004930:	617b      	str	r3, [r7, #20]
 8004932:	e00a      	b.n	800494a <_read+0x28>
 8004934:	e000      	b.n	8004938 <_read+0x16>
 8004936:	bf00      	nop
 8004938:	0001      	movs	r1, r0
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	1c5a      	adds	r2, r3, #1
 800493e:	60ba      	str	r2, [r7, #8]
 8004940:	b2ca      	uxtb	r2, r1
 8004942:	701a      	strb	r2, [r3, #0]
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	3301      	adds	r3, #1
 8004948:	617b      	str	r3, [r7, #20]
 800494a:	697a      	ldr	r2, [r7, #20]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	429a      	cmp	r2, r3
 8004950:	dbf0      	blt.n	8004934 <_read+0x12>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	0018      	movs	r0, r3
 8004956:	46bd      	mov	sp, r7
 8004958:	b006      	add	sp, #24
 800495a:	bd80      	pop	{r7, pc}

0800495c <_write>:
 800495c:	b580      	push	{r7, lr}
 800495e:	b086      	sub	sp, #24
 8004960:	af00      	add	r7, sp, #0
 8004962:	60f8      	str	r0, [r7, #12]
 8004964:	60b9      	str	r1, [r7, #8]
 8004966:	607a      	str	r2, [r7, #4]
 8004968:	2300      	movs	r3, #0
 800496a:	617b      	str	r3, [r7, #20]
 800496c:	e009      	b.n	8004982 <_write+0x26>
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	1c5a      	adds	r2, r3, #1
 8004972:	60ba      	str	r2, [r7, #8]
 8004974:	781b      	ldrb	r3, [r3, #0]
 8004976:	0018      	movs	r0, r3
 8004978:	f7ff f91c 	bl	8003bb4 <__io_putchar>
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	3301      	adds	r3, #1
 8004980:	617b      	str	r3, [r7, #20]
 8004982:	697a      	ldr	r2, [r7, #20]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	429a      	cmp	r2, r3
 8004988:	dbf1      	blt.n	800496e <_write+0x12>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	0018      	movs	r0, r3
 800498e:	46bd      	mov	sp, r7
 8004990:	b006      	add	sp, #24
 8004992:	bd80      	pop	{r7, pc}

08004994 <_close>:
 8004994:	b580      	push	{r7, lr}
 8004996:	b082      	sub	sp, #8
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
 800499c:	2301      	movs	r3, #1
 800499e:	425b      	negs	r3, r3
 80049a0:	0018      	movs	r0, r3
 80049a2:	46bd      	mov	sp, r7
 80049a4:	b002      	add	sp, #8
 80049a6:	bd80      	pop	{r7, pc}

080049a8 <_fstat>:
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b082      	sub	sp, #8
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
 80049b0:	6039      	str	r1, [r7, #0]
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	2280      	movs	r2, #128	; 0x80
 80049b6:	0192      	lsls	r2, r2, #6
 80049b8:	605a      	str	r2, [r3, #4]
 80049ba:	2300      	movs	r3, #0
 80049bc:	0018      	movs	r0, r3
 80049be:	46bd      	mov	sp, r7
 80049c0:	b002      	add	sp, #8
 80049c2:	bd80      	pop	{r7, pc}

080049c4 <_isatty>:
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b082      	sub	sp, #8
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
 80049cc:	2301      	movs	r3, #1
 80049ce:	0018      	movs	r0, r3
 80049d0:	46bd      	mov	sp, r7
 80049d2:	b002      	add	sp, #8
 80049d4:	bd80      	pop	{r7, pc}

080049d6 <_lseek>:
 80049d6:	b580      	push	{r7, lr}
 80049d8:	b084      	sub	sp, #16
 80049da:	af00      	add	r7, sp, #0
 80049dc:	60f8      	str	r0, [r7, #12]
 80049de:	60b9      	str	r1, [r7, #8]
 80049e0:	607a      	str	r2, [r7, #4]
 80049e2:	2300      	movs	r3, #0
 80049e4:	0018      	movs	r0, r3
 80049e6:	46bd      	mov	sp, r7
 80049e8:	b004      	add	sp, #16
 80049ea:	bd80      	pop	{r7, pc}

080049ec <_sbrk>:
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b086      	sub	sp, #24
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
 80049f4:	4a14      	ldr	r2, [pc, #80]	; (8004a48 <_sbrk+0x5c>)
 80049f6:	4b15      	ldr	r3, [pc, #84]	; (8004a4c <_sbrk+0x60>)
 80049f8:	1ad3      	subs	r3, r2, r3
 80049fa:	617b      	str	r3, [r7, #20]
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	613b      	str	r3, [r7, #16]
 8004a00:	4b13      	ldr	r3, [pc, #76]	; (8004a50 <_sbrk+0x64>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d102      	bne.n	8004a0e <_sbrk+0x22>
 8004a08:	4b11      	ldr	r3, [pc, #68]	; (8004a50 <_sbrk+0x64>)
 8004a0a:	4a12      	ldr	r2, [pc, #72]	; (8004a54 <_sbrk+0x68>)
 8004a0c:	601a      	str	r2, [r3, #0]
 8004a0e:	4b10      	ldr	r3, [pc, #64]	; (8004a50 <_sbrk+0x64>)
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	18d3      	adds	r3, r2, r3
 8004a16:	693a      	ldr	r2, [r7, #16]
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	d207      	bcs.n	8004a2c <_sbrk+0x40>
 8004a1c:	f007 fbf0 	bl	800c200 <__errno>
 8004a20:	0003      	movs	r3, r0
 8004a22:	220c      	movs	r2, #12
 8004a24:	601a      	str	r2, [r3, #0]
 8004a26:	2301      	movs	r3, #1
 8004a28:	425b      	negs	r3, r3
 8004a2a:	e009      	b.n	8004a40 <_sbrk+0x54>
 8004a2c:	4b08      	ldr	r3, [pc, #32]	; (8004a50 <_sbrk+0x64>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	60fb      	str	r3, [r7, #12]
 8004a32:	4b07      	ldr	r3, [pc, #28]	; (8004a50 <_sbrk+0x64>)
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	18d2      	adds	r2, r2, r3
 8004a3a:	4b05      	ldr	r3, [pc, #20]	; (8004a50 <_sbrk+0x64>)
 8004a3c:	601a      	str	r2, [r3, #0]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	0018      	movs	r0, r3
 8004a42:	46bd      	mov	sp, r7
 8004a44:	b006      	add	sp, #24
 8004a46:	bd80      	pop	{r7, pc}
 8004a48:	20005000 	.word	0x20005000
 8004a4c:	00000400 	.word	0x00000400
 8004a50:	20000378 	.word	0x20000378
 8004a54:	20000708 	.word	0x20000708

08004a58 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004a5c:	46c0      	nop			; (mov r8, r8)
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}
	...

08004a64 <Reset_Handler>:
 8004a64:	4813      	ldr	r0, [pc, #76]	; (8004ab4 <LoopForever+0x2>)
 8004a66:	4685      	mov	sp, r0
 8004a68:	f7ff fff6 	bl	8004a58 <SystemInit>
 8004a6c:	4812      	ldr	r0, [pc, #72]	; (8004ab8 <LoopForever+0x6>)
 8004a6e:	6801      	ldr	r1, [r0, #0]
 8004a70:	0e09      	lsrs	r1, r1, #24
 8004a72:	4a12      	ldr	r2, [pc, #72]	; (8004abc <LoopForever+0xa>)
 8004a74:	4291      	cmp	r1, r2
 8004a76:	d105      	bne.n	8004a84 <ApplicationStart>
 8004a78:	4811      	ldr	r0, [pc, #68]	; (8004ac0 <LoopForever+0xe>)
 8004a7a:	4912      	ldr	r1, [pc, #72]	; (8004ac4 <LoopForever+0x12>)
 8004a7c:	6001      	str	r1, [r0, #0]
 8004a7e:	4812      	ldr	r0, [pc, #72]	; (8004ac8 <LoopForever+0x16>)
 8004a80:	4912      	ldr	r1, [pc, #72]	; (8004acc <LoopForever+0x1a>)
 8004a82:	6001      	str	r1, [r0, #0]

08004a84 <ApplicationStart>:
 8004a84:	4812      	ldr	r0, [pc, #72]	; (8004ad0 <LoopForever+0x1e>)
 8004a86:	4913      	ldr	r1, [pc, #76]	; (8004ad4 <LoopForever+0x22>)
 8004a88:	4a13      	ldr	r2, [pc, #76]	; (8004ad8 <LoopForever+0x26>)
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	e002      	b.n	8004a94 <LoopCopyDataInit>

08004a8e <CopyDataInit>:
 8004a8e:	58d4      	ldr	r4, [r2, r3]
 8004a90:	50c4      	str	r4, [r0, r3]
 8004a92:	3304      	adds	r3, #4

08004a94 <LoopCopyDataInit>:
 8004a94:	18c4      	adds	r4, r0, r3
 8004a96:	428c      	cmp	r4, r1
 8004a98:	d3f9      	bcc.n	8004a8e <CopyDataInit>
 8004a9a:	4a10      	ldr	r2, [pc, #64]	; (8004adc <LoopForever+0x2a>)
 8004a9c:	4c10      	ldr	r4, [pc, #64]	; (8004ae0 <LoopForever+0x2e>)
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	e001      	b.n	8004aa6 <LoopFillZerobss>

08004aa2 <FillZerobss>:
 8004aa2:	6013      	str	r3, [r2, #0]
 8004aa4:	3204      	adds	r2, #4

08004aa6 <LoopFillZerobss>:
 8004aa6:	42a2      	cmp	r2, r4
 8004aa8:	d3fb      	bcc.n	8004aa2 <FillZerobss>
 8004aaa:	f007 fbaf 	bl	800c20c <__libc_init_array>
 8004aae:	f7fe fe01 	bl	80036b4 <main>

08004ab2 <LoopForever>:
 8004ab2:	e7fe      	b.n	8004ab2 <LoopForever>
 8004ab4:	20005000 	.word	0x20005000
 8004ab8:	00000004 	.word	0x00000004
 8004abc:	0000001f 	.word	0x0000001f
 8004ac0:	40021034 	.word	0x40021034
 8004ac4:	00000001 	.word	0x00000001
 8004ac8:	40010000 	.word	0x40010000
 8004acc:	00000000 	.word	0x00000000
 8004ad0:	20000000 	.word	0x20000000
 8004ad4:	200001ec 	.word	0x200001ec
 8004ad8:	080105c8 	.word	0x080105c8
 8004adc:	200001ec 	.word	0x200001ec
 8004ae0:	20000708 	.word	0x20000708

08004ae4 <ADC1_IRQHandler>:
 8004ae4:	e7fe      	b.n	8004ae4 <ADC1_IRQHandler>
	...

08004ae8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b082      	sub	sp, #8
 8004aec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004aee:	1dfb      	adds	r3, r7, #7
 8004af0:	2200      	movs	r2, #0
 8004af2:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8004af4:	4b0b      	ldr	r3, [pc, #44]	; (8004b24 <HAL_Init+0x3c>)
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	4b0a      	ldr	r3, [pc, #40]	; (8004b24 <HAL_Init+0x3c>)
 8004afa:	2140      	movs	r1, #64	; 0x40
 8004afc:	430a      	orrs	r2, r1
 8004afe:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004b00:	2003      	movs	r0, #3
 8004b02:	f000 f811 	bl	8004b28 <HAL_InitTick>
 8004b06:	1e03      	subs	r3, r0, #0
 8004b08:	d003      	beq.n	8004b12 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8004b0a:	1dfb      	adds	r3, r7, #7
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	701a      	strb	r2, [r3, #0]
 8004b10:	e001      	b.n	8004b16 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004b12:	f7ff fdbb 	bl	800468c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004b16:	1dfb      	adds	r3, r7, #7
 8004b18:	781b      	ldrb	r3, [r3, #0]
}
 8004b1a:	0018      	movs	r0, r3
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	b002      	add	sp, #8
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	46c0      	nop			; (mov r8, r8)
 8004b24:	40022000 	.word	0x40022000

08004b28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004b28:	b590      	push	{r4, r7, lr}
 8004b2a:	b083      	sub	sp, #12
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004b30:	4b14      	ldr	r3, [pc, #80]	; (8004b84 <HAL_InitTick+0x5c>)
 8004b32:	681c      	ldr	r4, [r3, #0]
 8004b34:	4b14      	ldr	r3, [pc, #80]	; (8004b88 <HAL_InitTick+0x60>)
 8004b36:	781b      	ldrb	r3, [r3, #0]
 8004b38:	0019      	movs	r1, r3
 8004b3a:	23fa      	movs	r3, #250	; 0xfa
 8004b3c:	0098      	lsls	r0, r3, #2
 8004b3e:	f7fb faff 	bl	8000140 <__udivsi3>
 8004b42:	0003      	movs	r3, r0
 8004b44:	0019      	movs	r1, r3
 8004b46:	0020      	movs	r0, r4
 8004b48:	f7fb fafa 	bl	8000140 <__udivsi3>
 8004b4c:	0003      	movs	r3, r0
 8004b4e:	0018      	movs	r0, r3
 8004b50:	f000 fdf7 	bl	8005742 <HAL_SYSTICK_Config>
 8004b54:	1e03      	subs	r3, r0, #0
 8004b56:	d001      	beq.n	8004b5c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e00f      	b.n	8004b7c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2b03      	cmp	r3, #3
 8004b60:	d80b      	bhi.n	8004b7a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004b62:	6879      	ldr	r1, [r7, #4]
 8004b64:	2301      	movs	r3, #1
 8004b66:	425b      	negs	r3, r3
 8004b68:	2200      	movs	r2, #0
 8004b6a:	0018      	movs	r0, r3
 8004b6c:	f000 fdd4 	bl	8005718 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004b70:	4b06      	ldr	r3, [pc, #24]	; (8004b8c <HAL_InitTick+0x64>)
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004b76:	2300      	movs	r3, #0
 8004b78:	e000      	b.n	8004b7c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
}
 8004b7c:	0018      	movs	r0, r3
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	b003      	add	sp, #12
 8004b82:	bd90      	pop	{r4, r7, pc}
 8004b84:	20000004 	.word	0x20000004
 8004b88:	2000000c 	.word	0x2000000c
 8004b8c:	20000008 	.word	0x20000008

08004b90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004b94:	4b05      	ldr	r3, [pc, #20]	; (8004bac <HAL_IncTick+0x1c>)
 8004b96:	781b      	ldrb	r3, [r3, #0]
 8004b98:	001a      	movs	r2, r3
 8004b9a:	4b05      	ldr	r3, [pc, #20]	; (8004bb0 <HAL_IncTick+0x20>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	18d2      	adds	r2, r2, r3
 8004ba0:	4b03      	ldr	r3, [pc, #12]	; (8004bb0 <HAL_IncTick+0x20>)
 8004ba2:	601a      	str	r2, [r3, #0]
}
 8004ba4:	46c0      	nop			; (mov r8, r8)
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	46c0      	nop			; (mov r8, r8)
 8004bac:	2000000c 	.word	0x2000000c
 8004bb0:	2000037c 	.word	0x2000037c

08004bb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	af00      	add	r7, sp, #0
  return uwTick;
 8004bb8:	4b02      	ldr	r3, [pc, #8]	; (8004bc4 <HAL_GetTick+0x10>)
 8004bba:	681b      	ldr	r3, [r3, #0]
}
 8004bbc:	0018      	movs	r0, r3
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}
 8004bc2:	46c0      	nop			; (mov r8, r8)
 8004bc4:	2000037c 	.word	0x2000037c

08004bc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b084      	sub	sp, #16
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004bd0:	f7ff fff0 	bl	8004bb4 <HAL_GetTick>
 8004bd4:	0003      	movs	r3, r0
 8004bd6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	3301      	adds	r3, #1
 8004be0:	d005      	beq.n	8004bee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004be2:	4b0a      	ldr	r3, [pc, #40]	; (8004c0c <HAL_Delay+0x44>)
 8004be4:	781b      	ldrb	r3, [r3, #0]
 8004be6:	001a      	movs	r2, r3
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	189b      	adds	r3, r3, r2
 8004bec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004bee:	46c0      	nop			; (mov r8, r8)
 8004bf0:	f7ff ffe0 	bl	8004bb4 <HAL_GetTick>
 8004bf4:	0002      	movs	r2, r0
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	1ad3      	subs	r3, r2, r3
 8004bfa:	68fa      	ldr	r2, [r7, #12]
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	d8f7      	bhi.n	8004bf0 <HAL_Delay+0x28>
  {
  }
}
 8004c00:	46c0      	nop			; (mov r8, r8)
 8004c02:	46c0      	nop			; (mov r8, r8)
 8004c04:	46bd      	mov	sp, r7
 8004c06:	b004      	add	sp, #16
 8004c08:	bd80      	pop	{r7, pc}
 8004c0a:	46c0      	nop			; (mov r8, r8)
 8004c0c:	2000000c 	.word	0x2000000c

08004c10 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b082      	sub	sp, #8
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d101      	bne.n	8004c22 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e159      	b.n	8004ed6 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d10a      	bne.n	8004c40 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2250      	movs	r2, #80	; 0x50
 8004c34:	2100      	movs	r1, #0
 8004c36:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	0018      	movs	r0, r3
 8004c3c:	f7ff fd3a 	bl	80046b4 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c44:	2210      	movs	r2, #16
 8004c46:	4013      	ands	r3, r2
 8004c48:	2b10      	cmp	r3, #16
 8004c4a:	d005      	beq.n	8004c58 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	2204      	movs	r2, #4
 8004c54:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8004c56:	d00b      	beq.n	8004c70 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c5c:	2210      	movs	r2, #16
 8004c5e:	431a      	orrs	r2, r3
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2250      	movs	r2, #80	; 0x50
 8004c68:	2100      	movs	r1, #0
 8004c6a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	e132      	b.n	8004ed6 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c74:	4a9a      	ldr	r2, [pc, #616]	; (8004ee0 <HAL_ADC_Init+0x2d0>)
 8004c76:	4013      	ands	r3, r2
 8004c78:	2202      	movs	r2, #2
 8004c7a:	431a      	orrs	r2, r3
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	2203      	movs	r2, #3
 8004c88:	4013      	ands	r3, r2
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d108      	bne.n	8004ca0 <HAL_ADC_Init+0x90>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	2201      	movs	r2, #1
 8004c96:	4013      	ands	r3, r2
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d101      	bne.n	8004ca0 <HAL_ADC_Init+0x90>
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e000      	b.n	8004ca2 <HAL_ADC_Init+0x92>
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d149      	bne.n	8004d3a <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	685a      	ldr	r2, [r3, #4]
 8004caa:	23c0      	movs	r3, #192	; 0xc0
 8004cac:	061b      	lsls	r3, r3, #24
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d00b      	beq.n	8004cca <HAL_ADC_Init+0xba>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	685a      	ldr	r2, [r3, #4]
 8004cb6:	2380      	movs	r3, #128	; 0x80
 8004cb8:	05db      	lsls	r3, r3, #23
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	d005      	beq.n	8004cca <HAL_ADC_Init+0xba>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	685a      	ldr	r2, [r3, #4]
 8004cc2:	2380      	movs	r3, #128	; 0x80
 8004cc4:	061b      	lsls	r3, r3, #24
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	d111      	bne.n	8004cee <HAL_ADC_Init+0xde>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	691a      	ldr	r2, [r3, #16]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	0092      	lsls	r2, r2, #2
 8004cd6:	0892      	lsrs	r2, r2, #2
 8004cd8:	611a      	str	r2, [r3, #16]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	6919      	ldr	r1, [r3, #16]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	685a      	ldr	r2, [r3, #4]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	430a      	orrs	r2, r1
 8004cea:	611a      	str	r2, [r3, #16]
 8004cec:	e014      	b.n	8004d18 <HAL_ADC_Init+0x108>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	691a      	ldr	r2, [r3, #16]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	0092      	lsls	r2, r2, #2
 8004cfa:	0892      	lsrs	r2, r2, #2
 8004cfc:	611a      	str	r2, [r3, #16]
 8004cfe:	4b79      	ldr	r3, [pc, #484]	; (8004ee4 <HAL_ADC_Init+0x2d4>)
 8004d00:	681a      	ldr	r2, [r3, #0]
 8004d02:	4b78      	ldr	r3, [pc, #480]	; (8004ee4 <HAL_ADC_Init+0x2d4>)
 8004d04:	4978      	ldr	r1, [pc, #480]	; (8004ee8 <HAL_ADC_Init+0x2d8>)
 8004d06:	400a      	ands	r2, r1
 8004d08:	601a      	str	r2, [r3, #0]
 8004d0a:	4b76      	ldr	r3, [pc, #472]	; (8004ee4 <HAL_ADC_Init+0x2d4>)
 8004d0c:	6819      	ldr	r1, [r3, #0]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	685a      	ldr	r2, [r3, #4]
 8004d12:	4b74      	ldr	r3, [pc, #464]	; (8004ee4 <HAL_ADC_Init+0x2d4>)
 8004d14:	430a      	orrs	r2, r1
 8004d16:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	68da      	ldr	r2, [r3, #12]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	2118      	movs	r1, #24
 8004d24:	438a      	bics	r2, r1
 8004d26:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	68d9      	ldr	r1, [r3, #12]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	689a      	ldr	r2, [r3, #8]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	430a      	orrs	r2, r1
 8004d38:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8004d3a:	4b6a      	ldr	r3, [pc, #424]	; (8004ee4 <HAL_ADC_Init+0x2d4>)
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	4b69      	ldr	r3, [pc, #420]	; (8004ee4 <HAL_ADC_Init+0x2d4>)
 8004d40:	496a      	ldr	r1, [pc, #424]	; (8004eec <HAL_ADC_Init+0x2dc>)
 8004d42:	400a      	ands	r2, r1
 8004d44:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8004d46:	4b67      	ldr	r3, [pc, #412]	; (8004ee4 <HAL_ADC_Init+0x2d4>)
 8004d48:	6819      	ldr	r1, [r3, #0]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d4e:	065a      	lsls	r2, r3, #25
 8004d50:	4b64      	ldr	r3, [pc, #400]	; (8004ee4 <HAL_ADC_Init+0x2d4>)
 8004d52:	430a      	orrs	r2, r1
 8004d54:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	689a      	ldr	r2, [r3, #8]
 8004d5c:	2380      	movs	r3, #128	; 0x80
 8004d5e:	055b      	lsls	r3, r3, #21
 8004d60:	4013      	ands	r3, r2
 8004d62:	d108      	bne.n	8004d76 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	689a      	ldr	r2, [r3, #8]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	2180      	movs	r1, #128	; 0x80
 8004d70:	0549      	lsls	r1, r1, #21
 8004d72:	430a      	orrs	r2, r1
 8004d74:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	68da      	ldr	r2, [r3, #12]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	495b      	ldr	r1, [pc, #364]	; (8004ef0 <HAL_ADC_Init+0x2e0>)
 8004d82:	400a      	ands	r2, r1
 8004d84:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	68d9      	ldr	r1, [r3, #12]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	691b      	ldr	r3, [r3, #16]
 8004d94:	2b02      	cmp	r3, #2
 8004d96:	d101      	bne.n	8004d9c <HAL_ADC_Init+0x18c>
 8004d98:	2304      	movs	r3, #4
 8004d9a:	e000      	b.n	8004d9e <HAL_ADC_Init+0x18e>
 8004d9c:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004d9e:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2020      	movs	r0, #32
 8004da4:	5c1b      	ldrb	r3, [r3, r0]
 8004da6:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8004da8:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	202c      	movs	r0, #44	; 0x2c
 8004dae:	5c1b      	ldrb	r3, [r3, r0]
 8004db0:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004db2:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8004db8:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	699b      	ldr	r3, [r3, #24]
 8004dbe:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8004dc0:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	69db      	ldr	r3, [r3, #28]
 8004dc6:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8004dc8:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	430a      	orrs	r2, r1
 8004dd0:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004dd6:	23c2      	movs	r3, #194	; 0xc2
 8004dd8:	33ff      	adds	r3, #255	; 0xff
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	d00b      	beq.n	8004df6 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	68d9      	ldr	r1, [r3, #12]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8004dec:	431a      	orrs	r2, r3
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	430a      	orrs	r2, r1
 8004df4:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2221      	movs	r2, #33	; 0x21
 8004dfa:	5c9b      	ldrb	r3, [r3, r2]
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	d11a      	bne.n	8004e36 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2220      	movs	r2, #32
 8004e04:	5c9b      	ldrb	r3, [r3, r2]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d109      	bne.n	8004e1e <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	68da      	ldr	r2, [r3, #12]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	2180      	movs	r1, #128	; 0x80
 8004e16:	0249      	lsls	r1, r1, #9
 8004e18:	430a      	orrs	r2, r1
 8004e1a:	60da      	str	r2, [r3, #12]
 8004e1c:	e00b      	b.n	8004e36 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e22:	2220      	movs	r2, #32
 8004e24:	431a      	orrs	r2, r3
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e2e:	2201      	movs	r2, #1
 8004e30:	431a      	orrs	r2, r3
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d11f      	bne.n	8004e7e <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	691a      	ldr	r2, [r3, #16]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	492a      	ldr	r1, [pc, #168]	; (8004ef4 <HAL_ADC_Init+0x2e4>)
 8004e4a:	400a      	ands	r2, r1
 8004e4c:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	6919      	ldr	r1, [r3, #16]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8004e5c:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                              hadc->Init.Oversample.RightBitShift             |
 8004e62:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	430a      	orrs	r2, r1
 8004e6a:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	691a      	ldr	r2, [r3, #16]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	2101      	movs	r1, #1
 8004e78:	430a      	orrs	r2, r1
 8004e7a:	611a      	str	r2, [r3, #16]
 8004e7c:	e00e      	b.n	8004e9c <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	691b      	ldr	r3, [r3, #16]
 8004e84:	2201      	movs	r2, #1
 8004e86:	4013      	ands	r3, r2
 8004e88:	2b01      	cmp	r3, #1
 8004e8a:	d107      	bne.n	8004e9c <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	691a      	ldr	r2, [r3, #16]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	2101      	movs	r1, #1
 8004e98:	438a      	bics	r2, r1
 8004e9a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	695a      	ldr	r2, [r3, #20]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	2107      	movs	r1, #7
 8004ea8:	438a      	bics	r2, r1
 8004eaa:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	6959      	ldr	r1, [r3, #20]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	430a      	orrs	r2, r1
 8004ebc:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ec8:	2203      	movs	r2, #3
 8004eca:	4393      	bics	r3, r2
 8004ecc:	2201      	movs	r2, #1
 8004ece:	431a      	orrs	r2, r3
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8004ed4:	2300      	movs	r3, #0
}
 8004ed6:	0018      	movs	r0, r3
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	b002      	add	sp, #8
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	46c0      	nop			; (mov r8, r8)
 8004ee0:	fffffefd 	.word	0xfffffefd
 8004ee4:	40012708 	.word	0x40012708
 8004ee8:	ffc3ffff 	.word	0xffc3ffff
 8004eec:	fdffffff 	.word	0xfdffffff
 8004ef0:	fffe0219 	.word	0xfffe0219
 8004ef4:	fffffc03 	.word	0xfffffc03

08004ef8 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004ef8:	b590      	push	{r4, r7, lr}
 8004efa:	b085      	sub	sp, #20
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f00:	230f      	movs	r3, #15
 8004f02:	18fb      	adds	r3, r7, r3
 8004f04:	2200      	movs	r2, #0
 8004f06:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	2204      	movs	r2, #4
 8004f10:	4013      	ands	r3, r2
 8004f12:	d138      	bne.n	8004f86 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2250      	movs	r2, #80	; 0x50
 8004f18:	5c9b      	ldrb	r3, [r3, r2]
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d101      	bne.n	8004f22 <HAL_ADC_Start+0x2a>
 8004f1e:	2302      	movs	r3, #2
 8004f20:	e038      	b.n	8004f94 <HAL_ADC_Start+0x9c>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2250      	movs	r2, #80	; 0x50
 8004f26:	2101      	movs	r1, #1
 8004f28:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	69db      	ldr	r3, [r3, #28]
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d007      	beq.n	8004f42 <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8004f32:	230f      	movs	r3, #15
 8004f34:	18fc      	adds	r4, r7, r3
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	0018      	movs	r0, r3
 8004f3a:	f000 f981 	bl	8005240 <ADC_Enable>
 8004f3e:	0003      	movs	r3, r0
 8004f40:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004f42:	230f      	movs	r3, #15
 8004f44:	18fb      	adds	r3, r7, r3
 8004f46:	781b      	ldrb	r3, [r3, #0]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d120      	bne.n	8004f8e <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f50:	4a12      	ldr	r2, [pc, #72]	; (8004f9c <HAL_ADC_Start+0xa4>)
 8004f52:	4013      	ands	r3, r2
 8004f54:	2280      	movs	r2, #128	; 0x80
 8004f56:	0052      	lsls	r2, r2, #1
 8004f58:	431a      	orrs	r2, r3
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	659a      	str	r2, [r3, #88]	; 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2250      	movs	r2, #80	; 0x50
 8004f68:	2100      	movs	r1, #0
 8004f6a:	5499      	strb	r1, [r3, r2]

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	221c      	movs	r2, #28
 8004f72:	601a      	str	r2, [r3, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	689a      	ldr	r2, [r3, #8]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	2104      	movs	r1, #4
 8004f80:	430a      	orrs	r2, r1
 8004f82:	609a      	str	r2, [r3, #8]
 8004f84:	e003      	b.n	8004f8e <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004f86:	230f      	movs	r3, #15
 8004f88:	18fb      	adds	r3, r7, r3
 8004f8a:	2202      	movs	r2, #2
 8004f8c:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8004f8e:	230f      	movs	r3, #15
 8004f90:	18fb      	adds	r3, r7, r3
 8004f92:	781b      	ldrb	r3, [r3, #0]
}
 8004f94:	0018      	movs	r0, r3
 8004f96:	46bd      	mov	sp, r7
 8004f98:	b005      	add	sp, #20
 8004f9a:	bd90      	pop	{r4, r7, pc}
 8004f9c:	fffff0fe 	.word	0xfffff0fe

08004fa0 <HAL_ADC_Stop>:
  *         case of auto_injection mode), disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004fa0:	b5b0      	push	{r4, r5, r7, lr}
 8004fa2:	b084      	sub	sp, #16
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004fa8:	230f      	movs	r3, #15
 8004faa:	18fb      	adds	r3, r7, r3
 8004fac:	2200      	movs	r2, #0
 8004fae:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2250      	movs	r2, #80	; 0x50
 8004fb4:	5c9b      	ldrb	r3, [r3, r2]
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d101      	bne.n	8004fbe <HAL_ADC_Stop+0x1e>
 8004fba:	2302      	movs	r3, #2
 8004fbc:	e029      	b.n	8005012 <HAL_ADC_Stop+0x72>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2250      	movs	r2, #80	; 0x50
 8004fc2:	2101      	movs	r1, #1
 8004fc4:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8004fc6:	250f      	movs	r5, #15
 8004fc8:	197c      	adds	r4, r7, r5
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	0018      	movs	r0, r3
 8004fce:	f000 fa06 	bl	80053de <ADC_ConversionStop>
 8004fd2:	0003      	movs	r3, r0
 8004fd4:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004fd6:	197b      	adds	r3, r7, r5
 8004fd8:	781b      	ldrb	r3, [r3, #0]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d112      	bne.n	8005004 <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8004fde:	197c      	adds	r4, r7, r5
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	0018      	movs	r0, r3
 8004fe4:	f000 f994 	bl	8005310 <ADC_Disable>
 8004fe8:	0003      	movs	r3, r0
 8004fea:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004fec:	197b      	adds	r3, r7, r5
 8004fee:	781b      	ldrb	r3, [r3, #0]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d107      	bne.n	8005004 <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ff8:	4a08      	ldr	r2, [pc, #32]	; (800501c <HAL_ADC_Stop+0x7c>)
 8004ffa:	4013      	ands	r3, r2
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	431a      	orrs	r2, r3
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2250      	movs	r2, #80	; 0x50
 8005008:	2100      	movs	r1, #0
 800500a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 800500c:	230f      	movs	r3, #15
 800500e:	18fb      	adds	r3, r7, r3
 8005010:	781b      	ldrb	r3, [r3, #0]
}
 8005012:	0018      	movs	r0, r3
 8005014:	46bd      	mov	sp, r7
 8005016:	b004      	add	sp, #16
 8005018:	bdb0      	pop	{r4, r5, r7, pc}
 800501a:	46c0      	nop			; (mov r8, r8)
 800501c:	fffffefe 	.word	0xfffffefe

08005020 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b084      	sub	sp, #16
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800502a:	2300      	movs	r3, #0
 800502c:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 800502e:	2300      	movs	r3, #0
 8005030:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	695b      	ldr	r3, [r3, #20]
 8005036:	2b08      	cmp	r3, #8
 8005038:	d102      	bne.n	8005040 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 800503a:	2308      	movs	r3, #8
 800503c:	60fb      	str	r3, [r7, #12]
 800503e:	e014      	b.n	800506a <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	68db      	ldr	r3, [r3, #12]
 8005046:	2201      	movs	r2, #1
 8005048:	4013      	ands	r3, r2
 800504a:	2b01      	cmp	r3, #1
 800504c:	d10b      	bne.n	8005066 <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005052:	2220      	movs	r2, #32
 8005054:	431a      	orrs	r2, r3
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2250      	movs	r2, #80	; 0x50
 800505e:	2100      	movs	r1, #0
 8005060:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8005062:	2301      	movs	r3, #1
 8005064:	e072      	b.n	800514c <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8005066:	230c      	movs	r3, #12
 8005068:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800506a:	f7ff fda3 	bl	8004bb4 <HAL_GetTick>
 800506e:	0003      	movs	r3, r0
 8005070:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8005072:	e01f      	b.n	80050b4 <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	3301      	adds	r3, #1
 8005078:	d01c      	beq.n	80050b4 <HAL_ADC_PollForConversion+0x94>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d007      	beq.n	8005090 <HAL_ADC_PollForConversion+0x70>
 8005080:	f7ff fd98 	bl	8004bb4 <HAL_GetTick>
 8005084:	0002      	movs	r2, r0
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	1ad3      	subs	r3, r2, r3
 800508a:	683a      	ldr	r2, [r7, #0]
 800508c:	429a      	cmp	r2, r3
 800508e:	d211      	bcs.n	80050b4 <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	68fa      	ldr	r2, [r7, #12]
 8005098:	4013      	ands	r3, r2
 800509a:	d10b      	bne.n	80050b4 <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050a0:	2204      	movs	r2, #4
 80050a2:	431a      	orrs	r2, r3
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2250      	movs	r2, #80	; 0x50
 80050ac:	2100      	movs	r1, #0
 80050ae:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80050b0:	2303      	movs	r3, #3
 80050b2:	e04b      	b.n	800514c <HAL_ADC_PollForConversion+0x12c>
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	68fa      	ldr	r2, [r7, #12]
 80050bc:	4013      	ands	r3, r2
 80050be:	d0d9      	beq.n	8005074 <HAL_ADC_PollForConversion+0x54>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050c4:	2280      	movs	r2, #128	; 0x80
 80050c6:	0092      	lsls	r2, r2, #2
 80050c8:	431a      	orrs	r2, r3
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	68da      	ldr	r2, [r3, #12]
 80050d4:	23c0      	movs	r3, #192	; 0xc0
 80050d6:	011b      	lsls	r3, r3, #4
 80050d8:	4013      	ands	r3, r2
 80050da:	d12e      	bne.n	800513a <HAL_ADC_PollForConversion+0x11a>
      (hadc->Init.ContinuousConvMode == DISABLE))
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2220      	movs	r2, #32
 80050e0:	5c9b      	ldrb	r3, [r3, r2]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d129      	bne.n	800513a <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	2208      	movs	r2, #8
 80050ee:	4013      	ands	r3, r2
 80050f0:	2b08      	cmp	r3, #8
 80050f2:	d122      	bne.n	800513a <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	2204      	movs	r2, #4
 80050fc:	4013      	ands	r3, r2
 80050fe:	d110      	bne.n	8005122 <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	685a      	ldr	r2, [r3, #4]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	210c      	movs	r1, #12
 800510c:	438a      	bics	r2, r1
 800510e:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005114:	4a0f      	ldr	r2, [pc, #60]	; (8005154 <HAL_ADC_PollForConversion+0x134>)
 8005116:	4013      	ands	r3, r2
 8005118:	2201      	movs	r2, #1
 800511a:	431a      	orrs	r2, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	655a      	str	r2, [r3, #84]	; 0x54
 8005120:	e00b      	b.n	800513a <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005126:	2220      	movs	r2, #32
 8005128:	431a      	orrs	r2, r3
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005132:	2201      	movs	r2, #1
 8005134:	431a      	orrs	r2, r3
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	699b      	ldr	r3, [r3, #24]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d103      	bne.n	800514a <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	220c      	movs	r2, #12
 8005148:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800514a:	2300      	movs	r3, #0
}
 800514c:	0018      	movs	r0, r3
 800514e:	46bd      	mov	sp, r7
 8005150:	b004      	add	sp, #16
 8005152:	bd80      	pop	{r7, pc}
 8005154:	fffffefe 	.word	0xfffffefe

08005158 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b082      	sub	sp, #8
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8005166:	0018      	movs	r0, r3
 8005168:	46bd      	mov	sp, r7
 800516a:	b002      	add	sp, #8
 800516c:	bd80      	pop	{r7, pc}
	...

08005170 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b082      	sub	sp, #8
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
 8005178:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2250      	movs	r2, #80	; 0x50
 800517e:	5c9b      	ldrb	r3, [r3, r2]
 8005180:	2b01      	cmp	r3, #1
 8005182:	d101      	bne.n	8005188 <HAL_ADC_ConfigChannel+0x18>
 8005184:	2302      	movs	r3, #2
 8005186:	e050      	b.n	800522a <HAL_ADC_ConfigChannel+0xba>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2250      	movs	r2, #80	; 0x50
 800518c:	2101      	movs	r1, #1
 800518e:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	2204      	movs	r2, #4
 8005198:	4013      	ands	r3, r2
 800519a:	d00b      	beq.n	80051b4 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051a0:	2220      	movs	r2, #32
 80051a2:	431a      	orrs	r2, r3
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2250      	movs	r2, #80	; 0x50
 80051ac:	2100      	movs	r1, #0
 80051ae:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80051b0:	2301      	movs	r3, #1
 80051b2:	e03a      	b.n	800522a <HAL_ADC_ConfigChannel+0xba>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	4a1e      	ldr	r2, [pc, #120]	; (8005234 <HAL_ADC_ConfigChannel+0xc4>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d018      	beq.n	80051f0 <HAL_ADC_ConfigChannel+0x80>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	035b      	lsls	r3, r3, #13
 80051ca:	0b5a      	lsrs	r2, r3, #13
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	430a      	orrs	r2, r1
 80051d2:	629a      	str	r2, [r3, #40]	; 0x28
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	2380      	movs	r3, #128	; 0x80
 80051da:	029b      	lsls	r3, r3, #10
 80051dc:	4013      	ands	r3, r2
 80051de:	d01f      	beq.n	8005220 <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 80051e0:	4b15      	ldr	r3, [pc, #84]	; (8005238 <HAL_ADC_ConfigChannel+0xc8>)
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	4b14      	ldr	r3, [pc, #80]	; (8005238 <HAL_ADC_ConfigChannel+0xc8>)
 80051e6:	2180      	movs	r1, #128	; 0x80
 80051e8:	03c9      	lsls	r1, r1, #15
 80051ea:	430a      	orrs	r2, r1
 80051ec:	601a      	str	r2, [r3, #0]
 80051ee:	e017      	b.n	8005220 <HAL_ADC_ConfigChannel+0xb0>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	035b      	lsls	r3, r3, #13
 80051fc:	0b5b      	lsrs	r3, r3, #13
 80051fe:	43d9      	mvns	r1, r3
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	400a      	ands	r2, r1
 8005206:	629a      	str	r2, [r3, #40]	; 0x28
      ADC->CCR &= ~ADC_CCR_TSEN;
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	2380      	movs	r3, #128	; 0x80
 800520e:	029b      	lsls	r3, r3, #10
 8005210:	4013      	ands	r3, r2
 8005212:	d005      	beq.n	8005220 <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8005214:	4b08      	ldr	r3, [pc, #32]	; (8005238 <HAL_ADC_ConfigChannel+0xc8>)
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	4b07      	ldr	r3, [pc, #28]	; (8005238 <HAL_ADC_ConfigChannel+0xc8>)
 800521a:	4908      	ldr	r1, [pc, #32]	; (800523c <HAL_ADC_ConfigChannel+0xcc>)
 800521c:	400a      	ands	r2, r1
 800521e:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2250      	movs	r2, #80	; 0x50
 8005224:	2100      	movs	r1, #0
 8005226:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005228:	2300      	movs	r3, #0
}
 800522a:	0018      	movs	r0, r3
 800522c:	46bd      	mov	sp, r7
 800522e:	b002      	add	sp, #8
 8005230:	bd80      	pop	{r7, pc}
 8005232:	46c0      	nop			; (mov r8, r8)
 8005234:	00001001 	.word	0x00001001
 8005238:	40012708 	.word	0x40012708
 800523c:	ffbfffff 	.word	0xffbfffff

08005240 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b084      	sub	sp, #16
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005248:	2300      	movs	r3, #0
 800524a:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	2203      	movs	r2, #3
 8005254:	4013      	ands	r3, r2
 8005256:	2b01      	cmp	r3, #1
 8005258:	d108      	bne.n	800526c <ADC_Enable+0x2c>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	2201      	movs	r2, #1
 8005262:	4013      	ands	r3, r2
 8005264:	2b01      	cmp	r3, #1
 8005266:	d101      	bne.n	800526c <ADC_Enable+0x2c>
 8005268:	2301      	movs	r3, #1
 800526a:	e000      	b.n	800526e <ADC_Enable+0x2e>
 800526c:	2300      	movs	r3, #0
 800526e:	2b00      	cmp	r3, #0
 8005270:	d146      	bne.n	8005300 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	4a24      	ldr	r2, [pc, #144]	; (800530c <ADC_Enable+0xcc>)
 800527a:	4013      	ands	r3, r2
 800527c:	d00d      	beq.n	800529a <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005282:	2210      	movs	r2, #16
 8005284:	431a      	orrs	r2, r3
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800528e:	2201      	movs	r2, #1
 8005290:	431a      	orrs	r2, r3
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e033      	b.n	8005302 <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	689a      	ldr	r2, [r3, #8]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	2101      	movs	r1, #1
 80052a6:	430a      	orrs	r2, r1
 80052a8:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 80052aa:	2001      	movs	r0, #1
 80052ac:	f000 f8e4 	bl	8005478 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 80052b0:	f7ff fc80 	bl	8004bb4 <HAL_GetTick>
 80052b4:	0003      	movs	r3, r0
 80052b6:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80052b8:	e01b      	b.n	80052f2 <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80052ba:	f7ff fc7b 	bl	8004bb4 <HAL_GetTick>
 80052be:	0002      	movs	r2, r0
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	1ad3      	subs	r3, r2, r3
 80052c4:	2b0a      	cmp	r3, #10
 80052c6:	d914      	bls.n	80052f2 <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2201      	movs	r2, #1
 80052d0:	4013      	ands	r3, r2
 80052d2:	2b01      	cmp	r3, #1
 80052d4:	d00d      	beq.n	80052f2 <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052da:	2210      	movs	r2, #16
 80052dc:	431a      	orrs	r2, r3
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052e6:	2201      	movs	r2, #1
 80052e8:	431a      	orrs	r2, r3
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80052ee:	2301      	movs	r3, #1
 80052f0:	e007      	b.n	8005302 <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2201      	movs	r2, #1
 80052fa:	4013      	ands	r3, r2
 80052fc:	2b01      	cmp	r3, #1
 80052fe:	d1dc      	bne.n	80052ba <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005300:	2300      	movs	r3, #0
}
 8005302:	0018      	movs	r0, r3
 8005304:	46bd      	mov	sp, r7
 8005306:	b004      	add	sp, #16
 8005308:	bd80      	pop	{r7, pc}
 800530a:	46c0      	nop			; (mov r8, r8)
 800530c:	80000017 	.word	0x80000017

08005310 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b084      	sub	sp, #16
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005318:	2300      	movs	r3, #0
 800531a:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	2203      	movs	r2, #3
 8005324:	4013      	ands	r3, r2
 8005326:	2b01      	cmp	r3, #1
 8005328:	d108      	bne.n	800533c <ADC_Disable+0x2c>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	2201      	movs	r2, #1
 8005332:	4013      	ands	r3, r2
 8005334:	2b01      	cmp	r3, #1
 8005336:	d101      	bne.n	800533c <ADC_Disable+0x2c>
 8005338:	2301      	movs	r3, #1
 800533a:	e000      	b.n	800533e <ADC_Disable+0x2e>
 800533c:	2300      	movs	r3, #0
 800533e:	2b00      	cmp	r3, #0
 8005340:	d048      	beq.n	80053d4 <ADC_Disable+0xc4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	2205      	movs	r2, #5
 800534a:	4013      	ands	r3, r2
 800534c:	2b01      	cmp	r3, #1
 800534e:	d110      	bne.n	8005372 <ADC_Disable+0x62>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	689a      	ldr	r2, [r3, #8]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	2102      	movs	r1, #2
 800535c:	430a      	orrs	r2, r1
 800535e:	609a      	str	r2, [r3, #8]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	2203      	movs	r2, #3
 8005366:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005368:	f7ff fc24 	bl	8004bb4 <HAL_GetTick>
 800536c:	0003      	movs	r3, r0
 800536e:	60fb      	str	r3, [r7, #12]

    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005370:	e029      	b.n	80053c6 <ADC_Disable+0xb6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005376:	2210      	movs	r2, #16
 8005378:	431a      	orrs	r2, r3
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005382:	2201      	movs	r2, #1
 8005384:	431a      	orrs	r2, r3
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e023      	b.n	80053d6 <ADC_Disable+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800538e:	f7ff fc11 	bl	8004bb4 <HAL_GetTick>
 8005392:	0002      	movs	r2, r0
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	1ad3      	subs	r3, r2, r3
 8005398:	2b0a      	cmp	r3, #10
 800539a:	d914      	bls.n	80053c6 <ADC_Disable+0xb6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	689b      	ldr	r3, [r3, #8]
 80053a2:	2201      	movs	r2, #1
 80053a4:	4013      	ands	r3, r2
 80053a6:	2b01      	cmp	r3, #1
 80053a8:	d10d      	bne.n	80053c6 <ADC_Disable+0xb6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053ae:	2210      	movs	r2, #16
 80053b0:	431a      	orrs	r2, r3
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053ba:	2201      	movs	r2, #1
 80053bc:	431a      	orrs	r2, r3
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	e007      	b.n	80053d6 <ADC_Disable+0xc6>
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	2201      	movs	r2, #1
 80053ce:	4013      	ands	r3, r2
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	d0dc      	beq.n	800538e <ADC_Disable+0x7e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80053d4:	2300      	movs	r3, #0
}
 80053d6:	0018      	movs	r0, r3
 80053d8:	46bd      	mov	sp, r7
 80053da:	b004      	add	sp, #16
 80053dc:	bd80      	pop	{r7, pc}

080053de <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 80053de:	b580      	push	{r7, lr}
 80053e0:	b084      	sub	sp, #16
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80053e6:	2300      	movs	r3, #0
 80053e8:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	2204      	movs	r2, #4
 80053f2:	4013      	ands	r3, r2
 80053f4:	d03a      	beq.n	800546c <ADC_ConversionStop+0x8e>
  {

    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) &&
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	2204      	movs	r2, #4
 80053fe:	4013      	ands	r3, r2
 8005400:	2b04      	cmp	r3, #4
 8005402:	d10d      	bne.n	8005420 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS))
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	2202      	movs	r2, #2
 800540c:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) &&
 800540e:	d107      	bne.n	8005420 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	689a      	ldr	r2, [r3, #8]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	2110      	movs	r1, #16
 800541c:	430a      	orrs	r2, r1
 800541e:	609a      	str	r2, [r3, #8]
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005420:	f7ff fbc8 	bl	8004bb4 <HAL_GetTick>
 8005424:	0003      	movs	r3, r0
 8005426:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8005428:	e01a      	b.n	8005460 <ADC_ConversionStop+0x82>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800542a:	f7ff fbc3 	bl	8004bb4 <HAL_GetTick>
 800542e:	0002      	movs	r2, r0
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	1ad3      	subs	r3, r2, r3
 8005434:	2b0a      	cmp	r3, #10
 8005436:	d913      	bls.n	8005460 <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	689b      	ldr	r3, [r3, #8]
 800543e:	2204      	movs	r2, #4
 8005440:	4013      	ands	r3, r2
 8005442:	d00d      	beq.n	8005460 <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005448:	2210      	movs	r2, #16
 800544a:	431a      	orrs	r2, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005454:	2201      	movs	r2, #1
 8005456:	431a      	orrs	r2, r3
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	e006      	b.n	800546e <ADC_ConversionStop+0x90>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	2204      	movs	r2, #4
 8005468:	4013      	ands	r3, r2
 800546a:	d1de      	bne.n	800542a <ADC_ConversionStop+0x4c>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800546c:	2300      	movs	r3, #0
}
 800546e:	0018      	movs	r0, r3
 8005470:	46bd      	mov	sp, r7
 8005472:	b004      	add	sp, #16
 8005474:	bd80      	pop	{r7, pc}
	...

08005478 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b084      	sub	sp, #16
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8005480:	4b0b      	ldr	r3, [pc, #44]	; (80054b0 <ADC_DelayMicroSecond+0x38>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	490b      	ldr	r1, [pc, #44]	; (80054b4 <ADC_DelayMicroSecond+0x3c>)
 8005486:	0018      	movs	r0, r3
 8005488:	f7fa fe5a 	bl	8000140 <__udivsi3>
 800548c:	0003      	movs	r3, r0
 800548e:	001a      	movs	r2, r3
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	4353      	muls	r3, r2
 8005494:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 8005496:	e002      	b.n	800549e <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	3b01      	subs	r3, #1
 800549c:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d1f9      	bne.n	8005498 <ADC_DelayMicroSecond+0x20>
  }
}
 80054a4:	46c0      	nop			; (mov r8, r8)
 80054a6:	46c0      	nop			; (mov r8, r8)
 80054a8:	46bd      	mov	sp, r7
 80054aa:	b004      	add	sp, #16
 80054ac:	bd80      	pop	{r7, pc}
 80054ae:	46c0      	nop			; (mov r8, r8)
 80054b0:	20000004 	.word	0x20000004
 80054b4:	000f4240 	.word	0x000f4240

080054b8 <HAL_ADCEx_Calibration_Start>:
  *          This parameter can be only of the following values:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b086      	sub	sp, #24
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
 80054c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80054c2:	2317      	movs	r3, #23
 80054c4:	18fb      	adds	r3, r7, r3
 80054c6:	2200      	movs	r2, #0
 80054c8:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 80054ca:	2300      	movs	r3, #0
 80054cc:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0U; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 80054ce:	2300      	movs	r3, #0
 80054d0:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2250      	movs	r2, #80	; 0x50
 80054d6:	5c9b      	ldrb	r3, [r3, r2]
 80054d8:	2b01      	cmp	r3, #1
 80054da:	d101      	bne.n	80054e0 <HAL_ADCEx_Calibration_Start+0x28>
 80054dc:	2302      	movs	r3, #2
 80054de:	e083      	b.n	80055e8 <HAL_ADCEx_Calibration_Start+0x130>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2250      	movs	r2, #80	; 0x50
 80054e4:	2101      	movs	r1, #1
 80054e6:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	2203      	movs	r2, #3
 80054f0:	4013      	ands	r3, r2
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d108      	bne.n	8005508 <HAL_ADCEx_Calibration_Start+0x50>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	2201      	movs	r2, #1
 80054fe:	4013      	ands	r3, r2
 8005500:	2b01      	cmp	r3, #1
 8005502:	d101      	bne.n	8005508 <HAL_ADCEx_Calibration_Start+0x50>
 8005504:	2301      	movs	r3, #1
 8005506:	e000      	b.n	800550a <HAL_ADCEx_Calibration_Start+0x52>
 8005508:	2300      	movs	r3, #0
 800550a:	2b00      	cmp	r3, #0
 800550c:	d15b      	bne.n	80055c6 <HAL_ADCEx_Calibration_Start+0x10e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005512:	4a37      	ldr	r2, [pc, #220]	; (80055f0 <HAL_ADCEx_Calibration_Start+0x138>)
 8005514:	4013      	ands	r3, r2
 8005516:	2202      	movs	r2, #2
 8005518:	431a      	orrs	r2, r3
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: Specificity of this STM32 series: Calibration factor is           */
    /*       available in data register and also transferred by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	68db      	ldr	r3, [r3, #12]
 8005524:	2203      	movs	r2, #3
 8005526:	4013      	ands	r3, r2
 8005528:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	68da      	ldr	r2, [r3, #12]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	2103      	movs	r1, #3
 8005536:	438a      	bics	r2, r1
 8005538:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	689a      	ldr	r2, [r3, #8]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	2180      	movs	r1, #128	; 0x80
 8005546:	0609      	lsls	r1, r1, #24
 8005548:	430a      	orrs	r2, r1
 800554a:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 800554c:	f7ff fb32 	bl	8004bb4 <HAL_GetTick>
 8005550:	0003      	movs	r3, r0
 8005552:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8005554:	e01d      	b.n	8005592 <HAL_ADCEx_Calibration_Start+0xda>
    {
      if ((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8005556:	f7ff fb2d 	bl	8004bb4 <HAL_GetTick>
 800555a:	0002      	movs	r2, r0
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	1ad3      	subs	r3, r2, r3
 8005560:	2b0a      	cmp	r3, #10
 8005562:	d916      	bls.n	8005592 <HAL_ADCEx_Calibration_Start+0xda>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	689b      	ldr	r3, [r3, #8]
 800556a:	0fdb      	lsrs	r3, r3, #31
 800556c:	07da      	lsls	r2, r3, #31
 800556e:	2380      	movs	r3, #128	; 0x80
 8005570:	061b      	lsls	r3, r3, #24
 8005572:	429a      	cmp	r2, r3
 8005574:	d10d      	bne.n	8005592 <HAL_ADCEx_Calibration_Start+0xda>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800557a:	2212      	movs	r2, #18
 800557c:	4393      	bics	r3, r2
 800557e:	2210      	movs	r2, #16
 8005580:	431a      	orrs	r2, r3
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	655a      	str	r2, [r3, #84]	; 0x54
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2250      	movs	r2, #80	; 0x50
 800558a:	2100      	movs	r1, #0
 800558c:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e02a      	b.n	80055e8 <HAL_ADCEx_Calibration_Start+0x130>
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	0fdb      	lsrs	r3, r3, #31
 800559a:	07da      	lsls	r2, r3, #31
 800559c:	2380      	movs	r3, #128	; 0x80
 800559e:	061b      	lsls	r3, r3, #24
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d0d8      	beq.n	8005556 <HAL_ADCEx_Calibration_Start+0x9e>
        }
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	68d9      	ldr	r1, [r3, #12]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	68fa      	ldr	r2, [r7, #12]
 80055b0:	430a      	orrs	r2, r1
 80055b2:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055b8:	2203      	movs	r2, #3
 80055ba:	4393      	bics	r3, r2
 80055bc:	2201      	movs	r2, #1
 80055be:	431a      	orrs	r2, r3
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	655a      	str	r2, [r3, #84]	; 0x54
 80055c4:	e009      	b.n	80055da <HAL_ADCEx_Calibration_Start+0x122>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055ca:	2220      	movs	r2, #32
 80055cc:	431a      	orrs	r2, r3
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80055d2:	2317      	movs	r3, #23
 80055d4:	18fb      	adds	r3, r7, r3
 80055d6:	2201      	movs	r2, #1
 80055d8:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2250      	movs	r2, #80	; 0x50
 80055de:	2100      	movs	r1, #0
 80055e0:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 80055e2:	2317      	movs	r3, #23
 80055e4:	18fb      	adds	r3, r7, r3
 80055e6:	781b      	ldrb	r3, [r3, #0]
}
 80055e8:	0018      	movs	r0, r3
 80055ea:	46bd      	mov	sp, r7
 80055ec:	b006      	add	sp, #24
 80055ee:	bd80      	pop	{r7, pc}
 80055f0:	fffffefd 	.word	0xfffffefd

080055f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80055f4:	b590      	push	{r4, r7, lr}
 80055f6:	b083      	sub	sp, #12
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	0002      	movs	r2, r0
 80055fc:	6039      	str	r1, [r7, #0]
 80055fe:	1dfb      	adds	r3, r7, #7
 8005600:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005602:	1dfb      	adds	r3, r7, #7
 8005604:	781b      	ldrb	r3, [r3, #0]
 8005606:	2b7f      	cmp	r3, #127	; 0x7f
 8005608:	d828      	bhi.n	800565c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800560a:	4a2f      	ldr	r2, [pc, #188]	; (80056c8 <__NVIC_SetPriority+0xd4>)
 800560c:	1dfb      	adds	r3, r7, #7
 800560e:	781b      	ldrb	r3, [r3, #0]
 8005610:	b25b      	sxtb	r3, r3
 8005612:	089b      	lsrs	r3, r3, #2
 8005614:	33c0      	adds	r3, #192	; 0xc0
 8005616:	009b      	lsls	r3, r3, #2
 8005618:	589b      	ldr	r3, [r3, r2]
 800561a:	1dfa      	adds	r2, r7, #7
 800561c:	7812      	ldrb	r2, [r2, #0]
 800561e:	0011      	movs	r1, r2
 8005620:	2203      	movs	r2, #3
 8005622:	400a      	ands	r2, r1
 8005624:	00d2      	lsls	r2, r2, #3
 8005626:	21ff      	movs	r1, #255	; 0xff
 8005628:	4091      	lsls	r1, r2
 800562a:	000a      	movs	r2, r1
 800562c:	43d2      	mvns	r2, r2
 800562e:	401a      	ands	r2, r3
 8005630:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	019b      	lsls	r3, r3, #6
 8005636:	22ff      	movs	r2, #255	; 0xff
 8005638:	401a      	ands	r2, r3
 800563a:	1dfb      	adds	r3, r7, #7
 800563c:	781b      	ldrb	r3, [r3, #0]
 800563e:	0018      	movs	r0, r3
 8005640:	2303      	movs	r3, #3
 8005642:	4003      	ands	r3, r0
 8005644:	00db      	lsls	r3, r3, #3
 8005646:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005648:	481f      	ldr	r0, [pc, #124]	; (80056c8 <__NVIC_SetPriority+0xd4>)
 800564a:	1dfb      	adds	r3, r7, #7
 800564c:	781b      	ldrb	r3, [r3, #0]
 800564e:	b25b      	sxtb	r3, r3
 8005650:	089b      	lsrs	r3, r3, #2
 8005652:	430a      	orrs	r2, r1
 8005654:	33c0      	adds	r3, #192	; 0xc0
 8005656:	009b      	lsls	r3, r3, #2
 8005658:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800565a:	e031      	b.n	80056c0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800565c:	4a1b      	ldr	r2, [pc, #108]	; (80056cc <__NVIC_SetPriority+0xd8>)
 800565e:	1dfb      	adds	r3, r7, #7
 8005660:	781b      	ldrb	r3, [r3, #0]
 8005662:	0019      	movs	r1, r3
 8005664:	230f      	movs	r3, #15
 8005666:	400b      	ands	r3, r1
 8005668:	3b08      	subs	r3, #8
 800566a:	089b      	lsrs	r3, r3, #2
 800566c:	3306      	adds	r3, #6
 800566e:	009b      	lsls	r3, r3, #2
 8005670:	18d3      	adds	r3, r2, r3
 8005672:	3304      	adds	r3, #4
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	1dfa      	adds	r2, r7, #7
 8005678:	7812      	ldrb	r2, [r2, #0]
 800567a:	0011      	movs	r1, r2
 800567c:	2203      	movs	r2, #3
 800567e:	400a      	ands	r2, r1
 8005680:	00d2      	lsls	r2, r2, #3
 8005682:	21ff      	movs	r1, #255	; 0xff
 8005684:	4091      	lsls	r1, r2
 8005686:	000a      	movs	r2, r1
 8005688:	43d2      	mvns	r2, r2
 800568a:	401a      	ands	r2, r3
 800568c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	019b      	lsls	r3, r3, #6
 8005692:	22ff      	movs	r2, #255	; 0xff
 8005694:	401a      	ands	r2, r3
 8005696:	1dfb      	adds	r3, r7, #7
 8005698:	781b      	ldrb	r3, [r3, #0]
 800569a:	0018      	movs	r0, r3
 800569c:	2303      	movs	r3, #3
 800569e:	4003      	ands	r3, r0
 80056a0:	00db      	lsls	r3, r3, #3
 80056a2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80056a4:	4809      	ldr	r0, [pc, #36]	; (80056cc <__NVIC_SetPriority+0xd8>)
 80056a6:	1dfb      	adds	r3, r7, #7
 80056a8:	781b      	ldrb	r3, [r3, #0]
 80056aa:	001c      	movs	r4, r3
 80056ac:	230f      	movs	r3, #15
 80056ae:	4023      	ands	r3, r4
 80056b0:	3b08      	subs	r3, #8
 80056b2:	089b      	lsrs	r3, r3, #2
 80056b4:	430a      	orrs	r2, r1
 80056b6:	3306      	adds	r3, #6
 80056b8:	009b      	lsls	r3, r3, #2
 80056ba:	18c3      	adds	r3, r0, r3
 80056bc:	3304      	adds	r3, #4
 80056be:	601a      	str	r2, [r3, #0]
}
 80056c0:	46c0      	nop			; (mov r8, r8)
 80056c2:	46bd      	mov	sp, r7
 80056c4:	b003      	add	sp, #12
 80056c6:	bd90      	pop	{r4, r7, pc}
 80056c8:	e000e100 	.word	0xe000e100
 80056cc:	e000ed00 	.word	0xe000ed00

080056d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b082      	sub	sp, #8
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	1e5a      	subs	r2, r3, #1
 80056dc:	2380      	movs	r3, #128	; 0x80
 80056de:	045b      	lsls	r3, r3, #17
 80056e0:	429a      	cmp	r2, r3
 80056e2:	d301      	bcc.n	80056e8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80056e4:	2301      	movs	r3, #1
 80056e6:	e010      	b.n	800570a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80056e8:	4b0a      	ldr	r3, [pc, #40]	; (8005714 <SysTick_Config+0x44>)
 80056ea:	687a      	ldr	r2, [r7, #4]
 80056ec:	3a01      	subs	r2, #1
 80056ee:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80056f0:	2301      	movs	r3, #1
 80056f2:	425b      	negs	r3, r3
 80056f4:	2103      	movs	r1, #3
 80056f6:	0018      	movs	r0, r3
 80056f8:	f7ff ff7c 	bl	80055f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80056fc:	4b05      	ldr	r3, [pc, #20]	; (8005714 <SysTick_Config+0x44>)
 80056fe:	2200      	movs	r2, #0
 8005700:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005702:	4b04      	ldr	r3, [pc, #16]	; (8005714 <SysTick_Config+0x44>)
 8005704:	2207      	movs	r2, #7
 8005706:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005708:	2300      	movs	r3, #0
}
 800570a:	0018      	movs	r0, r3
 800570c:	46bd      	mov	sp, r7
 800570e:	b002      	add	sp, #8
 8005710:	bd80      	pop	{r7, pc}
 8005712:	46c0      	nop			; (mov r8, r8)
 8005714:	e000e010 	.word	0xe000e010

08005718 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	60b9      	str	r1, [r7, #8]
 8005720:	607a      	str	r2, [r7, #4]
 8005722:	210f      	movs	r1, #15
 8005724:	187b      	adds	r3, r7, r1
 8005726:	1c02      	adds	r2, r0, #0
 8005728:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800572a:	68ba      	ldr	r2, [r7, #8]
 800572c:	187b      	adds	r3, r7, r1
 800572e:	781b      	ldrb	r3, [r3, #0]
 8005730:	b25b      	sxtb	r3, r3
 8005732:	0011      	movs	r1, r2
 8005734:	0018      	movs	r0, r3
 8005736:	f7ff ff5d 	bl	80055f4 <__NVIC_SetPriority>
}
 800573a:	46c0      	nop			; (mov r8, r8)
 800573c:	46bd      	mov	sp, r7
 800573e:	b004      	add	sp, #16
 8005740:	bd80      	pop	{r7, pc}

08005742 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005742:	b580      	push	{r7, lr}
 8005744:	b082      	sub	sp, #8
 8005746:	af00      	add	r7, sp, #0
 8005748:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	0018      	movs	r0, r3
 800574e:	f7ff ffbf 	bl	80056d0 <SysTick_Config>
 8005752:	0003      	movs	r3, r0
}
 8005754:	0018      	movs	r0, r3
 8005756:	46bd      	mov	sp, r7
 8005758:	b002      	add	sp, #8
 800575a:	bd80      	pop	{r7, pc}

0800575c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b086      	sub	sp, #24
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
 8005764:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005766:	2300      	movs	r3, #0
 8005768:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800576a:	2300      	movs	r3, #0
 800576c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800576e:	2300      	movs	r3, #0
 8005770:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8005772:	e155      	b.n	8005a20 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	2101      	movs	r1, #1
 800577a:	697a      	ldr	r2, [r7, #20]
 800577c:	4091      	lsls	r1, r2
 800577e:	000a      	movs	r2, r1
 8005780:	4013      	ands	r3, r2
 8005782:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d100      	bne.n	800578c <HAL_GPIO_Init+0x30>
 800578a:	e146      	b.n	8005a1a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	2203      	movs	r2, #3
 8005792:	4013      	ands	r3, r2
 8005794:	2b01      	cmp	r3, #1
 8005796:	d005      	beq.n	80057a4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	2203      	movs	r2, #3
 800579e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80057a0:	2b02      	cmp	r3, #2
 80057a2:	d130      	bne.n	8005806 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	005b      	lsls	r3, r3, #1
 80057ae:	2203      	movs	r2, #3
 80057b0:	409a      	lsls	r2, r3
 80057b2:	0013      	movs	r3, r2
 80057b4:	43da      	mvns	r2, r3
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	4013      	ands	r3, r2
 80057ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	68da      	ldr	r2, [r3, #12]
 80057c0:	697b      	ldr	r3, [r7, #20]
 80057c2:	005b      	lsls	r3, r3, #1
 80057c4:	409a      	lsls	r2, r3
 80057c6:	0013      	movs	r3, r2
 80057c8:	693a      	ldr	r2, [r7, #16]
 80057ca:	4313      	orrs	r3, r2
 80057cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	693a      	ldr	r2, [r7, #16]
 80057d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80057da:	2201      	movs	r2, #1
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	409a      	lsls	r2, r3
 80057e0:	0013      	movs	r3, r2
 80057e2:	43da      	mvns	r2, r3
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	4013      	ands	r3, r2
 80057e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	091b      	lsrs	r3, r3, #4
 80057f0:	2201      	movs	r2, #1
 80057f2:	401a      	ands	r2, r3
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	409a      	lsls	r2, r3
 80057f8:	0013      	movs	r3, r2
 80057fa:	693a      	ldr	r2, [r7, #16]
 80057fc:	4313      	orrs	r3, r2
 80057fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	693a      	ldr	r2, [r7, #16]
 8005804:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	2203      	movs	r2, #3
 800580c:	4013      	ands	r3, r2
 800580e:	2b03      	cmp	r3, #3
 8005810:	d017      	beq.n	8005842 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	68db      	ldr	r3, [r3, #12]
 8005816:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	005b      	lsls	r3, r3, #1
 800581c:	2203      	movs	r2, #3
 800581e:	409a      	lsls	r2, r3
 8005820:	0013      	movs	r3, r2
 8005822:	43da      	mvns	r2, r3
 8005824:	693b      	ldr	r3, [r7, #16]
 8005826:	4013      	ands	r3, r2
 8005828:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	689a      	ldr	r2, [r3, #8]
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	005b      	lsls	r3, r3, #1
 8005832:	409a      	lsls	r2, r3
 8005834:	0013      	movs	r3, r2
 8005836:	693a      	ldr	r2, [r7, #16]
 8005838:	4313      	orrs	r3, r2
 800583a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	693a      	ldr	r2, [r7, #16]
 8005840:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	2203      	movs	r2, #3
 8005848:	4013      	ands	r3, r2
 800584a:	2b02      	cmp	r3, #2
 800584c:	d123      	bne.n	8005896 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	08da      	lsrs	r2, r3, #3
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	3208      	adds	r2, #8
 8005856:	0092      	lsls	r2, r2, #2
 8005858:	58d3      	ldr	r3, [r2, r3]
 800585a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	2207      	movs	r2, #7
 8005860:	4013      	ands	r3, r2
 8005862:	009b      	lsls	r3, r3, #2
 8005864:	220f      	movs	r2, #15
 8005866:	409a      	lsls	r2, r3
 8005868:	0013      	movs	r3, r2
 800586a:	43da      	mvns	r2, r3
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	4013      	ands	r3, r2
 8005870:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	691a      	ldr	r2, [r3, #16]
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	2107      	movs	r1, #7
 800587a:	400b      	ands	r3, r1
 800587c:	009b      	lsls	r3, r3, #2
 800587e:	409a      	lsls	r2, r3
 8005880:	0013      	movs	r3, r2
 8005882:	693a      	ldr	r2, [r7, #16]
 8005884:	4313      	orrs	r3, r2
 8005886:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	08da      	lsrs	r2, r3, #3
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	3208      	adds	r2, #8
 8005890:	0092      	lsls	r2, r2, #2
 8005892:	6939      	ldr	r1, [r7, #16]
 8005894:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	005b      	lsls	r3, r3, #1
 80058a0:	2203      	movs	r2, #3
 80058a2:	409a      	lsls	r2, r3
 80058a4:	0013      	movs	r3, r2
 80058a6:	43da      	mvns	r2, r3
 80058a8:	693b      	ldr	r3, [r7, #16]
 80058aa:	4013      	ands	r3, r2
 80058ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	2203      	movs	r2, #3
 80058b4:	401a      	ands	r2, r3
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	005b      	lsls	r3, r3, #1
 80058ba:	409a      	lsls	r2, r3
 80058bc:	0013      	movs	r3, r2
 80058be:	693a      	ldr	r2, [r7, #16]
 80058c0:	4313      	orrs	r3, r2
 80058c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	693a      	ldr	r2, [r7, #16]
 80058c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	685a      	ldr	r2, [r3, #4]
 80058ce:	23c0      	movs	r3, #192	; 0xc0
 80058d0:	029b      	lsls	r3, r3, #10
 80058d2:	4013      	ands	r3, r2
 80058d4:	d100      	bne.n	80058d8 <HAL_GPIO_Init+0x17c>
 80058d6:	e0a0      	b.n	8005a1a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80058d8:	4b57      	ldr	r3, [pc, #348]	; (8005a38 <HAL_GPIO_Init+0x2dc>)
 80058da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80058dc:	4b56      	ldr	r3, [pc, #344]	; (8005a38 <HAL_GPIO_Init+0x2dc>)
 80058de:	2101      	movs	r1, #1
 80058e0:	430a      	orrs	r2, r1
 80058e2:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80058e4:	4a55      	ldr	r2, [pc, #340]	; (8005a3c <HAL_GPIO_Init+0x2e0>)
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	089b      	lsrs	r3, r3, #2
 80058ea:	3302      	adds	r3, #2
 80058ec:	009b      	lsls	r3, r3, #2
 80058ee:	589b      	ldr	r3, [r3, r2]
 80058f0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	2203      	movs	r2, #3
 80058f6:	4013      	ands	r3, r2
 80058f8:	009b      	lsls	r3, r3, #2
 80058fa:	220f      	movs	r2, #15
 80058fc:	409a      	lsls	r2, r3
 80058fe:	0013      	movs	r3, r2
 8005900:	43da      	mvns	r2, r3
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	4013      	ands	r3, r2
 8005906:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8005908:	687a      	ldr	r2, [r7, #4]
 800590a:	23a0      	movs	r3, #160	; 0xa0
 800590c:	05db      	lsls	r3, r3, #23
 800590e:	429a      	cmp	r2, r3
 8005910:	d01f      	beq.n	8005952 <HAL_GPIO_Init+0x1f6>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	4a4a      	ldr	r2, [pc, #296]	; (8005a40 <HAL_GPIO_Init+0x2e4>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d019      	beq.n	800594e <HAL_GPIO_Init+0x1f2>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	4a49      	ldr	r2, [pc, #292]	; (8005a44 <HAL_GPIO_Init+0x2e8>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d013      	beq.n	800594a <HAL_GPIO_Init+0x1ee>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	4a48      	ldr	r2, [pc, #288]	; (8005a48 <HAL_GPIO_Init+0x2ec>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d00d      	beq.n	8005946 <HAL_GPIO_Init+0x1ea>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	4a47      	ldr	r2, [pc, #284]	; (8005a4c <HAL_GPIO_Init+0x2f0>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d007      	beq.n	8005942 <HAL_GPIO_Init+0x1e6>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	4a46      	ldr	r2, [pc, #280]	; (8005a50 <HAL_GPIO_Init+0x2f4>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d101      	bne.n	800593e <HAL_GPIO_Init+0x1e2>
 800593a:	2305      	movs	r3, #5
 800593c:	e00a      	b.n	8005954 <HAL_GPIO_Init+0x1f8>
 800593e:	2306      	movs	r3, #6
 8005940:	e008      	b.n	8005954 <HAL_GPIO_Init+0x1f8>
 8005942:	2304      	movs	r3, #4
 8005944:	e006      	b.n	8005954 <HAL_GPIO_Init+0x1f8>
 8005946:	2303      	movs	r3, #3
 8005948:	e004      	b.n	8005954 <HAL_GPIO_Init+0x1f8>
 800594a:	2302      	movs	r3, #2
 800594c:	e002      	b.n	8005954 <HAL_GPIO_Init+0x1f8>
 800594e:	2301      	movs	r3, #1
 8005950:	e000      	b.n	8005954 <HAL_GPIO_Init+0x1f8>
 8005952:	2300      	movs	r3, #0
 8005954:	697a      	ldr	r2, [r7, #20]
 8005956:	2103      	movs	r1, #3
 8005958:	400a      	ands	r2, r1
 800595a:	0092      	lsls	r2, r2, #2
 800595c:	4093      	lsls	r3, r2
 800595e:	693a      	ldr	r2, [r7, #16]
 8005960:	4313      	orrs	r3, r2
 8005962:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005964:	4935      	ldr	r1, [pc, #212]	; (8005a3c <HAL_GPIO_Init+0x2e0>)
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	089b      	lsrs	r3, r3, #2
 800596a:	3302      	adds	r3, #2
 800596c:	009b      	lsls	r3, r3, #2
 800596e:	693a      	ldr	r2, [r7, #16]
 8005970:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005972:	4b38      	ldr	r3, [pc, #224]	; (8005a54 <HAL_GPIO_Init+0x2f8>)
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	43da      	mvns	r2, r3
 800597c:	693b      	ldr	r3, [r7, #16]
 800597e:	4013      	ands	r3, r2
 8005980:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	685a      	ldr	r2, [r3, #4]
 8005986:	2380      	movs	r3, #128	; 0x80
 8005988:	035b      	lsls	r3, r3, #13
 800598a:	4013      	ands	r3, r2
 800598c:	d003      	beq.n	8005996 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800598e:	693a      	ldr	r2, [r7, #16]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	4313      	orrs	r3, r2
 8005994:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8005996:	4b2f      	ldr	r3, [pc, #188]	; (8005a54 <HAL_GPIO_Init+0x2f8>)
 8005998:	693a      	ldr	r2, [r7, #16]
 800599a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800599c:	4b2d      	ldr	r3, [pc, #180]	; (8005a54 <HAL_GPIO_Init+0x2f8>)
 800599e:	68db      	ldr	r3, [r3, #12]
 80059a0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	43da      	mvns	r2, r3
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	4013      	ands	r3, r2
 80059aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	685a      	ldr	r2, [r3, #4]
 80059b0:	2380      	movs	r3, #128	; 0x80
 80059b2:	039b      	lsls	r3, r3, #14
 80059b4:	4013      	ands	r3, r2
 80059b6:	d003      	beq.n	80059c0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80059b8:	693a      	ldr	r2, [r7, #16]
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	4313      	orrs	r3, r2
 80059be:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80059c0:	4b24      	ldr	r3, [pc, #144]	; (8005a54 <HAL_GPIO_Init+0x2f8>)
 80059c2:	693a      	ldr	r2, [r7, #16]
 80059c4:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80059c6:	4b23      	ldr	r3, [pc, #140]	; (8005a54 <HAL_GPIO_Init+0x2f8>)
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	43da      	mvns	r2, r3
 80059d0:	693b      	ldr	r3, [r7, #16]
 80059d2:	4013      	ands	r3, r2
 80059d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	685a      	ldr	r2, [r3, #4]
 80059da:	2380      	movs	r3, #128	; 0x80
 80059dc:	029b      	lsls	r3, r3, #10
 80059de:	4013      	ands	r3, r2
 80059e0:	d003      	beq.n	80059ea <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80059e2:	693a      	ldr	r2, [r7, #16]
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80059ea:	4b1a      	ldr	r3, [pc, #104]	; (8005a54 <HAL_GPIO_Init+0x2f8>)
 80059ec:	693a      	ldr	r2, [r7, #16]
 80059ee:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80059f0:	4b18      	ldr	r3, [pc, #96]	; (8005a54 <HAL_GPIO_Init+0x2f8>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	43da      	mvns	r2, r3
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	4013      	ands	r3, r2
 80059fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	685a      	ldr	r2, [r3, #4]
 8005a04:	2380      	movs	r3, #128	; 0x80
 8005a06:	025b      	lsls	r3, r3, #9
 8005a08:	4013      	ands	r3, r2
 8005a0a:	d003      	beq.n	8005a14 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8005a0c:	693a      	ldr	r2, [r7, #16]
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	4313      	orrs	r3, r2
 8005a12:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005a14:	4b0f      	ldr	r3, [pc, #60]	; (8005a54 <HAL_GPIO_Init+0x2f8>)
 8005a16:	693a      	ldr	r2, [r7, #16]
 8005a18:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	3301      	adds	r3, #1
 8005a1e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	681a      	ldr	r2, [r3, #0]
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	40da      	lsrs	r2, r3
 8005a28:	1e13      	subs	r3, r2, #0
 8005a2a:	d000      	beq.n	8005a2e <HAL_GPIO_Init+0x2d2>
 8005a2c:	e6a2      	b.n	8005774 <HAL_GPIO_Init+0x18>
  }
}
 8005a2e:	46c0      	nop			; (mov r8, r8)
 8005a30:	46c0      	nop			; (mov r8, r8)
 8005a32:	46bd      	mov	sp, r7
 8005a34:	b006      	add	sp, #24
 8005a36:	bd80      	pop	{r7, pc}
 8005a38:	40021000 	.word	0x40021000
 8005a3c:	40010000 	.word	0x40010000
 8005a40:	50000400 	.word	0x50000400
 8005a44:	50000800 	.word	0x50000800
 8005a48:	50000c00 	.word	0x50000c00
 8005a4c:	50001000 	.word	0x50001000
 8005a50:	50001c00 	.word	0x50001c00
 8005a54:	40010400 	.word	0x40010400

08005a58 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b084      	sub	sp, #16
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	000a      	movs	r2, r1
 8005a62:	1cbb      	adds	r3, r7, #2
 8005a64:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	691b      	ldr	r3, [r3, #16]
 8005a6a:	1cba      	adds	r2, r7, #2
 8005a6c:	8812      	ldrh	r2, [r2, #0]
 8005a6e:	4013      	ands	r3, r2
 8005a70:	d004      	beq.n	8005a7c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8005a72:	230f      	movs	r3, #15
 8005a74:	18fb      	adds	r3, r7, r3
 8005a76:	2201      	movs	r2, #1
 8005a78:	701a      	strb	r2, [r3, #0]
 8005a7a:	e003      	b.n	8005a84 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005a7c:	230f      	movs	r3, #15
 8005a7e:	18fb      	adds	r3, r7, r3
 8005a80:	2200      	movs	r2, #0
 8005a82:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8005a84:	230f      	movs	r3, #15
 8005a86:	18fb      	adds	r3, r7, r3
 8005a88:	781b      	ldrb	r3, [r3, #0]
}
 8005a8a:	0018      	movs	r0, r3
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	b004      	add	sp, #16
 8005a90:	bd80      	pop	{r7, pc}

08005a92 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a92:	b580      	push	{r7, lr}
 8005a94:	b082      	sub	sp, #8
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	6078      	str	r0, [r7, #4]
 8005a9a:	0008      	movs	r0, r1
 8005a9c:	0011      	movs	r1, r2
 8005a9e:	1cbb      	adds	r3, r7, #2
 8005aa0:	1c02      	adds	r2, r0, #0
 8005aa2:	801a      	strh	r2, [r3, #0]
 8005aa4:	1c7b      	adds	r3, r7, #1
 8005aa6:	1c0a      	adds	r2, r1, #0
 8005aa8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005aaa:	1c7b      	adds	r3, r7, #1
 8005aac:	781b      	ldrb	r3, [r3, #0]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d004      	beq.n	8005abc <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005ab2:	1cbb      	adds	r3, r7, #2
 8005ab4:	881a      	ldrh	r2, [r3, #0]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8005aba:	e003      	b.n	8005ac4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8005abc:	1cbb      	adds	r3, r7, #2
 8005abe:	881a      	ldrh	r2, [r3, #0]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005ac4:	46c0      	nop			; (mov r8, r8)
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	b002      	add	sp, #8
 8005aca:	bd80      	pop	{r7, pc}

08005acc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005acc:	b5b0      	push	{r4, r5, r7, lr}
 8005ace:	b08a      	sub	sp, #40	; 0x28
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d102      	bne.n	8005ae0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	f000 fb6c 	bl	80061b8 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ae0:	4bc8      	ldr	r3, [pc, #800]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005ae2:	68db      	ldr	r3, [r3, #12]
 8005ae4:	220c      	movs	r2, #12
 8005ae6:	4013      	ands	r3, r2
 8005ae8:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005aea:	4bc6      	ldr	r3, [pc, #792]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005aec:	68da      	ldr	r2, [r3, #12]
 8005aee:	2380      	movs	r3, #128	; 0x80
 8005af0:	025b      	lsls	r3, r3, #9
 8005af2:	4013      	ands	r3, r2
 8005af4:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	2201      	movs	r2, #1
 8005afc:	4013      	ands	r3, r2
 8005afe:	d100      	bne.n	8005b02 <HAL_RCC_OscConfig+0x36>
 8005b00:	e07d      	b.n	8005bfe <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005b02:	69fb      	ldr	r3, [r7, #28]
 8005b04:	2b08      	cmp	r3, #8
 8005b06:	d007      	beq.n	8005b18 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005b08:	69fb      	ldr	r3, [r7, #28]
 8005b0a:	2b0c      	cmp	r3, #12
 8005b0c:	d112      	bne.n	8005b34 <HAL_RCC_OscConfig+0x68>
 8005b0e:	69ba      	ldr	r2, [r7, #24]
 8005b10:	2380      	movs	r3, #128	; 0x80
 8005b12:	025b      	lsls	r3, r3, #9
 8005b14:	429a      	cmp	r2, r3
 8005b16:	d10d      	bne.n	8005b34 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b18:	4bba      	ldr	r3, [pc, #744]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005b1a:	681a      	ldr	r2, [r3, #0]
 8005b1c:	2380      	movs	r3, #128	; 0x80
 8005b1e:	029b      	lsls	r3, r3, #10
 8005b20:	4013      	ands	r3, r2
 8005b22:	d100      	bne.n	8005b26 <HAL_RCC_OscConfig+0x5a>
 8005b24:	e06a      	b.n	8005bfc <HAL_RCC_OscConfig+0x130>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d166      	bne.n	8005bfc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	f000 fb42 	bl	80061b8 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	685a      	ldr	r2, [r3, #4]
 8005b38:	2380      	movs	r3, #128	; 0x80
 8005b3a:	025b      	lsls	r3, r3, #9
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d107      	bne.n	8005b50 <HAL_RCC_OscConfig+0x84>
 8005b40:	4bb0      	ldr	r3, [pc, #704]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	4baf      	ldr	r3, [pc, #700]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005b46:	2180      	movs	r1, #128	; 0x80
 8005b48:	0249      	lsls	r1, r1, #9
 8005b4a:	430a      	orrs	r2, r1
 8005b4c:	601a      	str	r2, [r3, #0]
 8005b4e:	e027      	b.n	8005ba0 <HAL_RCC_OscConfig+0xd4>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	685a      	ldr	r2, [r3, #4]
 8005b54:	23a0      	movs	r3, #160	; 0xa0
 8005b56:	02db      	lsls	r3, r3, #11
 8005b58:	429a      	cmp	r2, r3
 8005b5a:	d10e      	bne.n	8005b7a <HAL_RCC_OscConfig+0xae>
 8005b5c:	4ba9      	ldr	r3, [pc, #676]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005b5e:	681a      	ldr	r2, [r3, #0]
 8005b60:	4ba8      	ldr	r3, [pc, #672]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005b62:	2180      	movs	r1, #128	; 0x80
 8005b64:	02c9      	lsls	r1, r1, #11
 8005b66:	430a      	orrs	r2, r1
 8005b68:	601a      	str	r2, [r3, #0]
 8005b6a:	4ba6      	ldr	r3, [pc, #664]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	4ba5      	ldr	r3, [pc, #660]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005b70:	2180      	movs	r1, #128	; 0x80
 8005b72:	0249      	lsls	r1, r1, #9
 8005b74:	430a      	orrs	r2, r1
 8005b76:	601a      	str	r2, [r3, #0]
 8005b78:	e012      	b.n	8005ba0 <HAL_RCC_OscConfig+0xd4>
 8005b7a:	4ba2      	ldr	r3, [pc, #648]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005b7c:	681a      	ldr	r2, [r3, #0]
 8005b7e:	4ba1      	ldr	r3, [pc, #644]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005b80:	49a1      	ldr	r1, [pc, #644]	; (8005e08 <HAL_RCC_OscConfig+0x33c>)
 8005b82:	400a      	ands	r2, r1
 8005b84:	601a      	str	r2, [r3, #0]
 8005b86:	4b9f      	ldr	r3, [pc, #636]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005b88:	681a      	ldr	r2, [r3, #0]
 8005b8a:	2380      	movs	r3, #128	; 0x80
 8005b8c:	025b      	lsls	r3, r3, #9
 8005b8e:	4013      	ands	r3, r2
 8005b90:	60fb      	str	r3, [r7, #12]
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	4b9b      	ldr	r3, [pc, #620]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005b96:	681a      	ldr	r2, [r3, #0]
 8005b98:	4b9a      	ldr	r3, [pc, #616]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005b9a:	499c      	ldr	r1, [pc, #624]	; (8005e0c <HAL_RCC_OscConfig+0x340>)
 8005b9c:	400a      	ands	r2, r1
 8005b9e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d014      	beq.n	8005bd2 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ba8:	f7ff f804 	bl	8004bb4 <HAL_GetTick>
 8005bac:	0003      	movs	r3, r0
 8005bae:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005bb0:	e008      	b.n	8005bc4 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005bb2:	f7fe ffff 	bl	8004bb4 <HAL_GetTick>
 8005bb6:	0002      	movs	r2, r0
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	1ad3      	subs	r3, r2, r3
 8005bbc:	2b64      	cmp	r3, #100	; 0x64
 8005bbe:	d901      	bls.n	8005bc4 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8005bc0:	2303      	movs	r3, #3
 8005bc2:	e2f9      	b.n	80061b8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005bc4:	4b8f      	ldr	r3, [pc, #572]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	2380      	movs	r3, #128	; 0x80
 8005bca:	029b      	lsls	r3, r3, #10
 8005bcc:	4013      	ands	r3, r2
 8005bce:	d0f0      	beq.n	8005bb2 <HAL_RCC_OscConfig+0xe6>
 8005bd0:	e015      	b.n	8005bfe <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bd2:	f7fe ffef 	bl	8004bb4 <HAL_GetTick>
 8005bd6:	0003      	movs	r3, r0
 8005bd8:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005bda:	e008      	b.n	8005bee <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005bdc:	f7fe ffea 	bl	8004bb4 <HAL_GetTick>
 8005be0:	0002      	movs	r2, r0
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	1ad3      	subs	r3, r2, r3
 8005be6:	2b64      	cmp	r3, #100	; 0x64
 8005be8:	d901      	bls.n	8005bee <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005bea:	2303      	movs	r3, #3
 8005bec:	e2e4      	b.n	80061b8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005bee:	4b85      	ldr	r3, [pc, #532]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005bf0:	681a      	ldr	r2, [r3, #0]
 8005bf2:	2380      	movs	r3, #128	; 0x80
 8005bf4:	029b      	lsls	r3, r3, #10
 8005bf6:	4013      	ands	r3, r2
 8005bf8:	d1f0      	bne.n	8005bdc <HAL_RCC_OscConfig+0x110>
 8005bfa:	e000      	b.n	8005bfe <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bfc:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	2202      	movs	r2, #2
 8005c04:	4013      	ands	r3, r2
 8005c06:	d100      	bne.n	8005c0a <HAL_RCC_OscConfig+0x13e>
 8005c08:	e099      	b.n	8005d3e <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	68db      	ldr	r3, [r3, #12]
 8005c0e:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8005c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c12:	2220      	movs	r2, #32
 8005c14:	4013      	ands	r3, r2
 8005c16:	d009      	beq.n	8005c2c <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8005c18:	4b7a      	ldr	r3, [pc, #488]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005c1a:	681a      	ldr	r2, [r3, #0]
 8005c1c:	4b79      	ldr	r3, [pc, #484]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005c1e:	2120      	movs	r1, #32
 8005c20:	430a      	orrs	r2, r1
 8005c22:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8005c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c26:	2220      	movs	r2, #32
 8005c28:	4393      	bics	r3, r2
 8005c2a:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005c2c:	69fb      	ldr	r3, [r7, #28]
 8005c2e:	2b04      	cmp	r3, #4
 8005c30:	d005      	beq.n	8005c3e <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005c32:	69fb      	ldr	r3, [r7, #28]
 8005c34:	2b0c      	cmp	r3, #12
 8005c36:	d13e      	bne.n	8005cb6 <HAL_RCC_OscConfig+0x1ea>
 8005c38:	69bb      	ldr	r3, [r7, #24]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d13b      	bne.n	8005cb6 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8005c3e:	4b71      	ldr	r3, [pc, #452]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	2204      	movs	r2, #4
 8005c44:	4013      	ands	r3, r2
 8005c46:	d004      	beq.n	8005c52 <HAL_RCC_OscConfig+0x186>
 8005c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d101      	bne.n	8005c52 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e2b2      	b.n	80061b8 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c52:	4b6c      	ldr	r3, [pc, #432]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	4a6e      	ldr	r2, [pc, #440]	; (8005e10 <HAL_RCC_OscConfig+0x344>)
 8005c58:	4013      	ands	r3, r2
 8005c5a:	0019      	movs	r1, r3
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	691b      	ldr	r3, [r3, #16]
 8005c60:	021a      	lsls	r2, r3, #8
 8005c62:	4b68      	ldr	r3, [pc, #416]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005c64:	430a      	orrs	r2, r1
 8005c66:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8005c68:	4b66      	ldr	r3, [pc, #408]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	2209      	movs	r2, #9
 8005c6e:	4393      	bics	r3, r2
 8005c70:	0019      	movs	r1, r3
 8005c72:	4b64      	ldr	r3, [pc, #400]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005c74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c76:	430a      	orrs	r2, r1
 8005c78:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005c7a:	f000 fbeb 	bl	8006454 <HAL_RCC_GetSysClockFreq>
 8005c7e:	0001      	movs	r1, r0
 8005c80:	4b60      	ldr	r3, [pc, #384]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005c82:	68db      	ldr	r3, [r3, #12]
 8005c84:	091b      	lsrs	r3, r3, #4
 8005c86:	220f      	movs	r2, #15
 8005c88:	4013      	ands	r3, r2
 8005c8a:	4a62      	ldr	r2, [pc, #392]	; (8005e14 <HAL_RCC_OscConfig+0x348>)
 8005c8c:	5cd3      	ldrb	r3, [r2, r3]
 8005c8e:	000a      	movs	r2, r1
 8005c90:	40da      	lsrs	r2, r3
 8005c92:	4b61      	ldr	r3, [pc, #388]	; (8005e18 <HAL_RCC_OscConfig+0x34c>)
 8005c94:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8005c96:	4b61      	ldr	r3, [pc, #388]	; (8005e1c <HAL_RCC_OscConfig+0x350>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	2513      	movs	r5, #19
 8005c9c:	197c      	adds	r4, r7, r5
 8005c9e:	0018      	movs	r0, r3
 8005ca0:	f7fe ff42 	bl	8004b28 <HAL_InitTick>
 8005ca4:	0003      	movs	r3, r0
 8005ca6:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8005ca8:	197b      	adds	r3, r7, r5
 8005caa:	781b      	ldrb	r3, [r3, #0]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d046      	beq.n	8005d3e <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8005cb0:	197b      	adds	r3, r7, r5
 8005cb2:	781b      	ldrb	r3, [r3, #0]
 8005cb4:	e280      	b.n	80061b8 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8005cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d027      	beq.n	8005d0c <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8005cbc:	4b51      	ldr	r3, [pc, #324]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	2209      	movs	r2, #9
 8005cc2:	4393      	bics	r3, r2
 8005cc4:	0019      	movs	r1, r3
 8005cc6:	4b4f      	ldr	r3, [pc, #316]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005cc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cca:	430a      	orrs	r2, r1
 8005ccc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cce:	f7fe ff71 	bl	8004bb4 <HAL_GetTick>
 8005cd2:	0003      	movs	r3, r0
 8005cd4:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005cd6:	e008      	b.n	8005cea <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005cd8:	f7fe ff6c 	bl	8004bb4 <HAL_GetTick>
 8005cdc:	0002      	movs	r2, r0
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	1ad3      	subs	r3, r2, r3
 8005ce2:	2b02      	cmp	r3, #2
 8005ce4:	d901      	bls.n	8005cea <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8005ce6:	2303      	movs	r3, #3
 8005ce8:	e266      	b.n	80061b8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005cea:	4b46      	ldr	r3, [pc, #280]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	2204      	movs	r2, #4
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	d0f1      	beq.n	8005cd8 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cf4:	4b43      	ldr	r3, [pc, #268]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	4a45      	ldr	r2, [pc, #276]	; (8005e10 <HAL_RCC_OscConfig+0x344>)
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	0019      	movs	r1, r3
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	691b      	ldr	r3, [r3, #16]
 8005d02:	021a      	lsls	r2, r3, #8
 8005d04:	4b3f      	ldr	r3, [pc, #252]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005d06:	430a      	orrs	r2, r1
 8005d08:	605a      	str	r2, [r3, #4]
 8005d0a:	e018      	b.n	8005d3e <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d0c:	4b3d      	ldr	r3, [pc, #244]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005d0e:	681a      	ldr	r2, [r3, #0]
 8005d10:	4b3c      	ldr	r3, [pc, #240]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005d12:	2101      	movs	r1, #1
 8005d14:	438a      	bics	r2, r1
 8005d16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d18:	f7fe ff4c 	bl	8004bb4 <HAL_GetTick>
 8005d1c:	0003      	movs	r3, r0
 8005d1e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005d20:	e008      	b.n	8005d34 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d22:	f7fe ff47 	bl	8004bb4 <HAL_GetTick>
 8005d26:	0002      	movs	r2, r0
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	1ad3      	subs	r3, r2, r3
 8005d2c:	2b02      	cmp	r3, #2
 8005d2e:	d901      	bls.n	8005d34 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8005d30:	2303      	movs	r3, #3
 8005d32:	e241      	b.n	80061b8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005d34:	4b33      	ldr	r3, [pc, #204]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	2204      	movs	r2, #4
 8005d3a:	4013      	ands	r3, r2
 8005d3c:	d1f1      	bne.n	8005d22 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	2210      	movs	r2, #16
 8005d44:	4013      	ands	r3, r2
 8005d46:	d100      	bne.n	8005d4a <HAL_RCC_OscConfig+0x27e>
 8005d48:	e0a1      	b.n	8005e8e <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005d4a:	69fb      	ldr	r3, [r7, #28]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d140      	bne.n	8005dd2 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005d50:	4b2c      	ldr	r3, [pc, #176]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005d52:	681a      	ldr	r2, [r3, #0]
 8005d54:	2380      	movs	r3, #128	; 0x80
 8005d56:	009b      	lsls	r3, r3, #2
 8005d58:	4013      	ands	r3, r2
 8005d5a:	d005      	beq.n	8005d68 <HAL_RCC_OscConfig+0x29c>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	699b      	ldr	r3, [r3, #24]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d101      	bne.n	8005d68 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8005d64:	2301      	movs	r3, #1
 8005d66:	e227      	b.n	80061b8 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005d68:	4b26      	ldr	r3, [pc, #152]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	4a2c      	ldr	r2, [pc, #176]	; (8005e20 <HAL_RCC_OscConfig+0x354>)
 8005d6e:	4013      	ands	r3, r2
 8005d70:	0019      	movs	r1, r3
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6a1a      	ldr	r2, [r3, #32]
 8005d76:	4b23      	ldr	r3, [pc, #140]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005d78:	430a      	orrs	r2, r1
 8005d7a:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005d7c:	4b21      	ldr	r3, [pc, #132]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	021b      	lsls	r3, r3, #8
 8005d82:	0a19      	lsrs	r1, r3, #8
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	69db      	ldr	r3, [r3, #28]
 8005d88:	061a      	lsls	r2, r3, #24
 8005d8a:	4b1e      	ldr	r3, [pc, #120]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005d8c:	430a      	orrs	r2, r1
 8005d8e:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6a1b      	ldr	r3, [r3, #32]
 8005d94:	0b5b      	lsrs	r3, r3, #13
 8005d96:	3301      	adds	r3, #1
 8005d98:	2280      	movs	r2, #128	; 0x80
 8005d9a:	0212      	lsls	r2, r2, #8
 8005d9c:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8005d9e:	4b19      	ldr	r3, [pc, #100]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005da0:	68db      	ldr	r3, [r3, #12]
 8005da2:	091b      	lsrs	r3, r3, #4
 8005da4:	210f      	movs	r1, #15
 8005da6:	400b      	ands	r3, r1
 8005da8:	491a      	ldr	r1, [pc, #104]	; (8005e14 <HAL_RCC_OscConfig+0x348>)
 8005daa:	5ccb      	ldrb	r3, [r1, r3]
 8005dac:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005dae:	4b1a      	ldr	r3, [pc, #104]	; (8005e18 <HAL_RCC_OscConfig+0x34c>)
 8005db0:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8005db2:	4b1a      	ldr	r3, [pc, #104]	; (8005e1c <HAL_RCC_OscConfig+0x350>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	2513      	movs	r5, #19
 8005db8:	197c      	adds	r4, r7, r5
 8005dba:	0018      	movs	r0, r3
 8005dbc:	f7fe feb4 	bl	8004b28 <HAL_InitTick>
 8005dc0:	0003      	movs	r3, r0
 8005dc2:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8005dc4:	197b      	adds	r3, r7, r5
 8005dc6:	781b      	ldrb	r3, [r3, #0]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d060      	beq.n	8005e8e <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8005dcc:	197b      	adds	r3, r7, r5
 8005dce:	781b      	ldrb	r3, [r3, #0]
 8005dd0:	e1f2      	b.n	80061b8 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	699b      	ldr	r3, [r3, #24]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d03f      	beq.n	8005e5a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005dda:	4b0a      	ldr	r3, [pc, #40]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	4b09      	ldr	r3, [pc, #36]	; (8005e04 <HAL_RCC_OscConfig+0x338>)
 8005de0:	2180      	movs	r1, #128	; 0x80
 8005de2:	0049      	lsls	r1, r1, #1
 8005de4:	430a      	orrs	r2, r1
 8005de6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005de8:	f7fe fee4 	bl	8004bb4 <HAL_GetTick>
 8005dec:	0003      	movs	r3, r0
 8005dee:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005df0:	e018      	b.n	8005e24 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005df2:	f7fe fedf 	bl	8004bb4 <HAL_GetTick>
 8005df6:	0002      	movs	r2, r0
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	1ad3      	subs	r3, r2, r3
 8005dfc:	2b02      	cmp	r3, #2
 8005dfe:	d911      	bls.n	8005e24 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8005e00:	2303      	movs	r3, #3
 8005e02:	e1d9      	b.n	80061b8 <HAL_RCC_OscConfig+0x6ec>
 8005e04:	40021000 	.word	0x40021000
 8005e08:	fffeffff 	.word	0xfffeffff
 8005e0c:	fffbffff 	.word	0xfffbffff
 8005e10:	ffffe0ff 	.word	0xffffe0ff
 8005e14:	0800fcc0 	.word	0x0800fcc0
 8005e18:	20000004 	.word	0x20000004
 8005e1c:	20000008 	.word	0x20000008
 8005e20:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005e24:	4bc9      	ldr	r3, [pc, #804]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	2380      	movs	r3, #128	; 0x80
 8005e2a:	009b      	lsls	r3, r3, #2
 8005e2c:	4013      	ands	r3, r2
 8005e2e:	d0e0      	beq.n	8005df2 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005e30:	4bc6      	ldr	r3, [pc, #792]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	4ac6      	ldr	r2, [pc, #792]	; (8006150 <HAL_RCC_OscConfig+0x684>)
 8005e36:	4013      	ands	r3, r2
 8005e38:	0019      	movs	r1, r3
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6a1a      	ldr	r2, [r3, #32]
 8005e3e:	4bc3      	ldr	r3, [pc, #780]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005e40:	430a      	orrs	r2, r1
 8005e42:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005e44:	4bc1      	ldr	r3, [pc, #772]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005e46:	685b      	ldr	r3, [r3, #4]
 8005e48:	021b      	lsls	r3, r3, #8
 8005e4a:	0a19      	lsrs	r1, r3, #8
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	69db      	ldr	r3, [r3, #28]
 8005e50:	061a      	lsls	r2, r3, #24
 8005e52:	4bbe      	ldr	r3, [pc, #760]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005e54:	430a      	orrs	r2, r1
 8005e56:	605a      	str	r2, [r3, #4]
 8005e58:	e019      	b.n	8005e8e <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005e5a:	4bbc      	ldr	r3, [pc, #752]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	4bbb      	ldr	r3, [pc, #748]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005e60:	49bc      	ldr	r1, [pc, #752]	; (8006154 <HAL_RCC_OscConfig+0x688>)
 8005e62:	400a      	ands	r2, r1
 8005e64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e66:	f7fe fea5 	bl	8004bb4 <HAL_GetTick>
 8005e6a:	0003      	movs	r3, r0
 8005e6c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8005e6e:	e008      	b.n	8005e82 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005e70:	f7fe fea0 	bl	8004bb4 <HAL_GetTick>
 8005e74:	0002      	movs	r2, r0
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	1ad3      	subs	r3, r2, r3
 8005e7a:	2b02      	cmp	r3, #2
 8005e7c:	d901      	bls.n	8005e82 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8005e7e:	2303      	movs	r3, #3
 8005e80:	e19a      	b.n	80061b8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8005e82:	4bb2      	ldr	r3, [pc, #712]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	2380      	movs	r3, #128	; 0x80
 8005e88:	009b      	lsls	r3, r3, #2
 8005e8a:	4013      	ands	r3, r2
 8005e8c:	d1f0      	bne.n	8005e70 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	2208      	movs	r2, #8
 8005e94:	4013      	ands	r3, r2
 8005e96:	d036      	beq.n	8005f06 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	695b      	ldr	r3, [r3, #20]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d019      	beq.n	8005ed4 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ea0:	4baa      	ldr	r3, [pc, #680]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005ea2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005ea4:	4ba9      	ldr	r3, [pc, #676]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005ea6:	2101      	movs	r1, #1
 8005ea8:	430a      	orrs	r2, r1
 8005eaa:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005eac:	f7fe fe82 	bl	8004bb4 <HAL_GetTick>
 8005eb0:	0003      	movs	r3, r0
 8005eb2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005eb4:	e008      	b.n	8005ec8 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005eb6:	f7fe fe7d 	bl	8004bb4 <HAL_GetTick>
 8005eba:	0002      	movs	r2, r0
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	1ad3      	subs	r3, r2, r3
 8005ec0:	2b02      	cmp	r3, #2
 8005ec2:	d901      	bls.n	8005ec8 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8005ec4:	2303      	movs	r3, #3
 8005ec6:	e177      	b.n	80061b8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005ec8:	4ba0      	ldr	r3, [pc, #640]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005eca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ecc:	2202      	movs	r2, #2
 8005ece:	4013      	ands	r3, r2
 8005ed0:	d0f1      	beq.n	8005eb6 <HAL_RCC_OscConfig+0x3ea>
 8005ed2:	e018      	b.n	8005f06 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ed4:	4b9d      	ldr	r3, [pc, #628]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005ed6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005ed8:	4b9c      	ldr	r3, [pc, #624]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005eda:	2101      	movs	r1, #1
 8005edc:	438a      	bics	r2, r1
 8005ede:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ee0:	f7fe fe68 	bl	8004bb4 <HAL_GetTick>
 8005ee4:	0003      	movs	r3, r0
 8005ee6:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005ee8:	e008      	b.n	8005efc <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005eea:	f7fe fe63 	bl	8004bb4 <HAL_GetTick>
 8005eee:	0002      	movs	r2, r0
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	1ad3      	subs	r3, r2, r3
 8005ef4:	2b02      	cmp	r3, #2
 8005ef6:	d901      	bls.n	8005efc <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8005ef8:	2303      	movs	r3, #3
 8005efa:	e15d      	b.n	80061b8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005efc:	4b93      	ldr	r3, [pc, #588]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005efe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f00:	2202      	movs	r2, #2
 8005f02:	4013      	ands	r3, r2
 8005f04:	d1f1      	bne.n	8005eea <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	2204      	movs	r2, #4
 8005f0c:	4013      	ands	r3, r2
 8005f0e:	d100      	bne.n	8005f12 <HAL_RCC_OscConfig+0x446>
 8005f10:	e0ae      	b.n	8006070 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f12:	2023      	movs	r0, #35	; 0x23
 8005f14:	183b      	adds	r3, r7, r0
 8005f16:	2200      	movs	r2, #0
 8005f18:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f1a:	4b8c      	ldr	r3, [pc, #560]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005f1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f1e:	2380      	movs	r3, #128	; 0x80
 8005f20:	055b      	lsls	r3, r3, #21
 8005f22:	4013      	ands	r3, r2
 8005f24:	d109      	bne.n	8005f3a <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f26:	4b89      	ldr	r3, [pc, #548]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005f28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f2a:	4b88      	ldr	r3, [pc, #544]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005f2c:	2180      	movs	r1, #128	; 0x80
 8005f2e:	0549      	lsls	r1, r1, #21
 8005f30:	430a      	orrs	r2, r1
 8005f32:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8005f34:	183b      	adds	r3, r7, r0
 8005f36:	2201      	movs	r2, #1
 8005f38:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f3a:	4b87      	ldr	r3, [pc, #540]	; (8006158 <HAL_RCC_OscConfig+0x68c>)
 8005f3c:	681a      	ldr	r2, [r3, #0]
 8005f3e:	2380      	movs	r3, #128	; 0x80
 8005f40:	005b      	lsls	r3, r3, #1
 8005f42:	4013      	ands	r3, r2
 8005f44:	d11a      	bne.n	8005f7c <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f46:	4b84      	ldr	r3, [pc, #528]	; (8006158 <HAL_RCC_OscConfig+0x68c>)
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	4b83      	ldr	r3, [pc, #524]	; (8006158 <HAL_RCC_OscConfig+0x68c>)
 8005f4c:	2180      	movs	r1, #128	; 0x80
 8005f4e:	0049      	lsls	r1, r1, #1
 8005f50:	430a      	orrs	r2, r1
 8005f52:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f54:	f7fe fe2e 	bl	8004bb4 <HAL_GetTick>
 8005f58:	0003      	movs	r3, r0
 8005f5a:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f5c:	e008      	b.n	8005f70 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f5e:	f7fe fe29 	bl	8004bb4 <HAL_GetTick>
 8005f62:	0002      	movs	r2, r0
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	1ad3      	subs	r3, r2, r3
 8005f68:	2b64      	cmp	r3, #100	; 0x64
 8005f6a:	d901      	bls.n	8005f70 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8005f6c:	2303      	movs	r3, #3
 8005f6e:	e123      	b.n	80061b8 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f70:	4b79      	ldr	r3, [pc, #484]	; (8006158 <HAL_RCC_OscConfig+0x68c>)
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	2380      	movs	r3, #128	; 0x80
 8005f76:	005b      	lsls	r3, r3, #1
 8005f78:	4013      	ands	r3, r2
 8005f7a:	d0f0      	beq.n	8005f5e <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	689a      	ldr	r2, [r3, #8]
 8005f80:	2380      	movs	r3, #128	; 0x80
 8005f82:	005b      	lsls	r3, r3, #1
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d107      	bne.n	8005f98 <HAL_RCC_OscConfig+0x4cc>
 8005f88:	4b70      	ldr	r3, [pc, #448]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005f8a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005f8c:	4b6f      	ldr	r3, [pc, #444]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005f8e:	2180      	movs	r1, #128	; 0x80
 8005f90:	0049      	lsls	r1, r1, #1
 8005f92:	430a      	orrs	r2, r1
 8005f94:	651a      	str	r2, [r3, #80]	; 0x50
 8005f96:	e031      	b.n	8005ffc <HAL_RCC_OscConfig+0x530>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d10c      	bne.n	8005fba <HAL_RCC_OscConfig+0x4ee>
 8005fa0:	4b6a      	ldr	r3, [pc, #424]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005fa2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005fa4:	4b69      	ldr	r3, [pc, #420]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005fa6:	496b      	ldr	r1, [pc, #428]	; (8006154 <HAL_RCC_OscConfig+0x688>)
 8005fa8:	400a      	ands	r2, r1
 8005faa:	651a      	str	r2, [r3, #80]	; 0x50
 8005fac:	4b67      	ldr	r3, [pc, #412]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005fae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005fb0:	4b66      	ldr	r3, [pc, #408]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005fb2:	496a      	ldr	r1, [pc, #424]	; (800615c <HAL_RCC_OscConfig+0x690>)
 8005fb4:	400a      	ands	r2, r1
 8005fb6:	651a      	str	r2, [r3, #80]	; 0x50
 8005fb8:	e020      	b.n	8005ffc <HAL_RCC_OscConfig+0x530>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	689a      	ldr	r2, [r3, #8]
 8005fbe:	23a0      	movs	r3, #160	; 0xa0
 8005fc0:	00db      	lsls	r3, r3, #3
 8005fc2:	429a      	cmp	r2, r3
 8005fc4:	d10e      	bne.n	8005fe4 <HAL_RCC_OscConfig+0x518>
 8005fc6:	4b61      	ldr	r3, [pc, #388]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005fc8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005fca:	4b60      	ldr	r3, [pc, #384]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005fcc:	2180      	movs	r1, #128	; 0x80
 8005fce:	00c9      	lsls	r1, r1, #3
 8005fd0:	430a      	orrs	r2, r1
 8005fd2:	651a      	str	r2, [r3, #80]	; 0x50
 8005fd4:	4b5d      	ldr	r3, [pc, #372]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005fd6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005fd8:	4b5c      	ldr	r3, [pc, #368]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005fda:	2180      	movs	r1, #128	; 0x80
 8005fdc:	0049      	lsls	r1, r1, #1
 8005fde:	430a      	orrs	r2, r1
 8005fe0:	651a      	str	r2, [r3, #80]	; 0x50
 8005fe2:	e00b      	b.n	8005ffc <HAL_RCC_OscConfig+0x530>
 8005fe4:	4b59      	ldr	r3, [pc, #356]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005fe6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005fe8:	4b58      	ldr	r3, [pc, #352]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005fea:	495a      	ldr	r1, [pc, #360]	; (8006154 <HAL_RCC_OscConfig+0x688>)
 8005fec:	400a      	ands	r2, r1
 8005fee:	651a      	str	r2, [r3, #80]	; 0x50
 8005ff0:	4b56      	ldr	r3, [pc, #344]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005ff2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005ff4:	4b55      	ldr	r3, [pc, #340]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8005ff6:	4959      	ldr	r1, [pc, #356]	; (800615c <HAL_RCC_OscConfig+0x690>)
 8005ff8:	400a      	ands	r2, r1
 8005ffa:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d015      	beq.n	8006030 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006004:	f7fe fdd6 	bl	8004bb4 <HAL_GetTick>
 8006008:	0003      	movs	r3, r0
 800600a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800600c:	e009      	b.n	8006022 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800600e:	f7fe fdd1 	bl	8004bb4 <HAL_GetTick>
 8006012:	0002      	movs	r2, r0
 8006014:	697b      	ldr	r3, [r7, #20]
 8006016:	1ad3      	subs	r3, r2, r3
 8006018:	4a51      	ldr	r2, [pc, #324]	; (8006160 <HAL_RCC_OscConfig+0x694>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d901      	bls.n	8006022 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 800601e:	2303      	movs	r3, #3
 8006020:	e0ca      	b.n	80061b8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006022:	4b4a      	ldr	r3, [pc, #296]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8006024:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006026:	2380      	movs	r3, #128	; 0x80
 8006028:	009b      	lsls	r3, r3, #2
 800602a:	4013      	ands	r3, r2
 800602c:	d0ef      	beq.n	800600e <HAL_RCC_OscConfig+0x542>
 800602e:	e014      	b.n	800605a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006030:	f7fe fdc0 	bl	8004bb4 <HAL_GetTick>
 8006034:	0003      	movs	r3, r0
 8006036:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006038:	e009      	b.n	800604e <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800603a:	f7fe fdbb 	bl	8004bb4 <HAL_GetTick>
 800603e:	0002      	movs	r2, r0
 8006040:	697b      	ldr	r3, [r7, #20]
 8006042:	1ad3      	subs	r3, r2, r3
 8006044:	4a46      	ldr	r2, [pc, #280]	; (8006160 <HAL_RCC_OscConfig+0x694>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d901      	bls.n	800604e <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 800604a:	2303      	movs	r3, #3
 800604c:	e0b4      	b.n	80061b8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800604e:	4b3f      	ldr	r3, [pc, #252]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8006050:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006052:	2380      	movs	r3, #128	; 0x80
 8006054:	009b      	lsls	r3, r3, #2
 8006056:	4013      	ands	r3, r2
 8006058:	d1ef      	bne.n	800603a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800605a:	2323      	movs	r3, #35	; 0x23
 800605c:	18fb      	adds	r3, r7, r3
 800605e:	781b      	ldrb	r3, [r3, #0]
 8006060:	2b01      	cmp	r3, #1
 8006062:	d105      	bne.n	8006070 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006064:	4b39      	ldr	r3, [pc, #228]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8006066:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006068:	4b38      	ldr	r3, [pc, #224]	; (800614c <HAL_RCC_OscConfig+0x680>)
 800606a:	493e      	ldr	r1, [pc, #248]	; (8006164 <HAL_RCC_OscConfig+0x698>)
 800606c:	400a      	ands	r2, r1
 800606e:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006074:	2b00      	cmp	r3, #0
 8006076:	d100      	bne.n	800607a <HAL_RCC_OscConfig+0x5ae>
 8006078:	e09d      	b.n	80061b6 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800607a:	69fb      	ldr	r3, [r7, #28]
 800607c:	2b0c      	cmp	r3, #12
 800607e:	d100      	bne.n	8006082 <HAL_RCC_OscConfig+0x5b6>
 8006080:	e076      	b.n	8006170 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006086:	2b02      	cmp	r3, #2
 8006088:	d145      	bne.n	8006116 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800608a:	4b30      	ldr	r3, [pc, #192]	; (800614c <HAL_RCC_OscConfig+0x680>)
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	4b2f      	ldr	r3, [pc, #188]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8006090:	4935      	ldr	r1, [pc, #212]	; (8006168 <HAL_RCC_OscConfig+0x69c>)
 8006092:	400a      	ands	r2, r1
 8006094:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006096:	f7fe fd8d 	bl	8004bb4 <HAL_GetTick>
 800609a:	0003      	movs	r3, r0
 800609c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800609e:	e008      	b.n	80060b2 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060a0:	f7fe fd88 	bl	8004bb4 <HAL_GetTick>
 80060a4:	0002      	movs	r2, r0
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	1ad3      	subs	r3, r2, r3
 80060aa:	2b02      	cmp	r3, #2
 80060ac:	d901      	bls.n	80060b2 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 80060ae:	2303      	movs	r3, #3
 80060b0:	e082      	b.n	80061b8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80060b2:	4b26      	ldr	r3, [pc, #152]	; (800614c <HAL_RCC_OscConfig+0x680>)
 80060b4:	681a      	ldr	r2, [r3, #0]
 80060b6:	2380      	movs	r3, #128	; 0x80
 80060b8:	049b      	lsls	r3, r3, #18
 80060ba:	4013      	ands	r3, r2
 80060bc:	d1f0      	bne.n	80060a0 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80060be:	4b23      	ldr	r3, [pc, #140]	; (800614c <HAL_RCC_OscConfig+0x680>)
 80060c0:	68db      	ldr	r3, [r3, #12]
 80060c2:	4a2a      	ldr	r2, [pc, #168]	; (800616c <HAL_RCC_OscConfig+0x6a0>)
 80060c4:	4013      	ands	r3, r2
 80060c6:	0019      	movs	r1, r3
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060d0:	431a      	orrs	r2, r3
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060d6:	431a      	orrs	r2, r3
 80060d8:	4b1c      	ldr	r3, [pc, #112]	; (800614c <HAL_RCC_OscConfig+0x680>)
 80060da:	430a      	orrs	r2, r1
 80060dc:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80060de:	4b1b      	ldr	r3, [pc, #108]	; (800614c <HAL_RCC_OscConfig+0x680>)
 80060e0:	681a      	ldr	r2, [r3, #0]
 80060e2:	4b1a      	ldr	r3, [pc, #104]	; (800614c <HAL_RCC_OscConfig+0x680>)
 80060e4:	2180      	movs	r1, #128	; 0x80
 80060e6:	0449      	lsls	r1, r1, #17
 80060e8:	430a      	orrs	r2, r1
 80060ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060ec:	f7fe fd62 	bl	8004bb4 <HAL_GetTick>
 80060f0:	0003      	movs	r3, r0
 80060f2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80060f4:	e008      	b.n	8006108 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060f6:	f7fe fd5d 	bl	8004bb4 <HAL_GetTick>
 80060fa:	0002      	movs	r2, r0
 80060fc:	697b      	ldr	r3, [r7, #20]
 80060fe:	1ad3      	subs	r3, r2, r3
 8006100:	2b02      	cmp	r3, #2
 8006102:	d901      	bls.n	8006108 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8006104:	2303      	movs	r3, #3
 8006106:	e057      	b.n	80061b8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8006108:	4b10      	ldr	r3, [pc, #64]	; (800614c <HAL_RCC_OscConfig+0x680>)
 800610a:	681a      	ldr	r2, [r3, #0]
 800610c:	2380      	movs	r3, #128	; 0x80
 800610e:	049b      	lsls	r3, r3, #18
 8006110:	4013      	ands	r3, r2
 8006112:	d0f0      	beq.n	80060f6 <HAL_RCC_OscConfig+0x62a>
 8006114:	e04f      	b.n	80061b6 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006116:	4b0d      	ldr	r3, [pc, #52]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8006118:	681a      	ldr	r2, [r3, #0]
 800611a:	4b0c      	ldr	r3, [pc, #48]	; (800614c <HAL_RCC_OscConfig+0x680>)
 800611c:	4912      	ldr	r1, [pc, #72]	; (8006168 <HAL_RCC_OscConfig+0x69c>)
 800611e:	400a      	ands	r2, r1
 8006120:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006122:	f7fe fd47 	bl	8004bb4 <HAL_GetTick>
 8006126:	0003      	movs	r3, r0
 8006128:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800612a:	e008      	b.n	800613e <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800612c:	f7fe fd42 	bl	8004bb4 <HAL_GetTick>
 8006130:	0002      	movs	r2, r0
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	1ad3      	subs	r3, r2, r3
 8006136:	2b02      	cmp	r3, #2
 8006138:	d901      	bls.n	800613e <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 800613a:	2303      	movs	r3, #3
 800613c:	e03c      	b.n	80061b8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800613e:	4b03      	ldr	r3, [pc, #12]	; (800614c <HAL_RCC_OscConfig+0x680>)
 8006140:	681a      	ldr	r2, [r3, #0]
 8006142:	2380      	movs	r3, #128	; 0x80
 8006144:	049b      	lsls	r3, r3, #18
 8006146:	4013      	ands	r3, r2
 8006148:	d1f0      	bne.n	800612c <HAL_RCC_OscConfig+0x660>
 800614a:	e034      	b.n	80061b6 <HAL_RCC_OscConfig+0x6ea>
 800614c:	40021000 	.word	0x40021000
 8006150:	ffff1fff 	.word	0xffff1fff
 8006154:	fffffeff 	.word	0xfffffeff
 8006158:	40007000 	.word	0x40007000
 800615c:	fffffbff 	.word	0xfffffbff
 8006160:	00001388 	.word	0x00001388
 8006164:	efffffff 	.word	0xefffffff
 8006168:	feffffff 	.word	0xfeffffff
 800616c:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006174:	2b01      	cmp	r3, #1
 8006176:	d101      	bne.n	800617c <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8006178:	2301      	movs	r3, #1
 800617a:	e01d      	b.n	80061b8 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800617c:	4b10      	ldr	r3, [pc, #64]	; (80061c0 <HAL_RCC_OscConfig+0x6f4>)
 800617e:	68db      	ldr	r3, [r3, #12]
 8006180:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006182:	69ba      	ldr	r2, [r7, #24]
 8006184:	2380      	movs	r3, #128	; 0x80
 8006186:	025b      	lsls	r3, r3, #9
 8006188:	401a      	ands	r2, r3
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800618e:	429a      	cmp	r2, r3
 8006190:	d10f      	bne.n	80061b2 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8006192:	69ba      	ldr	r2, [r7, #24]
 8006194:	23f0      	movs	r3, #240	; 0xf0
 8006196:	039b      	lsls	r3, r3, #14
 8006198:	401a      	ands	r2, r3
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800619e:	429a      	cmp	r2, r3
 80061a0:	d107      	bne.n	80061b2 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80061a2:	69ba      	ldr	r2, [r7, #24]
 80061a4:	23c0      	movs	r3, #192	; 0xc0
 80061a6:	041b      	lsls	r3, r3, #16
 80061a8:	401a      	ands	r2, r3
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80061ae:	429a      	cmp	r2, r3
 80061b0:	d001      	beq.n	80061b6 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 80061b2:	2301      	movs	r3, #1
 80061b4:	e000      	b.n	80061b8 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 80061b6:	2300      	movs	r3, #0
}
 80061b8:	0018      	movs	r0, r3
 80061ba:	46bd      	mov	sp, r7
 80061bc:	b00a      	add	sp, #40	; 0x28
 80061be:	bdb0      	pop	{r4, r5, r7, pc}
 80061c0:	40021000 	.word	0x40021000

080061c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80061c4:	b5b0      	push	{r4, r5, r7, lr}
 80061c6:	b084      	sub	sp, #16
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
 80061cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d101      	bne.n	80061d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	e128      	b.n	800642a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80061d8:	4b96      	ldr	r3, [pc, #600]	; (8006434 <HAL_RCC_ClockConfig+0x270>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2201      	movs	r2, #1
 80061de:	4013      	ands	r3, r2
 80061e0:	683a      	ldr	r2, [r7, #0]
 80061e2:	429a      	cmp	r2, r3
 80061e4:	d91e      	bls.n	8006224 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061e6:	4b93      	ldr	r3, [pc, #588]	; (8006434 <HAL_RCC_ClockConfig+0x270>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	2201      	movs	r2, #1
 80061ec:	4393      	bics	r3, r2
 80061ee:	0019      	movs	r1, r3
 80061f0:	4b90      	ldr	r3, [pc, #576]	; (8006434 <HAL_RCC_ClockConfig+0x270>)
 80061f2:	683a      	ldr	r2, [r7, #0]
 80061f4:	430a      	orrs	r2, r1
 80061f6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80061f8:	f7fe fcdc 	bl	8004bb4 <HAL_GetTick>
 80061fc:	0003      	movs	r3, r0
 80061fe:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006200:	e009      	b.n	8006216 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006202:	f7fe fcd7 	bl	8004bb4 <HAL_GetTick>
 8006206:	0002      	movs	r2, r0
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	1ad3      	subs	r3, r2, r3
 800620c:	4a8a      	ldr	r2, [pc, #552]	; (8006438 <HAL_RCC_ClockConfig+0x274>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d901      	bls.n	8006216 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8006212:	2303      	movs	r3, #3
 8006214:	e109      	b.n	800642a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006216:	4b87      	ldr	r3, [pc, #540]	; (8006434 <HAL_RCC_ClockConfig+0x270>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	2201      	movs	r2, #1
 800621c:	4013      	ands	r3, r2
 800621e:	683a      	ldr	r2, [r7, #0]
 8006220:	429a      	cmp	r2, r3
 8006222:	d1ee      	bne.n	8006202 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	2202      	movs	r2, #2
 800622a:	4013      	ands	r3, r2
 800622c:	d009      	beq.n	8006242 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800622e:	4b83      	ldr	r3, [pc, #524]	; (800643c <HAL_RCC_ClockConfig+0x278>)
 8006230:	68db      	ldr	r3, [r3, #12]
 8006232:	22f0      	movs	r2, #240	; 0xf0
 8006234:	4393      	bics	r3, r2
 8006236:	0019      	movs	r1, r3
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	689a      	ldr	r2, [r3, #8]
 800623c:	4b7f      	ldr	r3, [pc, #508]	; (800643c <HAL_RCC_ClockConfig+0x278>)
 800623e:	430a      	orrs	r2, r1
 8006240:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	2201      	movs	r2, #1
 8006248:	4013      	ands	r3, r2
 800624a:	d100      	bne.n	800624e <HAL_RCC_ClockConfig+0x8a>
 800624c:	e089      	b.n	8006362 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	685b      	ldr	r3, [r3, #4]
 8006252:	2b02      	cmp	r3, #2
 8006254:	d107      	bne.n	8006266 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006256:	4b79      	ldr	r3, [pc, #484]	; (800643c <HAL_RCC_ClockConfig+0x278>)
 8006258:	681a      	ldr	r2, [r3, #0]
 800625a:	2380      	movs	r3, #128	; 0x80
 800625c:	029b      	lsls	r3, r3, #10
 800625e:	4013      	ands	r3, r2
 8006260:	d120      	bne.n	80062a4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006262:	2301      	movs	r3, #1
 8006264:	e0e1      	b.n	800642a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	2b03      	cmp	r3, #3
 800626c:	d107      	bne.n	800627e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800626e:	4b73      	ldr	r3, [pc, #460]	; (800643c <HAL_RCC_ClockConfig+0x278>)
 8006270:	681a      	ldr	r2, [r3, #0]
 8006272:	2380      	movs	r3, #128	; 0x80
 8006274:	049b      	lsls	r3, r3, #18
 8006276:	4013      	ands	r3, r2
 8006278:	d114      	bne.n	80062a4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	e0d5      	b.n	800642a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	2b01      	cmp	r3, #1
 8006284:	d106      	bne.n	8006294 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006286:	4b6d      	ldr	r3, [pc, #436]	; (800643c <HAL_RCC_ClockConfig+0x278>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	2204      	movs	r2, #4
 800628c:	4013      	ands	r3, r2
 800628e:	d109      	bne.n	80062a4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006290:	2301      	movs	r3, #1
 8006292:	e0ca      	b.n	800642a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006294:	4b69      	ldr	r3, [pc, #420]	; (800643c <HAL_RCC_ClockConfig+0x278>)
 8006296:	681a      	ldr	r2, [r3, #0]
 8006298:	2380      	movs	r3, #128	; 0x80
 800629a:	009b      	lsls	r3, r3, #2
 800629c:	4013      	ands	r3, r2
 800629e:	d101      	bne.n	80062a4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80062a0:	2301      	movs	r3, #1
 80062a2:	e0c2      	b.n	800642a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80062a4:	4b65      	ldr	r3, [pc, #404]	; (800643c <HAL_RCC_ClockConfig+0x278>)
 80062a6:	68db      	ldr	r3, [r3, #12]
 80062a8:	2203      	movs	r2, #3
 80062aa:	4393      	bics	r3, r2
 80062ac:	0019      	movs	r1, r3
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	685a      	ldr	r2, [r3, #4]
 80062b2:	4b62      	ldr	r3, [pc, #392]	; (800643c <HAL_RCC_ClockConfig+0x278>)
 80062b4:	430a      	orrs	r2, r1
 80062b6:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80062b8:	f7fe fc7c 	bl	8004bb4 <HAL_GetTick>
 80062bc:	0003      	movs	r3, r0
 80062be:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	2b02      	cmp	r3, #2
 80062c6:	d111      	bne.n	80062ec <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80062c8:	e009      	b.n	80062de <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80062ca:	f7fe fc73 	bl	8004bb4 <HAL_GetTick>
 80062ce:	0002      	movs	r2, r0
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	1ad3      	subs	r3, r2, r3
 80062d4:	4a58      	ldr	r2, [pc, #352]	; (8006438 <HAL_RCC_ClockConfig+0x274>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d901      	bls.n	80062de <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80062da:	2303      	movs	r3, #3
 80062dc:	e0a5      	b.n	800642a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80062de:	4b57      	ldr	r3, [pc, #348]	; (800643c <HAL_RCC_ClockConfig+0x278>)
 80062e0:	68db      	ldr	r3, [r3, #12]
 80062e2:	220c      	movs	r2, #12
 80062e4:	4013      	ands	r3, r2
 80062e6:	2b08      	cmp	r3, #8
 80062e8:	d1ef      	bne.n	80062ca <HAL_RCC_ClockConfig+0x106>
 80062ea:	e03a      	b.n	8006362 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	2b03      	cmp	r3, #3
 80062f2:	d111      	bne.n	8006318 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80062f4:	e009      	b.n	800630a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80062f6:	f7fe fc5d 	bl	8004bb4 <HAL_GetTick>
 80062fa:	0002      	movs	r2, r0
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	1ad3      	subs	r3, r2, r3
 8006300:	4a4d      	ldr	r2, [pc, #308]	; (8006438 <HAL_RCC_ClockConfig+0x274>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d901      	bls.n	800630a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8006306:	2303      	movs	r3, #3
 8006308:	e08f      	b.n	800642a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800630a:	4b4c      	ldr	r3, [pc, #304]	; (800643c <HAL_RCC_ClockConfig+0x278>)
 800630c:	68db      	ldr	r3, [r3, #12]
 800630e:	220c      	movs	r2, #12
 8006310:	4013      	ands	r3, r2
 8006312:	2b0c      	cmp	r3, #12
 8006314:	d1ef      	bne.n	80062f6 <HAL_RCC_ClockConfig+0x132>
 8006316:	e024      	b.n	8006362 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	2b01      	cmp	r3, #1
 800631e:	d11b      	bne.n	8006358 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006320:	e009      	b.n	8006336 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006322:	f7fe fc47 	bl	8004bb4 <HAL_GetTick>
 8006326:	0002      	movs	r2, r0
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	1ad3      	subs	r3, r2, r3
 800632c:	4a42      	ldr	r2, [pc, #264]	; (8006438 <HAL_RCC_ClockConfig+0x274>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d901      	bls.n	8006336 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8006332:	2303      	movs	r3, #3
 8006334:	e079      	b.n	800642a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006336:	4b41      	ldr	r3, [pc, #260]	; (800643c <HAL_RCC_ClockConfig+0x278>)
 8006338:	68db      	ldr	r3, [r3, #12]
 800633a:	220c      	movs	r2, #12
 800633c:	4013      	ands	r3, r2
 800633e:	2b04      	cmp	r3, #4
 8006340:	d1ef      	bne.n	8006322 <HAL_RCC_ClockConfig+0x15e>
 8006342:	e00e      	b.n	8006362 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006344:	f7fe fc36 	bl	8004bb4 <HAL_GetTick>
 8006348:	0002      	movs	r2, r0
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	1ad3      	subs	r3, r2, r3
 800634e:	4a3a      	ldr	r2, [pc, #232]	; (8006438 <HAL_RCC_ClockConfig+0x274>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d901      	bls.n	8006358 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8006354:	2303      	movs	r3, #3
 8006356:	e068      	b.n	800642a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8006358:	4b38      	ldr	r3, [pc, #224]	; (800643c <HAL_RCC_ClockConfig+0x278>)
 800635a:	68db      	ldr	r3, [r3, #12]
 800635c:	220c      	movs	r2, #12
 800635e:	4013      	ands	r3, r2
 8006360:	d1f0      	bne.n	8006344 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006362:	4b34      	ldr	r3, [pc, #208]	; (8006434 <HAL_RCC_ClockConfig+0x270>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	2201      	movs	r2, #1
 8006368:	4013      	ands	r3, r2
 800636a:	683a      	ldr	r2, [r7, #0]
 800636c:	429a      	cmp	r2, r3
 800636e:	d21e      	bcs.n	80063ae <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006370:	4b30      	ldr	r3, [pc, #192]	; (8006434 <HAL_RCC_ClockConfig+0x270>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	2201      	movs	r2, #1
 8006376:	4393      	bics	r3, r2
 8006378:	0019      	movs	r1, r3
 800637a:	4b2e      	ldr	r3, [pc, #184]	; (8006434 <HAL_RCC_ClockConfig+0x270>)
 800637c:	683a      	ldr	r2, [r7, #0]
 800637e:	430a      	orrs	r2, r1
 8006380:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006382:	f7fe fc17 	bl	8004bb4 <HAL_GetTick>
 8006386:	0003      	movs	r3, r0
 8006388:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800638a:	e009      	b.n	80063a0 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800638c:	f7fe fc12 	bl	8004bb4 <HAL_GetTick>
 8006390:	0002      	movs	r2, r0
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	1ad3      	subs	r3, r2, r3
 8006396:	4a28      	ldr	r2, [pc, #160]	; (8006438 <HAL_RCC_ClockConfig+0x274>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d901      	bls.n	80063a0 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 800639c:	2303      	movs	r3, #3
 800639e:	e044      	b.n	800642a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80063a0:	4b24      	ldr	r3, [pc, #144]	; (8006434 <HAL_RCC_ClockConfig+0x270>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	2201      	movs	r2, #1
 80063a6:	4013      	ands	r3, r2
 80063a8:	683a      	ldr	r2, [r7, #0]
 80063aa:	429a      	cmp	r2, r3
 80063ac:	d1ee      	bne.n	800638c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	2204      	movs	r2, #4
 80063b4:	4013      	ands	r3, r2
 80063b6:	d009      	beq.n	80063cc <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80063b8:	4b20      	ldr	r3, [pc, #128]	; (800643c <HAL_RCC_ClockConfig+0x278>)
 80063ba:	68db      	ldr	r3, [r3, #12]
 80063bc:	4a20      	ldr	r2, [pc, #128]	; (8006440 <HAL_RCC_ClockConfig+0x27c>)
 80063be:	4013      	ands	r3, r2
 80063c0:	0019      	movs	r1, r3
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	68da      	ldr	r2, [r3, #12]
 80063c6:	4b1d      	ldr	r3, [pc, #116]	; (800643c <HAL_RCC_ClockConfig+0x278>)
 80063c8:	430a      	orrs	r2, r1
 80063ca:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	2208      	movs	r2, #8
 80063d2:	4013      	ands	r3, r2
 80063d4:	d00a      	beq.n	80063ec <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80063d6:	4b19      	ldr	r3, [pc, #100]	; (800643c <HAL_RCC_ClockConfig+0x278>)
 80063d8:	68db      	ldr	r3, [r3, #12]
 80063da:	4a1a      	ldr	r2, [pc, #104]	; (8006444 <HAL_RCC_ClockConfig+0x280>)
 80063dc:	4013      	ands	r3, r2
 80063de:	0019      	movs	r1, r3
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	691b      	ldr	r3, [r3, #16]
 80063e4:	00da      	lsls	r2, r3, #3
 80063e6:	4b15      	ldr	r3, [pc, #84]	; (800643c <HAL_RCC_ClockConfig+0x278>)
 80063e8:	430a      	orrs	r2, r1
 80063ea:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80063ec:	f000 f832 	bl	8006454 <HAL_RCC_GetSysClockFreq>
 80063f0:	0001      	movs	r1, r0
 80063f2:	4b12      	ldr	r3, [pc, #72]	; (800643c <HAL_RCC_ClockConfig+0x278>)
 80063f4:	68db      	ldr	r3, [r3, #12]
 80063f6:	091b      	lsrs	r3, r3, #4
 80063f8:	220f      	movs	r2, #15
 80063fa:	4013      	ands	r3, r2
 80063fc:	4a12      	ldr	r2, [pc, #72]	; (8006448 <HAL_RCC_ClockConfig+0x284>)
 80063fe:	5cd3      	ldrb	r3, [r2, r3]
 8006400:	000a      	movs	r2, r1
 8006402:	40da      	lsrs	r2, r3
 8006404:	4b11      	ldr	r3, [pc, #68]	; (800644c <HAL_RCC_ClockConfig+0x288>)
 8006406:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006408:	4b11      	ldr	r3, [pc, #68]	; (8006450 <HAL_RCC_ClockConfig+0x28c>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	250b      	movs	r5, #11
 800640e:	197c      	adds	r4, r7, r5
 8006410:	0018      	movs	r0, r3
 8006412:	f7fe fb89 	bl	8004b28 <HAL_InitTick>
 8006416:	0003      	movs	r3, r0
 8006418:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800641a:	197b      	adds	r3, r7, r5
 800641c:	781b      	ldrb	r3, [r3, #0]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d002      	beq.n	8006428 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8006422:	197b      	adds	r3, r7, r5
 8006424:	781b      	ldrb	r3, [r3, #0]
 8006426:	e000      	b.n	800642a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8006428:	2300      	movs	r3, #0
}
 800642a:	0018      	movs	r0, r3
 800642c:	46bd      	mov	sp, r7
 800642e:	b004      	add	sp, #16
 8006430:	bdb0      	pop	{r4, r5, r7, pc}
 8006432:	46c0      	nop			; (mov r8, r8)
 8006434:	40022000 	.word	0x40022000
 8006438:	00001388 	.word	0x00001388
 800643c:	40021000 	.word	0x40021000
 8006440:	fffff8ff 	.word	0xfffff8ff
 8006444:	ffffc7ff 	.word	0xffffc7ff
 8006448:	0800fcc0 	.word	0x0800fcc0
 800644c:	20000004 	.word	0x20000004
 8006450:	20000008 	.word	0x20000008

08006454 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006454:	b5b0      	push	{r4, r5, r7, lr}
 8006456:	b08e      	sub	sp, #56	; 0x38
 8006458:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800645a:	4b4c      	ldr	r3, [pc, #304]	; (800658c <HAL_RCC_GetSysClockFreq+0x138>)
 800645c:	68db      	ldr	r3, [r3, #12]
 800645e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006460:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006462:	230c      	movs	r3, #12
 8006464:	4013      	ands	r3, r2
 8006466:	2b0c      	cmp	r3, #12
 8006468:	d014      	beq.n	8006494 <HAL_RCC_GetSysClockFreq+0x40>
 800646a:	d900      	bls.n	800646e <HAL_RCC_GetSysClockFreq+0x1a>
 800646c:	e07b      	b.n	8006566 <HAL_RCC_GetSysClockFreq+0x112>
 800646e:	2b04      	cmp	r3, #4
 8006470:	d002      	beq.n	8006478 <HAL_RCC_GetSysClockFreq+0x24>
 8006472:	2b08      	cmp	r3, #8
 8006474:	d00b      	beq.n	800648e <HAL_RCC_GetSysClockFreq+0x3a>
 8006476:	e076      	b.n	8006566 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8006478:	4b44      	ldr	r3, [pc, #272]	; (800658c <HAL_RCC_GetSysClockFreq+0x138>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	2210      	movs	r2, #16
 800647e:	4013      	ands	r3, r2
 8006480:	d002      	beq.n	8006488 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8006482:	4b43      	ldr	r3, [pc, #268]	; (8006590 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006484:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8006486:	e07c      	b.n	8006582 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8006488:	4b42      	ldr	r3, [pc, #264]	; (8006594 <HAL_RCC_GetSysClockFreq+0x140>)
 800648a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800648c:	e079      	b.n	8006582 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800648e:	4b42      	ldr	r3, [pc, #264]	; (8006598 <HAL_RCC_GetSysClockFreq+0x144>)
 8006490:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006492:	e076      	b.n	8006582 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8006494:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006496:	0c9a      	lsrs	r2, r3, #18
 8006498:	230f      	movs	r3, #15
 800649a:	401a      	ands	r2, r3
 800649c:	4b3f      	ldr	r3, [pc, #252]	; (800659c <HAL_RCC_GetSysClockFreq+0x148>)
 800649e:	5c9b      	ldrb	r3, [r3, r2]
 80064a0:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80064a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064a4:	0d9a      	lsrs	r2, r3, #22
 80064a6:	2303      	movs	r3, #3
 80064a8:	4013      	ands	r3, r2
 80064aa:	3301      	adds	r3, #1
 80064ac:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80064ae:	4b37      	ldr	r3, [pc, #220]	; (800658c <HAL_RCC_GetSysClockFreq+0x138>)
 80064b0:	68da      	ldr	r2, [r3, #12]
 80064b2:	2380      	movs	r3, #128	; 0x80
 80064b4:	025b      	lsls	r3, r3, #9
 80064b6:	4013      	ands	r3, r2
 80064b8:	d01a      	beq.n	80064f0 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80064ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064bc:	61bb      	str	r3, [r7, #24]
 80064be:	2300      	movs	r3, #0
 80064c0:	61fb      	str	r3, [r7, #28]
 80064c2:	4a35      	ldr	r2, [pc, #212]	; (8006598 <HAL_RCC_GetSysClockFreq+0x144>)
 80064c4:	2300      	movs	r3, #0
 80064c6:	69b8      	ldr	r0, [r7, #24]
 80064c8:	69f9      	ldr	r1, [r7, #28]
 80064ca:	f7fa f80d 	bl	80004e8 <__aeabi_lmul>
 80064ce:	0002      	movs	r2, r0
 80064d0:	000b      	movs	r3, r1
 80064d2:	0010      	movs	r0, r2
 80064d4:	0019      	movs	r1, r3
 80064d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064d8:	613b      	str	r3, [r7, #16]
 80064da:	2300      	movs	r3, #0
 80064dc:	617b      	str	r3, [r7, #20]
 80064de:	693a      	ldr	r2, [r7, #16]
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	f7f9 ffe1 	bl	80004a8 <__aeabi_uldivmod>
 80064e6:	0002      	movs	r2, r0
 80064e8:	000b      	movs	r3, r1
 80064ea:	0013      	movs	r3, r2
 80064ec:	637b      	str	r3, [r7, #52]	; 0x34
 80064ee:	e037      	b.n	8006560 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80064f0:	4b26      	ldr	r3, [pc, #152]	; (800658c <HAL_RCC_GetSysClockFreq+0x138>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	2210      	movs	r2, #16
 80064f6:	4013      	ands	r3, r2
 80064f8:	d01a      	beq.n	8006530 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80064fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064fc:	60bb      	str	r3, [r7, #8]
 80064fe:	2300      	movs	r3, #0
 8006500:	60fb      	str	r3, [r7, #12]
 8006502:	4a23      	ldr	r2, [pc, #140]	; (8006590 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006504:	2300      	movs	r3, #0
 8006506:	68b8      	ldr	r0, [r7, #8]
 8006508:	68f9      	ldr	r1, [r7, #12]
 800650a:	f7f9 ffed 	bl	80004e8 <__aeabi_lmul>
 800650e:	0002      	movs	r2, r0
 8006510:	000b      	movs	r3, r1
 8006512:	0010      	movs	r0, r2
 8006514:	0019      	movs	r1, r3
 8006516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006518:	603b      	str	r3, [r7, #0]
 800651a:	2300      	movs	r3, #0
 800651c:	607b      	str	r3, [r7, #4]
 800651e:	683a      	ldr	r2, [r7, #0]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	f7f9 ffc1 	bl	80004a8 <__aeabi_uldivmod>
 8006526:	0002      	movs	r2, r0
 8006528:	000b      	movs	r3, r1
 800652a:	0013      	movs	r3, r2
 800652c:	637b      	str	r3, [r7, #52]	; 0x34
 800652e:	e017      	b.n	8006560 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8006530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006532:	0018      	movs	r0, r3
 8006534:	2300      	movs	r3, #0
 8006536:	0019      	movs	r1, r3
 8006538:	4a16      	ldr	r2, [pc, #88]	; (8006594 <HAL_RCC_GetSysClockFreq+0x140>)
 800653a:	2300      	movs	r3, #0
 800653c:	f7f9 ffd4 	bl	80004e8 <__aeabi_lmul>
 8006540:	0002      	movs	r2, r0
 8006542:	000b      	movs	r3, r1
 8006544:	0010      	movs	r0, r2
 8006546:	0019      	movs	r1, r3
 8006548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800654a:	001c      	movs	r4, r3
 800654c:	2300      	movs	r3, #0
 800654e:	001d      	movs	r5, r3
 8006550:	0022      	movs	r2, r4
 8006552:	002b      	movs	r3, r5
 8006554:	f7f9 ffa8 	bl	80004a8 <__aeabi_uldivmod>
 8006558:	0002      	movs	r2, r0
 800655a:	000b      	movs	r3, r1
 800655c:	0013      	movs	r3, r2
 800655e:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8006560:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006562:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006564:	e00d      	b.n	8006582 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8006566:	4b09      	ldr	r3, [pc, #36]	; (800658c <HAL_RCC_GetSysClockFreq+0x138>)
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	0b5b      	lsrs	r3, r3, #13
 800656c:	2207      	movs	r2, #7
 800656e:	4013      	ands	r3, r2
 8006570:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8006572:	6a3b      	ldr	r3, [r7, #32]
 8006574:	3301      	adds	r3, #1
 8006576:	2280      	movs	r2, #128	; 0x80
 8006578:	0212      	lsls	r2, r2, #8
 800657a:	409a      	lsls	r2, r3
 800657c:	0013      	movs	r3, r2
 800657e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006580:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8006582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8006584:	0018      	movs	r0, r3
 8006586:	46bd      	mov	sp, r7
 8006588:	b00e      	add	sp, #56	; 0x38
 800658a:	bdb0      	pop	{r4, r5, r7, pc}
 800658c:	40021000 	.word	0x40021000
 8006590:	003d0900 	.word	0x003d0900
 8006594:	00f42400 	.word	0x00f42400
 8006598:	007a1200 	.word	0x007a1200
 800659c:	0800fcd8 	.word	0x0800fcd8

080065a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80065a4:	4b02      	ldr	r3, [pc, #8]	; (80065b0 <HAL_RCC_GetHCLKFreq+0x10>)
 80065a6:	681b      	ldr	r3, [r3, #0]
}
 80065a8:	0018      	movs	r0, r3
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bd80      	pop	{r7, pc}
 80065ae:	46c0      	nop			; (mov r8, r8)
 80065b0:	20000004 	.word	0x20000004

080065b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80065b8:	f7ff fff2 	bl	80065a0 <HAL_RCC_GetHCLKFreq>
 80065bc:	0001      	movs	r1, r0
 80065be:	4b06      	ldr	r3, [pc, #24]	; (80065d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80065c0:	68db      	ldr	r3, [r3, #12]
 80065c2:	0a1b      	lsrs	r3, r3, #8
 80065c4:	2207      	movs	r2, #7
 80065c6:	4013      	ands	r3, r2
 80065c8:	4a04      	ldr	r2, [pc, #16]	; (80065dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80065ca:	5cd3      	ldrb	r3, [r2, r3]
 80065cc:	40d9      	lsrs	r1, r3
 80065ce:	000b      	movs	r3, r1
}
 80065d0:	0018      	movs	r0, r3
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}
 80065d6:	46c0      	nop			; (mov r8, r8)
 80065d8:	40021000 	.word	0x40021000
 80065dc:	0800fcd0 	.word	0x0800fcd0

080065e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80065e4:	f7ff ffdc 	bl	80065a0 <HAL_RCC_GetHCLKFreq>
 80065e8:	0001      	movs	r1, r0
 80065ea:	4b06      	ldr	r3, [pc, #24]	; (8006604 <HAL_RCC_GetPCLK2Freq+0x24>)
 80065ec:	68db      	ldr	r3, [r3, #12]
 80065ee:	0adb      	lsrs	r3, r3, #11
 80065f0:	2207      	movs	r2, #7
 80065f2:	4013      	ands	r3, r2
 80065f4:	4a04      	ldr	r2, [pc, #16]	; (8006608 <HAL_RCC_GetPCLK2Freq+0x28>)
 80065f6:	5cd3      	ldrb	r3, [r2, r3]
 80065f8:	40d9      	lsrs	r1, r3
 80065fa:	000b      	movs	r3, r1
}
 80065fc:	0018      	movs	r0, r3
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}
 8006602:	46c0      	nop			; (mov r8, r8)
 8006604:	40021000 	.word	0x40021000
 8006608:	0800fcd0 	.word	0x0800fcd0

0800660c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b086      	sub	sp, #24
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8006614:	2017      	movs	r0, #23
 8006616:	183b      	adds	r3, r7, r0
 8006618:	2200      	movs	r2, #0
 800661a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	2220      	movs	r2, #32
 8006622:	4013      	ands	r3, r2
 8006624:	d100      	bne.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8006626:	e0c7      	b.n	80067b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006628:	4b84      	ldr	r3, [pc, #528]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800662a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800662c:	2380      	movs	r3, #128	; 0x80
 800662e:	055b      	lsls	r3, r3, #21
 8006630:	4013      	ands	r3, r2
 8006632:	d109      	bne.n	8006648 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006634:	4b81      	ldr	r3, [pc, #516]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8006636:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006638:	4b80      	ldr	r3, [pc, #512]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800663a:	2180      	movs	r1, #128	; 0x80
 800663c:	0549      	lsls	r1, r1, #21
 800663e:	430a      	orrs	r2, r1
 8006640:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8006642:	183b      	adds	r3, r7, r0
 8006644:	2201      	movs	r2, #1
 8006646:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006648:	4b7d      	ldr	r3, [pc, #500]	; (8006840 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800664a:	681a      	ldr	r2, [r3, #0]
 800664c:	2380      	movs	r3, #128	; 0x80
 800664e:	005b      	lsls	r3, r3, #1
 8006650:	4013      	ands	r3, r2
 8006652:	d11a      	bne.n	800668a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006654:	4b7a      	ldr	r3, [pc, #488]	; (8006840 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8006656:	681a      	ldr	r2, [r3, #0]
 8006658:	4b79      	ldr	r3, [pc, #484]	; (8006840 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800665a:	2180      	movs	r1, #128	; 0x80
 800665c:	0049      	lsls	r1, r1, #1
 800665e:	430a      	orrs	r2, r1
 8006660:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006662:	f7fe faa7 	bl	8004bb4 <HAL_GetTick>
 8006666:	0003      	movs	r3, r0
 8006668:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800666a:	e008      	b.n	800667e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800666c:	f7fe faa2 	bl	8004bb4 <HAL_GetTick>
 8006670:	0002      	movs	r2, r0
 8006672:	693b      	ldr	r3, [r7, #16]
 8006674:	1ad3      	subs	r3, r2, r3
 8006676:	2b64      	cmp	r3, #100	; 0x64
 8006678:	d901      	bls.n	800667e <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 800667a:	2303      	movs	r3, #3
 800667c:	e0d9      	b.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800667e:	4b70      	ldr	r3, [pc, #448]	; (8006840 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8006680:	681a      	ldr	r2, [r3, #0]
 8006682:	2380      	movs	r3, #128	; 0x80
 8006684:	005b      	lsls	r3, r3, #1
 8006686:	4013      	ands	r3, r2
 8006688:	d0f0      	beq.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800668a:	4b6c      	ldr	r3, [pc, #432]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800668c:	681a      	ldr	r2, [r3, #0]
 800668e:	23c0      	movs	r3, #192	; 0xc0
 8006690:	039b      	lsls	r3, r3, #14
 8006692:	4013      	ands	r3, r2
 8006694:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	685a      	ldr	r2, [r3, #4]
 800669a:	23c0      	movs	r3, #192	; 0xc0
 800669c:	039b      	lsls	r3, r3, #14
 800669e:	4013      	ands	r3, r2
 80066a0:	68fa      	ldr	r2, [r7, #12]
 80066a2:	429a      	cmp	r2, r3
 80066a4:	d013      	beq.n	80066ce <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	685a      	ldr	r2, [r3, #4]
 80066aa:	23c0      	movs	r3, #192	; 0xc0
 80066ac:	029b      	lsls	r3, r3, #10
 80066ae:	401a      	ands	r2, r3
 80066b0:	23c0      	movs	r3, #192	; 0xc0
 80066b2:	029b      	lsls	r3, r3, #10
 80066b4:	429a      	cmp	r2, r3
 80066b6:	d10a      	bne.n	80066ce <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80066b8:	4b60      	ldr	r3, [pc, #384]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80066ba:	681a      	ldr	r2, [r3, #0]
 80066bc:	2380      	movs	r3, #128	; 0x80
 80066be:	029b      	lsls	r3, r3, #10
 80066c0:	401a      	ands	r2, r3
 80066c2:	2380      	movs	r3, #128	; 0x80
 80066c4:	029b      	lsls	r3, r3, #10
 80066c6:	429a      	cmp	r2, r3
 80066c8:	d101      	bne.n	80066ce <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80066ca:	2301      	movs	r3, #1
 80066cc:	e0b1      	b.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80066ce:	4b5b      	ldr	r3, [pc, #364]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80066d0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80066d2:	23c0      	movs	r3, #192	; 0xc0
 80066d4:	029b      	lsls	r3, r3, #10
 80066d6:	4013      	ands	r3, r2
 80066d8:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d03b      	beq.n	8006758 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	685a      	ldr	r2, [r3, #4]
 80066e4:	23c0      	movs	r3, #192	; 0xc0
 80066e6:	029b      	lsls	r3, r3, #10
 80066e8:	4013      	ands	r3, r2
 80066ea:	68fa      	ldr	r2, [r7, #12]
 80066ec:	429a      	cmp	r2, r3
 80066ee:	d033      	beq.n	8006758 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	2220      	movs	r2, #32
 80066f6:	4013      	ands	r3, r2
 80066f8:	d02e      	beq.n	8006758 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80066fa:	4b50      	ldr	r3, [pc, #320]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80066fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066fe:	4a51      	ldr	r2, [pc, #324]	; (8006844 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8006700:	4013      	ands	r3, r2
 8006702:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006704:	4b4d      	ldr	r3, [pc, #308]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8006706:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006708:	4b4c      	ldr	r3, [pc, #304]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800670a:	2180      	movs	r1, #128	; 0x80
 800670c:	0309      	lsls	r1, r1, #12
 800670e:	430a      	orrs	r2, r1
 8006710:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006712:	4b4a      	ldr	r3, [pc, #296]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8006714:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006716:	4b49      	ldr	r3, [pc, #292]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8006718:	494b      	ldr	r1, [pc, #300]	; (8006848 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800671a:	400a      	ands	r2, r1
 800671c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800671e:	4b47      	ldr	r3, [pc, #284]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8006720:	68fa      	ldr	r2, [r7, #12]
 8006722:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8006724:	68fa      	ldr	r2, [r7, #12]
 8006726:	2380      	movs	r3, #128	; 0x80
 8006728:	005b      	lsls	r3, r3, #1
 800672a:	4013      	ands	r3, r2
 800672c:	d014      	beq.n	8006758 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800672e:	f7fe fa41 	bl	8004bb4 <HAL_GetTick>
 8006732:	0003      	movs	r3, r0
 8006734:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006736:	e009      	b.n	800674c <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006738:	f7fe fa3c 	bl	8004bb4 <HAL_GetTick>
 800673c:	0002      	movs	r2, r0
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	1ad3      	subs	r3, r2, r3
 8006742:	4a42      	ldr	r2, [pc, #264]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d901      	bls.n	800674c <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8006748:	2303      	movs	r3, #3
 800674a:	e072      	b.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800674c:	4b3b      	ldr	r3, [pc, #236]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800674e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006750:	2380      	movs	r3, #128	; 0x80
 8006752:	009b      	lsls	r3, r3, #2
 8006754:	4013      	ands	r3, r2
 8006756:	d0ef      	beq.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	2220      	movs	r2, #32
 800675e:	4013      	ands	r3, r2
 8006760:	d01f      	beq.n	80067a2 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	685a      	ldr	r2, [r3, #4]
 8006766:	23c0      	movs	r3, #192	; 0xc0
 8006768:	029b      	lsls	r3, r3, #10
 800676a:	401a      	ands	r2, r3
 800676c:	23c0      	movs	r3, #192	; 0xc0
 800676e:	029b      	lsls	r3, r3, #10
 8006770:	429a      	cmp	r2, r3
 8006772:	d10c      	bne.n	800678e <HAL_RCCEx_PeriphCLKConfig+0x182>
 8006774:	4b31      	ldr	r3, [pc, #196]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a35      	ldr	r2, [pc, #212]	; (8006850 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800677a:	4013      	ands	r3, r2
 800677c:	0019      	movs	r1, r3
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	685a      	ldr	r2, [r3, #4]
 8006782:	23c0      	movs	r3, #192	; 0xc0
 8006784:	039b      	lsls	r3, r3, #14
 8006786:	401a      	ands	r2, r3
 8006788:	4b2c      	ldr	r3, [pc, #176]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800678a:	430a      	orrs	r2, r1
 800678c:	601a      	str	r2, [r3, #0]
 800678e:	4b2b      	ldr	r3, [pc, #172]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8006790:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	685a      	ldr	r2, [r3, #4]
 8006796:	23c0      	movs	r3, #192	; 0xc0
 8006798:	029b      	lsls	r3, r3, #10
 800679a:	401a      	ands	r2, r3
 800679c:	4b27      	ldr	r3, [pc, #156]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800679e:	430a      	orrs	r2, r1
 80067a0:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80067a2:	2317      	movs	r3, #23
 80067a4:	18fb      	adds	r3, r7, r3
 80067a6:	781b      	ldrb	r3, [r3, #0]
 80067a8:	2b01      	cmp	r3, #1
 80067aa:	d105      	bne.n	80067b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80067ac:	4b23      	ldr	r3, [pc, #140]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80067ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80067b0:	4b22      	ldr	r3, [pc, #136]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80067b2:	4928      	ldr	r1, [pc, #160]	; (8006854 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80067b4:	400a      	ands	r2, r1
 80067b6:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	2202      	movs	r2, #2
 80067be:	4013      	ands	r3, r2
 80067c0:	d009      	beq.n	80067d6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80067c2:	4b1e      	ldr	r3, [pc, #120]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80067c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067c6:	220c      	movs	r2, #12
 80067c8:	4393      	bics	r3, r2
 80067ca:	0019      	movs	r1, r3
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	689a      	ldr	r2, [r3, #8]
 80067d0:	4b1a      	ldr	r3, [pc, #104]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80067d2:	430a      	orrs	r2, r1
 80067d4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	2204      	movs	r2, #4
 80067dc:	4013      	ands	r3, r2
 80067de:	d009      	beq.n	80067f4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80067e0:	4b16      	ldr	r3, [pc, #88]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80067e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067e4:	4a1c      	ldr	r2, [pc, #112]	; (8006858 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80067e6:	4013      	ands	r3, r2
 80067e8:	0019      	movs	r1, r3
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	68da      	ldr	r2, [r3, #12]
 80067ee:	4b13      	ldr	r3, [pc, #76]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80067f0:	430a      	orrs	r2, r1
 80067f2:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	2208      	movs	r2, #8
 80067fa:	4013      	ands	r3, r2
 80067fc:	d009      	beq.n	8006812 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80067fe:	4b0f      	ldr	r3, [pc, #60]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8006800:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006802:	4a16      	ldr	r2, [pc, #88]	; (800685c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8006804:	4013      	ands	r3, r2
 8006806:	0019      	movs	r1, r3
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	691a      	ldr	r2, [r3, #16]
 800680c:	4b0b      	ldr	r3, [pc, #44]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800680e:	430a      	orrs	r2, r1
 8006810:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	2280      	movs	r2, #128	; 0x80
 8006818:	4013      	ands	r3, r2
 800681a:	d009      	beq.n	8006830 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800681c:	4b07      	ldr	r3, [pc, #28]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800681e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006820:	4a0f      	ldr	r2, [pc, #60]	; (8006860 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006822:	4013      	ands	r3, r2
 8006824:	0019      	movs	r1, r3
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	695a      	ldr	r2, [r3, #20]
 800682a:	4b04      	ldr	r3, [pc, #16]	; (800683c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800682c:	430a      	orrs	r2, r1
 800682e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8006830:	2300      	movs	r3, #0
}
 8006832:	0018      	movs	r0, r3
 8006834:	46bd      	mov	sp, r7
 8006836:	b006      	add	sp, #24
 8006838:	bd80      	pop	{r7, pc}
 800683a:	46c0      	nop			; (mov r8, r8)
 800683c:	40021000 	.word	0x40021000
 8006840:	40007000 	.word	0x40007000
 8006844:	fffcffff 	.word	0xfffcffff
 8006848:	fff7ffff 	.word	0xfff7ffff
 800684c:	00001388 	.word	0x00001388
 8006850:	ffcfffff 	.word	0xffcfffff
 8006854:	efffffff 	.word	0xefffffff
 8006858:	fffff3ff 	.word	0xfffff3ff
 800685c:	ffffcfff 	.word	0xffffcfff
 8006860:	fff3ffff 	.word	0xfff3ffff

08006864 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b082      	sub	sp, #8
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d101      	bne.n	8006876 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006872:	2301      	movs	r3, #1
 8006874:	e07b      	b.n	800696e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800687a:	2b00      	cmp	r3, #0
 800687c:	d109      	bne.n	8006892 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	685a      	ldr	r2, [r3, #4]
 8006882:	2382      	movs	r3, #130	; 0x82
 8006884:	005b      	lsls	r3, r3, #1
 8006886:	429a      	cmp	r2, r3
 8006888:	d009      	beq.n	800689e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2200      	movs	r2, #0
 800688e:	61da      	str	r2, [r3, #28]
 8006890:	e005      	b.n	800689e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2200      	movs	r2, #0
 8006896:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2200      	movs	r2, #0
 800689c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2200      	movs	r2, #0
 80068a2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2251      	movs	r2, #81	; 0x51
 80068a8:	5c9b      	ldrb	r3, [r3, r2]
 80068aa:	b2db      	uxtb	r3, r3
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d107      	bne.n	80068c0 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2250      	movs	r2, #80	; 0x50
 80068b4:	2100      	movs	r1, #0
 80068b6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	0018      	movs	r0, r3
 80068bc:	f7fd ff56 	bl	800476c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2251      	movs	r2, #81	; 0x51
 80068c4:	2102      	movs	r1, #2
 80068c6:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	681a      	ldr	r2, [r3, #0]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	2140      	movs	r1, #64	; 0x40
 80068d4:	438a      	bics	r2, r1
 80068d6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	685a      	ldr	r2, [r3, #4]
 80068dc:	2382      	movs	r3, #130	; 0x82
 80068de:	005b      	lsls	r3, r3, #1
 80068e0:	401a      	ands	r2, r3
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6899      	ldr	r1, [r3, #8]
 80068e6:	2384      	movs	r3, #132	; 0x84
 80068e8:	021b      	lsls	r3, r3, #8
 80068ea:	400b      	ands	r3, r1
 80068ec:	431a      	orrs	r2, r3
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	68d9      	ldr	r1, [r3, #12]
 80068f2:	2380      	movs	r3, #128	; 0x80
 80068f4:	011b      	lsls	r3, r3, #4
 80068f6:	400b      	ands	r3, r1
 80068f8:	431a      	orrs	r2, r3
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	691b      	ldr	r3, [r3, #16]
 80068fe:	2102      	movs	r1, #2
 8006900:	400b      	ands	r3, r1
 8006902:	431a      	orrs	r2, r3
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	695b      	ldr	r3, [r3, #20]
 8006908:	2101      	movs	r1, #1
 800690a:	400b      	ands	r3, r1
 800690c:	431a      	orrs	r2, r3
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6999      	ldr	r1, [r3, #24]
 8006912:	2380      	movs	r3, #128	; 0x80
 8006914:	009b      	lsls	r3, r3, #2
 8006916:	400b      	ands	r3, r1
 8006918:	431a      	orrs	r2, r3
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	69db      	ldr	r3, [r3, #28]
 800691e:	2138      	movs	r1, #56	; 0x38
 8006920:	400b      	ands	r3, r1
 8006922:	431a      	orrs	r2, r3
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	6a1b      	ldr	r3, [r3, #32]
 8006928:	2180      	movs	r1, #128	; 0x80
 800692a:	400b      	ands	r3, r1
 800692c:	431a      	orrs	r2, r3
 800692e:	0011      	movs	r1, r2
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006934:	2380      	movs	r3, #128	; 0x80
 8006936:	019b      	lsls	r3, r3, #6
 8006938:	401a      	ands	r2, r3
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	430a      	orrs	r2, r1
 8006940:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	699b      	ldr	r3, [r3, #24]
 8006946:	0c1b      	lsrs	r3, r3, #16
 8006948:	2204      	movs	r2, #4
 800694a:	4013      	ands	r3, r2
 800694c:	0019      	movs	r1, r3
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006952:	2210      	movs	r2, #16
 8006954:	401a      	ands	r2, r3
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	430a      	orrs	r2, r1
 800695c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2200      	movs	r2, #0
 8006962:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2251      	movs	r2, #81	; 0x51
 8006968:	2101      	movs	r1, #1
 800696a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800696c:	2300      	movs	r3, #0
}
 800696e:	0018      	movs	r0, r3
 8006970:	46bd      	mov	sp, r7
 8006972:	b002      	add	sp, #8
 8006974:	bd80      	pop	{r7, pc}

08006976 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006976:	b580      	push	{r7, lr}
 8006978:	b088      	sub	sp, #32
 800697a:	af00      	add	r7, sp, #0
 800697c:	60f8      	str	r0, [r7, #12]
 800697e:	60b9      	str	r1, [r7, #8]
 8006980:	603b      	str	r3, [r7, #0]
 8006982:	1dbb      	adds	r3, r7, #6
 8006984:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006986:	231f      	movs	r3, #31
 8006988:	18fb      	adds	r3, r7, r3
 800698a:	2200      	movs	r2, #0
 800698c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2250      	movs	r2, #80	; 0x50
 8006992:	5c9b      	ldrb	r3, [r3, r2]
 8006994:	2b01      	cmp	r3, #1
 8006996:	d101      	bne.n	800699c <HAL_SPI_Transmit+0x26>
 8006998:	2302      	movs	r3, #2
 800699a:	e145      	b.n	8006c28 <HAL_SPI_Transmit+0x2b2>
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	2250      	movs	r2, #80	; 0x50
 80069a0:	2101      	movs	r1, #1
 80069a2:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80069a4:	f7fe f906 	bl	8004bb4 <HAL_GetTick>
 80069a8:	0003      	movs	r3, r0
 80069aa:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80069ac:	2316      	movs	r3, #22
 80069ae:	18fb      	adds	r3, r7, r3
 80069b0:	1dba      	adds	r2, r7, #6
 80069b2:	8812      	ldrh	r2, [r2, #0]
 80069b4:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	2251      	movs	r2, #81	; 0x51
 80069ba:	5c9b      	ldrb	r3, [r3, r2]
 80069bc:	b2db      	uxtb	r3, r3
 80069be:	2b01      	cmp	r3, #1
 80069c0:	d004      	beq.n	80069cc <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80069c2:	231f      	movs	r3, #31
 80069c4:	18fb      	adds	r3, r7, r3
 80069c6:	2202      	movs	r2, #2
 80069c8:	701a      	strb	r2, [r3, #0]
    goto error;
 80069ca:	e126      	b.n	8006c1a <HAL_SPI_Transmit+0x2a4>
  }

  if ((pData == NULL) || (Size == 0U))
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d003      	beq.n	80069da <HAL_SPI_Transmit+0x64>
 80069d2:	1dbb      	adds	r3, r7, #6
 80069d4:	881b      	ldrh	r3, [r3, #0]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d104      	bne.n	80069e4 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80069da:	231f      	movs	r3, #31
 80069dc:	18fb      	adds	r3, r7, r3
 80069de:	2201      	movs	r2, #1
 80069e0:	701a      	strb	r2, [r3, #0]
    goto error;
 80069e2:	e11a      	b.n	8006c1a <HAL_SPI_Transmit+0x2a4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	2251      	movs	r2, #81	; 0x51
 80069e8:	2103      	movs	r1, #3
 80069ea:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	2200      	movs	r2, #0
 80069f0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	68ba      	ldr	r2, [r7, #8]
 80069f6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	1dba      	adds	r2, r7, #6
 80069fc:	8812      	ldrh	r2, [r2, #0]
 80069fe:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	1dba      	adds	r2, r7, #6
 8006a04:	8812      	ldrh	r2, [r2, #0]
 8006a06:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	2200      	movs	r2, #0
 8006a12:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	2200      	movs	r2, #0
 8006a18:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	2200      	movs	r2, #0
 8006a24:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	689a      	ldr	r2, [r3, #8]
 8006a2a:	2380      	movs	r3, #128	; 0x80
 8006a2c:	021b      	lsls	r3, r3, #8
 8006a2e:	429a      	cmp	r2, r3
 8006a30:	d110      	bne.n	8006a54 <HAL_SPI_Transmit+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	2140      	movs	r1, #64	; 0x40
 8006a3e:	438a      	bics	r2, r1
 8006a40:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	681a      	ldr	r2, [r3, #0]
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	2180      	movs	r1, #128	; 0x80
 8006a4e:	01c9      	lsls	r1, r1, #7
 8006a50:	430a      	orrs	r2, r1
 8006a52:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	2240      	movs	r2, #64	; 0x40
 8006a5c:	4013      	ands	r3, r2
 8006a5e:	2b40      	cmp	r3, #64	; 0x40
 8006a60:	d007      	beq.n	8006a72 <HAL_SPI_Transmit+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	681a      	ldr	r2, [r3, #0]
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	2140      	movs	r1, #64	; 0x40
 8006a6e:	430a      	orrs	r2, r1
 8006a70:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	68da      	ldr	r2, [r3, #12]
 8006a76:	2380      	movs	r3, #128	; 0x80
 8006a78:	011b      	lsls	r3, r3, #4
 8006a7a:	429a      	cmp	r2, r3
 8006a7c:	d152      	bne.n	8006b24 <HAL_SPI_Transmit+0x1ae>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d004      	beq.n	8006a90 <HAL_SPI_Transmit+0x11a>
 8006a86:	2316      	movs	r3, #22
 8006a88:	18fb      	adds	r3, r7, r3
 8006a8a:	881b      	ldrh	r3, [r3, #0]
 8006a8c:	2b01      	cmp	r3, #1
 8006a8e:	d143      	bne.n	8006b18 <HAL_SPI_Transmit+0x1a2>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a94:	881a      	ldrh	r2, [r3, #0]
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aa0:	1c9a      	adds	r2, r3, #2
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006aaa:	b29b      	uxth	r3, r3
 8006aac:	3b01      	subs	r3, #1
 8006aae:	b29a      	uxth	r2, r3
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006ab4:	e030      	b.n	8006b18 <HAL_SPI_Transmit+0x1a2>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	689b      	ldr	r3, [r3, #8]
 8006abc:	2202      	movs	r2, #2
 8006abe:	4013      	ands	r3, r2
 8006ac0:	2b02      	cmp	r3, #2
 8006ac2:	d112      	bne.n	8006aea <HAL_SPI_Transmit+0x174>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ac8:	881a      	ldrh	r2, [r3, #0]
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ad4:	1c9a      	adds	r2, r3, #2
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ade:	b29b      	uxth	r3, r3
 8006ae0:	3b01      	subs	r3, #1
 8006ae2:	b29a      	uxth	r2, r3
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	86da      	strh	r2, [r3, #54]	; 0x36
 8006ae8:	e016      	b.n	8006b18 <HAL_SPI_Transmit+0x1a2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006aea:	f7fe f863 	bl	8004bb4 <HAL_GetTick>
 8006aee:	0002      	movs	r2, r0
 8006af0:	69bb      	ldr	r3, [r7, #24]
 8006af2:	1ad3      	subs	r3, r2, r3
 8006af4:	683a      	ldr	r2, [r7, #0]
 8006af6:	429a      	cmp	r2, r3
 8006af8:	d802      	bhi.n	8006b00 <HAL_SPI_Transmit+0x18a>
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	3301      	adds	r3, #1
 8006afe:	d102      	bne.n	8006b06 <HAL_SPI_Transmit+0x190>
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d108      	bne.n	8006b18 <HAL_SPI_Transmit+0x1a2>
        {
          errorcode = HAL_TIMEOUT;
 8006b06:	231f      	movs	r3, #31
 8006b08:	18fb      	adds	r3, r7, r3
 8006b0a:	2203      	movs	r2, #3
 8006b0c:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2251      	movs	r2, #81	; 0x51
 8006b12:	2101      	movs	r1, #1
 8006b14:	5499      	strb	r1, [r3, r2]
          goto error;
 8006b16:	e080      	b.n	8006c1a <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b1c:	b29b      	uxth	r3, r3
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d1c9      	bne.n	8006ab6 <HAL_SPI_Transmit+0x140>
 8006b22:	e053      	b.n	8006bcc <HAL_SPI_Transmit+0x256>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	685b      	ldr	r3, [r3, #4]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d004      	beq.n	8006b36 <HAL_SPI_Transmit+0x1c0>
 8006b2c:	2316      	movs	r3, #22
 8006b2e:	18fb      	adds	r3, r7, r3
 8006b30:	881b      	ldrh	r3, [r3, #0]
 8006b32:	2b01      	cmp	r3, #1
 8006b34:	d145      	bne.n	8006bc2 <HAL_SPI_Transmit+0x24c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	330c      	adds	r3, #12
 8006b40:	7812      	ldrb	r2, [r2, #0]
 8006b42:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b48:	1c5a      	adds	r2, r3, #1
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b52:	b29b      	uxth	r3, r3
 8006b54:	3b01      	subs	r3, #1
 8006b56:	b29a      	uxth	r2, r3
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006b5c:	e031      	b.n	8006bc2 <HAL_SPI_Transmit+0x24c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	689b      	ldr	r3, [r3, #8]
 8006b64:	2202      	movs	r2, #2
 8006b66:	4013      	ands	r3, r2
 8006b68:	2b02      	cmp	r3, #2
 8006b6a:	d113      	bne.n	8006b94 <HAL_SPI_Transmit+0x21e>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	330c      	adds	r3, #12
 8006b76:	7812      	ldrb	r2, [r2, #0]
 8006b78:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b7e:	1c5a      	adds	r2, r3, #1
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b88:	b29b      	uxth	r3, r3
 8006b8a:	3b01      	subs	r3, #1
 8006b8c:	b29a      	uxth	r2, r3
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	86da      	strh	r2, [r3, #54]	; 0x36
 8006b92:	e016      	b.n	8006bc2 <HAL_SPI_Transmit+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b94:	f7fe f80e 	bl	8004bb4 <HAL_GetTick>
 8006b98:	0002      	movs	r2, r0
 8006b9a:	69bb      	ldr	r3, [r7, #24]
 8006b9c:	1ad3      	subs	r3, r2, r3
 8006b9e:	683a      	ldr	r2, [r7, #0]
 8006ba0:	429a      	cmp	r2, r3
 8006ba2:	d802      	bhi.n	8006baa <HAL_SPI_Transmit+0x234>
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	3301      	adds	r3, #1
 8006ba8:	d102      	bne.n	8006bb0 <HAL_SPI_Transmit+0x23a>
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d108      	bne.n	8006bc2 <HAL_SPI_Transmit+0x24c>
        {
          errorcode = HAL_TIMEOUT;
 8006bb0:	231f      	movs	r3, #31
 8006bb2:	18fb      	adds	r3, r7, r3
 8006bb4:	2203      	movs	r2, #3
 8006bb6:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	2251      	movs	r2, #81	; 0x51
 8006bbc:	2101      	movs	r1, #1
 8006bbe:	5499      	strb	r1, [r3, r2]
          goto error;
 8006bc0:	e02b      	b.n	8006c1a <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006bc6:	b29b      	uxth	r3, r3
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d1c8      	bne.n	8006b5e <HAL_SPI_Transmit+0x1e8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006bcc:	69ba      	ldr	r2, [r7, #24]
 8006bce:	6839      	ldr	r1, [r7, #0]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	0018      	movs	r0, r3
 8006bd4:	f000 fa86 	bl	80070e4 <SPI_EndRxTxTransaction>
 8006bd8:	1e03      	subs	r3, r0, #0
 8006bda:	d002      	beq.n	8006be2 <HAL_SPI_Transmit+0x26c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	2220      	movs	r2, #32
 8006be0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	689b      	ldr	r3, [r3, #8]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d10a      	bne.n	8006c00 <HAL_SPI_Transmit+0x28a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006bea:	2300      	movs	r3, #0
 8006bec:	613b      	str	r3, [r7, #16]
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	68db      	ldr	r3, [r3, #12]
 8006bf4:	613b      	str	r3, [r7, #16]
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	689b      	ldr	r3, [r3, #8]
 8006bfc:	613b      	str	r3, [r7, #16]
 8006bfe:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d004      	beq.n	8006c12 <HAL_SPI_Transmit+0x29c>
  {
    errorcode = HAL_ERROR;
 8006c08:	231f      	movs	r3, #31
 8006c0a:	18fb      	adds	r3, r7, r3
 8006c0c:	2201      	movs	r2, #1
 8006c0e:	701a      	strb	r2, [r3, #0]
 8006c10:	e003      	b.n	8006c1a <HAL_SPI_Transmit+0x2a4>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	2251      	movs	r2, #81	; 0x51
 8006c16:	2101      	movs	r1, #1
 8006c18:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	2250      	movs	r2, #80	; 0x50
 8006c1e:	2100      	movs	r1, #0
 8006c20:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8006c22:	231f      	movs	r3, #31
 8006c24:	18fb      	adds	r3, r7, r3
 8006c26:	781b      	ldrb	r3, [r3, #0]
}
 8006c28:	0018      	movs	r0, r3
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	b008      	add	sp, #32
 8006c2e:	bd80      	pop	{r7, pc}

08006c30 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b08c      	sub	sp, #48	; 0x30
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	60f8      	str	r0, [r7, #12]
 8006c38:	60b9      	str	r1, [r7, #8]
 8006c3a:	607a      	str	r2, [r7, #4]
 8006c3c:	001a      	movs	r2, r3
 8006c3e:	1cbb      	adds	r3, r7, #2
 8006c40:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006c42:	2301      	movs	r3, #1
 8006c44:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006c46:	232b      	movs	r3, #43	; 0x2b
 8006c48:	18fb      	adds	r3, r7, r3
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2250      	movs	r2, #80	; 0x50
 8006c52:	5c9b      	ldrb	r3, [r3, r2]
 8006c54:	2b01      	cmp	r3, #1
 8006c56:	d101      	bne.n	8006c5c <HAL_SPI_TransmitReceive+0x2c>
 8006c58:	2302      	movs	r3, #2
 8006c5a:	e1b0      	b.n	8006fbe <HAL_SPI_TransmitReceive+0x38e>
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	2250      	movs	r2, #80	; 0x50
 8006c60:	2101      	movs	r1, #1
 8006c62:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006c64:	f7fd ffa6 	bl	8004bb4 <HAL_GetTick>
 8006c68:	0003      	movs	r3, r0
 8006c6a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006c6c:	2023      	movs	r0, #35	; 0x23
 8006c6e:	183b      	adds	r3, r7, r0
 8006c70:	68fa      	ldr	r2, [r7, #12]
 8006c72:	2151      	movs	r1, #81	; 0x51
 8006c74:	5c52      	ldrb	r2, [r2, r1]
 8006c76:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006c7e:	231a      	movs	r3, #26
 8006c80:	18fb      	adds	r3, r7, r3
 8006c82:	1cba      	adds	r2, r7, #2
 8006c84:	8812      	ldrh	r2, [r2, #0]
 8006c86:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006c88:	183b      	adds	r3, r7, r0
 8006c8a:	781b      	ldrb	r3, [r3, #0]
 8006c8c:	2b01      	cmp	r3, #1
 8006c8e:	d011      	beq.n	8006cb4 <HAL_SPI_TransmitReceive+0x84>
 8006c90:	69fa      	ldr	r2, [r7, #28]
 8006c92:	2382      	movs	r3, #130	; 0x82
 8006c94:	005b      	lsls	r3, r3, #1
 8006c96:	429a      	cmp	r2, r3
 8006c98:	d107      	bne.n	8006caa <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	689b      	ldr	r3, [r3, #8]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d103      	bne.n	8006caa <HAL_SPI_TransmitReceive+0x7a>
 8006ca2:	183b      	adds	r3, r7, r0
 8006ca4:	781b      	ldrb	r3, [r3, #0]
 8006ca6:	2b04      	cmp	r3, #4
 8006ca8:	d004      	beq.n	8006cb4 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8006caa:	232b      	movs	r3, #43	; 0x2b
 8006cac:	18fb      	adds	r3, r7, r3
 8006cae:	2202      	movs	r2, #2
 8006cb0:	701a      	strb	r2, [r3, #0]
    goto error;
 8006cb2:	e17d      	b.n	8006fb0 <HAL_SPI_TransmitReceive+0x380>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d006      	beq.n	8006cc8 <HAL_SPI_TransmitReceive+0x98>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d003      	beq.n	8006cc8 <HAL_SPI_TransmitReceive+0x98>
 8006cc0:	1cbb      	adds	r3, r7, #2
 8006cc2:	881b      	ldrh	r3, [r3, #0]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d104      	bne.n	8006cd2 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8006cc8:	232b      	movs	r3, #43	; 0x2b
 8006cca:	18fb      	adds	r3, r7, r3
 8006ccc:	2201      	movs	r2, #1
 8006cce:	701a      	strb	r2, [r3, #0]
    goto error;
 8006cd0:	e16e      	b.n	8006fb0 <HAL_SPI_TransmitReceive+0x380>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	2251      	movs	r2, #81	; 0x51
 8006cd6:	5c9b      	ldrb	r3, [r3, r2]
 8006cd8:	b2db      	uxtb	r3, r3
 8006cda:	2b04      	cmp	r3, #4
 8006cdc:	d003      	beq.n	8006ce6 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2251      	movs	r2, #81	; 0x51
 8006ce2:	2105      	movs	r1, #5
 8006ce4:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	687a      	ldr	r2, [r7, #4]
 8006cf0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	1cba      	adds	r2, r7, #2
 8006cf6:	8812      	ldrh	r2, [r2, #0]
 8006cf8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	1cba      	adds	r2, r7, #2
 8006cfe:	8812      	ldrh	r2, [r2, #0]
 8006d00:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	68ba      	ldr	r2, [r7, #8]
 8006d06:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	1cba      	adds	r2, r7, #2
 8006d0c:	8812      	ldrh	r2, [r2, #0]
 8006d0e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	1cba      	adds	r2, r7, #2
 8006d14:	8812      	ldrh	r2, [r2, #0]
 8006d16:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	2200      	movs	r2, #0
 8006d22:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	2240      	movs	r2, #64	; 0x40
 8006d2c:	4013      	ands	r3, r2
 8006d2e:	2b40      	cmp	r3, #64	; 0x40
 8006d30:	d007      	beq.n	8006d42 <HAL_SPI_TransmitReceive+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	2140      	movs	r1, #64	; 0x40
 8006d3e:	430a      	orrs	r2, r1
 8006d40:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	68da      	ldr	r2, [r3, #12]
 8006d46:	2380      	movs	r3, #128	; 0x80
 8006d48:	011b      	lsls	r3, r3, #4
 8006d4a:	429a      	cmp	r2, r3
 8006d4c:	d000      	beq.n	8006d50 <HAL_SPI_TransmitReceive+0x120>
 8006d4e:	e07f      	b.n	8006e50 <HAL_SPI_TransmitReceive+0x220>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d005      	beq.n	8006d64 <HAL_SPI_TransmitReceive+0x134>
 8006d58:	231a      	movs	r3, #26
 8006d5a:	18fb      	adds	r3, r7, r3
 8006d5c:	881b      	ldrh	r3, [r3, #0]
 8006d5e:	2b01      	cmp	r3, #1
 8006d60:	d000      	beq.n	8006d64 <HAL_SPI_TransmitReceive+0x134>
 8006d62:	e06a      	b.n	8006e3a <HAL_SPI_TransmitReceive+0x20a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d68:	881a      	ldrh	r2, [r3, #0]
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d74:	1c9a      	adds	r2, r3, #2
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d7e:	b29b      	uxth	r3, r3
 8006d80:	3b01      	subs	r3, #1
 8006d82:	b29a      	uxth	r2, r3
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006d88:	e057      	b.n	8006e3a <HAL_SPI_TransmitReceive+0x20a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	689b      	ldr	r3, [r3, #8]
 8006d90:	2202      	movs	r2, #2
 8006d92:	4013      	ands	r3, r2
 8006d94:	2b02      	cmp	r3, #2
 8006d96:	d11b      	bne.n	8006dd0 <HAL_SPI_TransmitReceive+0x1a0>
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d9c:	b29b      	uxth	r3, r3
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d016      	beq.n	8006dd0 <HAL_SPI_TransmitReceive+0x1a0>
 8006da2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006da4:	2b01      	cmp	r3, #1
 8006da6:	d113      	bne.n	8006dd0 <HAL_SPI_TransmitReceive+0x1a0>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dac:	881a      	ldrh	r2, [r3, #0]
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006db8:	1c9a      	adds	r2, r3, #2
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006dc2:	b29b      	uxth	r3, r3
 8006dc4:	3b01      	subs	r3, #1
 8006dc6:	b29a      	uxth	r2, r3
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	4013      	ands	r3, r2
 8006dda:	2b01      	cmp	r3, #1
 8006ddc:	d119      	bne.n	8006e12 <HAL_SPI_TransmitReceive+0x1e2>
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006de2:	b29b      	uxth	r3, r3
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d014      	beq.n	8006e12 <HAL_SPI_TransmitReceive+0x1e2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	68da      	ldr	r2, [r3, #12]
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006df2:	b292      	uxth	r2, r2
 8006df4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dfa:	1c9a      	adds	r2, r3, #2
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e04:	b29b      	uxth	r3, r3
 8006e06:	3b01      	subs	r3, #1
 8006e08:	b29a      	uxth	r2, r3
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006e0e:	2301      	movs	r3, #1
 8006e10:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006e12:	f7fd fecf 	bl	8004bb4 <HAL_GetTick>
 8006e16:	0002      	movs	r2, r0
 8006e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e1a:	1ad3      	subs	r3, r2, r3
 8006e1c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006e1e:	429a      	cmp	r2, r3
 8006e20:	d80b      	bhi.n	8006e3a <HAL_SPI_TransmitReceive+0x20a>
 8006e22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e24:	3301      	adds	r3, #1
 8006e26:	d008      	beq.n	8006e3a <HAL_SPI_TransmitReceive+0x20a>
      {
        errorcode = HAL_TIMEOUT;
 8006e28:	232b      	movs	r3, #43	; 0x2b
 8006e2a:	18fb      	adds	r3, r7, r3
 8006e2c:	2203      	movs	r2, #3
 8006e2e:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2251      	movs	r2, #81	; 0x51
 8006e34:	2101      	movs	r1, #1
 8006e36:	5499      	strb	r1, [r3, r2]
        goto error;
 8006e38:	e0ba      	b.n	8006fb0 <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e3e:	b29b      	uxth	r3, r3
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d1a2      	bne.n	8006d8a <HAL_SPI_TransmitReceive+0x15a>
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e48:	b29b      	uxth	r3, r3
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d19d      	bne.n	8006d8a <HAL_SPI_TransmitReceive+0x15a>
 8006e4e:	e083      	b.n	8006f58 <HAL_SPI_TransmitReceive+0x328>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d005      	beq.n	8006e64 <HAL_SPI_TransmitReceive+0x234>
 8006e58:	231a      	movs	r3, #26
 8006e5a:	18fb      	adds	r3, r7, r3
 8006e5c:	881b      	ldrh	r3, [r3, #0]
 8006e5e:	2b01      	cmp	r3, #1
 8006e60:	d000      	beq.n	8006e64 <HAL_SPI_TransmitReceive+0x234>
 8006e62:	e06f      	b.n	8006f44 <HAL_SPI_TransmitReceive+0x314>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	330c      	adds	r3, #12
 8006e6e:	7812      	ldrb	r2, [r2, #0]
 8006e70:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e76:	1c5a      	adds	r2, r3, #1
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e80:	b29b      	uxth	r3, r3
 8006e82:	3b01      	subs	r3, #1
 8006e84:	b29a      	uxth	r2, r3
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e8a:	e05b      	b.n	8006f44 <HAL_SPI_TransmitReceive+0x314>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	689b      	ldr	r3, [r3, #8]
 8006e92:	2202      	movs	r2, #2
 8006e94:	4013      	ands	r3, r2
 8006e96:	2b02      	cmp	r3, #2
 8006e98:	d11c      	bne.n	8006ed4 <HAL_SPI_TransmitReceive+0x2a4>
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e9e:	b29b      	uxth	r3, r3
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d017      	beq.n	8006ed4 <HAL_SPI_TransmitReceive+0x2a4>
 8006ea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ea6:	2b01      	cmp	r3, #1
 8006ea8:	d114      	bne.n	8006ed4 <HAL_SPI_TransmitReceive+0x2a4>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	330c      	adds	r3, #12
 8006eb4:	7812      	ldrb	r2, [r2, #0]
 8006eb6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ebc:	1c5a      	adds	r2, r3, #1
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ec6:	b29b      	uxth	r3, r3
 8006ec8:	3b01      	subs	r3, #1
 8006eca:	b29a      	uxth	r2, r3
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	2201      	movs	r2, #1
 8006edc:	4013      	ands	r3, r2
 8006ede:	2b01      	cmp	r3, #1
 8006ee0:	d119      	bne.n	8006f16 <HAL_SPI_TransmitReceive+0x2e6>
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ee6:	b29b      	uxth	r3, r3
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d014      	beq.n	8006f16 <HAL_SPI_TransmitReceive+0x2e6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	68da      	ldr	r2, [r3, #12]
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ef6:	b2d2      	uxtb	r2, r2
 8006ef8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006efe:	1c5a      	adds	r2, r3, #1
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f08:	b29b      	uxth	r3, r3
 8006f0a:	3b01      	subs	r3, #1
 8006f0c:	b29a      	uxth	r2, r3
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006f12:	2301      	movs	r3, #1
 8006f14:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006f16:	f7fd fe4d 	bl	8004bb4 <HAL_GetTick>
 8006f1a:	0002      	movs	r2, r0
 8006f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f1e:	1ad3      	subs	r3, r2, r3
 8006f20:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006f22:	429a      	cmp	r2, r3
 8006f24:	d802      	bhi.n	8006f2c <HAL_SPI_TransmitReceive+0x2fc>
 8006f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f28:	3301      	adds	r3, #1
 8006f2a:	d102      	bne.n	8006f32 <HAL_SPI_TransmitReceive+0x302>
 8006f2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d108      	bne.n	8006f44 <HAL_SPI_TransmitReceive+0x314>
      {
        errorcode = HAL_TIMEOUT;
 8006f32:	232b      	movs	r3, #43	; 0x2b
 8006f34:	18fb      	adds	r3, r7, r3
 8006f36:	2203      	movs	r2, #3
 8006f38:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	2251      	movs	r2, #81	; 0x51
 8006f3e:	2101      	movs	r1, #1
 8006f40:	5499      	strb	r1, [r3, r2]
        goto error;
 8006f42:	e035      	b.n	8006fb0 <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f48:	b29b      	uxth	r3, r3
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d19e      	bne.n	8006e8c <HAL_SPI_TransmitReceive+0x25c>
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f52:	b29b      	uxth	r3, r3
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d199      	bne.n	8006e8c <HAL_SPI_TransmitReceive+0x25c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006f58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f5a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	0018      	movs	r0, r3
 8006f60:	f000 f8c0 	bl	80070e4 <SPI_EndRxTxTransaction>
 8006f64:	1e03      	subs	r3, r0, #0
 8006f66:	d007      	beq.n	8006f78 <HAL_SPI_TransmitReceive+0x348>
  {
    errorcode = HAL_ERROR;
 8006f68:	232b      	movs	r3, #43	; 0x2b
 8006f6a:	18fb      	adds	r3, r7, r3
 8006f6c:	2201      	movs	r2, #1
 8006f6e:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	2220      	movs	r2, #32
 8006f74:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006f76:	e01b      	b.n	8006fb0 <HAL_SPI_TransmitReceive+0x380>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	689b      	ldr	r3, [r3, #8]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d10a      	bne.n	8006f96 <HAL_SPI_TransmitReceive+0x366>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006f80:	2300      	movs	r3, #0
 8006f82:	617b      	str	r3, [r7, #20]
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	68db      	ldr	r3, [r3, #12]
 8006f8a:	617b      	str	r3, [r7, #20]
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	689b      	ldr	r3, [r3, #8]
 8006f92:	617b      	str	r3, [r7, #20]
 8006f94:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d004      	beq.n	8006fa8 <HAL_SPI_TransmitReceive+0x378>
  {
    errorcode = HAL_ERROR;
 8006f9e:	232b      	movs	r3, #43	; 0x2b
 8006fa0:	18fb      	adds	r3, r7, r3
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	701a      	strb	r2, [r3, #0]
 8006fa6:	e003      	b.n	8006fb0 <HAL_SPI_TransmitReceive+0x380>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	2251      	movs	r2, #81	; 0x51
 8006fac:	2101      	movs	r1, #1
 8006fae:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	2250      	movs	r2, #80	; 0x50
 8006fb4:	2100      	movs	r1, #0
 8006fb6:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8006fb8:	232b      	movs	r3, #43	; 0x2b
 8006fba:	18fb      	adds	r3, r7, r3
 8006fbc:	781b      	ldrb	r3, [r3, #0]
}
 8006fbe:	0018      	movs	r0, r3
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	b00c      	add	sp, #48	; 0x30
 8006fc4:	bd80      	pop	{r7, pc}
	...

08006fc8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b088      	sub	sp, #32
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	60f8      	str	r0, [r7, #12]
 8006fd0:	60b9      	str	r1, [r7, #8]
 8006fd2:	603b      	str	r3, [r7, #0]
 8006fd4:	1dfb      	adds	r3, r7, #7
 8006fd6:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006fd8:	f7fd fdec 	bl	8004bb4 <HAL_GetTick>
 8006fdc:	0002      	movs	r2, r0
 8006fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fe0:	1a9b      	subs	r3, r3, r2
 8006fe2:	683a      	ldr	r2, [r7, #0]
 8006fe4:	18d3      	adds	r3, r2, r3
 8006fe6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006fe8:	f7fd fde4 	bl	8004bb4 <HAL_GetTick>
 8006fec:	0003      	movs	r3, r0
 8006fee:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006ff0:	4b3a      	ldr	r3, [pc, #232]	; (80070dc <SPI_WaitFlagStateUntilTimeout+0x114>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	015b      	lsls	r3, r3, #5
 8006ff6:	0d1b      	lsrs	r3, r3, #20
 8006ff8:	69fa      	ldr	r2, [r7, #28]
 8006ffa:	4353      	muls	r3, r2
 8006ffc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006ffe:	e058      	b.n	80070b2 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	3301      	adds	r3, #1
 8007004:	d055      	beq.n	80070b2 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007006:	f7fd fdd5 	bl	8004bb4 <HAL_GetTick>
 800700a:	0002      	movs	r2, r0
 800700c:	69bb      	ldr	r3, [r7, #24]
 800700e:	1ad3      	subs	r3, r2, r3
 8007010:	69fa      	ldr	r2, [r7, #28]
 8007012:	429a      	cmp	r2, r3
 8007014:	d902      	bls.n	800701c <SPI_WaitFlagStateUntilTimeout+0x54>
 8007016:	69fb      	ldr	r3, [r7, #28]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d142      	bne.n	80070a2 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	685a      	ldr	r2, [r3, #4]
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	21e0      	movs	r1, #224	; 0xe0
 8007028:	438a      	bics	r2, r1
 800702a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	685a      	ldr	r2, [r3, #4]
 8007030:	2382      	movs	r3, #130	; 0x82
 8007032:	005b      	lsls	r3, r3, #1
 8007034:	429a      	cmp	r2, r3
 8007036:	d113      	bne.n	8007060 <SPI_WaitFlagStateUntilTimeout+0x98>
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	689a      	ldr	r2, [r3, #8]
 800703c:	2380      	movs	r3, #128	; 0x80
 800703e:	021b      	lsls	r3, r3, #8
 8007040:	429a      	cmp	r2, r3
 8007042:	d005      	beq.n	8007050 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	689a      	ldr	r2, [r3, #8]
 8007048:	2380      	movs	r3, #128	; 0x80
 800704a:	00db      	lsls	r3, r3, #3
 800704c:	429a      	cmp	r2, r3
 800704e:	d107      	bne.n	8007060 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	681a      	ldr	r2, [r3, #0]
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	2140      	movs	r1, #64	; 0x40
 800705c:	438a      	bics	r2, r1
 800705e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007064:	2380      	movs	r3, #128	; 0x80
 8007066:	019b      	lsls	r3, r3, #6
 8007068:	429a      	cmp	r2, r3
 800706a:	d110      	bne.n	800708e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	681a      	ldr	r2, [r3, #0]
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	491a      	ldr	r1, [pc, #104]	; (80070e0 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8007078:	400a      	ands	r2, r1
 800707a:	601a      	str	r2, [r3, #0]
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	681a      	ldr	r2, [r3, #0]
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	2180      	movs	r1, #128	; 0x80
 8007088:	0189      	lsls	r1, r1, #6
 800708a:	430a      	orrs	r2, r1
 800708c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	2251      	movs	r2, #81	; 0x51
 8007092:	2101      	movs	r1, #1
 8007094:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2250      	movs	r2, #80	; 0x50
 800709a:	2100      	movs	r1, #0
 800709c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800709e:	2303      	movs	r3, #3
 80070a0:	e017      	b.n	80070d2 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80070a2:	697b      	ldr	r3, [r7, #20]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d101      	bne.n	80070ac <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80070a8:	2300      	movs	r3, #0
 80070aa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	3b01      	subs	r3, #1
 80070b0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	689b      	ldr	r3, [r3, #8]
 80070b8:	68ba      	ldr	r2, [r7, #8]
 80070ba:	4013      	ands	r3, r2
 80070bc:	68ba      	ldr	r2, [r7, #8]
 80070be:	1ad3      	subs	r3, r2, r3
 80070c0:	425a      	negs	r2, r3
 80070c2:	4153      	adcs	r3, r2
 80070c4:	b2db      	uxtb	r3, r3
 80070c6:	001a      	movs	r2, r3
 80070c8:	1dfb      	adds	r3, r7, #7
 80070ca:	781b      	ldrb	r3, [r3, #0]
 80070cc:	429a      	cmp	r2, r3
 80070ce:	d197      	bne.n	8007000 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80070d0:	2300      	movs	r3, #0
}
 80070d2:	0018      	movs	r0, r3
 80070d4:	46bd      	mov	sp, r7
 80070d6:	b008      	add	sp, #32
 80070d8:	bd80      	pop	{r7, pc}
 80070da:	46c0      	nop			; (mov r8, r8)
 80070dc:	20000004 	.word	0x20000004
 80070e0:	ffffdfff 	.word	0xffffdfff

080070e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b088      	sub	sp, #32
 80070e8:	af02      	add	r7, sp, #8
 80070ea:	60f8      	str	r0, [r7, #12]
 80070ec:	60b9      	str	r1, [r7, #8]
 80070ee:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80070f0:	4b1d      	ldr	r3, [pc, #116]	; (8007168 <SPI_EndRxTxTransaction+0x84>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	491d      	ldr	r1, [pc, #116]	; (800716c <SPI_EndRxTxTransaction+0x88>)
 80070f6:	0018      	movs	r0, r3
 80070f8:	f7f9 f822 	bl	8000140 <__udivsi3>
 80070fc:	0003      	movs	r3, r0
 80070fe:	001a      	movs	r2, r3
 8007100:	0013      	movs	r3, r2
 8007102:	015b      	lsls	r3, r3, #5
 8007104:	1a9b      	subs	r3, r3, r2
 8007106:	009b      	lsls	r3, r3, #2
 8007108:	189b      	adds	r3, r3, r2
 800710a:	00db      	lsls	r3, r3, #3
 800710c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	685a      	ldr	r2, [r3, #4]
 8007112:	2382      	movs	r3, #130	; 0x82
 8007114:	005b      	lsls	r3, r3, #1
 8007116:	429a      	cmp	r2, r3
 8007118:	d112      	bne.n	8007140 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800711a:	68ba      	ldr	r2, [r7, #8]
 800711c:	68f8      	ldr	r0, [r7, #12]
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	9300      	str	r3, [sp, #0]
 8007122:	0013      	movs	r3, r2
 8007124:	2200      	movs	r2, #0
 8007126:	2180      	movs	r1, #128	; 0x80
 8007128:	f7ff ff4e 	bl	8006fc8 <SPI_WaitFlagStateUntilTimeout>
 800712c:	1e03      	subs	r3, r0, #0
 800712e:	d016      	beq.n	800715e <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007134:	2220      	movs	r2, #32
 8007136:	431a      	orrs	r2, r3
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800713c:	2303      	movs	r3, #3
 800713e:	e00f      	b.n	8007160 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007140:	697b      	ldr	r3, [r7, #20]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d00a      	beq.n	800715c <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	3b01      	subs	r3, #1
 800714a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	689b      	ldr	r3, [r3, #8]
 8007152:	2280      	movs	r2, #128	; 0x80
 8007154:	4013      	ands	r3, r2
 8007156:	2b80      	cmp	r3, #128	; 0x80
 8007158:	d0f2      	beq.n	8007140 <SPI_EndRxTxTransaction+0x5c>
 800715a:	e000      	b.n	800715e <SPI_EndRxTxTransaction+0x7a>
        break;
 800715c:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 800715e:	2300      	movs	r3, #0
}
 8007160:	0018      	movs	r0, r3
 8007162:	46bd      	mov	sp, r7
 8007164:	b006      	add	sp, #24
 8007166:	bd80      	pop	{r7, pc}
 8007168:	20000004 	.word	0x20000004
 800716c:	016e3600 	.word	0x016e3600

08007170 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b082      	sub	sp, #8
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d101      	bne.n	8007182 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800717e:	2301      	movs	r3, #1
 8007180:	e044      	b.n	800720c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007186:	2b00      	cmp	r3, #0
 8007188:	d107      	bne.n	800719a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2278      	movs	r2, #120	; 0x78
 800718e:	2100      	movs	r1, #0
 8007190:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	0018      	movs	r0, r3
 8007196:	f7fd fb2d 	bl	80047f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2224      	movs	r2, #36	; 0x24
 800719e:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	681a      	ldr	r2, [r3, #0]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	2101      	movs	r1, #1
 80071ac:	438a      	bics	r2, r1
 80071ae:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	0018      	movs	r0, r3
 80071b4:	f000 f8d0 	bl	8007358 <UART_SetConfig>
 80071b8:	0003      	movs	r3, r0
 80071ba:	2b01      	cmp	r3, #1
 80071bc:	d101      	bne.n	80071c2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80071be:	2301      	movs	r3, #1
 80071c0:	e024      	b.n	800720c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d003      	beq.n	80071d2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	0018      	movs	r0, r3
 80071ce:	f000 fb0d 	bl	80077ec <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	685a      	ldr	r2, [r3, #4]
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	490d      	ldr	r1, [pc, #52]	; (8007214 <HAL_UART_Init+0xa4>)
 80071de:	400a      	ands	r2, r1
 80071e0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	689a      	ldr	r2, [r3, #8]
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	212a      	movs	r1, #42	; 0x2a
 80071ee:	438a      	bics	r2, r1
 80071f0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	681a      	ldr	r2, [r3, #0]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	2101      	movs	r1, #1
 80071fe:	430a      	orrs	r2, r1
 8007200:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	0018      	movs	r0, r3
 8007206:	f000 fba5 	bl	8007954 <UART_CheckIdleState>
 800720a:	0003      	movs	r3, r0
}
 800720c:	0018      	movs	r0, r3
 800720e:	46bd      	mov	sp, r7
 8007210:	b002      	add	sp, #8
 8007212:	bd80      	pop	{r7, pc}
 8007214:	ffffb7ff 	.word	0xffffb7ff

08007218 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b08a      	sub	sp, #40	; 0x28
 800721c:	af02      	add	r7, sp, #8
 800721e:	60f8      	str	r0, [r7, #12]
 8007220:	60b9      	str	r1, [r7, #8]
 8007222:	603b      	str	r3, [r7, #0]
 8007224:	1dbb      	adds	r3, r7, #6
 8007226:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800722c:	2b20      	cmp	r3, #32
 800722e:	d000      	beq.n	8007232 <HAL_UART_Transmit+0x1a>
 8007230:	e08c      	b.n	800734c <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d003      	beq.n	8007240 <HAL_UART_Transmit+0x28>
 8007238:	1dbb      	adds	r3, r7, #6
 800723a:	881b      	ldrh	r3, [r3, #0]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d101      	bne.n	8007244 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007240:	2301      	movs	r3, #1
 8007242:	e084      	b.n	800734e <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	689a      	ldr	r2, [r3, #8]
 8007248:	2380      	movs	r3, #128	; 0x80
 800724a:	015b      	lsls	r3, r3, #5
 800724c:	429a      	cmp	r2, r3
 800724e:	d109      	bne.n	8007264 <HAL_UART_Transmit+0x4c>
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	691b      	ldr	r3, [r3, #16]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d105      	bne.n	8007264 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	2201      	movs	r2, #1
 800725c:	4013      	ands	r3, r2
 800725e:	d001      	beq.n	8007264 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8007260:	2301      	movs	r3, #1
 8007262:	e074      	b.n	800734e <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	2284      	movs	r2, #132	; 0x84
 8007268:	2100      	movs	r1, #0
 800726a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	2221      	movs	r2, #33	; 0x21
 8007270:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007272:	f7fd fc9f 	bl	8004bb4 <HAL_GetTick>
 8007276:	0003      	movs	r3, r0
 8007278:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	1dba      	adds	r2, r7, #6
 800727e:	2150      	movs	r1, #80	; 0x50
 8007280:	8812      	ldrh	r2, [r2, #0]
 8007282:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	1dba      	adds	r2, r7, #6
 8007288:	2152      	movs	r1, #82	; 0x52
 800728a:	8812      	ldrh	r2, [r2, #0]
 800728c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	689a      	ldr	r2, [r3, #8]
 8007292:	2380      	movs	r3, #128	; 0x80
 8007294:	015b      	lsls	r3, r3, #5
 8007296:	429a      	cmp	r2, r3
 8007298:	d108      	bne.n	80072ac <HAL_UART_Transmit+0x94>
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	691b      	ldr	r3, [r3, #16]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d104      	bne.n	80072ac <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80072a2:	2300      	movs	r3, #0
 80072a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	61bb      	str	r3, [r7, #24]
 80072aa:	e003      	b.n	80072b4 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80072b0:	2300      	movs	r3, #0
 80072b2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80072b4:	e02f      	b.n	8007316 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80072b6:	697a      	ldr	r2, [r7, #20]
 80072b8:	68f8      	ldr	r0, [r7, #12]
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	9300      	str	r3, [sp, #0]
 80072be:	0013      	movs	r3, r2
 80072c0:	2200      	movs	r2, #0
 80072c2:	2180      	movs	r1, #128	; 0x80
 80072c4:	f000 fbee 	bl	8007aa4 <UART_WaitOnFlagUntilTimeout>
 80072c8:	1e03      	subs	r3, r0, #0
 80072ca:	d004      	beq.n	80072d6 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2220      	movs	r2, #32
 80072d0:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80072d2:	2303      	movs	r3, #3
 80072d4:	e03b      	b.n	800734e <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80072d6:	69fb      	ldr	r3, [r7, #28]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d10b      	bne.n	80072f4 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80072dc:	69bb      	ldr	r3, [r7, #24]
 80072de:	881b      	ldrh	r3, [r3, #0]
 80072e0:	001a      	movs	r2, r3
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	05d2      	lsls	r2, r2, #23
 80072e8:	0dd2      	lsrs	r2, r2, #23
 80072ea:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80072ec:	69bb      	ldr	r3, [r7, #24]
 80072ee:	3302      	adds	r3, #2
 80072f0:	61bb      	str	r3, [r7, #24]
 80072f2:	e007      	b.n	8007304 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80072f4:	69fb      	ldr	r3, [r7, #28]
 80072f6:	781a      	ldrb	r2, [r3, #0]
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80072fe:	69fb      	ldr	r3, [r7, #28]
 8007300:	3301      	adds	r3, #1
 8007302:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	2252      	movs	r2, #82	; 0x52
 8007308:	5a9b      	ldrh	r3, [r3, r2]
 800730a:	b29b      	uxth	r3, r3
 800730c:	3b01      	subs	r3, #1
 800730e:	b299      	uxth	r1, r3
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	2252      	movs	r2, #82	; 0x52
 8007314:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	2252      	movs	r2, #82	; 0x52
 800731a:	5a9b      	ldrh	r3, [r3, r2]
 800731c:	b29b      	uxth	r3, r3
 800731e:	2b00      	cmp	r3, #0
 8007320:	d1c9      	bne.n	80072b6 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007322:	697a      	ldr	r2, [r7, #20]
 8007324:	68f8      	ldr	r0, [r7, #12]
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	9300      	str	r3, [sp, #0]
 800732a:	0013      	movs	r3, r2
 800732c:	2200      	movs	r2, #0
 800732e:	2140      	movs	r1, #64	; 0x40
 8007330:	f000 fbb8 	bl	8007aa4 <UART_WaitOnFlagUntilTimeout>
 8007334:	1e03      	subs	r3, r0, #0
 8007336:	d004      	beq.n	8007342 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	2220      	movs	r2, #32
 800733c:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800733e:	2303      	movs	r3, #3
 8007340:	e005      	b.n	800734e <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	2220      	movs	r2, #32
 8007346:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8007348:	2300      	movs	r3, #0
 800734a:	e000      	b.n	800734e <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 800734c:	2302      	movs	r3, #2
  }
}
 800734e:	0018      	movs	r0, r3
 8007350:	46bd      	mov	sp, r7
 8007352:	b008      	add	sp, #32
 8007354:	bd80      	pop	{r7, pc}
	...

08007358 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007358:	b5b0      	push	{r4, r5, r7, lr}
 800735a:	b08e      	sub	sp, #56	; 0x38
 800735c:	af00      	add	r7, sp, #0
 800735e:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007360:	231a      	movs	r3, #26
 8007362:	2218      	movs	r2, #24
 8007364:	189b      	adds	r3, r3, r2
 8007366:	19db      	adds	r3, r3, r7
 8007368:	2200      	movs	r2, #0
 800736a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800736c:	69fb      	ldr	r3, [r7, #28]
 800736e:	689a      	ldr	r2, [r3, #8]
 8007370:	69fb      	ldr	r3, [r7, #28]
 8007372:	691b      	ldr	r3, [r3, #16]
 8007374:	431a      	orrs	r2, r3
 8007376:	69fb      	ldr	r3, [r7, #28]
 8007378:	695b      	ldr	r3, [r3, #20]
 800737a:	431a      	orrs	r2, r3
 800737c:	69fb      	ldr	r3, [r7, #28]
 800737e:	69db      	ldr	r3, [r3, #28]
 8007380:	4313      	orrs	r3, r2
 8007382:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007384:	69fb      	ldr	r3, [r7, #28]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4ab4      	ldr	r2, [pc, #720]	; (800765c <UART_SetConfig+0x304>)
 800738c:	4013      	ands	r3, r2
 800738e:	0019      	movs	r1, r3
 8007390:	69fb      	ldr	r3, [r7, #28]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007396:	430a      	orrs	r2, r1
 8007398:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800739a:	69fb      	ldr	r3, [r7, #28]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	685b      	ldr	r3, [r3, #4]
 80073a0:	4aaf      	ldr	r2, [pc, #700]	; (8007660 <UART_SetConfig+0x308>)
 80073a2:	4013      	ands	r3, r2
 80073a4:	0019      	movs	r1, r3
 80073a6:	69fb      	ldr	r3, [r7, #28]
 80073a8:	68da      	ldr	r2, [r3, #12]
 80073aa:	69fb      	ldr	r3, [r7, #28]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	430a      	orrs	r2, r1
 80073b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80073b2:	69fb      	ldr	r3, [r7, #28]
 80073b4:	699b      	ldr	r3, [r3, #24]
 80073b6:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80073b8:	69fb      	ldr	r3, [r7, #28]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4aa9      	ldr	r2, [pc, #676]	; (8007664 <UART_SetConfig+0x30c>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d004      	beq.n	80073cc <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80073c2:	69fb      	ldr	r3, [r7, #28]
 80073c4:	6a1b      	ldr	r3, [r3, #32]
 80073c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80073c8:	4313      	orrs	r3, r2
 80073ca:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80073cc:	69fb      	ldr	r3, [r7, #28]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	689b      	ldr	r3, [r3, #8]
 80073d2:	4aa5      	ldr	r2, [pc, #660]	; (8007668 <UART_SetConfig+0x310>)
 80073d4:	4013      	ands	r3, r2
 80073d6:	0019      	movs	r1, r3
 80073d8:	69fb      	ldr	r3, [r7, #28]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80073de:	430a      	orrs	r2, r1
 80073e0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80073e2:	69fb      	ldr	r3, [r7, #28]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4aa1      	ldr	r2, [pc, #644]	; (800766c <UART_SetConfig+0x314>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d131      	bne.n	8007450 <UART_SetConfig+0xf8>
 80073ec:	4ba0      	ldr	r3, [pc, #640]	; (8007670 <UART_SetConfig+0x318>)
 80073ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80073f0:	220c      	movs	r2, #12
 80073f2:	4013      	ands	r3, r2
 80073f4:	2b0c      	cmp	r3, #12
 80073f6:	d01d      	beq.n	8007434 <UART_SetConfig+0xdc>
 80073f8:	d823      	bhi.n	8007442 <UART_SetConfig+0xea>
 80073fa:	2b08      	cmp	r3, #8
 80073fc:	d00c      	beq.n	8007418 <UART_SetConfig+0xc0>
 80073fe:	d820      	bhi.n	8007442 <UART_SetConfig+0xea>
 8007400:	2b00      	cmp	r3, #0
 8007402:	d002      	beq.n	800740a <UART_SetConfig+0xb2>
 8007404:	2b04      	cmp	r3, #4
 8007406:	d00e      	beq.n	8007426 <UART_SetConfig+0xce>
 8007408:	e01b      	b.n	8007442 <UART_SetConfig+0xea>
 800740a:	231b      	movs	r3, #27
 800740c:	2218      	movs	r2, #24
 800740e:	189b      	adds	r3, r3, r2
 8007410:	19db      	adds	r3, r3, r7
 8007412:	2200      	movs	r2, #0
 8007414:	701a      	strb	r2, [r3, #0]
 8007416:	e065      	b.n	80074e4 <UART_SetConfig+0x18c>
 8007418:	231b      	movs	r3, #27
 800741a:	2218      	movs	r2, #24
 800741c:	189b      	adds	r3, r3, r2
 800741e:	19db      	adds	r3, r3, r7
 8007420:	2202      	movs	r2, #2
 8007422:	701a      	strb	r2, [r3, #0]
 8007424:	e05e      	b.n	80074e4 <UART_SetConfig+0x18c>
 8007426:	231b      	movs	r3, #27
 8007428:	2218      	movs	r2, #24
 800742a:	189b      	adds	r3, r3, r2
 800742c:	19db      	adds	r3, r3, r7
 800742e:	2204      	movs	r2, #4
 8007430:	701a      	strb	r2, [r3, #0]
 8007432:	e057      	b.n	80074e4 <UART_SetConfig+0x18c>
 8007434:	231b      	movs	r3, #27
 8007436:	2218      	movs	r2, #24
 8007438:	189b      	adds	r3, r3, r2
 800743a:	19db      	adds	r3, r3, r7
 800743c:	2208      	movs	r2, #8
 800743e:	701a      	strb	r2, [r3, #0]
 8007440:	e050      	b.n	80074e4 <UART_SetConfig+0x18c>
 8007442:	231b      	movs	r3, #27
 8007444:	2218      	movs	r2, #24
 8007446:	189b      	adds	r3, r3, r2
 8007448:	19db      	adds	r3, r3, r7
 800744a:	2210      	movs	r2, #16
 800744c:	701a      	strb	r2, [r3, #0]
 800744e:	e049      	b.n	80074e4 <UART_SetConfig+0x18c>
 8007450:	69fb      	ldr	r3, [r7, #28]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a83      	ldr	r2, [pc, #524]	; (8007664 <UART_SetConfig+0x30c>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d13e      	bne.n	80074d8 <UART_SetConfig+0x180>
 800745a:	4b85      	ldr	r3, [pc, #532]	; (8007670 <UART_SetConfig+0x318>)
 800745c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800745e:	23c0      	movs	r3, #192	; 0xc0
 8007460:	011b      	lsls	r3, r3, #4
 8007462:	4013      	ands	r3, r2
 8007464:	22c0      	movs	r2, #192	; 0xc0
 8007466:	0112      	lsls	r2, r2, #4
 8007468:	4293      	cmp	r3, r2
 800746a:	d027      	beq.n	80074bc <UART_SetConfig+0x164>
 800746c:	22c0      	movs	r2, #192	; 0xc0
 800746e:	0112      	lsls	r2, r2, #4
 8007470:	4293      	cmp	r3, r2
 8007472:	d82a      	bhi.n	80074ca <UART_SetConfig+0x172>
 8007474:	2280      	movs	r2, #128	; 0x80
 8007476:	0112      	lsls	r2, r2, #4
 8007478:	4293      	cmp	r3, r2
 800747a:	d011      	beq.n	80074a0 <UART_SetConfig+0x148>
 800747c:	2280      	movs	r2, #128	; 0x80
 800747e:	0112      	lsls	r2, r2, #4
 8007480:	4293      	cmp	r3, r2
 8007482:	d822      	bhi.n	80074ca <UART_SetConfig+0x172>
 8007484:	2b00      	cmp	r3, #0
 8007486:	d004      	beq.n	8007492 <UART_SetConfig+0x13a>
 8007488:	2280      	movs	r2, #128	; 0x80
 800748a:	00d2      	lsls	r2, r2, #3
 800748c:	4293      	cmp	r3, r2
 800748e:	d00e      	beq.n	80074ae <UART_SetConfig+0x156>
 8007490:	e01b      	b.n	80074ca <UART_SetConfig+0x172>
 8007492:	231b      	movs	r3, #27
 8007494:	2218      	movs	r2, #24
 8007496:	189b      	adds	r3, r3, r2
 8007498:	19db      	adds	r3, r3, r7
 800749a:	2200      	movs	r2, #0
 800749c:	701a      	strb	r2, [r3, #0]
 800749e:	e021      	b.n	80074e4 <UART_SetConfig+0x18c>
 80074a0:	231b      	movs	r3, #27
 80074a2:	2218      	movs	r2, #24
 80074a4:	189b      	adds	r3, r3, r2
 80074a6:	19db      	adds	r3, r3, r7
 80074a8:	2202      	movs	r2, #2
 80074aa:	701a      	strb	r2, [r3, #0]
 80074ac:	e01a      	b.n	80074e4 <UART_SetConfig+0x18c>
 80074ae:	231b      	movs	r3, #27
 80074b0:	2218      	movs	r2, #24
 80074b2:	189b      	adds	r3, r3, r2
 80074b4:	19db      	adds	r3, r3, r7
 80074b6:	2204      	movs	r2, #4
 80074b8:	701a      	strb	r2, [r3, #0]
 80074ba:	e013      	b.n	80074e4 <UART_SetConfig+0x18c>
 80074bc:	231b      	movs	r3, #27
 80074be:	2218      	movs	r2, #24
 80074c0:	189b      	adds	r3, r3, r2
 80074c2:	19db      	adds	r3, r3, r7
 80074c4:	2208      	movs	r2, #8
 80074c6:	701a      	strb	r2, [r3, #0]
 80074c8:	e00c      	b.n	80074e4 <UART_SetConfig+0x18c>
 80074ca:	231b      	movs	r3, #27
 80074cc:	2218      	movs	r2, #24
 80074ce:	189b      	adds	r3, r3, r2
 80074d0:	19db      	adds	r3, r3, r7
 80074d2:	2210      	movs	r2, #16
 80074d4:	701a      	strb	r2, [r3, #0]
 80074d6:	e005      	b.n	80074e4 <UART_SetConfig+0x18c>
 80074d8:	231b      	movs	r3, #27
 80074da:	2218      	movs	r2, #24
 80074dc:	189b      	adds	r3, r3, r2
 80074de:	19db      	adds	r3, r3, r7
 80074e0:	2210      	movs	r2, #16
 80074e2:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80074e4:	69fb      	ldr	r3, [r7, #28]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a5e      	ldr	r2, [pc, #376]	; (8007664 <UART_SetConfig+0x30c>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d000      	beq.n	80074f0 <UART_SetConfig+0x198>
 80074ee:	e084      	b.n	80075fa <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80074f0:	231b      	movs	r3, #27
 80074f2:	2218      	movs	r2, #24
 80074f4:	189b      	adds	r3, r3, r2
 80074f6:	19db      	adds	r3, r3, r7
 80074f8:	781b      	ldrb	r3, [r3, #0]
 80074fa:	2b08      	cmp	r3, #8
 80074fc:	d01d      	beq.n	800753a <UART_SetConfig+0x1e2>
 80074fe:	dc20      	bgt.n	8007542 <UART_SetConfig+0x1ea>
 8007500:	2b04      	cmp	r3, #4
 8007502:	d015      	beq.n	8007530 <UART_SetConfig+0x1d8>
 8007504:	dc1d      	bgt.n	8007542 <UART_SetConfig+0x1ea>
 8007506:	2b00      	cmp	r3, #0
 8007508:	d002      	beq.n	8007510 <UART_SetConfig+0x1b8>
 800750a:	2b02      	cmp	r3, #2
 800750c:	d005      	beq.n	800751a <UART_SetConfig+0x1c2>
 800750e:	e018      	b.n	8007542 <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007510:	f7ff f850 	bl	80065b4 <HAL_RCC_GetPCLK1Freq>
 8007514:	0003      	movs	r3, r0
 8007516:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007518:	e01c      	b.n	8007554 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800751a:	4b55      	ldr	r3, [pc, #340]	; (8007670 <UART_SetConfig+0x318>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	2210      	movs	r2, #16
 8007520:	4013      	ands	r3, r2
 8007522:	d002      	beq.n	800752a <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8007524:	4b53      	ldr	r3, [pc, #332]	; (8007674 <UART_SetConfig+0x31c>)
 8007526:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007528:	e014      	b.n	8007554 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 800752a:	4b53      	ldr	r3, [pc, #332]	; (8007678 <UART_SetConfig+0x320>)
 800752c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800752e:	e011      	b.n	8007554 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007530:	f7fe ff90 	bl	8006454 <HAL_RCC_GetSysClockFreq>
 8007534:	0003      	movs	r3, r0
 8007536:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007538:	e00c      	b.n	8007554 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800753a:	2380      	movs	r3, #128	; 0x80
 800753c:	021b      	lsls	r3, r3, #8
 800753e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007540:	e008      	b.n	8007554 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 8007542:	2300      	movs	r3, #0
 8007544:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8007546:	231a      	movs	r3, #26
 8007548:	2218      	movs	r2, #24
 800754a:	189b      	adds	r3, r3, r2
 800754c:	19db      	adds	r3, r3, r7
 800754e:	2201      	movs	r2, #1
 8007550:	701a      	strb	r2, [r3, #0]
        break;
 8007552:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007554:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007556:	2b00      	cmp	r3, #0
 8007558:	d100      	bne.n	800755c <UART_SetConfig+0x204>
 800755a:	e12f      	b.n	80077bc <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800755c:	69fb      	ldr	r3, [r7, #28]
 800755e:	685a      	ldr	r2, [r3, #4]
 8007560:	0013      	movs	r3, r2
 8007562:	005b      	lsls	r3, r3, #1
 8007564:	189b      	adds	r3, r3, r2
 8007566:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007568:	429a      	cmp	r2, r3
 800756a:	d305      	bcc.n	8007578 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 800756c:	69fb      	ldr	r3, [r7, #28]
 800756e:	685b      	ldr	r3, [r3, #4]
 8007570:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007572:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007574:	429a      	cmp	r2, r3
 8007576:	d906      	bls.n	8007586 <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 8007578:	231a      	movs	r3, #26
 800757a:	2218      	movs	r2, #24
 800757c:	189b      	adds	r3, r3, r2
 800757e:	19db      	adds	r3, r3, r7
 8007580:	2201      	movs	r2, #1
 8007582:	701a      	strb	r2, [r3, #0]
 8007584:	e11a      	b.n	80077bc <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007588:	613b      	str	r3, [r7, #16]
 800758a:	2300      	movs	r3, #0
 800758c:	617b      	str	r3, [r7, #20]
 800758e:	6939      	ldr	r1, [r7, #16]
 8007590:	697a      	ldr	r2, [r7, #20]
 8007592:	000b      	movs	r3, r1
 8007594:	0e1b      	lsrs	r3, r3, #24
 8007596:	0010      	movs	r0, r2
 8007598:	0205      	lsls	r5, r0, #8
 800759a:	431d      	orrs	r5, r3
 800759c:	000b      	movs	r3, r1
 800759e:	021c      	lsls	r4, r3, #8
 80075a0:	69fb      	ldr	r3, [r7, #28]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	085b      	lsrs	r3, r3, #1
 80075a6:	60bb      	str	r3, [r7, #8]
 80075a8:	2300      	movs	r3, #0
 80075aa:	60fb      	str	r3, [r7, #12]
 80075ac:	68b8      	ldr	r0, [r7, #8]
 80075ae:	68f9      	ldr	r1, [r7, #12]
 80075b0:	1900      	adds	r0, r0, r4
 80075b2:	4169      	adcs	r1, r5
 80075b4:	69fb      	ldr	r3, [r7, #28]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	603b      	str	r3, [r7, #0]
 80075ba:	2300      	movs	r3, #0
 80075bc:	607b      	str	r3, [r7, #4]
 80075be:	683a      	ldr	r2, [r7, #0]
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f7f8 ff71 	bl	80004a8 <__aeabi_uldivmod>
 80075c6:	0002      	movs	r2, r0
 80075c8:	000b      	movs	r3, r1
 80075ca:	0013      	movs	r3, r2
 80075cc:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80075ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80075d0:	23c0      	movs	r3, #192	; 0xc0
 80075d2:	009b      	lsls	r3, r3, #2
 80075d4:	429a      	cmp	r2, r3
 80075d6:	d309      	bcc.n	80075ec <UART_SetConfig+0x294>
 80075d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80075da:	2380      	movs	r3, #128	; 0x80
 80075dc:	035b      	lsls	r3, r3, #13
 80075de:	429a      	cmp	r2, r3
 80075e0:	d204      	bcs.n	80075ec <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 80075e2:	69fb      	ldr	r3, [r7, #28]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80075e8:	60da      	str	r2, [r3, #12]
 80075ea:	e0e7      	b.n	80077bc <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 80075ec:	231a      	movs	r3, #26
 80075ee:	2218      	movs	r2, #24
 80075f0:	189b      	adds	r3, r3, r2
 80075f2:	19db      	adds	r3, r3, r7
 80075f4:	2201      	movs	r2, #1
 80075f6:	701a      	strb	r2, [r3, #0]
 80075f8:	e0e0      	b.n	80077bc <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80075fa:	69fb      	ldr	r3, [r7, #28]
 80075fc:	69da      	ldr	r2, [r3, #28]
 80075fe:	2380      	movs	r3, #128	; 0x80
 8007600:	021b      	lsls	r3, r3, #8
 8007602:	429a      	cmp	r2, r3
 8007604:	d000      	beq.n	8007608 <UART_SetConfig+0x2b0>
 8007606:	e082      	b.n	800770e <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 8007608:	231b      	movs	r3, #27
 800760a:	2218      	movs	r2, #24
 800760c:	189b      	adds	r3, r3, r2
 800760e:	19db      	adds	r3, r3, r7
 8007610:	781b      	ldrb	r3, [r3, #0]
 8007612:	2b08      	cmp	r3, #8
 8007614:	d834      	bhi.n	8007680 <UART_SetConfig+0x328>
 8007616:	009a      	lsls	r2, r3, #2
 8007618:	4b18      	ldr	r3, [pc, #96]	; (800767c <UART_SetConfig+0x324>)
 800761a:	18d3      	adds	r3, r2, r3
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007620:	f7fe ffc8 	bl	80065b4 <HAL_RCC_GetPCLK1Freq>
 8007624:	0003      	movs	r3, r0
 8007626:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007628:	e033      	b.n	8007692 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800762a:	f7fe ffd9 	bl	80065e0 <HAL_RCC_GetPCLK2Freq>
 800762e:	0003      	movs	r3, r0
 8007630:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007632:	e02e      	b.n	8007692 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007634:	4b0e      	ldr	r3, [pc, #56]	; (8007670 <UART_SetConfig+0x318>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	2210      	movs	r2, #16
 800763a:	4013      	ands	r3, r2
 800763c:	d002      	beq.n	8007644 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800763e:	4b0d      	ldr	r3, [pc, #52]	; (8007674 <UART_SetConfig+0x31c>)
 8007640:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007642:	e026      	b.n	8007692 <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 8007644:	4b0c      	ldr	r3, [pc, #48]	; (8007678 <UART_SetConfig+0x320>)
 8007646:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007648:	e023      	b.n	8007692 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800764a:	f7fe ff03 	bl	8006454 <HAL_RCC_GetSysClockFreq>
 800764e:	0003      	movs	r3, r0
 8007650:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007652:	e01e      	b.n	8007692 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007654:	2380      	movs	r3, #128	; 0x80
 8007656:	021b      	lsls	r3, r3, #8
 8007658:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800765a:	e01a      	b.n	8007692 <UART_SetConfig+0x33a>
 800765c:	efff69f3 	.word	0xefff69f3
 8007660:	ffffcfff 	.word	0xffffcfff
 8007664:	40004800 	.word	0x40004800
 8007668:	fffff4ff 	.word	0xfffff4ff
 800766c:	40004400 	.word	0x40004400
 8007670:	40021000 	.word	0x40021000
 8007674:	003d0900 	.word	0x003d0900
 8007678:	00f42400 	.word	0x00f42400
 800767c:	0800fce4 	.word	0x0800fce4
      default:
        pclk = 0U;
 8007680:	2300      	movs	r3, #0
 8007682:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8007684:	231a      	movs	r3, #26
 8007686:	2218      	movs	r2, #24
 8007688:	189b      	adds	r3, r3, r2
 800768a:	19db      	adds	r3, r3, r7
 800768c:	2201      	movs	r2, #1
 800768e:	701a      	strb	r2, [r3, #0]
        break;
 8007690:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007692:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007694:	2b00      	cmp	r3, #0
 8007696:	d100      	bne.n	800769a <UART_SetConfig+0x342>
 8007698:	e090      	b.n	80077bc <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800769a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800769c:	005a      	lsls	r2, r3, #1
 800769e:	69fb      	ldr	r3, [r7, #28]
 80076a0:	685b      	ldr	r3, [r3, #4]
 80076a2:	085b      	lsrs	r3, r3, #1
 80076a4:	18d2      	adds	r2, r2, r3
 80076a6:	69fb      	ldr	r3, [r7, #28]
 80076a8:	685b      	ldr	r3, [r3, #4]
 80076aa:	0019      	movs	r1, r3
 80076ac:	0010      	movs	r0, r2
 80076ae:	f7f8 fd47 	bl	8000140 <__udivsi3>
 80076b2:	0003      	movs	r3, r0
 80076b4:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80076b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076b8:	2b0f      	cmp	r3, #15
 80076ba:	d921      	bls.n	8007700 <UART_SetConfig+0x3a8>
 80076bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80076be:	2380      	movs	r3, #128	; 0x80
 80076c0:	025b      	lsls	r3, r3, #9
 80076c2:	429a      	cmp	r2, r3
 80076c4:	d21c      	bcs.n	8007700 <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80076c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076c8:	b29a      	uxth	r2, r3
 80076ca:	200e      	movs	r0, #14
 80076cc:	2418      	movs	r4, #24
 80076ce:	1903      	adds	r3, r0, r4
 80076d0:	19db      	adds	r3, r3, r7
 80076d2:	210f      	movs	r1, #15
 80076d4:	438a      	bics	r2, r1
 80076d6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80076d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076da:	085b      	lsrs	r3, r3, #1
 80076dc:	b29b      	uxth	r3, r3
 80076de:	2207      	movs	r2, #7
 80076e0:	4013      	ands	r3, r2
 80076e2:	b299      	uxth	r1, r3
 80076e4:	1903      	adds	r3, r0, r4
 80076e6:	19db      	adds	r3, r3, r7
 80076e8:	1902      	adds	r2, r0, r4
 80076ea:	19d2      	adds	r2, r2, r7
 80076ec:	8812      	ldrh	r2, [r2, #0]
 80076ee:	430a      	orrs	r2, r1
 80076f0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80076f2:	69fb      	ldr	r3, [r7, #28]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	1902      	adds	r2, r0, r4
 80076f8:	19d2      	adds	r2, r2, r7
 80076fa:	8812      	ldrh	r2, [r2, #0]
 80076fc:	60da      	str	r2, [r3, #12]
 80076fe:	e05d      	b.n	80077bc <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8007700:	231a      	movs	r3, #26
 8007702:	2218      	movs	r2, #24
 8007704:	189b      	adds	r3, r3, r2
 8007706:	19db      	adds	r3, r3, r7
 8007708:	2201      	movs	r2, #1
 800770a:	701a      	strb	r2, [r3, #0]
 800770c:	e056      	b.n	80077bc <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 800770e:	231b      	movs	r3, #27
 8007710:	2218      	movs	r2, #24
 8007712:	189b      	adds	r3, r3, r2
 8007714:	19db      	adds	r3, r3, r7
 8007716:	781b      	ldrb	r3, [r3, #0]
 8007718:	2b08      	cmp	r3, #8
 800771a:	d822      	bhi.n	8007762 <UART_SetConfig+0x40a>
 800771c:	009a      	lsls	r2, r3, #2
 800771e:	4b2f      	ldr	r3, [pc, #188]	; (80077dc <UART_SetConfig+0x484>)
 8007720:	18d3      	adds	r3, r2, r3
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007726:	f7fe ff45 	bl	80065b4 <HAL_RCC_GetPCLK1Freq>
 800772a:	0003      	movs	r3, r0
 800772c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800772e:	e021      	b.n	8007774 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007730:	f7fe ff56 	bl	80065e0 <HAL_RCC_GetPCLK2Freq>
 8007734:	0003      	movs	r3, r0
 8007736:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007738:	e01c      	b.n	8007774 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800773a:	4b29      	ldr	r3, [pc, #164]	; (80077e0 <UART_SetConfig+0x488>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	2210      	movs	r2, #16
 8007740:	4013      	ands	r3, r2
 8007742:	d002      	beq.n	800774a <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8007744:	4b27      	ldr	r3, [pc, #156]	; (80077e4 <UART_SetConfig+0x48c>)
 8007746:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007748:	e014      	b.n	8007774 <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 800774a:	4b27      	ldr	r3, [pc, #156]	; (80077e8 <UART_SetConfig+0x490>)
 800774c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800774e:	e011      	b.n	8007774 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007750:	f7fe fe80 	bl	8006454 <HAL_RCC_GetSysClockFreq>
 8007754:	0003      	movs	r3, r0
 8007756:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007758:	e00c      	b.n	8007774 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800775a:	2380      	movs	r3, #128	; 0x80
 800775c:	021b      	lsls	r3, r3, #8
 800775e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007760:	e008      	b.n	8007774 <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 8007762:	2300      	movs	r3, #0
 8007764:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8007766:	231a      	movs	r3, #26
 8007768:	2218      	movs	r2, #24
 800776a:	189b      	adds	r3, r3, r2
 800776c:	19db      	adds	r3, r3, r7
 800776e:	2201      	movs	r2, #1
 8007770:	701a      	strb	r2, [r3, #0]
        break;
 8007772:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8007774:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007776:	2b00      	cmp	r3, #0
 8007778:	d020      	beq.n	80077bc <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800777a:	69fb      	ldr	r3, [r7, #28]
 800777c:	685b      	ldr	r3, [r3, #4]
 800777e:	085a      	lsrs	r2, r3, #1
 8007780:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007782:	18d2      	adds	r2, r2, r3
 8007784:	69fb      	ldr	r3, [r7, #28]
 8007786:	685b      	ldr	r3, [r3, #4]
 8007788:	0019      	movs	r1, r3
 800778a:	0010      	movs	r0, r2
 800778c:	f7f8 fcd8 	bl	8000140 <__udivsi3>
 8007790:	0003      	movs	r3, r0
 8007792:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007796:	2b0f      	cmp	r3, #15
 8007798:	d90a      	bls.n	80077b0 <UART_SetConfig+0x458>
 800779a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800779c:	2380      	movs	r3, #128	; 0x80
 800779e:	025b      	lsls	r3, r3, #9
 80077a0:	429a      	cmp	r2, r3
 80077a2:	d205      	bcs.n	80077b0 <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80077a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077a6:	b29a      	uxth	r2, r3
 80077a8:	69fb      	ldr	r3, [r7, #28]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	60da      	str	r2, [r3, #12]
 80077ae:	e005      	b.n	80077bc <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 80077b0:	231a      	movs	r3, #26
 80077b2:	2218      	movs	r2, #24
 80077b4:	189b      	adds	r3, r3, r2
 80077b6:	19db      	adds	r3, r3, r7
 80077b8:	2201      	movs	r2, #1
 80077ba:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80077bc:	69fb      	ldr	r3, [r7, #28]
 80077be:	2200      	movs	r2, #0
 80077c0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80077c2:	69fb      	ldr	r3, [r7, #28]
 80077c4:	2200      	movs	r2, #0
 80077c6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80077c8:	231a      	movs	r3, #26
 80077ca:	2218      	movs	r2, #24
 80077cc:	189b      	adds	r3, r3, r2
 80077ce:	19db      	adds	r3, r3, r7
 80077d0:	781b      	ldrb	r3, [r3, #0]
}
 80077d2:	0018      	movs	r0, r3
 80077d4:	46bd      	mov	sp, r7
 80077d6:	b00e      	add	sp, #56	; 0x38
 80077d8:	bdb0      	pop	{r4, r5, r7, pc}
 80077da:	46c0      	nop			; (mov r8, r8)
 80077dc:	0800fd08 	.word	0x0800fd08
 80077e0:	40021000 	.word	0x40021000
 80077e4:	003d0900 	.word	0x003d0900
 80077e8:	00f42400 	.word	0x00f42400

080077ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b082      	sub	sp, #8
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077f8:	2201      	movs	r2, #1
 80077fa:	4013      	ands	r3, r2
 80077fc:	d00b      	beq.n	8007816 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	685b      	ldr	r3, [r3, #4]
 8007804:	4a4a      	ldr	r2, [pc, #296]	; (8007930 <UART_AdvFeatureConfig+0x144>)
 8007806:	4013      	ands	r3, r2
 8007808:	0019      	movs	r1, r3
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	430a      	orrs	r2, r1
 8007814:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800781a:	2202      	movs	r2, #2
 800781c:	4013      	ands	r3, r2
 800781e:	d00b      	beq.n	8007838 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	685b      	ldr	r3, [r3, #4]
 8007826:	4a43      	ldr	r2, [pc, #268]	; (8007934 <UART_AdvFeatureConfig+0x148>)
 8007828:	4013      	ands	r3, r2
 800782a:	0019      	movs	r1, r3
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	430a      	orrs	r2, r1
 8007836:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800783c:	2204      	movs	r2, #4
 800783e:	4013      	ands	r3, r2
 8007840:	d00b      	beq.n	800785a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	4a3b      	ldr	r2, [pc, #236]	; (8007938 <UART_AdvFeatureConfig+0x14c>)
 800784a:	4013      	ands	r3, r2
 800784c:	0019      	movs	r1, r3
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	430a      	orrs	r2, r1
 8007858:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800785e:	2208      	movs	r2, #8
 8007860:	4013      	ands	r3, r2
 8007862:	d00b      	beq.n	800787c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	685b      	ldr	r3, [r3, #4]
 800786a:	4a34      	ldr	r2, [pc, #208]	; (800793c <UART_AdvFeatureConfig+0x150>)
 800786c:	4013      	ands	r3, r2
 800786e:	0019      	movs	r1, r3
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	430a      	orrs	r2, r1
 800787a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007880:	2210      	movs	r2, #16
 8007882:	4013      	ands	r3, r2
 8007884:	d00b      	beq.n	800789e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	689b      	ldr	r3, [r3, #8]
 800788c:	4a2c      	ldr	r2, [pc, #176]	; (8007940 <UART_AdvFeatureConfig+0x154>)
 800788e:	4013      	ands	r3, r2
 8007890:	0019      	movs	r1, r3
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	430a      	orrs	r2, r1
 800789c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078a2:	2220      	movs	r2, #32
 80078a4:	4013      	ands	r3, r2
 80078a6:	d00b      	beq.n	80078c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	689b      	ldr	r3, [r3, #8]
 80078ae:	4a25      	ldr	r2, [pc, #148]	; (8007944 <UART_AdvFeatureConfig+0x158>)
 80078b0:	4013      	ands	r3, r2
 80078b2:	0019      	movs	r1, r3
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	430a      	orrs	r2, r1
 80078be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078c4:	2240      	movs	r2, #64	; 0x40
 80078c6:	4013      	ands	r3, r2
 80078c8:	d01d      	beq.n	8007906 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	685b      	ldr	r3, [r3, #4]
 80078d0:	4a1d      	ldr	r2, [pc, #116]	; (8007948 <UART_AdvFeatureConfig+0x15c>)
 80078d2:	4013      	ands	r3, r2
 80078d4:	0019      	movs	r1, r3
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	430a      	orrs	r2, r1
 80078e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80078e6:	2380      	movs	r3, #128	; 0x80
 80078e8:	035b      	lsls	r3, r3, #13
 80078ea:	429a      	cmp	r2, r3
 80078ec:	d10b      	bne.n	8007906 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	685b      	ldr	r3, [r3, #4]
 80078f4:	4a15      	ldr	r2, [pc, #84]	; (800794c <UART_AdvFeatureConfig+0x160>)
 80078f6:	4013      	ands	r3, r2
 80078f8:	0019      	movs	r1, r3
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	430a      	orrs	r2, r1
 8007904:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800790a:	2280      	movs	r2, #128	; 0x80
 800790c:	4013      	ands	r3, r2
 800790e:	d00b      	beq.n	8007928 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	685b      	ldr	r3, [r3, #4]
 8007916:	4a0e      	ldr	r2, [pc, #56]	; (8007950 <UART_AdvFeatureConfig+0x164>)
 8007918:	4013      	ands	r3, r2
 800791a:	0019      	movs	r1, r3
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	430a      	orrs	r2, r1
 8007926:	605a      	str	r2, [r3, #4]
  }
}
 8007928:	46c0      	nop			; (mov r8, r8)
 800792a:	46bd      	mov	sp, r7
 800792c:	b002      	add	sp, #8
 800792e:	bd80      	pop	{r7, pc}
 8007930:	fffdffff 	.word	0xfffdffff
 8007934:	fffeffff 	.word	0xfffeffff
 8007938:	fffbffff 	.word	0xfffbffff
 800793c:	ffff7fff 	.word	0xffff7fff
 8007940:	ffffefff 	.word	0xffffefff
 8007944:	ffffdfff 	.word	0xffffdfff
 8007948:	ffefffff 	.word	0xffefffff
 800794c:	ff9fffff 	.word	0xff9fffff
 8007950:	fff7ffff 	.word	0xfff7ffff

08007954 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007954:	b580      	push	{r7, lr}
 8007956:	b092      	sub	sp, #72	; 0x48
 8007958:	af02      	add	r7, sp, #8
 800795a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2284      	movs	r2, #132	; 0x84
 8007960:	2100      	movs	r1, #0
 8007962:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007964:	f7fd f926 	bl	8004bb4 <HAL_GetTick>
 8007968:	0003      	movs	r3, r0
 800796a:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	2208      	movs	r2, #8
 8007974:	4013      	ands	r3, r2
 8007976:	2b08      	cmp	r3, #8
 8007978:	d12c      	bne.n	80079d4 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800797a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800797c:	2280      	movs	r2, #128	; 0x80
 800797e:	0391      	lsls	r1, r2, #14
 8007980:	6878      	ldr	r0, [r7, #4]
 8007982:	4a46      	ldr	r2, [pc, #280]	; (8007a9c <UART_CheckIdleState+0x148>)
 8007984:	9200      	str	r2, [sp, #0]
 8007986:	2200      	movs	r2, #0
 8007988:	f000 f88c 	bl	8007aa4 <UART_WaitOnFlagUntilTimeout>
 800798c:	1e03      	subs	r3, r0, #0
 800798e:	d021      	beq.n	80079d4 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007990:	f3ef 8310 	mrs	r3, PRIMASK
 8007994:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8007996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007998:	63bb      	str	r3, [r7, #56]	; 0x38
 800799a:	2301      	movs	r3, #1
 800799c:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800799e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079a0:	f383 8810 	msr	PRIMASK, r3
}
 80079a4:	46c0      	nop			; (mov r8, r8)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	681a      	ldr	r2, [r3, #0]
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	2180      	movs	r1, #128	; 0x80
 80079b2:	438a      	bics	r2, r1
 80079b4:	601a      	str	r2, [r3, #0]
 80079b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079bc:	f383 8810 	msr	PRIMASK, r3
}
 80079c0:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2220      	movs	r2, #32
 80079c6:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2278      	movs	r2, #120	; 0x78
 80079cc:	2100      	movs	r1, #0
 80079ce:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80079d0:	2303      	movs	r3, #3
 80079d2:	e05f      	b.n	8007a94 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	2204      	movs	r2, #4
 80079dc:	4013      	ands	r3, r2
 80079de:	2b04      	cmp	r3, #4
 80079e0:	d146      	bne.n	8007a70 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80079e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079e4:	2280      	movs	r2, #128	; 0x80
 80079e6:	03d1      	lsls	r1, r2, #15
 80079e8:	6878      	ldr	r0, [r7, #4]
 80079ea:	4a2c      	ldr	r2, [pc, #176]	; (8007a9c <UART_CheckIdleState+0x148>)
 80079ec:	9200      	str	r2, [sp, #0]
 80079ee:	2200      	movs	r2, #0
 80079f0:	f000 f858 	bl	8007aa4 <UART_WaitOnFlagUntilTimeout>
 80079f4:	1e03      	subs	r3, r0, #0
 80079f6:	d03b      	beq.n	8007a70 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80079f8:	f3ef 8310 	mrs	r3, PRIMASK
 80079fc:	60fb      	str	r3, [r7, #12]
  return(result);
 80079fe:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a00:	637b      	str	r3, [r7, #52]	; 0x34
 8007a02:	2301      	movs	r3, #1
 8007a04:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a06:	693b      	ldr	r3, [r7, #16]
 8007a08:	f383 8810 	msr	PRIMASK, r3
}
 8007a0c:	46c0      	nop			; (mov r8, r8)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	681a      	ldr	r2, [r3, #0]
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	4921      	ldr	r1, [pc, #132]	; (8007aa0 <UART_CheckIdleState+0x14c>)
 8007a1a:	400a      	ands	r2, r1
 8007a1c:	601a      	str	r2, [r3, #0]
 8007a1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a20:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a22:	697b      	ldr	r3, [r7, #20]
 8007a24:	f383 8810 	msr	PRIMASK, r3
}
 8007a28:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a2a:	f3ef 8310 	mrs	r3, PRIMASK
 8007a2e:	61bb      	str	r3, [r7, #24]
  return(result);
 8007a30:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a32:	633b      	str	r3, [r7, #48]	; 0x30
 8007a34:	2301      	movs	r3, #1
 8007a36:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a38:	69fb      	ldr	r3, [r7, #28]
 8007a3a:	f383 8810 	msr	PRIMASK, r3
}
 8007a3e:	46c0      	nop			; (mov r8, r8)
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	689a      	ldr	r2, [r3, #8]
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	2101      	movs	r1, #1
 8007a4c:	438a      	bics	r2, r1
 8007a4e:	609a      	str	r2, [r3, #8]
 8007a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a52:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a54:	6a3b      	ldr	r3, [r7, #32]
 8007a56:	f383 8810 	msr	PRIMASK, r3
}
 8007a5a:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2280      	movs	r2, #128	; 0x80
 8007a60:	2120      	movs	r1, #32
 8007a62:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2278      	movs	r2, #120	; 0x78
 8007a68:	2100      	movs	r1, #0
 8007a6a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a6c:	2303      	movs	r3, #3
 8007a6e:	e011      	b.n	8007a94 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2220      	movs	r2, #32
 8007a74:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2280      	movs	r2, #128	; 0x80
 8007a7a:	2120      	movs	r1, #32
 8007a7c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2200      	movs	r2, #0
 8007a82:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2200      	movs	r2, #0
 8007a88:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2278      	movs	r2, #120	; 0x78
 8007a8e:	2100      	movs	r1, #0
 8007a90:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007a92:	2300      	movs	r3, #0
}
 8007a94:	0018      	movs	r0, r3
 8007a96:	46bd      	mov	sp, r7
 8007a98:	b010      	add	sp, #64	; 0x40
 8007a9a:	bd80      	pop	{r7, pc}
 8007a9c:	01ffffff 	.word	0x01ffffff
 8007aa0:	fffffedf 	.word	0xfffffedf

08007aa4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b084      	sub	sp, #16
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	60f8      	str	r0, [r7, #12]
 8007aac:	60b9      	str	r1, [r7, #8]
 8007aae:	603b      	str	r3, [r7, #0]
 8007ab0:	1dfb      	adds	r3, r7, #7
 8007ab2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ab4:	e04b      	b.n	8007b4e <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ab6:	69bb      	ldr	r3, [r7, #24]
 8007ab8:	3301      	adds	r3, #1
 8007aba:	d048      	beq.n	8007b4e <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007abc:	f7fd f87a 	bl	8004bb4 <HAL_GetTick>
 8007ac0:	0002      	movs	r2, r0
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	1ad3      	subs	r3, r2, r3
 8007ac6:	69ba      	ldr	r2, [r7, #24]
 8007ac8:	429a      	cmp	r2, r3
 8007aca:	d302      	bcc.n	8007ad2 <UART_WaitOnFlagUntilTimeout+0x2e>
 8007acc:	69bb      	ldr	r3, [r7, #24]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d101      	bne.n	8007ad6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8007ad2:	2303      	movs	r3, #3
 8007ad4:	e04b      	b.n	8007b6e <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	2204      	movs	r2, #4
 8007ade:	4013      	ands	r3, r2
 8007ae0:	d035      	beq.n	8007b4e <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	69db      	ldr	r3, [r3, #28]
 8007ae8:	2208      	movs	r2, #8
 8007aea:	4013      	ands	r3, r2
 8007aec:	2b08      	cmp	r3, #8
 8007aee:	d111      	bne.n	8007b14 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	2208      	movs	r2, #8
 8007af6:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	0018      	movs	r0, r3
 8007afc:	f000 f83c 	bl	8007b78 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	2284      	movs	r2, #132	; 0x84
 8007b04:	2108      	movs	r1, #8
 8007b06:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	2278      	movs	r2, #120	; 0x78
 8007b0c:	2100      	movs	r1, #0
 8007b0e:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8007b10:	2301      	movs	r3, #1
 8007b12:	e02c      	b.n	8007b6e <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	69da      	ldr	r2, [r3, #28]
 8007b1a:	2380      	movs	r3, #128	; 0x80
 8007b1c:	011b      	lsls	r3, r3, #4
 8007b1e:	401a      	ands	r2, r3
 8007b20:	2380      	movs	r3, #128	; 0x80
 8007b22:	011b      	lsls	r3, r3, #4
 8007b24:	429a      	cmp	r2, r3
 8007b26:	d112      	bne.n	8007b4e <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	2280      	movs	r2, #128	; 0x80
 8007b2e:	0112      	lsls	r2, r2, #4
 8007b30:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	0018      	movs	r0, r3
 8007b36:	f000 f81f 	bl	8007b78 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	2284      	movs	r2, #132	; 0x84
 8007b3e:	2120      	movs	r1, #32
 8007b40:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	2278      	movs	r2, #120	; 0x78
 8007b46:	2100      	movs	r1, #0
 8007b48:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007b4a:	2303      	movs	r3, #3
 8007b4c:	e00f      	b.n	8007b6e <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	69db      	ldr	r3, [r3, #28]
 8007b54:	68ba      	ldr	r2, [r7, #8]
 8007b56:	4013      	ands	r3, r2
 8007b58:	68ba      	ldr	r2, [r7, #8]
 8007b5a:	1ad3      	subs	r3, r2, r3
 8007b5c:	425a      	negs	r2, r3
 8007b5e:	4153      	adcs	r3, r2
 8007b60:	b2db      	uxtb	r3, r3
 8007b62:	001a      	movs	r2, r3
 8007b64:	1dfb      	adds	r3, r7, #7
 8007b66:	781b      	ldrb	r3, [r3, #0]
 8007b68:	429a      	cmp	r2, r3
 8007b6a:	d0a4      	beq.n	8007ab6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007b6c:	2300      	movs	r3, #0
}
 8007b6e:	0018      	movs	r0, r3
 8007b70:	46bd      	mov	sp, r7
 8007b72:	b004      	add	sp, #16
 8007b74:	bd80      	pop	{r7, pc}
	...

08007b78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b08e      	sub	sp, #56	; 0x38
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b80:	f3ef 8310 	mrs	r3, PRIMASK
 8007b84:	617b      	str	r3, [r7, #20]
  return(result);
 8007b86:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b88:	637b      	str	r3, [r7, #52]	; 0x34
 8007b8a:	2301      	movs	r3, #1
 8007b8c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b8e:	69bb      	ldr	r3, [r7, #24]
 8007b90:	f383 8810 	msr	PRIMASK, r3
}
 8007b94:	46c0      	nop			; (mov r8, r8)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	681a      	ldr	r2, [r3, #0]
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	4926      	ldr	r1, [pc, #152]	; (8007c3c <UART_EndRxTransfer+0xc4>)
 8007ba2:	400a      	ands	r2, r1
 8007ba4:	601a      	str	r2, [r3, #0]
 8007ba6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ba8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007baa:	69fb      	ldr	r3, [r7, #28]
 8007bac:	f383 8810 	msr	PRIMASK, r3
}
 8007bb0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007bb2:	f3ef 8310 	mrs	r3, PRIMASK
 8007bb6:	623b      	str	r3, [r7, #32]
  return(result);
 8007bb8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bba:	633b      	str	r3, [r7, #48]	; 0x30
 8007bbc:	2301      	movs	r3, #1
 8007bbe:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc2:	f383 8810 	msr	PRIMASK, r3
}
 8007bc6:	46c0      	nop			; (mov r8, r8)
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	689a      	ldr	r2, [r3, #8]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	2101      	movs	r1, #1
 8007bd4:	438a      	bics	r2, r1
 8007bd6:	609a      	str	r2, [r3, #8]
 8007bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bda:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bde:	f383 8810 	msr	PRIMASK, r3
}
 8007be2:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007be8:	2b01      	cmp	r3, #1
 8007bea:	d118      	bne.n	8007c1e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007bec:	f3ef 8310 	mrs	r3, PRIMASK
 8007bf0:	60bb      	str	r3, [r7, #8]
  return(result);
 8007bf2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	f383 8810 	msr	PRIMASK, r3
}
 8007c00:	46c0      	nop			; (mov r8, r8)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	681a      	ldr	r2, [r3, #0]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	2110      	movs	r1, #16
 8007c0e:	438a      	bics	r2, r1
 8007c10:	601a      	str	r2, [r3, #0]
 8007c12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c14:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c16:	693b      	ldr	r3, [r7, #16]
 8007c18:	f383 8810 	msr	PRIMASK, r3
}
 8007c1c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2280      	movs	r2, #128	; 0x80
 8007c22:	2120      	movs	r1, #32
 8007c24:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2200      	movs	r2, #0
 8007c30:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007c32:	46c0      	nop			; (mov r8, r8)
 8007c34:	46bd      	mov	sp, r7
 8007c36:	b00e      	add	sp, #56	; 0x38
 8007c38:	bd80      	pop	{r7, pc}
 8007c3a:	46c0      	nop			; (mov r8, r8)
 8007c3c:	fffffedf 	.word	0xfffffedf

08007c40 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8007c44:	4a06      	ldr	r2, [pc, #24]	; (8007c60 <MX_FATFS_Init+0x20>)
 8007c46:	4b07      	ldr	r3, [pc, #28]	; (8007c64 <MX_FATFS_Init+0x24>)
 8007c48:	0011      	movs	r1, r2
 8007c4a:	0018      	movs	r0, r3
 8007c4c:	f003 f982 	bl	800af54 <FATFS_LinkDriver>
 8007c50:	0003      	movs	r3, r0
 8007c52:	001a      	movs	r2, r3
 8007c54:	4b04      	ldr	r3, [pc, #16]	; (8007c68 <MX_FATFS_Init+0x28>)
 8007c56:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007c58:	46c0      	nop			; (mov r8, r8)
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	bd80      	pop	{r7, pc}
 8007c5e:	46c0      	nop			; (mov r8, r8)
 8007c60:	20000384 	.word	0x20000384
 8007c64:	20000010 	.word	0x20000010
 8007c68:	20000380 	.word	0x20000380

08007c6c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007c70:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007c72:	0018      	movs	r0, r3
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}

08007c78 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b082      	sub	sp, #8
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	0002      	movs	r2, r0
 8007c80:	1dfb      	adds	r3, r7, #7
 8007c82:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 8007c84:	1dfb      	adds	r3, r7, #7
 8007c86:	781b      	ldrb	r3, [r3, #0]
 8007c88:	0018      	movs	r0, r3
 8007c8a:	f7fb f9c5 	bl	8003018 <SD_disk_initialize>
 8007c8e:	0003      	movs	r3, r0
  /* USER CODE END INIT */
}
 8007c90:	0018      	movs	r0, r3
 8007c92:	46bd      	mov	sp, r7
 8007c94:	b002      	add	sp, #8
 8007c96:	bd80      	pop	{r7, pc}

08007c98 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b082      	sub	sp, #8
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	0002      	movs	r2, r0
 8007ca0:	1dfb      	adds	r3, r7, #7
 8007ca2:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status(pdrv);
 8007ca4:	1dfb      	adds	r3, r7, #7
 8007ca6:	781b      	ldrb	r3, [r3, #0]
 8007ca8:	0018      	movs	r0, r3
 8007caa:	f7fb fabf 	bl	800322c <SD_disk_status>
 8007cae:	0003      	movs	r3, r0
  /* USER CODE END STATUS */
}
 8007cb0:	0018      	movs	r0, r3
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	b002      	add	sp, #8
 8007cb6:	bd80      	pop	{r7, pc}

08007cb8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8007cb8:	b5b0      	push	{r4, r5, r7, lr}
 8007cba:	b084      	sub	sp, #16
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	60b9      	str	r1, [r7, #8]
 8007cc0:	607a      	str	r2, [r7, #4]
 8007cc2:	603b      	str	r3, [r7, #0]
 8007cc4:	250f      	movs	r5, #15
 8007cc6:	197b      	adds	r3, r7, r5
 8007cc8:	1c02      	adds	r2, r0, #0
 8007cca:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN READ */
	return SD_disk_read(pdrv, buff, sector, count);
 8007ccc:	683c      	ldr	r4, [r7, #0]
 8007cce:	687a      	ldr	r2, [r7, #4]
 8007cd0:	68b9      	ldr	r1, [r7, #8]
 8007cd2:	197b      	adds	r3, r7, r5
 8007cd4:	7818      	ldrb	r0, [r3, #0]
 8007cd6:	0023      	movs	r3, r4
 8007cd8:	f7fb fabe 	bl	8003258 <SD_disk_read>
 8007cdc:	0003      	movs	r3, r0
  /* USER CODE END READ */
}
 8007cde:	0018      	movs	r0, r3
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	b004      	add	sp, #16
 8007ce4:	bdb0      	pop	{r4, r5, r7, pc}

08007ce6 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8007ce6:	b5b0      	push	{r4, r5, r7, lr}
 8007ce8:	b084      	sub	sp, #16
 8007cea:	af00      	add	r7, sp, #0
 8007cec:	60b9      	str	r1, [r7, #8]
 8007cee:	607a      	str	r2, [r7, #4]
 8007cf0:	603b      	str	r3, [r7, #0]
 8007cf2:	250f      	movs	r5, #15
 8007cf4:	197b      	adds	r3, r7, r5
 8007cf6:	1c02      	adds	r2, r0, #0
 8007cf8:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write(pdrv, buff, sector, count);
 8007cfa:	683c      	ldr	r4, [r7, #0]
 8007cfc:	687a      	ldr	r2, [r7, #4]
 8007cfe:	68b9      	ldr	r1, [r7, #8]
 8007d00:	197b      	adds	r3, r7, r5
 8007d02:	7818      	ldrb	r0, [r3, #0]
 8007d04:	0023      	movs	r3, r4
 8007d06:	f7fb fb17 	bl	8003338 <SD_disk_write>
 8007d0a:	0003      	movs	r3, r0
  /* USER CODE END WRITE */
}
 8007d0c:	0018      	movs	r0, r3
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	b004      	add	sp, #16
 8007d12:	bdb0      	pop	{r4, r5, r7, pc}

08007d14 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b082      	sub	sp, #8
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	603a      	str	r2, [r7, #0]
 8007d1c:	1dfb      	adds	r3, r7, #7
 8007d1e:	1c02      	adds	r2, r0, #0
 8007d20:	701a      	strb	r2, [r3, #0]
 8007d22:	1dbb      	adds	r3, r7, #6
 8007d24:	1c0a      	adds	r2, r1, #0
 8007d26:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl(pdrv, cmd, buff);
 8007d28:	683a      	ldr	r2, [r7, #0]
 8007d2a:	1dbb      	adds	r3, r7, #6
 8007d2c:	7819      	ldrb	r1, [r3, #0]
 8007d2e:	1dfb      	adds	r3, r7, #7
 8007d30:	781b      	ldrb	r3, [r3, #0]
 8007d32:	0018      	movs	r0, r3
 8007d34:	f7fb fb88 	bl	8003448 <SD_disk_ioctl>
 8007d38:	0003      	movs	r3, r0
  /* USER CODE END IOCTL */
}
 8007d3a:	0018      	movs	r0, r3
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	b002      	add	sp, #8
 8007d40:	bd80      	pop	{r7, pc}
	...

08007d44 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007d44:	b5b0      	push	{r4, r5, r7, lr}
 8007d46:	b084      	sub	sp, #16
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	0002      	movs	r2, r0
 8007d4c:	1dfb      	adds	r3, r7, #7
 8007d4e:	701a      	strb	r2, [r3, #0]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8007d50:	1dfb      	adds	r3, r7, #7
 8007d52:	781b      	ldrb	r3, [r3, #0]
 8007d54:	4a0b      	ldr	r2, [pc, #44]	; (8007d84 <disk_status+0x40>)
 8007d56:	009b      	lsls	r3, r3, #2
 8007d58:	18d3      	adds	r3, r2, r3
 8007d5a:	3304      	adds	r3, #4
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	685b      	ldr	r3, [r3, #4]
 8007d60:	1dfa      	adds	r2, r7, #7
 8007d62:	7812      	ldrb	r2, [r2, #0]
 8007d64:	4907      	ldr	r1, [pc, #28]	; (8007d84 <disk_status+0x40>)
 8007d66:	188a      	adds	r2, r1, r2
 8007d68:	7a12      	ldrb	r2, [r2, #8]
 8007d6a:	250f      	movs	r5, #15
 8007d6c:	197c      	adds	r4, r7, r5
 8007d6e:	0010      	movs	r0, r2
 8007d70:	4798      	blx	r3
 8007d72:	0003      	movs	r3, r0
 8007d74:	7023      	strb	r3, [r4, #0]
  return stat;
 8007d76:	197b      	adds	r3, r7, r5
 8007d78:	781b      	ldrb	r3, [r3, #0]
}
 8007d7a:	0018      	movs	r0, r3
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	b004      	add	sp, #16
 8007d80:	bdb0      	pop	{r4, r5, r7, pc}
 8007d82:	46c0      	nop			; (mov r8, r8)
 8007d84:	200005b0 	.word	0x200005b0

08007d88 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007d88:	b590      	push	{r4, r7, lr}
 8007d8a:	b085      	sub	sp, #20
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	0002      	movs	r2, r0
 8007d90:	1dfb      	adds	r3, r7, #7
 8007d92:	701a      	strb	r2, [r3, #0]
  DSTATUS stat = RES_OK;
 8007d94:	200f      	movs	r0, #15
 8007d96:	183b      	adds	r3, r7, r0
 8007d98:	2200      	movs	r2, #0
 8007d9a:	701a      	strb	r2, [r3, #0]

  if(disk.is_initialized[pdrv] == 0)
 8007d9c:	1dfb      	adds	r3, r7, #7
 8007d9e:	781b      	ldrb	r3, [r3, #0]
 8007da0:	4a10      	ldr	r2, [pc, #64]	; (8007de4 <disk_initialize+0x5c>)
 8007da2:	5cd3      	ldrb	r3, [r2, r3]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d116      	bne.n	8007dd6 <disk_initialize+0x4e>
  {
    disk.is_initialized[pdrv] = 1;
 8007da8:	1dfb      	adds	r3, r7, #7
 8007daa:	781b      	ldrb	r3, [r3, #0]
 8007dac:	4a0d      	ldr	r2, [pc, #52]	; (8007de4 <disk_initialize+0x5c>)
 8007dae:	2101      	movs	r1, #1
 8007db0:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007db2:	1dfb      	adds	r3, r7, #7
 8007db4:	781b      	ldrb	r3, [r3, #0]
 8007db6:	4a0b      	ldr	r2, [pc, #44]	; (8007de4 <disk_initialize+0x5c>)
 8007db8:	009b      	lsls	r3, r3, #2
 8007dba:	18d3      	adds	r3, r2, r3
 8007dbc:	3304      	adds	r3, #4
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	1dfa      	adds	r2, r7, #7
 8007dc4:	7812      	ldrb	r2, [r2, #0]
 8007dc6:	4907      	ldr	r1, [pc, #28]	; (8007de4 <disk_initialize+0x5c>)
 8007dc8:	188a      	adds	r2, r1, r2
 8007dca:	7a12      	ldrb	r2, [r2, #8]
 8007dcc:	183c      	adds	r4, r7, r0
 8007dce:	0010      	movs	r0, r2
 8007dd0:	4798      	blx	r3
 8007dd2:	0003      	movs	r3, r0
 8007dd4:	7023      	strb	r3, [r4, #0]
  }
  return stat;
 8007dd6:	230f      	movs	r3, #15
 8007dd8:	18fb      	adds	r3, r7, r3
 8007dda:	781b      	ldrb	r3, [r3, #0]
}
 8007ddc:	0018      	movs	r0, r3
 8007dde:	46bd      	mov	sp, r7
 8007de0:	b005      	add	sp, #20
 8007de2:	bd90      	pop	{r4, r7, pc}
 8007de4:	200005b0 	.word	0x200005b0

08007de8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007de8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007dea:	b087      	sub	sp, #28
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	60b9      	str	r1, [r7, #8]
 8007df0:	607a      	str	r2, [r7, #4]
 8007df2:	603b      	str	r3, [r7, #0]
 8007df4:	210f      	movs	r1, #15
 8007df6:	187b      	adds	r3, r7, r1
 8007df8:	1c02      	adds	r2, r0, #0
 8007dfa:	701a      	strb	r2, [r3, #0]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007dfc:	187b      	adds	r3, r7, r1
 8007dfe:	781b      	ldrb	r3, [r3, #0]
 8007e00:	4a0c      	ldr	r2, [pc, #48]	; (8007e34 <disk_read+0x4c>)
 8007e02:	009b      	lsls	r3, r3, #2
 8007e04:	18d3      	adds	r3, r2, r3
 8007e06:	3304      	adds	r3, #4
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	689d      	ldr	r5, [r3, #8]
 8007e0c:	187b      	adds	r3, r7, r1
 8007e0e:	781b      	ldrb	r3, [r3, #0]
 8007e10:	4a08      	ldr	r2, [pc, #32]	; (8007e34 <disk_read+0x4c>)
 8007e12:	18d3      	adds	r3, r2, r3
 8007e14:	7a18      	ldrb	r0, [r3, #8]
 8007e16:	2617      	movs	r6, #23
 8007e18:	19bc      	adds	r4, r7, r6
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	687a      	ldr	r2, [r7, #4]
 8007e1e:	68b9      	ldr	r1, [r7, #8]
 8007e20:	47a8      	blx	r5
 8007e22:	0003      	movs	r3, r0
 8007e24:	7023      	strb	r3, [r4, #0]
  return res;
 8007e26:	19bb      	adds	r3, r7, r6
 8007e28:	781b      	ldrb	r3, [r3, #0]
}
 8007e2a:	0018      	movs	r0, r3
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	b007      	add	sp, #28
 8007e30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e32:	46c0      	nop			; (mov r8, r8)
 8007e34:	200005b0 	.word	0x200005b0

08007e38 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007e38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e3a:	b087      	sub	sp, #28
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	60b9      	str	r1, [r7, #8]
 8007e40:	607a      	str	r2, [r7, #4]
 8007e42:	603b      	str	r3, [r7, #0]
 8007e44:	210f      	movs	r1, #15
 8007e46:	187b      	adds	r3, r7, r1
 8007e48:	1c02      	adds	r2, r0, #0
 8007e4a:	701a      	strb	r2, [r3, #0]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007e4c:	187b      	adds	r3, r7, r1
 8007e4e:	781b      	ldrb	r3, [r3, #0]
 8007e50:	4a0c      	ldr	r2, [pc, #48]	; (8007e84 <disk_write+0x4c>)
 8007e52:	009b      	lsls	r3, r3, #2
 8007e54:	18d3      	adds	r3, r2, r3
 8007e56:	3304      	adds	r3, #4
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	68dd      	ldr	r5, [r3, #12]
 8007e5c:	187b      	adds	r3, r7, r1
 8007e5e:	781b      	ldrb	r3, [r3, #0]
 8007e60:	4a08      	ldr	r2, [pc, #32]	; (8007e84 <disk_write+0x4c>)
 8007e62:	18d3      	adds	r3, r2, r3
 8007e64:	7a18      	ldrb	r0, [r3, #8]
 8007e66:	2617      	movs	r6, #23
 8007e68:	19bc      	adds	r4, r7, r6
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	687a      	ldr	r2, [r7, #4]
 8007e6e:	68b9      	ldr	r1, [r7, #8]
 8007e70:	47a8      	blx	r5
 8007e72:	0003      	movs	r3, r0
 8007e74:	7023      	strb	r3, [r4, #0]
  return res;
 8007e76:	19bb      	adds	r3, r7, r6
 8007e78:	781b      	ldrb	r3, [r3, #0]
}
 8007e7a:	0018      	movs	r0, r3
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	b007      	add	sp, #28
 8007e80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e82:	46c0      	nop			; (mov r8, r8)
 8007e84:	200005b0 	.word	0x200005b0

08007e88 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007e88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e8a:	b085      	sub	sp, #20
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	603a      	str	r2, [r7, #0]
 8007e90:	1dfb      	adds	r3, r7, #7
 8007e92:	1c02      	adds	r2, r0, #0
 8007e94:	701a      	strb	r2, [r3, #0]
 8007e96:	1dbb      	adds	r3, r7, #6
 8007e98:	1c0a      	adds	r2, r1, #0
 8007e9a:	701a      	strb	r2, [r3, #0]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007e9c:	1dfb      	adds	r3, r7, #7
 8007e9e:	781b      	ldrb	r3, [r3, #0]
 8007ea0:	4a0c      	ldr	r2, [pc, #48]	; (8007ed4 <disk_ioctl+0x4c>)
 8007ea2:	009b      	lsls	r3, r3, #2
 8007ea4:	18d3      	adds	r3, r2, r3
 8007ea6:	3304      	adds	r3, #4
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	691b      	ldr	r3, [r3, #16]
 8007eac:	1dfa      	adds	r2, r7, #7
 8007eae:	7812      	ldrb	r2, [r2, #0]
 8007eb0:	4908      	ldr	r1, [pc, #32]	; (8007ed4 <disk_ioctl+0x4c>)
 8007eb2:	188a      	adds	r2, r1, r2
 8007eb4:	7a10      	ldrb	r0, [r2, #8]
 8007eb6:	260f      	movs	r6, #15
 8007eb8:	19bc      	adds	r4, r7, r6
 8007eba:	683d      	ldr	r5, [r7, #0]
 8007ebc:	1dba      	adds	r2, r7, #6
 8007ebe:	7811      	ldrb	r1, [r2, #0]
 8007ec0:	002a      	movs	r2, r5
 8007ec2:	4798      	blx	r3
 8007ec4:	0003      	movs	r3, r0
 8007ec6:	7023      	strb	r3, [r4, #0]
  return res;
 8007ec8:	19bb      	adds	r3, r7, r6
 8007eca:	781b      	ldrb	r3, [r3, #0]
}
 8007ecc:	0018      	movs	r0, r3
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	b005      	add	sp, #20
 8007ed2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ed4:	200005b0 	.word	0x200005b0

08007ed8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b084      	sub	sp, #16
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	3301      	adds	r3, #1
 8007ee4:	781a      	ldrb	r2, [r3, #0]
 8007ee6:	210e      	movs	r1, #14
 8007ee8:	187b      	adds	r3, r7, r1
 8007eea:	801a      	strh	r2, [r3, #0]
	rv = rv << 8 | ptr[0];
 8007eec:	187b      	adds	r3, r7, r1
 8007eee:	881b      	ldrh	r3, [r3, #0]
 8007ef0:	021b      	lsls	r3, r3, #8
 8007ef2:	b21a      	sxth	r2, r3
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	781b      	ldrb	r3, [r3, #0]
 8007ef8:	b21b      	sxth	r3, r3
 8007efa:	4313      	orrs	r3, r2
 8007efc:	b21a      	sxth	r2, r3
 8007efe:	187b      	adds	r3, r7, r1
 8007f00:	801a      	strh	r2, [r3, #0]
	return rv;
 8007f02:	187b      	adds	r3, r7, r1
 8007f04:	881b      	ldrh	r3, [r3, #0]
}
 8007f06:	0018      	movs	r0, r3
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	b004      	add	sp, #16
 8007f0c:	bd80      	pop	{r7, pc}

08007f0e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007f0e:	b580      	push	{r7, lr}
 8007f10:	b084      	sub	sp, #16
 8007f12:	af00      	add	r7, sp, #0
 8007f14:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	3303      	adds	r3, #3
 8007f1a:	781b      	ldrb	r3, [r3, #0]
 8007f1c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	021b      	lsls	r3, r3, #8
 8007f22:	687a      	ldr	r2, [r7, #4]
 8007f24:	3202      	adds	r2, #2
 8007f26:	7812      	ldrb	r2, [r2, #0]
 8007f28:	4313      	orrs	r3, r2
 8007f2a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	021b      	lsls	r3, r3, #8
 8007f30:	687a      	ldr	r2, [r7, #4]
 8007f32:	3201      	adds	r2, #1
 8007f34:	7812      	ldrb	r2, [r2, #0]
 8007f36:	4313      	orrs	r3, r2
 8007f38:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	021b      	lsls	r3, r3, #8
 8007f3e:	687a      	ldr	r2, [r7, #4]
 8007f40:	7812      	ldrb	r2, [r2, #0]
 8007f42:	4313      	orrs	r3, r2
 8007f44:	60fb      	str	r3, [r7, #12]
	return rv;
 8007f46:	68fb      	ldr	r3, [r7, #12]
}
 8007f48:	0018      	movs	r0, r3
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	b004      	add	sp, #16
 8007f4e:	bd80      	pop	{r7, pc}

08007f50 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b082      	sub	sp, #8
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
 8007f58:	000a      	movs	r2, r1
 8007f5a:	1cbb      	adds	r3, r7, #2
 8007f5c:	801a      	strh	r2, [r3, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	1c5a      	adds	r2, r3, #1
 8007f62:	607a      	str	r2, [r7, #4]
 8007f64:	1cba      	adds	r2, r7, #2
 8007f66:	8812      	ldrh	r2, [r2, #0]
 8007f68:	b2d2      	uxtb	r2, r2
 8007f6a:	701a      	strb	r2, [r3, #0]
 8007f6c:	1cbb      	adds	r3, r7, #2
 8007f6e:	1cba      	adds	r2, r7, #2
 8007f70:	8812      	ldrh	r2, [r2, #0]
 8007f72:	0a12      	lsrs	r2, r2, #8
 8007f74:	801a      	strh	r2, [r3, #0]
	*ptr++ = (BYTE)val;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	1c5a      	adds	r2, r3, #1
 8007f7a:	607a      	str	r2, [r7, #4]
 8007f7c:	1cba      	adds	r2, r7, #2
 8007f7e:	8812      	ldrh	r2, [r2, #0]
 8007f80:	b2d2      	uxtb	r2, r2
 8007f82:	701a      	strb	r2, [r3, #0]
}
 8007f84:	46c0      	nop			; (mov r8, r8)
 8007f86:	46bd      	mov	sp, r7
 8007f88:	b002      	add	sp, #8
 8007f8a:	bd80      	pop	{r7, pc}

08007f8c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b082      	sub	sp, #8
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
 8007f94:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	1c5a      	adds	r2, r3, #1
 8007f9a:	607a      	str	r2, [r7, #4]
 8007f9c:	683a      	ldr	r2, [r7, #0]
 8007f9e:	b2d2      	uxtb	r2, r2
 8007fa0:	701a      	strb	r2, [r3, #0]
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	0a1b      	lsrs	r3, r3, #8
 8007fa6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	1c5a      	adds	r2, r3, #1
 8007fac:	607a      	str	r2, [r7, #4]
 8007fae:	683a      	ldr	r2, [r7, #0]
 8007fb0:	b2d2      	uxtb	r2, r2
 8007fb2:	701a      	strb	r2, [r3, #0]
 8007fb4:	683b      	ldr	r3, [r7, #0]
 8007fb6:	0a1b      	lsrs	r3, r3, #8
 8007fb8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	1c5a      	adds	r2, r3, #1
 8007fbe:	607a      	str	r2, [r7, #4]
 8007fc0:	683a      	ldr	r2, [r7, #0]
 8007fc2:	b2d2      	uxtb	r2, r2
 8007fc4:	701a      	strb	r2, [r3, #0]
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	0a1b      	lsrs	r3, r3, #8
 8007fca:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	1c5a      	adds	r2, r3, #1
 8007fd0:	607a      	str	r2, [r7, #4]
 8007fd2:	683a      	ldr	r2, [r7, #0]
 8007fd4:	b2d2      	uxtb	r2, r2
 8007fd6:	701a      	strb	r2, [r3, #0]
}
 8007fd8:	46c0      	nop			; (mov r8, r8)
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	b002      	add	sp, #8
 8007fde:	bd80      	pop	{r7, pc}

08007fe0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b086      	sub	sp, #24
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	60f8      	str	r0, [r7, #12]
 8007fe8:	60b9      	str	r1, [r7, #8]
 8007fea:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d00d      	beq.n	8008016 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007ffa:	693a      	ldr	r2, [r7, #16]
 8007ffc:	1c53      	adds	r3, r2, #1
 8007ffe:	613b      	str	r3, [r7, #16]
 8008000:	697b      	ldr	r3, [r7, #20]
 8008002:	1c59      	adds	r1, r3, #1
 8008004:	6179      	str	r1, [r7, #20]
 8008006:	7812      	ldrb	r2, [r2, #0]
 8008008:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	3b01      	subs	r3, #1
 800800e:	607b      	str	r3, [r7, #4]
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d1f1      	bne.n	8007ffa <mem_cpy+0x1a>
	}
}
 8008016:	46c0      	nop			; (mov r8, r8)
 8008018:	46bd      	mov	sp, r7
 800801a:	b006      	add	sp, #24
 800801c:	bd80      	pop	{r7, pc}

0800801e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800801e:	b580      	push	{r7, lr}
 8008020:	b086      	sub	sp, #24
 8008022:	af00      	add	r7, sp, #0
 8008024:	60f8      	str	r0, [r7, #12]
 8008026:	60b9      	str	r1, [r7, #8]
 8008028:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	1c5a      	adds	r2, r3, #1
 8008032:	617a      	str	r2, [r7, #20]
 8008034:	68ba      	ldr	r2, [r7, #8]
 8008036:	b2d2      	uxtb	r2, r2
 8008038:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	3b01      	subs	r3, #1
 800803e:	607b      	str	r3, [r7, #4]
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d1f3      	bne.n	800802e <mem_set+0x10>
}
 8008046:	46c0      	nop			; (mov r8, r8)
 8008048:	46c0      	nop			; (mov r8, r8)
 800804a:	46bd      	mov	sp, r7
 800804c:	b006      	add	sp, #24
 800804e:	bd80      	pop	{r7, pc}

08008050 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8008050:	b580      	push	{r7, lr}
 8008052:	b088      	sub	sp, #32
 8008054:	af00      	add	r7, sp, #0
 8008056:	60f8      	str	r0, [r7, #12]
 8008058:	60b9      	str	r1, [r7, #8]
 800805a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	61fb      	str	r3, [r7, #28]
 8008060:	68bb      	ldr	r3, [r7, #8]
 8008062:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8008064:	2300      	movs	r3, #0
 8008066:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8008068:	69fb      	ldr	r3, [r7, #28]
 800806a:	1c5a      	adds	r2, r3, #1
 800806c:	61fa      	str	r2, [r7, #28]
 800806e:	781b      	ldrb	r3, [r3, #0]
 8008070:	0019      	movs	r1, r3
 8008072:	69bb      	ldr	r3, [r7, #24]
 8008074:	1c5a      	adds	r2, r3, #1
 8008076:	61ba      	str	r2, [r7, #24]
 8008078:	781b      	ldrb	r3, [r3, #0]
 800807a:	1acb      	subs	r3, r1, r3
 800807c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	3b01      	subs	r3, #1
 8008082:	607b      	str	r3, [r7, #4]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d002      	beq.n	8008090 <mem_cmp+0x40>
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d0eb      	beq.n	8008068 <mem_cmp+0x18>

	return r;
 8008090:	697b      	ldr	r3, [r7, #20]
}
 8008092:	0018      	movs	r0, r3
 8008094:	46bd      	mov	sp, r7
 8008096:	b008      	add	sp, #32
 8008098:	bd80      	pop	{r7, pc}

0800809a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800809a:	b580      	push	{r7, lr}
 800809c:	b082      	sub	sp, #8
 800809e:	af00      	add	r7, sp, #0
 80080a0:	6078      	str	r0, [r7, #4]
 80080a2:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80080a4:	e002      	b.n	80080ac <chk_chr+0x12>
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	3301      	adds	r3, #1
 80080aa:	607b      	str	r3, [r7, #4]
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	781b      	ldrb	r3, [r3, #0]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d005      	beq.n	80080c0 <chk_chr+0x26>
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	781b      	ldrb	r3, [r3, #0]
 80080b8:	001a      	movs	r2, r3
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	4293      	cmp	r3, r2
 80080be:	d1f2      	bne.n	80080a6 <chk_chr+0xc>
	return *str;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	781b      	ldrb	r3, [r3, #0]
}
 80080c4:	0018      	movs	r0, r3
 80080c6:	46bd      	mov	sp, r7
 80080c8:	b002      	add	sp, #8
 80080ca:	bd80      	pop	{r7, pc}

080080cc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b084      	sub	sp, #16
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
 80080d4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80080d6:	2300      	movs	r3, #0
 80080d8:	60bb      	str	r3, [r7, #8]
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	60fb      	str	r3, [r7, #12]
 80080de:	e027      	b.n	8008130 <chk_lock+0x64>
		if (Files[i].fs) {	/* Existing entry */
 80080e0:	4b25      	ldr	r3, [pc, #148]	; (8008178 <chk_lock+0xac>)
 80080e2:	68fa      	ldr	r2, [r7, #12]
 80080e4:	0112      	lsls	r2, r2, #4
 80080e6:	58d3      	ldr	r3, [r2, r3]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d01c      	beq.n	8008126 <chk_lock+0x5a>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80080ec:	4b22      	ldr	r3, [pc, #136]	; (8008178 <chk_lock+0xac>)
 80080ee:	68fa      	ldr	r2, [r7, #12]
 80080f0:	0112      	lsls	r2, r2, #4
 80080f2:	58d2      	ldr	r2, [r2, r3]
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	429a      	cmp	r2, r3
 80080fa:	d116      	bne.n	800812a <chk_lock+0x5e>
				Files[i].clu == dp->obj.sclust &&
 80080fc:	4a1e      	ldr	r2, [pc, #120]	; (8008178 <chk_lock+0xac>)
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	011b      	lsls	r3, r3, #4
 8008102:	18d3      	adds	r3, r2, r3
 8008104:	3304      	adds	r3, #4
 8008106:	681a      	ldr	r2, [r3, #0]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800810c:	429a      	cmp	r2, r3
 800810e:	d10c      	bne.n	800812a <chk_lock+0x5e>
				Files[i].ofs == dp->dptr) break;
 8008110:	4a19      	ldr	r2, [pc, #100]	; (8008178 <chk_lock+0xac>)
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	011b      	lsls	r3, r3, #4
 8008116:	18d3      	adds	r3, r2, r3
 8008118:	3308      	adds	r3, #8
 800811a:	681a      	ldr	r2, [r3, #0]
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8008120:	429a      	cmp	r2, r3
 8008122:	d102      	bne.n	800812a <chk_lock+0x5e>
				Files[i].ofs == dp->dptr) break;
 8008124:	e007      	b.n	8008136 <chk_lock+0x6a>
		} else {			/* Blank entry */
			be = 1;
 8008126:	2301      	movs	r3, #1
 8008128:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	3301      	adds	r3, #1
 800812e:	60fb      	str	r3, [r7, #12]
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	2b01      	cmp	r3, #1
 8008134:	d9d4      	bls.n	80080e0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	2b02      	cmp	r3, #2
 800813a:	d109      	bne.n	8008150 <chk_lock+0x84>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d102      	bne.n	8008148 <chk_lock+0x7c>
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	2b02      	cmp	r3, #2
 8008146:	d101      	bne.n	800814c <chk_lock+0x80>
 8008148:	2300      	movs	r3, #0
 800814a:	e011      	b.n	8008170 <chk_lock+0xa4>
 800814c:	2312      	movs	r3, #18
 800814e:	e00f      	b.n	8008170 <chk_lock+0xa4>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d109      	bne.n	800816a <chk_lock+0x9e>
 8008156:	4a08      	ldr	r2, [pc, #32]	; (8008178 <chk_lock+0xac>)
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	011b      	lsls	r3, r3, #4
 800815c:	18d3      	adds	r3, r2, r3
 800815e:	330c      	adds	r3, #12
 8008160:	881a      	ldrh	r2, [r3, #0]
 8008162:	2380      	movs	r3, #128	; 0x80
 8008164:	005b      	lsls	r3, r3, #1
 8008166:	429a      	cmp	r2, r3
 8008168:	d101      	bne.n	800816e <chk_lock+0xa2>
 800816a:	2310      	movs	r3, #16
 800816c:	e000      	b.n	8008170 <chk_lock+0xa4>
 800816e:	2300      	movs	r3, #0
}
 8008170:	0018      	movs	r0, r3
 8008172:	46bd      	mov	sp, r7
 8008174:	b004      	add	sp, #16
 8008176:	bd80      	pop	{r7, pc}
 8008178:	20000390 	.word	0x20000390

0800817c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b082      	sub	sp, #8
 8008180:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008182:	2300      	movs	r3, #0
 8008184:	607b      	str	r3, [r7, #4]
 8008186:	e002      	b.n	800818e <enq_lock+0x12>
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	3301      	adds	r3, #1
 800818c:	607b      	str	r3, [r7, #4]
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2b01      	cmp	r3, #1
 8008192:	d805      	bhi.n	80081a0 <enq_lock+0x24>
 8008194:	4b07      	ldr	r3, [pc, #28]	; (80081b4 <enq_lock+0x38>)
 8008196:	687a      	ldr	r2, [r7, #4]
 8008198:	0112      	lsls	r2, r2, #4
 800819a:	58d3      	ldr	r3, [r2, r3]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d1f3      	bne.n	8008188 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	3b02      	subs	r3, #2
 80081a4:	1e5a      	subs	r2, r3, #1
 80081a6:	4193      	sbcs	r3, r2
 80081a8:	b2db      	uxtb	r3, r3
}
 80081aa:	0018      	movs	r0, r3
 80081ac:	46bd      	mov	sp, r7
 80081ae:	b002      	add	sp, #8
 80081b0:	bd80      	pop	{r7, pc}
 80081b2:	46c0      	nop			; (mov r8, r8)
 80081b4:	20000390 	.word	0x20000390

080081b8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b084      	sub	sp, #16
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
 80081c0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80081c2:	2300      	movs	r3, #0
 80081c4:	60fb      	str	r3, [r7, #12]
 80081c6:	e01e      	b.n	8008206 <inc_lock+0x4e>
		if (Files[i].fs == dp->obj.fs &&
 80081c8:	4b3f      	ldr	r3, [pc, #252]	; (80082c8 <inc_lock+0x110>)
 80081ca:	68fa      	ldr	r2, [r7, #12]
 80081cc:	0112      	lsls	r2, r2, #4
 80081ce:	58d2      	ldr	r2, [r2, r3]
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	429a      	cmp	r2, r3
 80081d6:	d113      	bne.n	8008200 <inc_lock+0x48>
			Files[i].clu == dp->obj.sclust &&
 80081d8:	4a3b      	ldr	r2, [pc, #236]	; (80082c8 <inc_lock+0x110>)
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	011b      	lsls	r3, r3, #4
 80081de:	18d3      	adds	r3, r2, r3
 80081e0:	3304      	adds	r3, #4
 80081e2:	681a      	ldr	r2, [r3, #0]
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80081e8:	429a      	cmp	r2, r3
 80081ea:	d109      	bne.n	8008200 <inc_lock+0x48>
			Files[i].ofs == dp->dptr) break;
 80081ec:	4a36      	ldr	r2, [pc, #216]	; (80082c8 <inc_lock+0x110>)
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	011b      	lsls	r3, r3, #4
 80081f2:	18d3      	adds	r3, r2, r3
 80081f4:	3308      	adds	r3, #8
 80081f6:	681a      	ldr	r2, [r3, #0]
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80081fc:	429a      	cmp	r2, r3
 80081fe:	d006      	beq.n	800820e <inc_lock+0x56>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	3301      	adds	r3, #1
 8008204:	60fb      	str	r3, [r7, #12]
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	2b01      	cmp	r3, #1
 800820a:	d9dd      	bls.n	80081c8 <inc_lock+0x10>
 800820c:	e000      	b.n	8008210 <inc_lock+0x58>
			Files[i].ofs == dp->dptr) break;
 800820e:	46c0      	nop			; (mov r8, r8)
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	2b02      	cmp	r3, #2
 8008214:	d130      	bne.n	8008278 <inc_lock+0xc0>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008216:	2300      	movs	r3, #0
 8008218:	60fb      	str	r3, [r7, #12]
 800821a:	e002      	b.n	8008222 <inc_lock+0x6a>
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	3301      	adds	r3, #1
 8008220:	60fb      	str	r3, [r7, #12]
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	2b01      	cmp	r3, #1
 8008226:	d805      	bhi.n	8008234 <inc_lock+0x7c>
 8008228:	4b27      	ldr	r3, [pc, #156]	; (80082c8 <inc_lock+0x110>)
 800822a:	68fa      	ldr	r2, [r7, #12]
 800822c:	0112      	lsls	r2, r2, #4
 800822e:	58d3      	ldr	r3, [r2, r3]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d1f3      	bne.n	800821c <inc_lock+0x64>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	2b02      	cmp	r3, #2
 8008238:	d101      	bne.n	800823e <inc_lock+0x86>
 800823a:	2300      	movs	r3, #0
 800823c:	e03f      	b.n	80082be <inc_lock+0x106>
		Files[i].fs = dp->obj.fs;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6819      	ldr	r1, [r3, #0]
 8008242:	4b21      	ldr	r3, [pc, #132]	; (80082c8 <inc_lock+0x110>)
 8008244:	68fa      	ldr	r2, [r7, #12]
 8008246:	0112      	lsls	r2, r2, #4
 8008248:	50d1      	str	r1, [r2, r3]
		Files[i].clu = dp->obj.sclust;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	689a      	ldr	r2, [r3, #8]
 800824e:	491e      	ldr	r1, [pc, #120]	; (80082c8 <inc_lock+0x110>)
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	011b      	lsls	r3, r3, #4
 8008254:	18cb      	adds	r3, r1, r3
 8008256:	3304      	adds	r3, #4
 8008258:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	695a      	ldr	r2, [r3, #20]
 800825e:	491a      	ldr	r1, [pc, #104]	; (80082c8 <inc_lock+0x110>)
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	011b      	lsls	r3, r3, #4
 8008264:	18cb      	adds	r3, r1, r3
 8008266:	3308      	adds	r3, #8
 8008268:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800826a:	4a17      	ldr	r2, [pc, #92]	; (80082c8 <inc_lock+0x110>)
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	011b      	lsls	r3, r3, #4
 8008270:	18d3      	adds	r3, r2, r3
 8008272:	330c      	adds	r3, #12
 8008274:	2200      	movs	r2, #0
 8008276:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d009      	beq.n	8008292 <inc_lock+0xda>
 800827e:	4a12      	ldr	r2, [pc, #72]	; (80082c8 <inc_lock+0x110>)
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	011b      	lsls	r3, r3, #4
 8008284:	18d3      	adds	r3, r2, r3
 8008286:	330c      	adds	r3, #12
 8008288:	881b      	ldrh	r3, [r3, #0]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d001      	beq.n	8008292 <inc_lock+0xda>
 800828e:	2300      	movs	r3, #0
 8008290:	e015      	b.n	80082be <inc_lock+0x106>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d108      	bne.n	80082aa <inc_lock+0xf2>
 8008298:	4a0b      	ldr	r2, [pc, #44]	; (80082c8 <inc_lock+0x110>)
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	011b      	lsls	r3, r3, #4
 800829e:	18d3      	adds	r3, r2, r3
 80082a0:	330c      	adds	r3, #12
 80082a2:	881b      	ldrh	r3, [r3, #0]
 80082a4:	3301      	adds	r3, #1
 80082a6:	b29b      	uxth	r3, r3
 80082a8:	e001      	b.n	80082ae <inc_lock+0xf6>
 80082aa:	2380      	movs	r3, #128	; 0x80
 80082ac:	005b      	lsls	r3, r3, #1
 80082ae:	4906      	ldr	r1, [pc, #24]	; (80082c8 <inc_lock+0x110>)
 80082b0:	68fa      	ldr	r2, [r7, #12]
 80082b2:	0112      	lsls	r2, r2, #4
 80082b4:	188a      	adds	r2, r1, r2
 80082b6:	320c      	adds	r2, #12
 80082b8:	8013      	strh	r3, [r2, #0]

	return i + 1;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	3301      	adds	r3, #1
}
 80082be:	0018      	movs	r0, r3
 80082c0:	46bd      	mov	sp, r7
 80082c2:	b004      	add	sp, #16
 80082c4:	bd80      	pop	{r7, pc}
 80082c6:	46c0      	nop			; (mov r8, r8)
 80082c8:	20000390 	.word	0x20000390

080082cc <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b084      	sub	sp, #16
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	3b01      	subs	r3, #1
 80082d8:	607b      	str	r3, [r7, #4]
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2b01      	cmp	r3, #1
 80082de:	d832      	bhi.n	8008346 <dec_lock+0x7a>
		n = Files[i].ctr;
 80082e0:	200e      	movs	r0, #14
 80082e2:	183b      	adds	r3, r7, r0
 80082e4:	491d      	ldr	r1, [pc, #116]	; (800835c <dec_lock+0x90>)
 80082e6:	687a      	ldr	r2, [r7, #4]
 80082e8:	0112      	lsls	r2, r2, #4
 80082ea:	188a      	adds	r2, r1, r2
 80082ec:	320c      	adds	r2, #12
 80082ee:	8812      	ldrh	r2, [r2, #0]
 80082f0:	801a      	strh	r2, [r3, #0]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80082f2:	183b      	adds	r3, r7, r0
 80082f4:	881a      	ldrh	r2, [r3, #0]
 80082f6:	2380      	movs	r3, #128	; 0x80
 80082f8:	005b      	lsls	r3, r3, #1
 80082fa:	429a      	cmp	r2, r3
 80082fc:	d102      	bne.n	8008304 <dec_lock+0x38>
 80082fe:	183b      	adds	r3, r7, r0
 8008300:	2200      	movs	r2, #0
 8008302:	801a      	strh	r2, [r3, #0]
		if (n > 0) n--;				/* Decrement read mode open count */
 8008304:	210e      	movs	r1, #14
 8008306:	187b      	adds	r3, r7, r1
 8008308:	881b      	ldrh	r3, [r3, #0]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d004      	beq.n	8008318 <dec_lock+0x4c>
 800830e:	187b      	adds	r3, r7, r1
 8008310:	881a      	ldrh	r2, [r3, #0]
 8008312:	187b      	adds	r3, r7, r1
 8008314:	3a01      	subs	r2, #1
 8008316:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = n;
 8008318:	4a10      	ldr	r2, [pc, #64]	; (800835c <dec_lock+0x90>)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	011b      	lsls	r3, r3, #4
 800831e:	18d3      	adds	r3, r2, r3
 8008320:	330c      	adds	r3, #12
 8008322:	210e      	movs	r1, #14
 8008324:	187a      	adds	r2, r7, r1
 8008326:	8812      	ldrh	r2, [r2, #0]
 8008328:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800832a:	187b      	adds	r3, r7, r1
 800832c:	881b      	ldrh	r3, [r3, #0]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d104      	bne.n	800833c <dec_lock+0x70>
 8008332:	4b0a      	ldr	r3, [pc, #40]	; (800835c <dec_lock+0x90>)
 8008334:	687a      	ldr	r2, [r7, #4]
 8008336:	0112      	lsls	r2, r2, #4
 8008338:	2100      	movs	r1, #0
 800833a:	50d1      	str	r1, [r2, r3]
		res = FR_OK;
 800833c:	230d      	movs	r3, #13
 800833e:	18fb      	adds	r3, r7, r3
 8008340:	2200      	movs	r2, #0
 8008342:	701a      	strb	r2, [r3, #0]
 8008344:	e003      	b.n	800834e <dec_lock+0x82>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8008346:	230d      	movs	r3, #13
 8008348:	18fb      	adds	r3, r7, r3
 800834a:	2202      	movs	r2, #2
 800834c:	701a      	strb	r2, [r3, #0]
	}
	return res;
 800834e:	230d      	movs	r3, #13
 8008350:	18fb      	adds	r3, r7, r3
 8008352:	781b      	ldrb	r3, [r3, #0]
}
 8008354:	0018      	movs	r0, r3
 8008356:	46bd      	mov	sp, r7
 8008358:	b004      	add	sp, #16
 800835a:	bd80      	pop	{r7, pc}
 800835c:	20000390 	.word	0x20000390

08008360 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b084      	sub	sp, #16
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008368:	2300      	movs	r3, #0
 800836a:	60fb      	str	r3, [r7, #12]
 800836c:	e00e      	b.n	800838c <clear_lock+0x2c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800836e:	4b0b      	ldr	r3, [pc, #44]	; (800839c <clear_lock+0x3c>)
 8008370:	68fa      	ldr	r2, [r7, #12]
 8008372:	0112      	lsls	r2, r2, #4
 8008374:	58d3      	ldr	r3, [r2, r3]
 8008376:	687a      	ldr	r2, [r7, #4]
 8008378:	429a      	cmp	r2, r3
 800837a:	d104      	bne.n	8008386 <clear_lock+0x26>
 800837c:	4b07      	ldr	r3, [pc, #28]	; (800839c <clear_lock+0x3c>)
 800837e:	68fa      	ldr	r2, [r7, #12]
 8008380:	0112      	lsls	r2, r2, #4
 8008382:	2100      	movs	r1, #0
 8008384:	50d1      	str	r1, [r2, r3]
	for (i = 0; i < _FS_LOCK; i++) {
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	3301      	adds	r3, #1
 800838a:	60fb      	str	r3, [r7, #12]
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	2b01      	cmp	r3, #1
 8008390:	d9ed      	bls.n	800836e <clear_lock+0xe>
	}
}
 8008392:	46c0      	nop			; (mov r8, r8)
 8008394:	46c0      	nop			; (mov r8, r8)
 8008396:	46bd      	mov	sp, r7
 8008398:	b004      	add	sp, #16
 800839a:	bd80      	pop	{r7, pc}
 800839c:	20000390 	.word	0x20000390

080083a0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80083a0:	b590      	push	{r4, r7, lr}
 80083a2:	b087      	sub	sp, #28
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80083a8:	240f      	movs	r4, #15
 80083aa:	193b      	adds	r3, r7, r4
 80083ac:	2200      	movs	r2, #0
 80083ae:	701a      	strb	r2, [r3, #0]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	78db      	ldrb	r3, [r3, #3]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d034      	beq.n	8008422 <sync_window+0x82>
		wsect = fs->winsect;	/* Current sector number */
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083bc:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	7858      	ldrb	r0, [r3, #1]
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	3338      	adds	r3, #56	; 0x38
 80083c6:	0019      	movs	r1, r3
 80083c8:	697a      	ldr	r2, [r7, #20]
 80083ca:	2301      	movs	r3, #1
 80083cc:	f7ff fd34 	bl	8007e38 <disk_write>
 80083d0:	1e03      	subs	r3, r0, #0
 80083d2:	d003      	beq.n	80083dc <sync_window+0x3c>
			res = FR_DISK_ERR;
 80083d4:	193b      	adds	r3, r7, r4
 80083d6:	2201      	movs	r2, #1
 80083d8:	701a      	strb	r2, [r3, #0]
 80083da:	e022      	b.n	8008422 <sync_window+0x82>
		} else {
			fs->wflag = 0;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2200      	movs	r2, #0
 80083e0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083e6:	697a      	ldr	r2, [r7, #20]
 80083e8:	1ad2      	subs	r2, r2, r3
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6a1b      	ldr	r3, [r3, #32]
 80083ee:	429a      	cmp	r2, r3
 80083f0:	d217      	bcs.n	8008422 <sync_window+0x82>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	789b      	ldrb	r3, [r3, #2]
 80083f6:	613b      	str	r3, [r7, #16]
 80083f8:	e010      	b.n	800841c <sync_window+0x7c>
					wsect += fs->fsize;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	6a1b      	ldr	r3, [r3, #32]
 80083fe:	697a      	ldr	r2, [r7, #20]
 8008400:	18d3      	adds	r3, r2, r3
 8008402:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	7858      	ldrb	r0, [r3, #1]
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	3338      	adds	r3, #56	; 0x38
 800840c:	0019      	movs	r1, r3
 800840e:	697a      	ldr	r2, [r7, #20]
 8008410:	2301      	movs	r3, #1
 8008412:	f7ff fd11 	bl	8007e38 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008416:	693b      	ldr	r3, [r7, #16]
 8008418:	3b01      	subs	r3, #1
 800841a:	613b      	str	r3, [r7, #16]
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	2b01      	cmp	r3, #1
 8008420:	d8eb      	bhi.n	80083fa <sync_window+0x5a>
				}
			}
		}
	}
	return res;
 8008422:	230f      	movs	r3, #15
 8008424:	18fb      	adds	r3, r7, r3
 8008426:	781b      	ldrb	r3, [r3, #0]
}
 8008428:	0018      	movs	r0, r3
 800842a:	46bd      	mov	sp, r7
 800842c:	b007      	add	sp, #28
 800842e:	bd90      	pop	{r4, r7, pc}

08008430 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008430:	b5b0      	push	{r4, r5, r7, lr}
 8008432:	b084      	sub	sp, #16
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
 8008438:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800843a:	250f      	movs	r5, #15
 800843c:	197b      	adds	r3, r7, r5
 800843e:	2200      	movs	r2, #0
 8008440:	701a      	strb	r2, [r3, #0]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008446:	683a      	ldr	r2, [r7, #0]
 8008448:	429a      	cmp	r2, r3
 800844a:	d01f      	beq.n	800848c <move_window+0x5c>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800844c:	197c      	adds	r4, r7, r5
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	0018      	movs	r0, r3
 8008452:	f7ff ffa5 	bl	80083a0 <sync_window>
 8008456:	0003      	movs	r3, r0
 8008458:	7023      	strb	r3, [r4, #0]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800845a:	002c      	movs	r4, r5
 800845c:	193b      	adds	r3, r7, r4
 800845e:	781b      	ldrb	r3, [r3, #0]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d113      	bne.n	800848c <move_window+0x5c>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	7858      	ldrb	r0, [r3, #1]
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	3338      	adds	r3, #56	; 0x38
 800846c:	0019      	movs	r1, r3
 800846e:	683a      	ldr	r2, [r7, #0]
 8008470:	2301      	movs	r3, #1
 8008472:	f7ff fcb9 	bl	8007de8 <disk_read>
 8008476:	1e03      	subs	r3, r0, #0
 8008478:	d005      	beq.n	8008486 <move_window+0x56>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800847a:	2301      	movs	r3, #1
 800847c:	425b      	negs	r3, r3
 800847e:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8008480:	193b      	adds	r3, r7, r4
 8008482:	2201      	movs	r2, #1
 8008484:	701a      	strb	r2, [r3, #0]
			}
			fs->winsect = sector;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	683a      	ldr	r2, [r7, #0]
 800848a:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800848c:	230f      	movs	r3, #15
 800848e:	18fb      	adds	r3, r7, r3
 8008490:	781b      	ldrb	r3, [r3, #0]
}
 8008492:	0018      	movs	r0, r3
 8008494:	46bd      	mov	sp, r7
 8008496:	b004      	add	sp, #16
 8008498:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800849c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800849c:	b5b0      	push	{r4, r5, r7, lr}
 800849e:	b084      	sub	sp, #16
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80084a4:	250f      	movs	r5, #15
 80084a6:	197c      	adds	r4, r7, r5
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	0018      	movs	r0, r3
 80084ac:	f7ff ff78 	bl	80083a0 <sync_window>
 80084b0:	0003      	movs	r3, r0
 80084b2:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 80084b4:	197b      	adds	r3, r7, r5
 80084b6:	781b      	ldrb	r3, [r3, #0]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d15e      	bne.n	800857a <sync_fs+0xde>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	781b      	ldrb	r3, [r3, #0]
 80084c0:	2b03      	cmp	r3, #3
 80084c2:	d14d      	bne.n	8008560 <sync_fs+0xc4>
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	791b      	ldrb	r3, [r3, #4]
 80084c8:	2b01      	cmp	r3, #1
 80084ca:	d149      	bne.n	8008560 <sync_fs+0xc4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	3338      	adds	r3, #56	; 0x38
 80084d0:	0018      	movs	r0, r3
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	899b      	ldrh	r3, [r3, #12]
 80084d6:	001a      	movs	r2, r3
 80084d8:	2100      	movs	r1, #0
 80084da:	f7ff fda0 	bl	800801e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	3338      	adds	r3, #56	; 0x38
 80084e2:	33ff      	adds	r3, #255	; 0xff
 80084e4:	33ff      	adds	r3, #255	; 0xff
 80084e6:	4a28      	ldr	r2, [pc, #160]	; (8008588 <sync_fs+0xec>)
 80084e8:	0011      	movs	r1, r2
 80084ea:	0018      	movs	r0, r3
 80084ec:	f7ff fd30 	bl	8007f50 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	3338      	adds	r3, #56	; 0x38
 80084f4:	4a25      	ldr	r2, [pc, #148]	; (800858c <sync_fs+0xf0>)
 80084f6:	0011      	movs	r1, r2
 80084f8:	0018      	movs	r0, r3
 80084fa:	f7ff fd47 	bl	8007f8c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	3338      	adds	r3, #56	; 0x38
 8008502:	33e5      	adds	r3, #229	; 0xe5
 8008504:	33ff      	adds	r3, #255	; 0xff
 8008506:	4a22      	ldr	r2, [pc, #136]	; (8008590 <sync_fs+0xf4>)
 8008508:	0011      	movs	r1, r2
 800850a:	0018      	movs	r0, r3
 800850c:	f7ff fd3e 	bl	8007f8c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	3338      	adds	r3, #56	; 0x38
 8008514:	33e9      	adds	r3, #233	; 0xe9
 8008516:	33ff      	adds	r3, #255	; 0xff
 8008518:	001a      	movs	r2, r3
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	699b      	ldr	r3, [r3, #24]
 800851e:	0019      	movs	r1, r3
 8008520:	0010      	movs	r0, r2
 8008522:	f7ff fd33 	bl	8007f8c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	3338      	adds	r3, #56	; 0x38
 800852a:	33ed      	adds	r3, #237	; 0xed
 800852c:	33ff      	adds	r3, #255	; 0xff
 800852e:	001a      	movs	r2, r3
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	695b      	ldr	r3, [r3, #20]
 8008534:	0019      	movs	r1, r3
 8008536:	0010      	movs	r0, r2
 8008538:	f7ff fd28 	bl	8007f8c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008540:	1c5a      	adds	r2, r3, #1
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	7858      	ldrb	r0, [r3, #1]
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	3338      	adds	r3, #56	; 0x38
 800854e:	0019      	movs	r1, r3
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008554:	2301      	movs	r3, #1
 8008556:	f7ff fc6f 	bl	8007e38 <disk_write>
			fs->fsi_flag = 0;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	2200      	movs	r2, #0
 800855e:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	785b      	ldrb	r3, [r3, #1]
 8008564:	2200      	movs	r2, #0
 8008566:	2100      	movs	r1, #0
 8008568:	0018      	movs	r0, r3
 800856a:	f7ff fc8d 	bl	8007e88 <disk_ioctl>
 800856e:	1e03      	subs	r3, r0, #0
 8008570:	d003      	beq.n	800857a <sync_fs+0xde>
 8008572:	230f      	movs	r3, #15
 8008574:	18fb      	adds	r3, r7, r3
 8008576:	2201      	movs	r2, #1
 8008578:	701a      	strb	r2, [r3, #0]
	}

	return res;
 800857a:	230f      	movs	r3, #15
 800857c:	18fb      	adds	r3, r7, r3
 800857e:	781b      	ldrb	r3, [r3, #0]
}
 8008580:	0018      	movs	r0, r3
 8008582:	46bd      	mov	sp, r7
 8008584:	b004      	add	sp, #16
 8008586:	bdb0      	pop	{r4, r5, r7, pc}
 8008588:	0000aa55 	.word	0x0000aa55
 800858c:	41615252 	.word	0x41615252
 8008590:	61417272 	.word	0x61417272

08008594 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b082      	sub	sp, #8
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
 800859c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	3b02      	subs	r3, #2
 80085a2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	69db      	ldr	r3, [r3, #28]
 80085a8:	3b02      	subs	r3, #2
 80085aa:	683a      	ldr	r2, [r7, #0]
 80085ac:	429a      	cmp	r2, r3
 80085ae:	d301      	bcc.n	80085b4 <clust2sect+0x20>
 80085b0:	2300      	movs	r3, #0
 80085b2:	e007      	b.n	80085c4 <clust2sect+0x30>
	return clst * fs->csize + fs->database;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	895b      	ldrh	r3, [r3, #10]
 80085b8:	001a      	movs	r2, r3
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	435a      	muls	r2, r3
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085c2:	18d3      	adds	r3, r2, r3
}
 80085c4:	0018      	movs	r0, r3
 80085c6:	46bd      	mov	sp, r7
 80085c8:	b002      	add	sp, #8
 80085ca:	bd80      	pop	{r7, pc}

080085cc <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80085cc:	b590      	push	{r4, r7, lr}
 80085ce:	b087      	sub	sp, #28
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
 80085d4:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	2b01      	cmp	r3, #1
 80085e0:	d904      	bls.n	80085ec <get_fat+0x20>
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	69db      	ldr	r3, [r3, #28]
 80085e6:	683a      	ldr	r2, [r7, #0]
 80085e8:	429a      	cmp	r2, r3
 80085ea:	d302      	bcc.n	80085f2 <get_fat+0x26>
		val = 1;	/* Internal error */
 80085ec:	2301      	movs	r3, #1
 80085ee:	617b      	str	r3, [r7, #20]
 80085f0:	e0c2      	b.n	8008778 <get_fat+0x1ac>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80085f2:	2301      	movs	r3, #1
 80085f4:	425b      	negs	r3, r3
 80085f6:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80085f8:	693b      	ldr	r3, [r7, #16]
 80085fa:	781b      	ldrb	r3, [r3, #0]
 80085fc:	2b03      	cmp	r3, #3
 80085fe:	d100      	bne.n	8008602 <get_fat+0x36>
 8008600:	e088      	b.n	8008714 <get_fat+0x148>
 8008602:	dd00      	ble.n	8008606 <get_fat+0x3a>
 8008604:	e0ae      	b.n	8008764 <get_fat+0x198>
 8008606:	2b01      	cmp	r3, #1
 8008608:	d002      	beq.n	8008610 <get_fat+0x44>
 800860a:	2b02      	cmp	r3, #2
 800860c:	d05c      	beq.n	80086c8 <get_fat+0xfc>
 800860e:	e0a9      	b.n	8008764 <get_fat+0x198>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	60fb      	str	r3, [r7, #12]
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	085b      	lsrs	r3, r3, #1
 8008618:	68fa      	ldr	r2, [r7, #12]
 800861a:	18d3      	adds	r3, r2, r3
 800861c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800861e:	693b      	ldr	r3, [r7, #16]
 8008620:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 8008622:	693b      	ldr	r3, [r7, #16]
 8008624:	899b      	ldrh	r3, [r3, #12]
 8008626:	0019      	movs	r1, r3
 8008628:	68f8      	ldr	r0, [r7, #12]
 800862a:	f7f7 fd89 	bl	8000140 <__udivsi3>
 800862e:	0003      	movs	r3, r0
 8008630:	18e2      	adds	r2, r4, r3
 8008632:	693b      	ldr	r3, [r7, #16]
 8008634:	0011      	movs	r1, r2
 8008636:	0018      	movs	r0, r3
 8008638:	f7ff fefa 	bl	8008430 <move_window>
 800863c:	1e03      	subs	r3, r0, #0
 800863e:	d000      	beq.n	8008642 <get_fat+0x76>
 8008640:	e093      	b.n	800876a <get_fat+0x19e>
			wc = fs->win[bc++ % SS(fs)];
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	1c5a      	adds	r2, r3, #1
 8008646:	60fa      	str	r2, [r7, #12]
 8008648:	693a      	ldr	r2, [r7, #16]
 800864a:	8992      	ldrh	r2, [r2, #12]
 800864c:	0011      	movs	r1, r2
 800864e:	0018      	movs	r0, r3
 8008650:	f7f7 fdfc 	bl	800024c <__aeabi_uidivmod>
 8008654:	000b      	movs	r3, r1
 8008656:	0019      	movs	r1, r3
 8008658:	693b      	ldr	r3, [r7, #16]
 800865a:	2238      	movs	r2, #56	; 0x38
 800865c:	185b      	adds	r3, r3, r1
 800865e:	189b      	adds	r3, r3, r2
 8008660:	781b      	ldrb	r3, [r3, #0]
 8008662:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008664:	693b      	ldr	r3, [r7, #16]
 8008666:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 8008668:	693b      	ldr	r3, [r7, #16]
 800866a:	899b      	ldrh	r3, [r3, #12]
 800866c:	0019      	movs	r1, r3
 800866e:	68f8      	ldr	r0, [r7, #12]
 8008670:	f7f7 fd66 	bl	8000140 <__udivsi3>
 8008674:	0003      	movs	r3, r0
 8008676:	18e2      	adds	r2, r4, r3
 8008678:	693b      	ldr	r3, [r7, #16]
 800867a:	0011      	movs	r1, r2
 800867c:	0018      	movs	r0, r3
 800867e:	f7ff fed7 	bl	8008430 <move_window>
 8008682:	1e03      	subs	r3, r0, #0
 8008684:	d000      	beq.n	8008688 <get_fat+0xbc>
 8008686:	e072      	b.n	800876e <get_fat+0x1a2>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008688:	693b      	ldr	r3, [r7, #16]
 800868a:	899b      	ldrh	r3, [r3, #12]
 800868c:	001a      	movs	r2, r3
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	0011      	movs	r1, r2
 8008692:	0018      	movs	r0, r3
 8008694:	f7f7 fdda 	bl	800024c <__aeabi_uidivmod>
 8008698:	000b      	movs	r3, r1
 800869a:	0019      	movs	r1, r3
 800869c:	693b      	ldr	r3, [r7, #16]
 800869e:	2238      	movs	r2, #56	; 0x38
 80086a0:	185b      	adds	r3, r3, r1
 80086a2:	189b      	adds	r3, r3, r2
 80086a4:	781b      	ldrb	r3, [r3, #0]
 80086a6:	021b      	lsls	r3, r3, #8
 80086a8:	001a      	movs	r2, r3
 80086aa:	68bb      	ldr	r3, [r7, #8]
 80086ac:	4313      	orrs	r3, r2
 80086ae:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	2201      	movs	r2, #1
 80086b4:	4013      	ands	r3, r2
 80086b6:	d002      	beq.n	80086be <get_fat+0xf2>
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	091b      	lsrs	r3, r3, #4
 80086bc:	e002      	b.n	80086c4 <get_fat+0xf8>
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	051b      	lsls	r3, r3, #20
 80086c2:	0d1b      	lsrs	r3, r3, #20
 80086c4:	617b      	str	r3, [r7, #20]
			break;
 80086c6:	e057      	b.n	8008778 <get_fat+0x1ac>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80086c8:	693b      	ldr	r3, [r7, #16]
 80086ca:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 80086cc:	693b      	ldr	r3, [r7, #16]
 80086ce:	899b      	ldrh	r3, [r3, #12]
 80086d0:	085b      	lsrs	r3, r3, #1
 80086d2:	b29b      	uxth	r3, r3
 80086d4:	0019      	movs	r1, r3
 80086d6:	6838      	ldr	r0, [r7, #0]
 80086d8:	f7f7 fd32 	bl	8000140 <__udivsi3>
 80086dc:	0003      	movs	r3, r0
 80086de:	18e2      	adds	r2, r4, r3
 80086e0:	693b      	ldr	r3, [r7, #16]
 80086e2:	0011      	movs	r1, r2
 80086e4:	0018      	movs	r0, r3
 80086e6:	f7ff fea3 	bl	8008430 <move_window>
 80086ea:	1e03      	subs	r3, r0, #0
 80086ec:	d141      	bne.n	8008772 <get_fat+0x1a6>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80086ee:	693b      	ldr	r3, [r7, #16]
 80086f0:	3338      	adds	r3, #56	; 0x38
 80086f2:	001c      	movs	r4, r3
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	005a      	lsls	r2, r3, #1
 80086f8:	693b      	ldr	r3, [r7, #16]
 80086fa:	899b      	ldrh	r3, [r3, #12]
 80086fc:	0019      	movs	r1, r3
 80086fe:	0010      	movs	r0, r2
 8008700:	f7f7 fda4 	bl	800024c <__aeabi_uidivmod>
 8008704:	000b      	movs	r3, r1
 8008706:	18e3      	adds	r3, r4, r3
 8008708:	0018      	movs	r0, r3
 800870a:	f7ff fbe5 	bl	8007ed8 <ld_word>
 800870e:	0003      	movs	r3, r0
 8008710:	617b      	str	r3, [r7, #20]
			break;
 8008712:	e031      	b.n	8008778 <get_fat+0x1ac>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008714:	693b      	ldr	r3, [r7, #16]
 8008716:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 8008718:	693b      	ldr	r3, [r7, #16]
 800871a:	899b      	ldrh	r3, [r3, #12]
 800871c:	089b      	lsrs	r3, r3, #2
 800871e:	b29b      	uxth	r3, r3
 8008720:	0019      	movs	r1, r3
 8008722:	6838      	ldr	r0, [r7, #0]
 8008724:	f7f7 fd0c 	bl	8000140 <__udivsi3>
 8008728:	0003      	movs	r3, r0
 800872a:	18e2      	adds	r2, r4, r3
 800872c:	693b      	ldr	r3, [r7, #16]
 800872e:	0011      	movs	r1, r2
 8008730:	0018      	movs	r0, r3
 8008732:	f7ff fe7d 	bl	8008430 <move_window>
 8008736:	1e03      	subs	r3, r0, #0
 8008738:	d11d      	bne.n	8008776 <get_fat+0x1aa>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800873a:	693b      	ldr	r3, [r7, #16]
 800873c:	3338      	adds	r3, #56	; 0x38
 800873e:	001c      	movs	r4, r3
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	009a      	lsls	r2, r3, #2
 8008744:	693b      	ldr	r3, [r7, #16]
 8008746:	899b      	ldrh	r3, [r3, #12]
 8008748:	0019      	movs	r1, r3
 800874a:	0010      	movs	r0, r2
 800874c:	f7f7 fd7e 	bl	800024c <__aeabi_uidivmod>
 8008750:	000b      	movs	r3, r1
 8008752:	18e3      	adds	r3, r4, r3
 8008754:	0018      	movs	r0, r3
 8008756:	f7ff fbda 	bl	8007f0e <ld_dword>
 800875a:	0003      	movs	r3, r0
 800875c:	011b      	lsls	r3, r3, #4
 800875e:	091b      	lsrs	r3, r3, #4
 8008760:	617b      	str	r3, [r7, #20]
			break;
 8008762:	e009      	b.n	8008778 <get_fat+0x1ac>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008764:	2301      	movs	r3, #1
 8008766:	617b      	str	r3, [r7, #20]
 8008768:	e006      	b.n	8008778 <get_fat+0x1ac>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800876a:	46c0      	nop			; (mov r8, r8)
 800876c:	e004      	b.n	8008778 <get_fat+0x1ac>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800876e:	46c0      	nop			; (mov r8, r8)
 8008770:	e002      	b.n	8008778 <get_fat+0x1ac>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008772:	46c0      	nop			; (mov r8, r8)
 8008774:	e000      	b.n	8008778 <get_fat+0x1ac>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008776:	46c0      	nop			; (mov r8, r8)
		}
	}

	return val;
 8008778:	697b      	ldr	r3, [r7, #20]
}
 800877a:	0018      	movs	r0, r3
 800877c:	46bd      	mov	sp, r7
 800877e:	b007      	add	sp, #28
 8008780:	bd90      	pop	{r4, r7, pc}

08008782 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8008782:	b5b0      	push	{r4, r5, r7, lr}
 8008784:	b088      	sub	sp, #32
 8008786:	af00      	add	r7, sp, #0
 8008788:	60f8      	str	r0, [r7, #12]
 800878a:	60b9      	str	r1, [r7, #8]
 800878c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800878e:	231f      	movs	r3, #31
 8008790:	18fb      	adds	r3, r7, r3
 8008792:	2202      	movs	r2, #2
 8008794:	701a      	strb	r2, [r3, #0]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	2b01      	cmp	r3, #1
 800879a:	d800      	bhi.n	800879e <put_fat+0x1c>
 800879c:	e11a      	b.n	80089d4 <put_fat+0x252>
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	69db      	ldr	r3, [r3, #28]
 80087a2:	68ba      	ldr	r2, [r7, #8]
 80087a4:	429a      	cmp	r2, r3
 80087a6:	d300      	bcc.n	80087aa <put_fat+0x28>
 80087a8:	e114      	b.n	80089d4 <put_fat+0x252>
		switch (fs->fs_type) {
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	781b      	ldrb	r3, [r3, #0]
 80087ae:	2b03      	cmp	r3, #3
 80087b0:	d100      	bne.n	80087b4 <put_fat+0x32>
 80087b2:	e0c1      	b.n	8008938 <put_fat+0x1b6>
 80087b4:	dd00      	ble.n	80087b8 <put_fat+0x36>
 80087b6:	e10d      	b.n	80089d4 <put_fat+0x252>
 80087b8:	2b01      	cmp	r3, #1
 80087ba:	d003      	beq.n	80087c4 <put_fat+0x42>
 80087bc:	2b02      	cmp	r3, #2
 80087be:	d100      	bne.n	80087c2 <put_fat+0x40>
 80087c0:	e08a      	b.n	80088d8 <put_fat+0x156>
 80087c2:	e107      	b.n	80089d4 <put_fat+0x252>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	61bb      	str	r3, [r7, #24]
 80087c8:	69bb      	ldr	r3, [r7, #24]
 80087ca:	085b      	lsrs	r3, r3, #1
 80087cc:	69ba      	ldr	r2, [r7, #24]
 80087ce:	18d3      	adds	r3, r2, r3
 80087d0:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	899b      	ldrh	r3, [r3, #12]
 80087da:	0019      	movs	r1, r3
 80087dc:	69b8      	ldr	r0, [r7, #24]
 80087de:	f7f7 fcaf 	bl	8000140 <__udivsi3>
 80087e2:	0003      	movs	r3, r0
 80087e4:	18e2      	adds	r2, r4, r3
 80087e6:	251f      	movs	r5, #31
 80087e8:	197c      	adds	r4, r7, r5
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	0011      	movs	r1, r2
 80087ee:	0018      	movs	r0, r3
 80087f0:	f7ff fe1e 	bl	8008430 <move_window>
 80087f4:	0003      	movs	r3, r0
 80087f6:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 80087f8:	197b      	adds	r3, r7, r5
 80087fa:	781b      	ldrb	r3, [r3, #0]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d000      	beq.n	8008802 <put_fat+0x80>
 8008800:	e0e1      	b.n	80089c6 <put_fat+0x244>
			p = fs->win + bc++ % SS(fs);
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	3338      	adds	r3, #56	; 0x38
 8008806:	001c      	movs	r4, r3
 8008808:	69bb      	ldr	r3, [r7, #24]
 800880a:	1c5a      	adds	r2, r3, #1
 800880c:	61ba      	str	r2, [r7, #24]
 800880e:	68fa      	ldr	r2, [r7, #12]
 8008810:	8992      	ldrh	r2, [r2, #12]
 8008812:	0011      	movs	r1, r2
 8008814:	0018      	movs	r0, r3
 8008816:	f7f7 fd19 	bl	800024c <__aeabi_uidivmod>
 800881a:	000b      	movs	r3, r1
 800881c:	18e3      	adds	r3, r4, r3
 800881e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	2201      	movs	r2, #1
 8008824:	4013      	ands	r3, r2
 8008826:	d00d      	beq.n	8008844 <put_fat+0xc2>
 8008828:	697b      	ldr	r3, [r7, #20]
 800882a:	781b      	ldrb	r3, [r3, #0]
 800882c:	b25b      	sxtb	r3, r3
 800882e:	220f      	movs	r2, #15
 8008830:	4013      	ands	r3, r2
 8008832:	b25a      	sxtb	r2, r3
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	b2db      	uxtb	r3, r3
 8008838:	011b      	lsls	r3, r3, #4
 800883a:	b25b      	sxtb	r3, r3
 800883c:	4313      	orrs	r3, r2
 800883e:	b25b      	sxtb	r3, r3
 8008840:	b2db      	uxtb	r3, r3
 8008842:	e001      	b.n	8008848 <put_fat+0xc6>
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	b2db      	uxtb	r3, r3
 8008848:	697a      	ldr	r2, [r7, #20]
 800884a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	2201      	movs	r2, #1
 8008850:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	899b      	ldrh	r3, [r3, #12]
 800885a:	0019      	movs	r1, r3
 800885c:	69b8      	ldr	r0, [r7, #24]
 800885e:	f7f7 fc6f 	bl	8000140 <__udivsi3>
 8008862:	0003      	movs	r3, r0
 8008864:	18e2      	adds	r2, r4, r3
 8008866:	251f      	movs	r5, #31
 8008868:	197c      	adds	r4, r7, r5
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	0011      	movs	r1, r2
 800886e:	0018      	movs	r0, r3
 8008870:	f7ff fdde 	bl	8008430 <move_window>
 8008874:	0003      	movs	r3, r0
 8008876:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 8008878:	197b      	adds	r3, r7, r5
 800887a:	781b      	ldrb	r3, [r3, #0]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d000      	beq.n	8008882 <put_fat+0x100>
 8008880:	e0a3      	b.n	80089ca <put_fat+0x248>
			p = fs->win + bc % SS(fs);
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	3338      	adds	r3, #56	; 0x38
 8008886:	001c      	movs	r4, r3
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	899b      	ldrh	r3, [r3, #12]
 800888c:	001a      	movs	r2, r3
 800888e:	69bb      	ldr	r3, [r7, #24]
 8008890:	0011      	movs	r1, r2
 8008892:	0018      	movs	r0, r3
 8008894:	f7f7 fcda 	bl	800024c <__aeabi_uidivmod>
 8008898:	000b      	movs	r3, r1
 800889a:	18e3      	adds	r3, r4, r3
 800889c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	2201      	movs	r2, #1
 80088a2:	4013      	ands	r3, r2
 80088a4:	d003      	beq.n	80088ae <put_fat+0x12c>
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	091b      	lsrs	r3, r3, #4
 80088aa:	b2db      	uxtb	r3, r3
 80088ac:	e00e      	b.n	80088cc <put_fat+0x14a>
 80088ae:	697b      	ldr	r3, [r7, #20]
 80088b0:	781b      	ldrb	r3, [r3, #0]
 80088b2:	b25b      	sxtb	r3, r3
 80088b4:	220f      	movs	r2, #15
 80088b6:	4393      	bics	r3, r2
 80088b8:	b25a      	sxtb	r2, r3
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	0a1b      	lsrs	r3, r3, #8
 80088be:	b25b      	sxtb	r3, r3
 80088c0:	210f      	movs	r1, #15
 80088c2:	400b      	ands	r3, r1
 80088c4:	b25b      	sxtb	r3, r3
 80088c6:	4313      	orrs	r3, r2
 80088c8:	b25b      	sxtb	r3, r3
 80088ca:	b2db      	uxtb	r3, r3
 80088cc:	697a      	ldr	r2, [r7, #20]
 80088ce:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	2201      	movs	r2, #1
 80088d4:	70da      	strb	r2, [r3, #3]
			break;
 80088d6:	e07d      	b.n	80089d4 <put_fat+0x252>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	899b      	ldrh	r3, [r3, #12]
 80088e0:	085b      	lsrs	r3, r3, #1
 80088e2:	b29b      	uxth	r3, r3
 80088e4:	0019      	movs	r1, r3
 80088e6:	68b8      	ldr	r0, [r7, #8]
 80088e8:	f7f7 fc2a 	bl	8000140 <__udivsi3>
 80088ec:	0003      	movs	r3, r0
 80088ee:	18e2      	adds	r2, r4, r3
 80088f0:	251f      	movs	r5, #31
 80088f2:	197c      	adds	r4, r7, r5
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	0011      	movs	r1, r2
 80088f8:	0018      	movs	r0, r3
 80088fa:	f7ff fd99 	bl	8008430 <move_window>
 80088fe:	0003      	movs	r3, r0
 8008900:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 8008902:	197b      	adds	r3, r7, r5
 8008904:	781b      	ldrb	r3, [r3, #0]
 8008906:	2b00      	cmp	r3, #0
 8008908:	d161      	bne.n	80089ce <put_fat+0x24c>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	3338      	adds	r3, #56	; 0x38
 800890e:	001c      	movs	r4, r3
 8008910:	68bb      	ldr	r3, [r7, #8]
 8008912:	005a      	lsls	r2, r3, #1
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	899b      	ldrh	r3, [r3, #12]
 8008918:	0019      	movs	r1, r3
 800891a:	0010      	movs	r0, r2
 800891c:	f7f7 fc96 	bl	800024c <__aeabi_uidivmod>
 8008920:	000b      	movs	r3, r1
 8008922:	18e3      	adds	r3, r4, r3
 8008924:	687a      	ldr	r2, [r7, #4]
 8008926:	b292      	uxth	r2, r2
 8008928:	0011      	movs	r1, r2
 800892a:	0018      	movs	r0, r3
 800892c:	f7ff fb10 	bl	8007f50 <st_word>
			fs->wflag = 1;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	2201      	movs	r2, #1
 8008934:	70da      	strb	r2, [r3, #3]
			break;
 8008936:	e04d      	b.n	80089d4 <put_fat+0x252>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	899b      	ldrh	r3, [r3, #12]
 8008940:	089b      	lsrs	r3, r3, #2
 8008942:	b29b      	uxth	r3, r3
 8008944:	0019      	movs	r1, r3
 8008946:	68b8      	ldr	r0, [r7, #8]
 8008948:	f7f7 fbfa 	bl	8000140 <__udivsi3>
 800894c:	0003      	movs	r3, r0
 800894e:	18e2      	adds	r2, r4, r3
 8008950:	251f      	movs	r5, #31
 8008952:	197c      	adds	r4, r7, r5
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	0011      	movs	r1, r2
 8008958:	0018      	movs	r0, r3
 800895a:	f7ff fd69 	bl	8008430 <move_window>
 800895e:	0003      	movs	r3, r0
 8008960:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 8008962:	197b      	adds	r3, r7, r5
 8008964:	781b      	ldrb	r3, [r3, #0]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d133      	bne.n	80089d2 <put_fat+0x250>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	011b      	lsls	r3, r3, #4
 800896e:	091c      	lsrs	r4, r3, #4
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	3338      	adds	r3, #56	; 0x38
 8008974:	001d      	movs	r5, r3
 8008976:	68bb      	ldr	r3, [r7, #8]
 8008978:	009a      	lsls	r2, r3, #2
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	899b      	ldrh	r3, [r3, #12]
 800897e:	0019      	movs	r1, r3
 8008980:	0010      	movs	r0, r2
 8008982:	f7f7 fc63 	bl	800024c <__aeabi_uidivmod>
 8008986:	000b      	movs	r3, r1
 8008988:	18eb      	adds	r3, r5, r3
 800898a:	0018      	movs	r0, r3
 800898c:	f7ff fabf 	bl	8007f0e <ld_dword>
 8008990:	0003      	movs	r3, r0
 8008992:	0f1b      	lsrs	r3, r3, #28
 8008994:	071b      	lsls	r3, r3, #28
 8008996:	4323      	orrs	r3, r4
 8008998:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	3338      	adds	r3, #56	; 0x38
 800899e:	001c      	movs	r4, r3
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	009a      	lsls	r2, r3, #2
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	899b      	ldrh	r3, [r3, #12]
 80089a8:	0019      	movs	r1, r3
 80089aa:	0010      	movs	r0, r2
 80089ac:	f7f7 fc4e 	bl	800024c <__aeabi_uidivmod>
 80089b0:	000b      	movs	r3, r1
 80089b2:	18e3      	adds	r3, r4, r3
 80089b4:	687a      	ldr	r2, [r7, #4]
 80089b6:	0011      	movs	r1, r2
 80089b8:	0018      	movs	r0, r3
 80089ba:	f7ff fae7 	bl	8007f8c <st_dword>
			fs->wflag = 1;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	2201      	movs	r2, #1
 80089c2:	70da      	strb	r2, [r3, #3]
			break;
 80089c4:	e006      	b.n	80089d4 <put_fat+0x252>
			if (res != FR_OK) break;
 80089c6:	46c0      	nop			; (mov r8, r8)
 80089c8:	e004      	b.n	80089d4 <put_fat+0x252>
			if (res != FR_OK) break;
 80089ca:	46c0      	nop			; (mov r8, r8)
 80089cc:	e002      	b.n	80089d4 <put_fat+0x252>
			if (res != FR_OK) break;
 80089ce:	46c0      	nop			; (mov r8, r8)
 80089d0:	e000      	b.n	80089d4 <put_fat+0x252>
			if (res != FR_OK) break;
 80089d2:	46c0      	nop			; (mov r8, r8)
		}
	}
	return res;
 80089d4:	231f      	movs	r3, #31
 80089d6:	18fb      	adds	r3, r7, r3
 80089d8:	781b      	ldrb	r3, [r3, #0]
}
 80089da:	0018      	movs	r0, r3
 80089dc:	46bd      	mov	sp, r7
 80089de:	b008      	add	sp, #32
 80089e0:	bdb0      	pop	{r4, r5, r7, pc}

080089e2 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80089e2:	b5b0      	push	{r4, r5, r7, lr}
 80089e4:	b088      	sub	sp, #32
 80089e6:	af00      	add	r7, sp, #0
 80089e8:	60f8      	str	r0, [r7, #12]
 80089ea:	60b9      	str	r1, [r7, #8]
 80089ec:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80089ee:	231f      	movs	r3, #31
 80089f0:	18fb      	adds	r3, r7, r3
 80089f2:	2200      	movs	r2, #0
 80089f4:	701a      	strb	r2, [r3, #0]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80089fc:	68bb      	ldr	r3, [r7, #8]
 80089fe:	2b01      	cmp	r3, #1
 8008a00:	d904      	bls.n	8008a0c <remove_chain+0x2a>
 8008a02:	69bb      	ldr	r3, [r7, #24]
 8008a04:	69db      	ldr	r3, [r3, #28]
 8008a06:	68ba      	ldr	r2, [r7, #8]
 8008a08:	429a      	cmp	r2, r3
 8008a0a:	d301      	bcc.n	8008a10 <remove_chain+0x2e>
 8008a0c:	2302      	movs	r3, #2
 8008a0e:	e057      	b.n	8008ac0 <remove_chain+0xde>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d011      	beq.n	8008a3a <remove_chain+0x58>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008a16:	251f      	movs	r5, #31
 8008a18:	197c      	adds	r4, r7, r5
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	425a      	negs	r2, r3
 8008a1e:	6879      	ldr	r1, [r7, #4]
 8008a20:	69bb      	ldr	r3, [r7, #24]
 8008a22:	0018      	movs	r0, r3
 8008a24:	f7ff fead 	bl	8008782 <put_fat>
 8008a28:	0003      	movs	r3, r0
 8008a2a:	7023      	strb	r3, [r4, #0]
		if (res != FR_OK) return res;
 8008a2c:	197b      	adds	r3, r7, r5
 8008a2e:	781b      	ldrb	r3, [r3, #0]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d002      	beq.n	8008a3a <remove_chain+0x58>
 8008a34:	197b      	adds	r3, r7, r5
 8008a36:	781b      	ldrb	r3, [r3, #0]
 8008a38:	e042      	b.n	8008ac0 <remove_chain+0xde>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8008a3a:	68ba      	ldr	r2, [r7, #8]
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	0011      	movs	r1, r2
 8008a40:	0018      	movs	r0, r3
 8008a42:	f7ff fdc3 	bl	80085cc <get_fat>
 8008a46:	0003      	movs	r3, r0
 8008a48:	617b      	str	r3, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8008a4a:	697b      	ldr	r3, [r7, #20]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d035      	beq.n	8008abc <remove_chain+0xda>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8008a50:	697b      	ldr	r3, [r7, #20]
 8008a52:	2b01      	cmp	r3, #1
 8008a54:	d101      	bne.n	8008a5a <remove_chain+0x78>
 8008a56:	2302      	movs	r3, #2
 8008a58:	e032      	b.n	8008ac0 <remove_chain+0xde>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008a5a:	697b      	ldr	r3, [r7, #20]
 8008a5c:	3301      	adds	r3, #1
 8008a5e:	d101      	bne.n	8008a64 <remove_chain+0x82>
 8008a60:	2301      	movs	r3, #1
 8008a62:	e02d      	b.n	8008ac0 <remove_chain+0xde>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8008a64:	251f      	movs	r5, #31
 8008a66:	197c      	adds	r4, r7, r5
 8008a68:	68b9      	ldr	r1, [r7, #8]
 8008a6a:	69bb      	ldr	r3, [r7, #24]
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	0018      	movs	r0, r3
 8008a70:	f7ff fe87 	bl	8008782 <put_fat>
 8008a74:	0003      	movs	r3, r0
 8008a76:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) return res;
 8008a78:	197b      	adds	r3, r7, r5
 8008a7a:	781b      	ldrb	r3, [r3, #0]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d002      	beq.n	8008a86 <remove_chain+0xa4>
 8008a80:	197b      	adds	r3, r7, r5
 8008a82:	781b      	ldrb	r3, [r3, #0]
 8008a84:	e01c      	b.n	8008ac0 <remove_chain+0xde>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8008a86:	69bb      	ldr	r3, [r7, #24]
 8008a88:	699a      	ldr	r2, [r3, #24]
 8008a8a:	69bb      	ldr	r3, [r7, #24]
 8008a8c:	69db      	ldr	r3, [r3, #28]
 8008a8e:	3b02      	subs	r3, #2
 8008a90:	429a      	cmp	r2, r3
 8008a92:	d20b      	bcs.n	8008aac <remove_chain+0xca>
			fs->free_clst++;
 8008a94:	69bb      	ldr	r3, [r7, #24]
 8008a96:	699b      	ldr	r3, [r3, #24]
 8008a98:	1c5a      	adds	r2, r3, #1
 8008a9a:	69bb      	ldr	r3, [r7, #24]
 8008a9c:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8008a9e:	69bb      	ldr	r3, [r7, #24]
 8008aa0:	791b      	ldrb	r3, [r3, #4]
 8008aa2:	2201      	movs	r2, #1
 8008aa4:	4313      	orrs	r3, r2
 8008aa6:	b2da      	uxtb	r2, r3
 8008aa8:	69bb      	ldr	r3, [r7, #24]
 8008aaa:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8008aac:	697b      	ldr	r3, [r7, #20]
 8008aae:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8008ab0:	69bb      	ldr	r3, [r7, #24]
 8008ab2:	69db      	ldr	r3, [r3, #28]
 8008ab4:	68ba      	ldr	r2, [r7, #8]
 8008ab6:	429a      	cmp	r2, r3
 8008ab8:	d3bf      	bcc.n	8008a3a <remove_chain+0x58>
 8008aba:	e000      	b.n	8008abe <remove_chain+0xdc>
		if (nxt == 0) break;				/* Empty cluster? */
 8008abc:	46c0      	nop			; (mov r8, r8)
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8008abe:	2300      	movs	r3, #0
}
 8008ac0:	0018      	movs	r0, r3
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	b008      	add	sp, #32
 8008ac6:	bdb0      	pop	{r4, r5, r7, pc}

08008ac8 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8008ac8:	b5b0      	push	{r4, r5, r7, lr}
 8008aca:	b088      	sub	sp, #32
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
 8008ad0:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d10d      	bne.n	8008afa <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8008ade:	693b      	ldr	r3, [r7, #16]
 8008ae0:	695b      	ldr	r3, [r3, #20]
 8008ae2:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008ae4:	69bb      	ldr	r3, [r7, #24]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d004      	beq.n	8008af4 <create_chain+0x2c>
 8008aea:	693b      	ldr	r3, [r7, #16]
 8008aec:	69db      	ldr	r3, [r3, #28]
 8008aee:	69ba      	ldr	r2, [r7, #24]
 8008af0:	429a      	cmp	r2, r3
 8008af2:	d31d      	bcc.n	8008b30 <create_chain+0x68>
 8008af4:	2301      	movs	r3, #1
 8008af6:	61bb      	str	r3, [r7, #24]
 8008af8:	e01a      	b.n	8008b30 <create_chain+0x68>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008afa:	683a      	ldr	r2, [r7, #0]
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	0011      	movs	r1, r2
 8008b00:	0018      	movs	r0, r3
 8008b02:	f7ff fd63 	bl	80085cc <get_fat>
 8008b06:	0003      	movs	r3, r0
 8008b08:	60fb      	str	r3, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	2b01      	cmp	r3, #1
 8008b0e:	d801      	bhi.n	8008b14 <create_chain+0x4c>
 8008b10:	2301      	movs	r3, #1
 8008b12:	e07b      	b.n	8008c0c <create_chain+0x144>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	3301      	adds	r3, #1
 8008b18:	d101      	bne.n	8008b1e <create_chain+0x56>
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	e076      	b.n	8008c0c <create_chain+0x144>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8008b1e:	693b      	ldr	r3, [r7, #16]
 8008b20:	69db      	ldr	r3, [r3, #28]
 8008b22:	68fa      	ldr	r2, [r7, #12]
 8008b24:	429a      	cmp	r2, r3
 8008b26:	d201      	bcs.n	8008b2c <create_chain+0x64>
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	e06f      	b.n	8008c0c <create_chain+0x144>
		scl = clst;
 8008b2c:	683b      	ldr	r3, [r7, #0]
 8008b2e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8008b30:	69bb      	ldr	r3, [r7, #24]
 8008b32:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8008b34:	69fb      	ldr	r3, [r7, #28]
 8008b36:	3301      	adds	r3, #1
 8008b38:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8008b3a:	693b      	ldr	r3, [r7, #16]
 8008b3c:	69db      	ldr	r3, [r3, #28]
 8008b3e:	69fa      	ldr	r2, [r7, #28]
 8008b40:	429a      	cmp	r2, r3
 8008b42:	d307      	bcc.n	8008b54 <create_chain+0x8c>
				ncl = 2;
 8008b44:	2302      	movs	r3, #2
 8008b46:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8008b48:	69fa      	ldr	r2, [r7, #28]
 8008b4a:	69bb      	ldr	r3, [r7, #24]
 8008b4c:	429a      	cmp	r2, r3
 8008b4e:	d901      	bls.n	8008b54 <create_chain+0x8c>
 8008b50:	2300      	movs	r3, #0
 8008b52:	e05b      	b.n	8008c0c <create_chain+0x144>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8008b54:	69fa      	ldr	r2, [r7, #28]
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	0011      	movs	r1, r2
 8008b5a:	0018      	movs	r0, r3
 8008b5c:	f7ff fd36 	bl	80085cc <get_fat>
 8008b60:	0003      	movs	r3, r0
 8008b62:	60fb      	str	r3, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d00d      	beq.n	8008b86 <create_chain+0xbe>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	2b01      	cmp	r3, #1
 8008b6e:	d002      	beq.n	8008b76 <create_chain+0xae>
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	3301      	adds	r3, #1
 8008b74:	d101      	bne.n	8008b7a <create_chain+0xb2>
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	e048      	b.n	8008c0c <create_chain+0x144>
			if (ncl == scl) return 0;		/* No free cluster */
 8008b7a:	69fa      	ldr	r2, [r7, #28]
 8008b7c:	69bb      	ldr	r3, [r7, #24]
 8008b7e:	429a      	cmp	r2, r3
 8008b80:	d1d8      	bne.n	8008b34 <create_chain+0x6c>
 8008b82:	2300      	movs	r3, #0
 8008b84:	e042      	b.n	8008c0c <create_chain+0x144>
			if (cs == 0) break;				/* Found a free cluster */
 8008b86:	46c0      	nop			; (mov r8, r8)
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8008b88:	2517      	movs	r5, #23
 8008b8a:	197c      	adds	r4, r7, r5
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	425a      	negs	r2, r3
 8008b90:	69f9      	ldr	r1, [r7, #28]
 8008b92:	693b      	ldr	r3, [r7, #16]
 8008b94:	0018      	movs	r0, r3
 8008b96:	f7ff fdf4 	bl	8008782 <put_fat>
 8008b9a:	0003      	movs	r3, r0
 8008b9c:	7023      	strb	r3, [r4, #0]
		if (res == FR_OK && clst != 0) {
 8008b9e:	197b      	adds	r3, r7, r5
 8008ba0:	781b      	ldrb	r3, [r3, #0]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d10b      	bne.n	8008bbe <create_chain+0xf6>
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d008      	beq.n	8008bbe <create_chain+0xf6>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8008bac:	197c      	adds	r4, r7, r5
 8008bae:	69fa      	ldr	r2, [r7, #28]
 8008bb0:	6839      	ldr	r1, [r7, #0]
 8008bb2:	693b      	ldr	r3, [r7, #16]
 8008bb4:	0018      	movs	r0, r3
 8008bb6:	f7ff fde4 	bl	8008782 <put_fat>
 8008bba:	0003      	movs	r3, r0
 8008bbc:	7023      	strb	r3, [r4, #0]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008bbe:	2317      	movs	r3, #23
 8008bc0:	18fb      	adds	r3, r7, r3
 8008bc2:	781b      	ldrb	r3, [r3, #0]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d116      	bne.n	8008bf6 <create_chain+0x12e>
		fs->last_clst = ncl;
 8008bc8:	693b      	ldr	r3, [r7, #16]
 8008bca:	69fa      	ldr	r2, [r7, #28]
 8008bcc:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008bce:	693b      	ldr	r3, [r7, #16]
 8008bd0:	699a      	ldr	r2, [r3, #24]
 8008bd2:	693b      	ldr	r3, [r7, #16]
 8008bd4:	69db      	ldr	r3, [r3, #28]
 8008bd6:	3b02      	subs	r3, #2
 8008bd8:	429a      	cmp	r2, r3
 8008bda:	d804      	bhi.n	8008be6 <create_chain+0x11e>
 8008bdc:	693b      	ldr	r3, [r7, #16]
 8008bde:	699b      	ldr	r3, [r3, #24]
 8008be0:	1e5a      	subs	r2, r3, #1
 8008be2:	693b      	ldr	r3, [r7, #16]
 8008be4:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8008be6:	693b      	ldr	r3, [r7, #16]
 8008be8:	791b      	ldrb	r3, [r3, #4]
 8008bea:	2201      	movs	r2, #1
 8008bec:	4313      	orrs	r3, r2
 8008bee:	b2da      	uxtb	r2, r3
 8008bf0:	693b      	ldr	r3, [r7, #16]
 8008bf2:	711a      	strb	r2, [r3, #4]
 8008bf4:	e009      	b.n	8008c0a <create_chain+0x142>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8008bf6:	2317      	movs	r3, #23
 8008bf8:	18fb      	adds	r3, r7, r3
 8008bfa:	781b      	ldrb	r3, [r3, #0]
 8008bfc:	2b01      	cmp	r3, #1
 8008bfe:	d102      	bne.n	8008c06 <create_chain+0x13e>
 8008c00:	2301      	movs	r3, #1
 8008c02:	425b      	negs	r3, r3
 8008c04:	e000      	b.n	8008c08 <create_chain+0x140>
 8008c06:	2301      	movs	r3, #1
 8008c08:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8008c0a:	69fb      	ldr	r3, [r7, #28]
}
 8008c0c:	0018      	movs	r0, r3
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	b008      	add	sp, #32
 8008c12:	bdb0      	pop	{r4, r5, r7, pc}

08008c14 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b086      	sub	sp, #24
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
 8008c1c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c28:	3304      	adds	r3, #4
 8008c2a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	899b      	ldrh	r3, [r3, #12]
 8008c30:	0019      	movs	r1, r3
 8008c32:	6838      	ldr	r0, [r7, #0]
 8008c34:	f7f7 fa84 	bl	8000140 <__udivsi3>
 8008c38:	0003      	movs	r3, r0
 8008c3a:	001a      	movs	r2, r3
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	895b      	ldrh	r3, [r3, #10]
 8008c40:	0019      	movs	r1, r3
 8008c42:	0010      	movs	r0, r2
 8008c44:	f7f7 fa7c 	bl	8000140 <__udivsi3>
 8008c48:	0003      	movs	r3, r0
 8008c4a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008c4c:	693b      	ldr	r3, [r7, #16]
 8008c4e:	1d1a      	adds	r2, r3, #4
 8008c50:	613a      	str	r2, [r7, #16]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d101      	bne.n	8008c60 <clmt_clust+0x4c>
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	e010      	b.n	8008c82 <clmt_clust+0x6e>
		if (cl < ncl) break;	/* In this fragment? */
 8008c60:	697a      	ldr	r2, [r7, #20]
 8008c62:	68bb      	ldr	r3, [r7, #8]
 8008c64:	429a      	cmp	r2, r3
 8008c66:	d307      	bcc.n	8008c78 <clmt_clust+0x64>
		cl -= ncl; tbl++;		/* Next fragment */
 8008c68:	697a      	ldr	r2, [r7, #20]
 8008c6a:	68bb      	ldr	r3, [r7, #8]
 8008c6c:	1ad3      	subs	r3, r2, r3
 8008c6e:	617b      	str	r3, [r7, #20]
 8008c70:	693b      	ldr	r3, [r7, #16]
 8008c72:	3304      	adds	r3, #4
 8008c74:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008c76:	e7e9      	b.n	8008c4c <clmt_clust+0x38>
		if (cl < ncl) break;	/* In this fragment? */
 8008c78:	46c0      	nop			; (mov r8, r8)
	}
	return cl + *tbl;	/* Return the cluster number */
 8008c7a:	693b      	ldr	r3, [r7, #16]
 8008c7c:	681a      	ldr	r2, [r3, #0]
 8008c7e:	697b      	ldr	r3, [r7, #20]
 8008c80:	18d3      	adds	r3, r2, r3
}
 8008c82:	0018      	movs	r0, r3
 8008c84:	46bd      	mov	sp, r7
 8008c86:	b006      	add	sp, #24
 8008c88:	bd80      	pop	{r7, pc}

08008c8a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8008c8a:	b590      	push	{r4, r7, lr}
 8008c8c:	b087      	sub	sp, #28
 8008c8e:	af00      	add	r7, sp, #0
 8008c90:	6078      	str	r0, [r7, #4]
 8008c92:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8008c9a:	683a      	ldr	r2, [r7, #0]
 8008c9c:	2380      	movs	r3, #128	; 0x80
 8008c9e:	039b      	lsls	r3, r3, #14
 8008ca0:	429a      	cmp	r2, r3
 8008ca2:	d203      	bcs.n	8008cac <dir_sdi+0x22>
 8008ca4:	683b      	ldr	r3, [r7, #0]
 8008ca6:	221f      	movs	r2, #31
 8008ca8:	4013      	ands	r3, r2
 8008caa:	d001      	beq.n	8008cb0 <dir_sdi+0x26>
		return FR_INT_ERR;
 8008cac:	2302      	movs	r3, #2
 8008cae:	e074      	b.n	8008d9a <dir_sdi+0x110>
	}
	dp->dptr = ofs;				/* Set current offset */
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	683a      	ldr	r2, [r7, #0]
 8008cb4:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	689b      	ldr	r3, [r3, #8]
 8008cba:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008cbc:	697b      	ldr	r3, [r7, #20]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d106      	bne.n	8008cd0 <dir_sdi+0x46>
 8008cc2:	693b      	ldr	r3, [r7, #16]
 8008cc4:	781b      	ldrb	r3, [r3, #0]
 8008cc6:	2b02      	cmp	r3, #2
 8008cc8:	d902      	bls.n	8008cd0 <dir_sdi+0x46>
		clst = fs->dirbase;
 8008cca:	693b      	ldr	r3, [r7, #16]
 8008ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cce:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008cd0:	697b      	ldr	r3, [r7, #20]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d10c      	bne.n	8008cf0 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	095b      	lsrs	r3, r3, #5
 8008cda:	693a      	ldr	r2, [r7, #16]
 8008cdc:	8912      	ldrh	r2, [r2, #8]
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d301      	bcc.n	8008ce6 <dir_sdi+0x5c>
 8008ce2:	2302      	movs	r3, #2
 8008ce4:	e059      	b.n	8008d9a <dir_sdi+0x110>
		dp->sect = fs->dirbase;
 8008ce6:	693b      	ldr	r3, [r7, #16]
 8008ce8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	61da      	str	r2, [r3, #28]
 8008cee:	e02f      	b.n	8008d50 <dir_sdi+0xc6>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8008cf0:	693b      	ldr	r3, [r7, #16]
 8008cf2:	895b      	ldrh	r3, [r3, #10]
 8008cf4:	001a      	movs	r2, r3
 8008cf6:	693b      	ldr	r3, [r7, #16]
 8008cf8:	899b      	ldrh	r3, [r3, #12]
 8008cfa:	4353      	muls	r3, r2
 8008cfc:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008cfe:	e01a      	b.n	8008d36 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	697a      	ldr	r2, [r7, #20]
 8008d04:	0011      	movs	r1, r2
 8008d06:	0018      	movs	r0, r3
 8008d08:	f7ff fc60 	bl	80085cc <get_fat>
 8008d0c:	0003      	movs	r3, r0
 8008d0e:	617b      	str	r3, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	3301      	adds	r3, #1
 8008d14:	d101      	bne.n	8008d1a <dir_sdi+0x90>
 8008d16:	2301      	movs	r3, #1
 8008d18:	e03f      	b.n	8008d9a <dir_sdi+0x110>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	2b01      	cmp	r3, #1
 8008d1e:	d904      	bls.n	8008d2a <dir_sdi+0xa0>
 8008d20:	693b      	ldr	r3, [r7, #16]
 8008d22:	69db      	ldr	r3, [r3, #28]
 8008d24:	697a      	ldr	r2, [r7, #20]
 8008d26:	429a      	cmp	r2, r3
 8008d28:	d301      	bcc.n	8008d2e <dir_sdi+0xa4>
 8008d2a:	2302      	movs	r3, #2
 8008d2c:	e035      	b.n	8008d9a <dir_sdi+0x110>
			ofs -= csz;
 8008d2e:	683a      	ldr	r2, [r7, #0]
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	1ad3      	subs	r3, r2, r3
 8008d34:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008d36:	683a      	ldr	r2, [r7, #0]
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	429a      	cmp	r2, r3
 8008d3c:	d2e0      	bcs.n	8008d00 <dir_sdi+0x76>
		}
		dp->sect = clust2sect(fs, clst);
 8008d3e:	697a      	ldr	r2, [r7, #20]
 8008d40:	693b      	ldr	r3, [r7, #16]
 8008d42:	0011      	movs	r1, r2
 8008d44:	0018      	movs	r0, r3
 8008d46:	f7ff fc25 	bl	8008594 <clust2sect>
 8008d4a:	0002      	movs	r2, r0
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	697a      	ldr	r2, [r7, #20]
 8008d54:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	69db      	ldr	r3, [r3, #28]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d101      	bne.n	8008d62 <dir_sdi+0xd8>
 8008d5e:	2302      	movs	r3, #2
 8008d60:	e01b      	b.n	8008d9a <dir_sdi+0x110>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	69dc      	ldr	r4, [r3, #28]
 8008d66:	693b      	ldr	r3, [r7, #16]
 8008d68:	899b      	ldrh	r3, [r3, #12]
 8008d6a:	0019      	movs	r1, r3
 8008d6c:	6838      	ldr	r0, [r7, #0]
 8008d6e:	f7f7 f9e7 	bl	8000140 <__udivsi3>
 8008d72:	0003      	movs	r3, r0
 8008d74:	18e2      	adds	r2, r4, r3
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008d7a:	693b      	ldr	r3, [r7, #16]
 8008d7c:	3338      	adds	r3, #56	; 0x38
 8008d7e:	001c      	movs	r4, r3
 8008d80:	693b      	ldr	r3, [r7, #16]
 8008d82:	899b      	ldrh	r3, [r3, #12]
 8008d84:	001a      	movs	r2, r3
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	0011      	movs	r1, r2
 8008d8a:	0018      	movs	r0, r3
 8008d8c:	f7f7 fa5e 	bl	800024c <__aeabi_uidivmod>
 8008d90:	000b      	movs	r3, r1
 8008d92:	18e2      	adds	r2, r4, r3
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008d98:	2300      	movs	r3, #0
}
 8008d9a:	0018      	movs	r0, r3
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	b007      	add	sp, #28
 8008da0:	bd90      	pop	{r4, r7, pc}

08008da2 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8008da2:	b590      	push	{r4, r7, lr}
 8008da4:	b087      	sub	sp, #28
 8008da6:	af00      	add	r7, sp, #0
 8008da8:	6078      	str	r0, [r7, #4]
 8008daa:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	695b      	ldr	r3, [r3, #20]
 8008db6:	3320      	adds	r3, #32
 8008db8:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	69db      	ldr	r3, [r3, #28]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d004      	beq.n	8008dcc <dir_next+0x2a>
 8008dc2:	68ba      	ldr	r2, [r7, #8]
 8008dc4:	2380      	movs	r3, #128	; 0x80
 8008dc6:	039b      	lsls	r3, r3, #14
 8008dc8:	429a      	cmp	r2, r3
 8008dca:	d301      	bcc.n	8008dd0 <dir_next+0x2e>
 8008dcc:	2304      	movs	r3, #4
 8008dce:	e0c0      	b.n	8008f52 <dir_next+0x1b0>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	899b      	ldrh	r3, [r3, #12]
 8008dd4:	001a      	movs	r2, r3
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	0011      	movs	r1, r2
 8008dda:	0018      	movs	r0, r3
 8008ddc:	f7f7 fa36 	bl	800024c <__aeabi_uidivmod>
 8008de0:	1e0b      	subs	r3, r1, #0
 8008de2:	d000      	beq.n	8008de6 <dir_next+0x44>
 8008de4:	e0a2      	b.n	8008f2c <dir_next+0x18a>
		dp->sect++;				/* Next sector */
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	69db      	ldr	r3, [r3, #28]
 8008dea:	1c5a      	adds	r2, r3, #1
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	699b      	ldr	r3, [r3, #24]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d10b      	bne.n	8008e10 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	095b      	lsrs	r3, r3, #5
 8008dfc:	68fa      	ldr	r2, [r7, #12]
 8008dfe:	8912      	ldrh	r2, [r2, #8]
 8008e00:	4293      	cmp	r3, r2
 8008e02:	d200      	bcs.n	8008e06 <dir_next+0x64>
 8008e04:	e092      	b.n	8008f2c <dir_next+0x18a>
				dp->sect = 0; return FR_NO_FILE;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	61da      	str	r2, [r3, #28]
 8008e0c:	2304      	movs	r3, #4
 8008e0e:	e0a0      	b.n	8008f52 <dir_next+0x1b0>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	899b      	ldrh	r3, [r3, #12]
 8008e14:	0019      	movs	r1, r3
 8008e16:	68b8      	ldr	r0, [r7, #8]
 8008e18:	f7f7 f992 	bl	8000140 <__udivsi3>
 8008e1c:	0003      	movs	r3, r0
 8008e1e:	001a      	movs	r2, r3
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	895b      	ldrh	r3, [r3, #10]
 8008e24:	3b01      	subs	r3, #1
 8008e26:	4013      	ands	r3, r2
 8008e28:	d000      	beq.n	8008e2c <dir_next+0x8a>
 8008e2a:	e07f      	b.n	8008f2c <dir_next+0x18a>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008e2c:	687a      	ldr	r2, [r7, #4]
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	699b      	ldr	r3, [r3, #24]
 8008e32:	0019      	movs	r1, r3
 8008e34:	0010      	movs	r0, r2
 8008e36:	f7ff fbc9 	bl	80085cc <get_fat>
 8008e3a:	0003      	movs	r3, r0
 8008e3c:	617b      	str	r3, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008e3e:	697b      	ldr	r3, [r7, #20]
 8008e40:	2b01      	cmp	r3, #1
 8008e42:	d801      	bhi.n	8008e48 <dir_next+0xa6>
 8008e44:	2302      	movs	r3, #2
 8008e46:	e084      	b.n	8008f52 <dir_next+0x1b0>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8008e48:	697b      	ldr	r3, [r7, #20]
 8008e4a:	3301      	adds	r3, #1
 8008e4c:	d101      	bne.n	8008e52 <dir_next+0xb0>
 8008e4e:	2301      	movs	r3, #1
 8008e50:	e07f      	b.n	8008f52 <dir_next+0x1b0>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	69db      	ldr	r3, [r3, #28]
 8008e56:	697a      	ldr	r2, [r7, #20]
 8008e58:	429a      	cmp	r2, r3
 8008e5a:	d35b      	bcc.n	8008f14 <dir_next+0x172>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008e5c:	683b      	ldr	r3, [r7, #0]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d104      	bne.n	8008e6c <dir_next+0xca>
						dp->sect = 0; return FR_NO_FILE;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2200      	movs	r2, #0
 8008e66:	61da      	str	r2, [r3, #28]
 8008e68:	2304      	movs	r3, #4
 8008e6a:	e072      	b.n	8008f52 <dir_next+0x1b0>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008e6c:	687a      	ldr	r2, [r7, #4]
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	699b      	ldr	r3, [r3, #24]
 8008e72:	0019      	movs	r1, r3
 8008e74:	0010      	movs	r0, r2
 8008e76:	f7ff fe27 	bl	8008ac8 <create_chain>
 8008e7a:	0003      	movs	r3, r0
 8008e7c:	617b      	str	r3, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008e7e:	697b      	ldr	r3, [r7, #20]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d101      	bne.n	8008e88 <dir_next+0xe6>
 8008e84:	2307      	movs	r3, #7
 8008e86:	e064      	b.n	8008f52 <dir_next+0x1b0>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8008e88:	697b      	ldr	r3, [r7, #20]
 8008e8a:	2b01      	cmp	r3, #1
 8008e8c:	d101      	bne.n	8008e92 <dir_next+0xf0>
 8008e8e:	2302      	movs	r3, #2
 8008e90:	e05f      	b.n	8008f52 <dir_next+0x1b0>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008e92:	697b      	ldr	r3, [r7, #20]
 8008e94:	3301      	adds	r3, #1
 8008e96:	d101      	bne.n	8008e9c <dir_next+0xfa>
 8008e98:	2301      	movs	r3, #1
 8008e9a:	e05a      	b.n	8008f52 <dir_next+0x1b0>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	0018      	movs	r0, r3
 8008ea0:	f7ff fa7e 	bl	80083a0 <sync_window>
 8008ea4:	1e03      	subs	r3, r0, #0
 8008ea6:	d001      	beq.n	8008eac <dir_next+0x10a>
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	e052      	b.n	8008f52 <dir_next+0x1b0>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	3338      	adds	r3, #56	; 0x38
 8008eb0:	0018      	movs	r0, r3
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	899b      	ldrh	r3, [r3, #12]
 8008eb6:	001a      	movs	r2, r3
 8008eb8:	2100      	movs	r1, #0
 8008eba:	f7ff f8b0 	bl	800801e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	613b      	str	r3, [r7, #16]
 8008ec2:	697a      	ldr	r2, [r7, #20]
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	0011      	movs	r1, r2
 8008ec8:	0018      	movs	r0, r3
 8008eca:	f7ff fb63 	bl	8008594 <clust2sect>
 8008ece:	0002      	movs	r2, r0
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	635a      	str	r2, [r3, #52]	; 0x34
 8008ed4:	e012      	b.n	8008efc <dir_next+0x15a>
						fs->wflag = 1;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	2201      	movs	r2, #1
 8008eda:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	0018      	movs	r0, r3
 8008ee0:	f7ff fa5e 	bl	80083a0 <sync_window>
 8008ee4:	1e03      	subs	r3, r0, #0
 8008ee6:	d001      	beq.n	8008eec <dir_next+0x14a>
 8008ee8:	2301      	movs	r3, #1
 8008eea:	e032      	b.n	8008f52 <dir_next+0x1b0>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008eec:	693b      	ldr	r3, [r7, #16]
 8008eee:	3301      	adds	r3, #1
 8008ef0:	613b      	str	r3, [r7, #16]
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ef6:	1c5a      	adds	r2, r3, #1
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	635a      	str	r2, [r3, #52]	; 0x34
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	895b      	ldrh	r3, [r3, #10]
 8008f00:	001a      	movs	r2, r3
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	4293      	cmp	r3, r2
 8008f06:	d3e6      	bcc.n	8008ed6 <dir_next+0x134>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008f0c:	693b      	ldr	r3, [r7, #16]
 8008f0e:	1ad2      	subs	r2, r2, r3
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	697a      	ldr	r2, [r7, #20]
 8008f18:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8008f1a:	697a      	ldr	r2, [r7, #20]
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	0011      	movs	r1, r2
 8008f20:	0018      	movs	r0, r3
 8008f22:	f7ff fb37 	bl	8008594 <clust2sect>
 8008f26:	0002      	movs	r2, r0
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	68ba      	ldr	r2, [r7, #8]
 8008f30:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	3338      	adds	r3, #56	; 0x38
 8008f36:	001c      	movs	r4, r3
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	899b      	ldrh	r3, [r3, #12]
 8008f3c:	001a      	movs	r2, r3
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	0011      	movs	r1, r2
 8008f42:	0018      	movs	r0, r3
 8008f44:	f7f7 f982 	bl	800024c <__aeabi_uidivmod>
 8008f48:	000b      	movs	r3, r1
 8008f4a:	18e2      	adds	r2, r4, r3
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008f50:	2300      	movs	r3, #0
}
 8008f52:	0018      	movs	r0, r3
 8008f54:	46bd      	mov	sp, r7
 8008f56:	b007      	add	sp, #28
 8008f58:	bd90      	pop	{r4, r7, pc}

08008f5a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8008f5a:	b5b0      	push	{r4, r5, r7, lr}
 8008f5c:	b086      	sub	sp, #24
 8008f5e:	af00      	add	r7, sp, #0
 8008f60:	6078      	str	r0, [r7, #4]
 8008f62:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008f6a:	2517      	movs	r5, #23
 8008f6c:	197c      	adds	r4, r7, r5
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2100      	movs	r1, #0
 8008f72:	0018      	movs	r0, r3
 8008f74:	f7ff fe89 	bl	8008c8a <dir_sdi>
 8008f78:	0003      	movs	r3, r0
 8008f7a:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 8008f7c:	197b      	adds	r3, r7, r5
 8008f7e:	781b      	ldrb	r3, [r3, #0]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d133      	bne.n	8008fec <dir_alloc+0x92>
		n = 0;
 8008f84:	2300      	movs	r3, #0
 8008f86:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	69da      	ldr	r2, [r3, #28]
 8008f8c:	2517      	movs	r5, #23
 8008f8e:	197c      	adds	r4, r7, r5
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	0011      	movs	r1, r2
 8008f94:	0018      	movs	r0, r3
 8008f96:	f7ff fa4b 	bl	8008430 <move_window>
 8008f9a:	0003      	movs	r3, r0
 8008f9c:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 8008f9e:	197b      	adds	r3, r7, r5
 8008fa0:	781b      	ldrb	r3, [r3, #0]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d121      	bne.n	8008fea <dir_alloc+0x90>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	6a1b      	ldr	r3, [r3, #32]
 8008faa:	781b      	ldrb	r3, [r3, #0]
 8008fac:	2be5      	cmp	r3, #229	; 0xe5
 8008fae:	d004      	beq.n	8008fba <dir_alloc+0x60>
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	6a1b      	ldr	r3, [r3, #32]
 8008fb4:	781b      	ldrb	r3, [r3, #0]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d107      	bne.n	8008fca <dir_alloc+0x70>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008fba:	693b      	ldr	r3, [r7, #16]
 8008fbc:	3301      	adds	r3, #1
 8008fbe:	613b      	str	r3, [r7, #16]
 8008fc0:	693a      	ldr	r2, [r7, #16]
 8008fc2:	683b      	ldr	r3, [r7, #0]
 8008fc4:	429a      	cmp	r2, r3
 8008fc6:	d102      	bne.n	8008fce <dir_alloc+0x74>
 8008fc8:	e010      	b.n	8008fec <dir_alloc+0x92>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008fca:	2300      	movs	r3, #0
 8008fcc:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8008fce:	2517      	movs	r5, #23
 8008fd0:	197c      	adds	r4, r7, r5
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	2101      	movs	r1, #1
 8008fd6:	0018      	movs	r0, r3
 8008fd8:	f7ff fee3 	bl	8008da2 <dir_next>
 8008fdc:	0003      	movs	r3, r0
 8008fde:	7023      	strb	r3, [r4, #0]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8008fe0:	197b      	adds	r3, r7, r5
 8008fe2:	781b      	ldrb	r3, [r3, #0]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d0cf      	beq.n	8008f88 <dir_alloc+0x2e>
 8008fe8:	e000      	b.n	8008fec <dir_alloc+0x92>
			if (res != FR_OK) break;
 8008fea:	46c0      	nop			; (mov r8, r8)
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008fec:	2217      	movs	r2, #23
 8008fee:	18bb      	adds	r3, r7, r2
 8008ff0:	781b      	ldrb	r3, [r3, #0]
 8008ff2:	2b04      	cmp	r3, #4
 8008ff4:	d102      	bne.n	8008ffc <dir_alloc+0xa2>
 8008ff6:	18bb      	adds	r3, r7, r2
 8008ff8:	2207      	movs	r2, #7
 8008ffa:	701a      	strb	r2, [r3, #0]
	return res;
 8008ffc:	2317      	movs	r3, #23
 8008ffe:	18fb      	adds	r3, r7, r3
 8009000:	781b      	ldrb	r3, [r3, #0]
}
 8009002:	0018      	movs	r0, r3
 8009004:	46bd      	mov	sp, r7
 8009006:	b006      	add	sp, #24
 8009008:	bdb0      	pop	{r4, r5, r7, pc}

0800900a <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800900a:	b580      	push	{r7, lr}
 800900c:	b084      	sub	sp, #16
 800900e:	af00      	add	r7, sp, #0
 8009010:	6078      	str	r0, [r7, #4]
 8009012:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	331a      	adds	r3, #26
 8009018:	0018      	movs	r0, r3
 800901a:	f7fe ff5d 	bl	8007ed8 <ld_word>
 800901e:	0003      	movs	r3, r0
 8009020:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	781b      	ldrb	r3, [r3, #0]
 8009026:	2b03      	cmp	r3, #3
 8009028:	d109      	bne.n	800903e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800902a:	683b      	ldr	r3, [r7, #0]
 800902c:	3314      	adds	r3, #20
 800902e:	0018      	movs	r0, r3
 8009030:	f7fe ff52 	bl	8007ed8 <ld_word>
 8009034:	0003      	movs	r3, r0
 8009036:	041b      	lsls	r3, r3, #16
 8009038:	68fa      	ldr	r2, [r7, #12]
 800903a:	4313      	orrs	r3, r2
 800903c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800903e:	68fb      	ldr	r3, [r7, #12]
}
 8009040:	0018      	movs	r0, r3
 8009042:	46bd      	mov	sp, r7
 8009044:	b004      	add	sp, #16
 8009046:	bd80      	pop	{r7, pc}

08009048 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b084      	sub	sp, #16
 800904c:	af00      	add	r7, sp, #0
 800904e:	60f8      	str	r0, [r7, #12]
 8009050:	60b9      	str	r1, [r7, #8]
 8009052:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8009054:	68bb      	ldr	r3, [r7, #8]
 8009056:	331a      	adds	r3, #26
 8009058:	687a      	ldr	r2, [r7, #4]
 800905a:	b292      	uxth	r2, r2
 800905c:	0011      	movs	r1, r2
 800905e:	0018      	movs	r0, r3
 8009060:	f7fe ff76 	bl	8007f50 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	781b      	ldrb	r3, [r3, #0]
 8009068:	2b03      	cmp	r3, #3
 800906a:	d109      	bne.n	8009080 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800906c:	68bb      	ldr	r3, [r7, #8]
 800906e:	3314      	adds	r3, #20
 8009070:	001a      	movs	r2, r3
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	0c1b      	lsrs	r3, r3, #16
 8009076:	b29b      	uxth	r3, r3
 8009078:	0019      	movs	r1, r3
 800907a:	0010      	movs	r0, r2
 800907c:	f7fe ff68 	bl	8007f50 <st_word>
	}
}
 8009080:	46c0      	nop			; (mov r8, r8)
 8009082:	46bd      	mov	sp, r7
 8009084:	b004      	add	sp, #16
 8009086:	bd80      	pop	{r7, pc}

08009088 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8009088:	b5b0      	push	{r4, r5, r7, lr}
 800908a:	b086      	sub	sp, #24
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
 8009090:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	331a      	adds	r3, #26
 8009096:	0018      	movs	r0, r3
 8009098:	f7fe ff1e 	bl	8007ed8 <ld_word>
 800909c:	1e03      	subs	r3, r0, #0
 800909e:	d001      	beq.n	80090a4 <cmp_lfn+0x1c>
 80090a0:	2300      	movs	r3, #0
 80090a2:	e068      	b.n	8009176 <cmp_lfn+0xee>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	781b      	ldrb	r3, [r3, #0]
 80090a8:	001a      	movs	r2, r3
 80090aa:	233f      	movs	r3, #63	; 0x3f
 80090ac:	4013      	ands	r3, r2
 80090ae:	1e5a      	subs	r2, r3, #1
 80090b0:	0013      	movs	r3, r2
 80090b2:	005b      	lsls	r3, r3, #1
 80090b4:	189b      	adds	r3, r3, r2
 80090b6:	009b      	lsls	r3, r3, #2
 80090b8:	189b      	adds	r3, r3, r2
 80090ba:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80090bc:	230e      	movs	r3, #14
 80090be:	18fb      	adds	r3, r7, r3
 80090c0:	2201      	movs	r2, #1
 80090c2:	801a      	strh	r2, [r3, #0]
 80090c4:	2300      	movs	r3, #0
 80090c6:	613b      	str	r3, [r7, #16]
 80090c8:	e03d      	b.n	8009146 <cmp_lfn+0xbe>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80090ca:	4a2d      	ldr	r2, [pc, #180]	; (8009180 <cmp_lfn+0xf8>)
 80090cc:	693b      	ldr	r3, [r7, #16]
 80090ce:	18d3      	adds	r3, r2, r3
 80090d0:	781b      	ldrb	r3, [r3, #0]
 80090d2:	001a      	movs	r2, r3
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	189b      	adds	r3, r3, r2
 80090d8:	250c      	movs	r5, #12
 80090da:	197c      	adds	r4, r7, r5
 80090dc:	0018      	movs	r0, r3
 80090de:	f7fe fefb 	bl	8007ed8 <ld_word>
 80090e2:	0003      	movs	r3, r0
 80090e4:	8023      	strh	r3, [r4, #0]
		if (wc) {
 80090e6:	230e      	movs	r3, #14
 80090e8:	18fb      	adds	r3, r7, r3
 80090ea:	881b      	ldrh	r3, [r3, #0]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d01f      	beq.n	8009130 <cmp_lfn+0xa8>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80090f0:	697b      	ldr	r3, [r7, #20]
 80090f2:	2bfe      	cmp	r3, #254	; 0xfe
 80090f4:	d813      	bhi.n	800911e <cmp_lfn+0x96>
 80090f6:	197b      	adds	r3, r7, r5
 80090f8:	881b      	ldrh	r3, [r3, #0]
 80090fa:	0018      	movs	r0, r3
 80090fc:	f001 ff8c 	bl	800b018 <ff_wtoupper>
 8009100:	0003      	movs	r3, r0
 8009102:	001c      	movs	r4, r3
 8009104:	697b      	ldr	r3, [r7, #20]
 8009106:	1c5a      	adds	r2, r3, #1
 8009108:	617a      	str	r2, [r7, #20]
 800910a:	005b      	lsls	r3, r3, #1
 800910c:	687a      	ldr	r2, [r7, #4]
 800910e:	18d3      	adds	r3, r2, r3
 8009110:	881b      	ldrh	r3, [r3, #0]
 8009112:	0018      	movs	r0, r3
 8009114:	f001 ff80 	bl	800b018 <ff_wtoupper>
 8009118:	0003      	movs	r3, r0
 800911a:	429c      	cmp	r4, r3
 800911c:	d001      	beq.n	8009122 <cmp_lfn+0x9a>
				return 0;					/* Not matched */
 800911e:	2300      	movs	r3, #0
 8009120:	e029      	b.n	8009176 <cmp_lfn+0xee>
			}
			wc = uc;
 8009122:	230e      	movs	r3, #14
 8009124:	18fb      	adds	r3, r7, r3
 8009126:	220c      	movs	r2, #12
 8009128:	18ba      	adds	r2, r7, r2
 800912a:	8812      	ldrh	r2, [r2, #0]
 800912c:	801a      	strh	r2, [r3, #0]
 800912e:	e007      	b.n	8009140 <cmp_lfn+0xb8>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8009130:	230c      	movs	r3, #12
 8009132:	18fb      	adds	r3, r7, r3
 8009134:	881b      	ldrh	r3, [r3, #0]
 8009136:	4a13      	ldr	r2, [pc, #76]	; (8009184 <cmp_lfn+0xfc>)
 8009138:	4293      	cmp	r3, r2
 800913a:	d001      	beq.n	8009140 <cmp_lfn+0xb8>
 800913c:	2300      	movs	r3, #0
 800913e:	e01a      	b.n	8009176 <cmp_lfn+0xee>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009140:	693b      	ldr	r3, [r7, #16]
 8009142:	3301      	adds	r3, #1
 8009144:	613b      	str	r3, [r7, #16]
 8009146:	693b      	ldr	r3, [r7, #16]
 8009148:	2b0c      	cmp	r3, #12
 800914a:	d9be      	bls.n	80090ca <cmp_lfn+0x42>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	781b      	ldrb	r3, [r3, #0]
 8009150:	001a      	movs	r2, r3
 8009152:	2340      	movs	r3, #64	; 0x40
 8009154:	4013      	ands	r3, r2
 8009156:	d00d      	beq.n	8009174 <cmp_lfn+0xec>
 8009158:	230e      	movs	r3, #14
 800915a:	18fb      	adds	r3, r7, r3
 800915c:	881b      	ldrh	r3, [r3, #0]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d008      	beq.n	8009174 <cmp_lfn+0xec>
 8009162:	697b      	ldr	r3, [r7, #20]
 8009164:	005b      	lsls	r3, r3, #1
 8009166:	687a      	ldr	r2, [r7, #4]
 8009168:	18d3      	adds	r3, r2, r3
 800916a:	881b      	ldrh	r3, [r3, #0]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d001      	beq.n	8009174 <cmp_lfn+0xec>
 8009170:	2300      	movs	r3, #0
 8009172:	e000      	b.n	8009176 <cmp_lfn+0xee>

	return 1;		/* The part of LFN matched */
 8009174:	2301      	movs	r3, #1
}
 8009176:	0018      	movs	r0, r3
 8009178:	46bd      	mov	sp, r7
 800917a:	b006      	add	sp, #24
 800917c:	bdb0      	pop	{r4, r5, r7, pc}
 800917e:	46c0      	nop			; (mov r8, r8)
 8009180:	0800fdac 	.word	0x0800fdac
 8009184:	0000ffff 	.word	0x0000ffff

08009188 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8009188:	b590      	push	{r4, r7, lr}
 800918a:	b089      	sub	sp, #36	; 0x24
 800918c:	af00      	add	r7, sp, #0
 800918e:	60f8      	str	r0, [r7, #12]
 8009190:	60b9      	str	r1, [r7, #8]
 8009192:	0019      	movs	r1, r3
 8009194:	1dfb      	adds	r3, r7, #7
 8009196:	701a      	strb	r2, [r3, #0]
 8009198:	1dbb      	adds	r3, r7, #6
 800919a:	1c0a      	adds	r2, r1, #0
 800919c:	701a      	strb	r2, [r3, #0]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800919e:	68bb      	ldr	r3, [r7, #8]
 80091a0:	330d      	adds	r3, #13
 80091a2:	1dba      	adds	r2, r7, #6
 80091a4:	7812      	ldrb	r2, [r2, #0]
 80091a6:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80091a8:	68bb      	ldr	r3, [r7, #8]
 80091aa:	330b      	adds	r3, #11
 80091ac:	220f      	movs	r2, #15
 80091ae:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	330c      	adds	r3, #12
 80091b4:	2200      	movs	r2, #0
 80091b6:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80091b8:	68bb      	ldr	r3, [r7, #8]
 80091ba:	331a      	adds	r3, #26
 80091bc:	2100      	movs	r1, #0
 80091be:	0018      	movs	r0, r3
 80091c0:	f7fe fec6 	bl	8007f50 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80091c4:	1dfb      	adds	r3, r7, #7
 80091c6:	781b      	ldrb	r3, [r3, #0]
 80091c8:	1e5a      	subs	r2, r3, #1
 80091ca:	0013      	movs	r3, r2
 80091cc:	005b      	lsls	r3, r3, #1
 80091ce:	189b      	adds	r3, r3, r2
 80091d0:	009b      	lsls	r3, r3, #2
 80091d2:	189b      	adds	r3, r3, r2
 80091d4:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80091d6:	2316      	movs	r3, #22
 80091d8:	18fb      	adds	r3, r7, r3
 80091da:	2200      	movs	r2, #0
 80091dc:	801a      	strh	r2, [r3, #0]
 80091de:	2300      	movs	r3, #0
 80091e0:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80091e2:	2116      	movs	r1, #22
 80091e4:	187b      	adds	r3, r7, r1
 80091e6:	881b      	ldrh	r3, [r3, #0]
 80091e8:	4a21      	ldr	r2, [pc, #132]	; (8009270 <put_lfn+0xe8>)
 80091ea:	4293      	cmp	r3, r2
 80091ec:	d008      	beq.n	8009200 <put_lfn+0x78>
 80091ee:	69fb      	ldr	r3, [r7, #28]
 80091f0:	1c5a      	adds	r2, r3, #1
 80091f2:	61fa      	str	r2, [r7, #28]
 80091f4:	005b      	lsls	r3, r3, #1
 80091f6:	68fa      	ldr	r2, [r7, #12]
 80091f8:	18d2      	adds	r2, r2, r3
 80091fa:	187b      	adds	r3, r7, r1
 80091fc:	8812      	ldrh	r2, [r2, #0]
 80091fe:	801a      	strh	r2, [r3, #0]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8009200:	4a1c      	ldr	r2, [pc, #112]	; (8009274 <put_lfn+0xec>)
 8009202:	69bb      	ldr	r3, [r7, #24]
 8009204:	18d3      	adds	r3, r2, r3
 8009206:	781b      	ldrb	r3, [r3, #0]
 8009208:	001a      	movs	r2, r3
 800920a:	68bb      	ldr	r3, [r7, #8]
 800920c:	189a      	adds	r2, r3, r2
 800920e:	2416      	movs	r4, #22
 8009210:	193b      	adds	r3, r7, r4
 8009212:	881b      	ldrh	r3, [r3, #0]
 8009214:	0019      	movs	r1, r3
 8009216:	0010      	movs	r0, r2
 8009218:	f7fe fe9a 	bl	8007f50 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800921c:	0022      	movs	r2, r4
 800921e:	18bb      	adds	r3, r7, r2
 8009220:	881b      	ldrh	r3, [r3, #0]
 8009222:	2b00      	cmp	r3, #0
 8009224:	d103      	bne.n	800922e <put_lfn+0xa6>
 8009226:	18bb      	adds	r3, r7, r2
 8009228:	2201      	movs	r2, #1
 800922a:	4252      	negs	r2, r2
 800922c:	801a      	strh	r2, [r3, #0]
	} while (++s < 13);
 800922e:	69bb      	ldr	r3, [r7, #24]
 8009230:	3301      	adds	r3, #1
 8009232:	61bb      	str	r3, [r7, #24]
 8009234:	69bb      	ldr	r3, [r7, #24]
 8009236:	2b0c      	cmp	r3, #12
 8009238:	d9d3      	bls.n	80091e2 <put_lfn+0x5a>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800923a:	2316      	movs	r3, #22
 800923c:	18fb      	adds	r3, r7, r3
 800923e:	881b      	ldrh	r3, [r3, #0]
 8009240:	4a0b      	ldr	r2, [pc, #44]	; (8009270 <put_lfn+0xe8>)
 8009242:	4293      	cmp	r3, r2
 8009244:	d006      	beq.n	8009254 <put_lfn+0xcc>
 8009246:	69fb      	ldr	r3, [r7, #28]
 8009248:	005b      	lsls	r3, r3, #1
 800924a:	68fa      	ldr	r2, [r7, #12]
 800924c:	18d3      	adds	r3, r2, r3
 800924e:	881b      	ldrh	r3, [r3, #0]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d105      	bne.n	8009260 <put_lfn+0xd8>
 8009254:	1dfb      	adds	r3, r7, #7
 8009256:	1dfa      	adds	r2, r7, #7
 8009258:	7812      	ldrb	r2, [r2, #0]
 800925a:	2140      	movs	r1, #64	; 0x40
 800925c:	430a      	orrs	r2, r1
 800925e:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	1dfa      	adds	r2, r7, #7
 8009264:	7812      	ldrb	r2, [r2, #0]
 8009266:	701a      	strb	r2, [r3, #0]
}
 8009268:	46c0      	nop			; (mov r8, r8)
 800926a:	46bd      	mov	sp, r7
 800926c:	b009      	add	sp, #36	; 0x24
 800926e:	bd90      	pop	{r4, r7, pc}
 8009270:	0000ffff 	.word	0x0000ffff
 8009274:	0800fdac 	.word	0x0800fdac

08009278 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b08c      	sub	sp, #48	; 0x30
 800927c:	af00      	add	r7, sp, #0
 800927e:	60f8      	str	r0, [r7, #12]
 8009280:	60b9      	str	r1, [r7, #8]
 8009282:	607a      	str	r2, [r7, #4]
 8009284:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8009286:	68b9      	ldr	r1, [r7, #8]
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	220b      	movs	r2, #11
 800928c:	0018      	movs	r0, r3
 800928e:	f7fe fea7 	bl	8007fe0 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8009292:	683b      	ldr	r3, [r7, #0]
 8009294:	2b05      	cmp	r3, #5
 8009296:	d92f      	bls.n	80092f8 <gen_numname+0x80>
		sr = seq;
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800929c:	e026      	b.n	80092ec <gen_numname+0x74>
			wc = *lfn++;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	1c9a      	adds	r2, r3, #2
 80092a2:	607a      	str	r2, [r7, #4]
 80092a4:	2222      	movs	r2, #34	; 0x22
 80092a6:	18ba      	adds	r2, r7, r2
 80092a8:	881b      	ldrh	r3, [r3, #0]
 80092aa:	8013      	strh	r3, [r2, #0]
			for (i = 0; i < 16; i++) {
 80092ac:	2300      	movs	r3, #0
 80092ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80092b0:	e019      	b.n	80092e6 <gen_numname+0x6e>
				sr = (sr << 1) + (wc & 1);
 80092b2:	69fb      	ldr	r3, [r7, #28]
 80092b4:	005a      	lsls	r2, r3, #1
 80092b6:	2022      	movs	r0, #34	; 0x22
 80092b8:	183b      	adds	r3, r7, r0
 80092ba:	881b      	ldrh	r3, [r3, #0]
 80092bc:	2101      	movs	r1, #1
 80092be:	400b      	ands	r3, r1
 80092c0:	18d3      	adds	r3, r2, r3
 80092c2:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80092c4:	183b      	adds	r3, r7, r0
 80092c6:	183a      	adds	r2, r7, r0
 80092c8:	8812      	ldrh	r2, [r2, #0]
 80092ca:	0852      	lsrs	r2, r2, #1
 80092cc:	801a      	strh	r2, [r3, #0]
				if (sr & 0x10000) sr ^= 0x11021;
 80092ce:	69fa      	ldr	r2, [r7, #28]
 80092d0:	2380      	movs	r3, #128	; 0x80
 80092d2:	025b      	lsls	r3, r3, #9
 80092d4:	4013      	ands	r3, r2
 80092d6:	d003      	beq.n	80092e0 <gen_numname+0x68>
 80092d8:	69fb      	ldr	r3, [r7, #28]
 80092da:	4a30      	ldr	r2, [pc, #192]	; (800939c <gen_numname+0x124>)
 80092dc:	4053      	eors	r3, r2
 80092de:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80092e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092e2:	3301      	adds	r3, #1
 80092e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80092e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092e8:	2b0f      	cmp	r3, #15
 80092ea:	d9e2      	bls.n	80092b2 <gen_numname+0x3a>
		while (*lfn) {	/* Create a CRC */
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	881b      	ldrh	r3, [r3, #0]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d1d4      	bne.n	800929e <gen_numname+0x26>
			}
		}
		seq = (UINT)sr;
 80092f4:	69fb      	ldr	r3, [r7, #28]
 80092f6:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 80092f8:	2307      	movs	r3, #7
 80092fa:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	b2db      	uxtb	r3, r3
 8009300:	220f      	movs	r2, #15
 8009302:	4013      	ands	r3, r2
 8009304:	b2da      	uxtb	r2, r3
 8009306:	212f      	movs	r1, #47	; 0x2f
 8009308:	187b      	adds	r3, r7, r1
 800930a:	3230      	adds	r2, #48	; 0x30
 800930c:	701a      	strb	r2, [r3, #0]
		if (c > '9') c += 7;
 800930e:	187b      	adds	r3, r7, r1
 8009310:	781b      	ldrb	r3, [r3, #0]
 8009312:	2b39      	cmp	r3, #57	; 0x39
 8009314:	d904      	bls.n	8009320 <gen_numname+0xa8>
 8009316:	187b      	adds	r3, r7, r1
 8009318:	187a      	adds	r2, r7, r1
 800931a:	7812      	ldrb	r2, [r2, #0]
 800931c:	3207      	adds	r2, #7
 800931e:	701a      	strb	r2, [r3, #0]
		ns[i--] = c;
 8009320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009322:	1e5a      	subs	r2, r3, #1
 8009324:	62ba      	str	r2, [r7, #40]	; 0x28
 8009326:	2014      	movs	r0, #20
 8009328:	183a      	adds	r2, r7, r0
 800932a:	212f      	movs	r1, #47	; 0x2f
 800932c:	1879      	adds	r1, r7, r1
 800932e:	7809      	ldrb	r1, [r1, #0]
 8009330:	54d1      	strb	r1, [r2, r3]
		seq /= 16;
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	091b      	lsrs	r3, r3, #4
 8009336:	603b      	str	r3, [r7, #0]
	} while (seq);
 8009338:	683b      	ldr	r3, [r7, #0]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d1de      	bne.n	80092fc <gen_numname+0x84>
	ns[i] = '~';
 800933e:	183a      	adds	r2, r7, r0
 8009340:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009342:	18d3      	adds	r3, r2, r3
 8009344:	227e      	movs	r2, #126	; 0x7e
 8009346:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8009348:	2300      	movs	r3, #0
 800934a:	627b      	str	r3, [r7, #36]	; 0x24
 800934c:	e002      	b.n	8009354 <gen_numname+0xdc>
 800934e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009350:	3301      	adds	r3, #1
 8009352:	627b      	str	r3, [r7, #36]	; 0x24
 8009354:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009358:	429a      	cmp	r2, r3
 800935a:	d205      	bcs.n	8009368 <gen_numname+0xf0>
 800935c:	68fa      	ldr	r2, [r7, #12]
 800935e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009360:	18d3      	adds	r3, r2, r3
 8009362:	781b      	ldrb	r3, [r3, #0]
 8009364:	2b20      	cmp	r3, #32
 8009366:	d1f2      	bne.n	800934e <gen_numname+0xd6>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8009368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800936a:	2b07      	cmp	r3, #7
 800936c:	d806      	bhi.n	800937c <gen_numname+0x104>
 800936e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009370:	1c5a      	adds	r2, r3, #1
 8009372:	62ba      	str	r2, [r7, #40]	; 0x28
 8009374:	2214      	movs	r2, #20
 8009376:	18ba      	adds	r2, r7, r2
 8009378:	5cd1      	ldrb	r1, [r2, r3]
 800937a:	e000      	b.n	800937e <gen_numname+0x106>
 800937c:	2120      	movs	r1, #32
 800937e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009380:	1c5a      	adds	r2, r3, #1
 8009382:	627a      	str	r2, [r7, #36]	; 0x24
 8009384:	68fa      	ldr	r2, [r7, #12]
 8009386:	18d3      	adds	r3, r2, r3
 8009388:	1c0a      	adds	r2, r1, #0
 800938a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800938c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800938e:	2b07      	cmp	r3, #7
 8009390:	d9ea      	bls.n	8009368 <gen_numname+0xf0>
}
 8009392:	46c0      	nop			; (mov r8, r8)
 8009394:	46c0      	nop			; (mov r8, r8)
 8009396:	46bd      	mov	sp, r7
 8009398:	b00c      	add	sp, #48	; 0x30
 800939a:	bd80      	pop	{r7, pc}
 800939c:	00011021 	.word	0x00011021

080093a0 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b084      	sub	sp, #16
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80093a8:	230f      	movs	r3, #15
 80093aa:	18fb      	adds	r3, r7, r3
 80093ac:	2200      	movs	r2, #0
 80093ae:	701a      	strb	r2, [r3, #0]
	UINT n = 11;
 80093b0:	230b      	movs	r3, #11
 80093b2:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80093b4:	200f      	movs	r0, #15
 80093b6:	183b      	adds	r3, r7, r0
 80093b8:	781b      	ldrb	r3, [r3, #0]
 80093ba:	b2da      	uxtb	r2, r3
 80093bc:	0852      	lsrs	r2, r2, #1
 80093be:	01db      	lsls	r3, r3, #7
 80093c0:	4313      	orrs	r3, r2
 80093c2:	b2d9      	uxtb	r1, r3
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	1c5a      	adds	r2, r3, #1
 80093c8:	607a      	str	r2, [r7, #4]
 80093ca:	781a      	ldrb	r2, [r3, #0]
 80093cc:	183b      	adds	r3, r7, r0
 80093ce:	188a      	adds	r2, r1, r2
 80093d0:	701a      	strb	r2, [r3, #0]
	} while (--n);
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	3b01      	subs	r3, #1
 80093d6:	60bb      	str	r3, [r7, #8]
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d1ea      	bne.n	80093b4 <sum_sfn+0x14>
	return sum;
 80093de:	183b      	adds	r3, r7, r0
 80093e0:	781b      	ldrb	r3, [r3, #0]
}
 80093e2:	0018      	movs	r0, r3
 80093e4:	46bd      	mov	sp, r7
 80093e6:	b004      	add	sp, #16
 80093e8:	bd80      	pop	{r7, pc}

080093ea <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80093ea:	b5b0      	push	{r4, r5, r7, lr}
 80093ec:	b086      	sub	sp, #24
 80093ee:	af00      	add	r7, sp, #0
 80093f0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80093f8:	2517      	movs	r5, #23
 80093fa:	197c      	adds	r4, r7, r5
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2100      	movs	r1, #0
 8009400:	0018      	movs	r0, r3
 8009402:	f7ff fc42 	bl	8008c8a <dir_sdi>
 8009406:	0003      	movs	r3, r0
 8009408:	7023      	strb	r3, [r4, #0]
	if (res != FR_OK) return res;
 800940a:	197b      	adds	r3, r7, r5
 800940c:	781b      	ldrb	r3, [r3, #0]
 800940e:	2b00      	cmp	r3, #0
 8009410:	d002      	beq.n	8009418 <dir_find+0x2e>
 8009412:	197b      	adds	r3, r7, r5
 8009414:	781b      	ldrb	r3, [r3, #0]
 8009416:	e0df      	b.n	80095d8 <dir_find+0x1ee>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009418:	2114      	movs	r1, #20
 800941a:	187b      	adds	r3, r7, r1
 800941c:	22ff      	movs	r2, #255	; 0xff
 800941e:	701a      	strb	r2, [r3, #0]
 8009420:	2315      	movs	r3, #21
 8009422:	18fb      	adds	r3, r7, r3
 8009424:	187a      	adds	r2, r7, r1
 8009426:	7812      	ldrb	r2, [r2, #0]
 8009428:	701a      	strb	r2, [r3, #0]
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2201      	movs	r2, #1
 800942e:	4252      	negs	r2, r2
 8009430:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	69da      	ldr	r2, [r3, #28]
 8009436:	2517      	movs	r5, #23
 8009438:	197c      	adds	r4, r7, r5
 800943a:	693b      	ldr	r3, [r7, #16]
 800943c:	0011      	movs	r1, r2
 800943e:	0018      	movs	r0, r3
 8009440:	f7fe fff6 	bl	8008430 <move_window>
 8009444:	0003      	movs	r3, r0
 8009446:	7023      	strb	r3, [r4, #0]
		if (res != FR_OK) break;
 8009448:	0029      	movs	r1, r5
 800944a:	187b      	adds	r3, r7, r1
 800944c:	781b      	ldrb	r3, [r3, #0]
 800944e:	2b00      	cmp	r3, #0
 8009450:	d000      	beq.n	8009454 <dir_find+0x6a>
 8009452:	e0b9      	b.n	80095c8 <dir_find+0x1de>
		c = dp->dir[DIR_Name];
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	6a1a      	ldr	r2, [r3, #32]
 8009458:	2016      	movs	r0, #22
 800945a:	183b      	adds	r3, r7, r0
 800945c:	7812      	ldrb	r2, [r2, #0]
 800945e:	701a      	strb	r2, [r3, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009460:	183b      	adds	r3, r7, r0
 8009462:	781b      	ldrb	r3, [r3, #0]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d103      	bne.n	8009470 <dir_find+0x86>
 8009468:	187b      	adds	r3, r7, r1
 800946a:	2204      	movs	r2, #4
 800946c:	701a      	strb	r2, [r3, #0]
 800946e:	e0b0      	b.n	80095d2 <dir_find+0x1e8>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	6a1b      	ldr	r3, [r3, #32]
 8009474:	330b      	adds	r3, #11
 8009476:	781a      	ldrb	r2, [r3, #0]
 8009478:	200f      	movs	r0, #15
 800947a:	183b      	adds	r3, r7, r0
 800947c:	213f      	movs	r1, #63	; 0x3f
 800947e:	400a      	ands	r2, r1
 8009480:	701a      	strb	r2, [r3, #0]
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	0001      	movs	r1, r0
 8009486:	187a      	adds	r2, r7, r1
 8009488:	7812      	ldrb	r2, [r2, #0]
 800948a:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800948c:	2316      	movs	r3, #22
 800948e:	18fb      	adds	r3, r7, r3
 8009490:	781b      	ldrb	r3, [r3, #0]
 8009492:	2be5      	cmp	r3, #229	; 0xe5
 8009494:	d008      	beq.n	80094a8 <dir_find+0xbe>
 8009496:	187b      	adds	r3, r7, r1
 8009498:	781b      	ldrb	r3, [r3, #0]
 800949a:	2208      	movs	r2, #8
 800949c:	4013      	ands	r3, r2
 800949e:	d00c      	beq.n	80094ba <dir_find+0xd0>
 80094a0:	187b      	adds	r3, r7, r1
 80094a2:	781b      	ldrb	r3, [r3, #0]
 80094a4:	2b0f      	cmp	r3, #15
 80094a6:	d008      	beq.n	80094ba <dir_find+0xd0>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80094a8:	2315      	movs	r3, #21
 80094aa:	18fb      	adds	r3, r7, r3
 80094ac:	22ff      	movs	r2, #255	; 0xff
 80094ae:	701a      	strb	r2, [r3, #0]
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	2201      	movs	r2, #1
 80094b4:	4252      	negs	r2, r2
 80094b6:	631a      	str	r2, [r3, #48]	; 0x30
 80094b8:	e077      	b.n	80095aa <dir_find+0x1c0>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 80094ba:	230f      	movs	r3, #15
 80094bc:	18fb      	adds	r3, r7, r3
 80094be:	781b      	ldrb	r3, [r3, #0]
 80094c0:	2b0f      	cmp	r3, #15
 80094c2:	d148      	bne.n	8009556 <dir_find+0x16c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	222f      	movs	r2, #47	; 0x2f
 80094c8:	5c9b      	ldrb	r3, [r3, r2]
 80094ca:	001a      	movs	r2, r3
 80094cc:	2340      	movs	r3, #64	; 0x40
 80094ce:	4013      	ands	r3, r2
 80094d0:	d000      	beq.n	80094d4 <dir_find+0xea>
 80094d2:	e06a      	b.n	80095aa <dir_find+0x1c0>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 80094d4:	2116      	movs	r1, #22
 80094d6:	187b      	adds	r3, r7, r1
 80094d8:	781b      	ldrb	r3, [r3, #0]
 80094da:	2240      	movs	r2, #64	; 0x40
 80094dc:	4013      	ands	r3, r2
 80094de:	d015      	beq.n	800950c <dir_find+0x122>
						sum = dp->dir[LDIR_Chksum];
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	6a1a      	ldr	r2, [r3, #32]
 80094e4:	2314      	movs	r3, #20
 80094e6:	18fb      	adds	r3, r7, r3
 80094e8:	7b52      	ldrb	r2, [r2, #13]
 80094ea:	701a      	strb	r2, [r3, #0]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80094ec:	187b      	adds	r3, r7, r1
 80094ee:	0008      	movs	r0, r1
 80094f0:	187a      	adds	r2, r7, r1
 80094f2:	7812      	ldrb	r2, [r2, #0]
 80094f4:	2140      	movs	r1, #64	; 0x40
 80094f6:	438a      	bics	r2, r1
 80094f8:	701a      	strb	r2, [r3, #0]
 80094fa:	2315      	movs	r3, #21
 80094fc:	18fb      	adds	r3, r7, r3
 80094fe:	183a      	adds	r2, r7, r0
 8009500:	7812      	ldrb	r2, [r2, #0]
 8009502:	701a      	strb	r2, [r3, #0]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	695a      	ldr	r2, [r3, #20]
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800950c:	2316      	movs	r3, #22
 800950e:	18fa      	adds	r2, r7, r3
 8009510:	2415      	movs	r4, #21
 8009512:	193b      	adds	r3, r7, r4
 8009514:	7812      	ldrb	r2, [r2, #0]
 8009516:	781b      	ldrb	r3, [r3, #0]
 8009518:	429a      	cmp	r2, r3
 800951a:	d117      	bne.n	800954c <dir_find+0x162>
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	6a1b      	ldr	r3, [r3, #32]
 8009520:	330d      	adds	r3, #13
 8009522:	781b      	ldrb	r3, [r3, #0]
 8009524:	2214      	movs	r2, #20
 8009526:	18ba      	adds	r2, r7, r2
 8009528:	7812      	ldrb	r2, [r2, #0]
 800952a:	429a      	cmp	r2, r3
 800952c:	d10e      	bne.n	800954c <dir_find+0x162>
 800952e:	693b      	ldr	r3, [r7, #16]
 8009530:	691a      	ldr	r2, [r3, #16]
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	6a1b      	ldr	r3, [r3, #32]
 8009536:	0019      	movs	r1, r3
 8009538:	0010      	movs	r0, r2
 800953a:	f7ff fda5 	bl	8009088 <cmp_lfn>
 800953e:	1e03      	subs	r3, r0, #0
 8009540:	d004      	beq.n	800954c <dir_find+0x162>
 8009542:	193b      	adds	r3, r7, r4
 8009544:	781b      	ldrb	r3, [r3, #0]
 8009546:	3b01      	subs	r3, #1
 8009548:	b2da      	uxtb	r2, r3
 800954a:	e000      	b.n	800954e <dir_find+0x164>
 800954c:	22ff      	movs	r2, #255	; 0xff
 800954e:	2315      	movs	r3, #21
 8009550:	18fb      	adds	r3, r7, r3
 8009552:	701a      	strb	r2, [r3, #0]
 8009554:	e029      	b.n	80095aa <dir_find+0x1c0>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009556:	2315      	movs	r3, #21
 8009558:	18fb      	adds	r3, r7, r3
 800955a:	781b      	ldrb	r3, [r3, #0]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d10b      	bne.n	8009578 <dir_find+0x18e>
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	6a1b      	ldr	r3, [r3, #32]
 8009564:	0018      	movs	r0, r3
 8009566:	f7ff ff1b 	bl	80093a0 <sum_sfn>
 800956a:	0003      	movs	r3, r0
 800956c:	001a      	movs	r2, r3
 800956e:	2314      	movs	r3, #20
 8009570:	18fb      	adds	r3, r7, r3
 8009572:	781b      	ldrb	r3, [r3, #0]
 8009574:	4293      	cmp	r3, r2
 8009576:	d029      	beq.n	80095cc <dir_find+0x1e2>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	222f      	movs	r2, #47	; 0x2f
 800957c:	5c9b      	ldrb	r3, [r3, r2]
 800957e:	001a      	movs	r2, r3
 8009580:	2301      	movs	r3, #1
 8009582:	4013      	ands	r3, r2
 8009584:	d109      	bne.n	800959a <dir_find+0x1b0>
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	6a18      	ldr	r0, [r3, #32]
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	3324      	adds	r3, #36	; 0x24
 800958e:	220b      	movs	r2, #11
 8009590:	0019      	movs	r1, r3
 8009592:	f7fe fd5d 	bl	8008050 <mem_cmp>
 8009596:	1e03      	subs	r3, r0, #0
 8009598:	d01a      	beq.n	80095d0 <dir_find+0x1e6>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800959a:	2315      	movs	r3, #21
 800959c:	18fb      	adds	r3, r7, r3
 800959e:	22ff      	movs	r2, #255	; 0xff
 80095a0:	701a      	strb	r2, [r3, #0]
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2201      	movs	r2, #1
 80095a6:	4252      	negs	r2, r2
 80095a8:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80095aa:	2517      	movs	r5, #23
 80095ac:	197c      	adds	r4, r7, r5
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2100      	movs	r1, #0
 80095b2:	0018      	movs	r0, r3
 80095b4:	f7ff fbf5 	bl	8008da2 <dir_next>
 80095b8:	0003      	movs	r3, r0
 80095ba:	7023      	strb	r3, [r4, #0]
	} while (res == FR_OK);
 80095bc:	197b      	adds	r3, r7, r5
 80095be:	781b      	ldrb	r3, [r3, #0]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d100      	bne.n	80095c6 <dir_find+0x1dc>
 80095c4:	e735      	b.n	8009432 <dir_find+0x48>
 80095c6:	e004      	b.n	80095d2 <dir_find+0x1e8>
		if (res != FR_OK) break;
 80095c8:	46c0      	nop			; (mov r8, r8)
 80095ca:	e002      	b.n	80095d2 <dir_find+0x1e8>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80095cc:	46c0      	nop			; (mov r8, r8)
 80095ce:	e000      	b.n	80095d2 <dir_find+0x1e8>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80095d0:	46c0      	nop			; (mov r8, r8)

	return res;
 80095d2:	2317      	movs	r3, #23
 80095d4:	18fb      	adds	r3, r7, r3
 80095d6:	781b      	ldrb	r3, [r3, #0]
}
 80095d8:	0018      	movs	r0, r3
 80095da:	46bd      	mov	sp, r7
 80095dc:	b006      	add	sp, #24
 80095de:	bdb0      	pop	{r4, r5, r7, pc}

080095e0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80095e0:	b5b0      	push	{r4, r5, r7, lr}
 80095e2:	b08c      	sub	sp, #48	; 0x30
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	222f      	movs	r2, #47	; 0x2f
 80095f2:	5c9b      	ldrb	r3, [r3, r2]
 80095f4:	001a      	movs	r2, r3
 80095f6:	23a0      	movs	r3, #160	; 0xa0
 80095f8:	4013      	ands	r3, r2
 80095fa:	d001      	beq.n	8009600 <dir_register+0x20>
 80095fc:	2306      	movs	r3, #6
 80095fe:	e0fb      	b.n	80097f8 <dir_register+0x218>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8009600:	2300      	movs	r3, #0
 8009602:	627b      	str	r3, [r7, #36]	; 0x24
 8009604:	e002      	b.n	800960c <dir_register+0x2c>
 8009606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009608:	3301      	adds	r3, #1
 800960a:	627b      	str	r3, [r7, #36]	; 0x24
 800960c:	69fb      	ldr	r3, [r7, #28]
 800960e:	691a      	ldr	r2, [r3, #16]
 8009610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009612:	005b      	lsls	r3, r3, #1
 8009614:	18d3      	adds	r3, r2, r3
 8009616:	881b      	ldrh	r3, [r3, #0]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d1f4      	bne.n	8009606 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	3324      	adds	r3, #36	; 0x24
 8009620:	0019      	movs	r1, r3
 8009622:	240c      	movs	r4, #12
 8009624:	193b      	adds	r3, r7, r4
 8009626:	220c      	movs	r2, #12
 8009628:	0018      	movs	r0, r3
 800962a:	f7fe fcd9 	bl	8007fe0 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800962e:	193b      	adds	r3, r7, r4
 8009630:	7adb      	ldrb	r3, [r3, #11]
 8009632:	001a      	movs	r2, r3
 8009634:	2301      	movs	r3, #1
 8009636:	4013      	ands	r3, r2
 8009638:	d037      	beq.n	80096aa <dir_register+0xca>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	222f      	movs	r2, #47	; 0x2f
 800963e:	2140      	movs	r1, #64	; 0x40
 8009640:	5499      	strb	r1, [r3, r2]
		for (n = 1; n < 100; n++) {
 8009642:	2301      	movs	r3, #1
 8009644:	62bb      	str	r3, [r7, #40]	; 0x28
 8009646:	e018      	b.n	800967a <dir_register+0x9a>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	3324      	adds	r3, #36	; 0x24
 800964c:	0018      	movs	r0, r3
 800964e:	69fb      	ldr	r3, [r7, #28]
 8009650:	691a      	ldr	r2, [r3, #16]
 8009652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009654:	210c      	movs	r1, #12
 8009656:	1879      	adds	r1, r7, r1
 8009658:	f7ff fe0e 	bl	8009278 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800965c:	252f      	movs	r5, #47	; 0x2f
 800965e:	197c      	adds	r4, r7, r5
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	0018      	movs	r0, r3
 8009664:	f7ff fec1 	bl	80093ea <dir_find>
 8009668:	0003      	movs	r3, r0
 800966a:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 800966c:	197b      	adds	r3, r7, r5
 800966e:	781b      	ldrb	r3, [r3, #0]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d106      	bne.n	8009682 <dir_register+0xa2>
		for (n = 1; n < 100; n++) {
 8009674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009676:	3301      	adds	r3, #1
 8009678:	62bb      	str	r3, [r7, #40]	; 0x28
 800967a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800967c:	2b63      	cmp	r3, #99	; 0x63
 800967e:	d9e3      	bls.n	8009648 <dir_register+0x68>
 8009680:	e000      	b.n	8009684 <dir_register+0xa4>
			if (res != FR_OK) break;
 8009682:	46c0      	nop			; (mov r8, r8)
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8009684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009686:	2b64      	cmp	r3, #100	; 0x64
 8009688:	d101      	bne.n	800968e <dir_register+0xae>
 800968a:	2307      	movs	r3, #7
 800968c:	e0b4      	b.n	80097f8 <dir_register+0x218>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800968e:	222f      	movs	r2, #47	; 0x2f
 8009690:	18bb      	adds	r3, r7, r2
 8009692:	781b      	ldrb	r3, [r3, #0]
 8009694:	2b04      	cmp	r3, #4
 8009696:	d002      	beq.n	800969e <dir_register+0xbe>
 8009698:	18bb      	adds	r3, r7, r2
 800969a:	781b      	ldrb	r3, [r3, #0]
 800969c:	e0ac      	b.n	80097f8 <dir_register+0x218>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800969e:	230c      	movs	r3, #12
 80096a0:	18fb      	adds	r3, r7, r3
 80096a2:	7ad9      	ldrb	r1, [r3, #11]
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	222f      	movs	r2, #47	; 0x2f
 80096a8:	5499      	strb	r1, [r3, r2]
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 80096aa:	230c      	movs	r3, #12
 80096ac:	18fb      	adds	r3, r7, r3
 80096ae:	7adb      	ldrb	r3, [r3, #11]
 80096b0:	001a      	movs	r2, r3
 80096b2:	2302      	movs	r3, #2
 80096b4:	4013      	ands	r3, r2
 80096b6:	d008      	beq.n	80096ca <dir_register+0xea>
 80096b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096ba:	330c      	adds	r3, #12
 80096bc:	210d      	movs	r1, #13
 80096be:	0018      	movs	r0, r3
 80096c0:	f7f6 fd3e 	bl	8000140 <__udivsi3>
 80096c4:	0003      	movs	r3, r0
 80096c6:	3301      	adds	r3, #1
 80096c8:	e000      	b.n	80096cc <dir_register+0xec>
 80096ca:	2301      	movs	r3, #1
 80096cc:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 80096ce:	252f      	movs	r5, #47	; 0x2f
 80096d0:	197c      	adds	r4, r7, r5
 80096d2:	6a3a      	ldr	r2, [r7, #32]
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	0011      	movs	r1, r2
 80096d8:	0018      	movs	r0, r3
 80096da:	f7ff fc3e 	bl	8008f5a <dir_alloc>
 80096de:	0003      	movs	r3, r0
 80096e0:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 80096e2:	0029      	movs	r1, r5
 80096e4:	187b      	adds	r3, r7, r1
 80096e6:	781b      	ldrb	r3, [r3, #0]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d153      	bne.n	8009794 <dir_register+0x1b4>
 80096ec:	6a3b      	ldr	r3, [r7, #32]
 80096ee:	3b01      	subs	r3, #1
 80096f0:	623b      	str	r3, [r7, #32]
 80096f2:	6a3b      	ldr	r3, [r7, #32]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d04d      	beq.n	8009794 <dir_register+0x1b4>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	695a      	ldr	r2, [r3, #20]
 80096fc:	6a3b      	ldr	r3, [r7, #32]
 80096fe:	015b      	lsls	r3, r3, #5
 8009700:	1ad2      	subs	r2, r2, r3
 8009702:	000d      	movs	r5, r1
 8009704:	187c      	adds	r4, r7, r1
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	0011      	movs	r1, r2
 800970a:	0018      	movs	r0, r3
 800970c:	f7ff fabd 	bl	8008c8a <dir_sdi>
 8009710:	0003      	movs	r3, r0
 8009712:	7023      	strb	r3, [r4, #0]
		if (res == FR_OK) {
 8009714:	197b      	adds	r3, r7, r5
 8009716:	781b      	ldrb	r3, [r3, #0]
 8009718:	2b00      	cmp	r3, #0
 800971a:	d13b      	bne.n	8009794 <dir_register+0x1b4>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	3324      	adds	r3, #36	; 0x24
 8009720:	221b      	movs	r2, #27
 8009722:	18bc      	adds	r4, r7, r2
 8009724:	0018      	movs	r0, r3
 8009726:	f7ff fe3b 	bl	80093a0 <sum_sfn>
 800972a:	0003      	movs	r3, r0
 800972c:	7023      	strb	r3, [r4, #0]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	69da      	ldr	r2, [r3, #28]
 8009732:	252f      	movs	r5, #47	; 0x2f
 8009734:	197c      	adds	r4, r7, r5
 8009736:	69fb      	ldr	r3, [r7, #28]
 8009738:	0011      	movs	r1, r2
 800973a:	0018      	movs	r0, r3
 800973c:	f7fe fe78 	bl	8008430 <move_window>
 8009740:	0003      	movs	r3, r0
 8009742:	7023      	strb	r3, [r4, #0]
				if (res != FR_OK) break;
 8009744:	002c      	movs	r4, r5
 8009746:	193b      	adds	r3, r7, r4
 8009748:	781b      	ldrb	r3, [r3, #0]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d121      	bne.n	8009792 <dir_register+0x1b2>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800974e:	69fb      	ldr	r3, [r7, #28]
 8009750:	6918      	ldr	r0, [r3, #16]
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	6a19      	ldr	r1, [r3, #32]
 8009756:	6a3b      	ldr	r3, [r7, #32]
 8009758:	b2da      	uxtb	r2, r3
 800975a:	231b      	movs	r3, #27
 800975c:	18fb      	adds	r3, r7, r3
 800975e:	781b      	ldrb	r3, [r3, #0]
 8009760:	f7ff fd12 	bl	8009188 <put_lfn>
				fs->wflag = 1;
 8009764:	69fb      	ldr	r3, [r7, #28]
 8009766:	2201      	movs	r2, #1
 8009768:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800976a:	0025      	movs	r5, r4
 800976c:	193c      	adds	r4, r7, r4
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	2100      	movs	r1, #0
 8009772:	0018      	movs	r0, r3
 8009774:	f7ff fb15 	bl	8008da2 <dir_next>
 8009778:	0003      	movs	r3, r0
 800977a:	7023      	strb	r3, [r4, #0]
			} while (res == FR_OK && --nent);
 800977c:	197b      	adds	r3, r7, r5
 800977e:	781b      	ldrb	r3, [r3, #0]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d107      	bne.n	8009794 <dir_register+0x1b4>
 8009784:	6a3b      	ldr	r3, [r7, #32]
 8009786:	3b01      	subs	r3, #1
 8009788:	623b      	str	r3, [r7, #32]
 800978a:	6a3b      	ldr	r3, [r7, #32]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d1ce      	bne.n	800972e <dir_register+0x14e>
 8009790:	e000      	b.n	8009794 <dir_register+0x1b4>
				if (res != FR_OK) break;
 8009792:	46c0      	nop			; (mov r8, r8)
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8009794:	252f      	movs	r5, #47	; 0x2f
 8009796:	197b      	adds	r3, r7, r5
 8009798:	781b      	ldrb	r3, [r3, #0]
 800979a:	2b00      	cmp	r3, #0
 800979c:	d129      	bne.n	80097f2 <dir_register+0x212>
		res = move_window(fs, dp->sect);
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	69da      	ldr	r2, [r3, #28]
 80097a2:	197c      	adds	r4, r7, r5
 80097a4:	69fb      	ldr	r3, [r7, #28]
 80097a6:	0011      	movs	r1, r2
 80097a8:	0018      	movs	r0, r3
 80097aa:	f7fe fe41 	bl	8008430 <move_window>
 80097ae:	0003      	movs	r3, r0
 80097b0:	7023      	strb	r3, [r4, #0]
		if (res == FR_OK) {
 80097b2:	197b      	adds	r3, r7, r5
 80097b4:	781b      	ldrb	r3, [r3, #0]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d11b      	bne.n	80097f2 <dir_register+0x212>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	6a1b      	ldr	r3, [r3, #32]
 80097be:	2220      	movs	r2, #32
 80097c0:	2100      	movs	r1, #0
 80097c2:	0018      	movs	r0, r3
 80097c4:	f7fe fc2b 	bl	800801e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	6a18      	ldr	r0, [r3, #32]
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	3324      	adds	r3, #36	; 0x24
 80097d0:	220b      	movs	r2, #11
 80097d2:	0019      	movs	r1, r3
 80097d4:	f7fe fc04 	bl	8007fe0 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	222f      	movs	r2, #47	; 0x2f
 80097dc:	5c9a      	ldrb	r2, [r3, r2]
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	6a1b      	ldr	r3, [r3, #32]
 80097e2:	330c      	adds	r3, #12
 80097e4:	2118      	movs	r1, #24
 80097e6:	400a      	ands	r2, r1
 80097e8:	b2d2      	uxtb	r2, r2
 80097ea:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 80097ec:	69fb      	ldr	r3, [r7, #28]
 80097ee:	2201      	movs	r2, #1
 80097f0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80097f2:	232f      	movs	r3, #47	; 0x2f
 80097f4:	18fb      	adds	r3, r7, r3
 80097f6:	781b      	ldrb	r3, [r3, #0]
}
 80097f8:	0018      	movs	r0, r3
 80097fa:	46bd      	mov	sp, r7
 80097fc:	b00c      	add	sp, #48	; 0x30
 80097fe:	bdb0      	pop	{r4, r5, r7, pc}

08009800 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8009800:	b5b0      	push	{r4, r5, r7, lr}
 8009802:	b08a      	sub	sp, #40	; 0x28
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
 8009808:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	613b      	str	r3, [r7, #16]
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	691b      	ldr	r3, [r3, #16]
 8009816:	60fb      	str	r3, [r7, #12]
 8009818:	2300      	movs	r3, #0
 800981a:	617b      	str	r3, [r7, #20]
 800981c:	697b      	ldr	r3, [r7, #20]
 800981e:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8009820:	69bb      	ldr	r3, [r7, #24]
 8009822:	1c5a      	adds	r2, r3, #1
 8009824:	61ba      	str	r2, [r7, #24]
 8009826:	693a      	ldr	r2, [r7, #16]
 8009828:	18d3      	adds	r3, r2, r3
 800982a:	781a      	ldrb	r2, [r3, #0]
 800982c:	2124      	movs	r1, #36	; 0x24
 800982e:	187b      	adds	r3, r7, r1
 8009830:	801a      	strh	r2, [r3, #0]
		if (w < ' ') break;				/* Break if end of the path name */
 8009832:	000a      	movs	r2, r1
 8009834:	18bb      	adds	r3, r7, r2
 8009836:	881b      	ldrh	r3, [r3, #0]
 8009838:	2b1f      	cmp	r3, #31
 800983a:	d94e      	bls.n	80098da <create_name+0xda>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800983c:	18bb      	adds	r3, r7, r2
 800983e:	881b      	ldrh	r3, [r3, #0]
 8009840:	2b2f      	cmp	r3, #47	; 0x2f
 8009842:	d007      	beq.n	8009854 <create_name+0x54>
 8009844:	18bb      	adds	r3, r7, r2
 8009846:	881b      	ldrh	r3, [r3, #0]
 8009848:	2b5c      	cmp	r3, #92	; 0x5c
 800984a:	d110      	bne.n	800986e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800984c:	e002      	b.n	8009854 <create_name+0x54>
 800984e:	69bb      	ldr	r3, [r7, #24]
 8009850:	3301      	adds	r3, #1
 8009852:	61bb      	str	r3, [r7, #24]
 8009854:	693a      	ldr	r2, [r7, #16]
 8009856:	69bb      	ldr	r3, [r7, #24]
 8009858:	18d3      	adds	r3, r2, r3
 800985a:	781b      	ldrb	r3, [r3, #0]
 800985c:	2b2f      	cmp	r3, #47	; 0x2f
 800985e:	d0f6      	beq.n	800984e <create_name+0x4e>
 8009860:	693a      	ldr	r2, [r7, #16]
 8009862:	69bb      	ldr	r3, [r7, #24]
 8009864:	18d3      	adds	r3, r2, r3
 8009866:	781b      	ldrb	r3, [r3, #0]
 8009868:	2b5c      	cmp	r3, #92	; 0x5c
 800986a:	d0f0      	beq.n	800984e <create_name+0x4e>
			break;
 800986c:	e036      	b.n	80098dc <create_name+0xdc>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800986e:	697b      	ldr	r3, [r7, #20]
 8009870:	2bfe      	cmp	r3, #254	; 0xfe
 8009872:	d901      	bls.n	8009878 <create_name+0x78>
 8009874:	2306      	movs	r3, #6
 8009876:	e1c2      	b.n	8009bfe <create_name+0x3fe>
#if !_LFN_UNICODE
		w &= 0xFF;
 8009878:	2524      	movs	r5, #36	; 0x24
 800987a:	197b      	adds	r3, r7, r5
 800987c:	197a      	adds	r2, r7, r5
 800987e:	8812      	ldrh	r2, [r2, #0]
 8009880:	21ff      	movs	r1, #255	; 0xff
 8009882:	400a      	ands	r2, r1
 8009884:	801a      	strh	r2, [r3, #0]
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8009886:	197c      	adds	r4, r7, r5
 8009888:	197b      	adds	r3, r7, r5
 800988a:	881b      	ldrh	r3, [r3, #0]
 800988c:	2101      	movs	r1, #1
 800988e:	0018      	movs	r0, r3
 8009890:	f001 fb70 	bl	800af74 <ff_convert>
 8009894:	0003      	movs	r3, r0
 8009896:	8023      	strh	r3, [r4, #0]
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8009898:	197b      	adds	r3, r7, r5
 800989a:	881b      	ldrh	r3, [r3, #0]
 800989c:	2b00      	cmp	r3, #0
 800989e:	d101      	bne.n	80098a4 <create_name+0xa4>
 80098a0:	2306      	movs	r3, #6
 80098a2:	e1ac      	b.n	8009bfe <create_name+0x3fe>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 80098a4:	2224      	movs	r2, #36	; 0x24
 80098a6:	18bb      	adds	r3, r7, r2
 80098a8:	881b      	ldrh	r3, [r3, #0]
 80098aa:	2b7f      	cmp	r3, #127	; 0x7f
 80098ac:	d80a      	bhi.n	80098c4 <create_name+0xc4>
 80098ae:	18bb      	adds	r3, r7, r2
 80098b0:	881a      	ldrh	r2, [r3, #0]
 80098b2:	4ba7      	ldr	r3, [pc, #668]	; (8009b50 <create_name+0x350>)
 80098b4:	0011      	movs	r1, r2
 80098b6:	0018      	movs	r0, r3
 80098b8:	f7fe fbef 	bl	800809a <chk_chr>
 80098bc:	1e03      	subs	r3, r0, #0
 80098be:	d001      	beq.n	80098c4 <create_name+0xc4>
 80098c0:	2306      	movs	r3, #6
 80098c2:	e19c      	b.n	8009bfe <create_name+0x3fe>
		lfn[di++] = w;					/* Store the Unicode character */
 80098c4:	697b      	ldr	r3, [r7, #20]
 80098c6:	1c5a      	adds	r2, r3, #1
 80098c8:	617a      	str	r2, [r7, #20]
 80098ca:	005b      	lsls	r3, r3, #1
 80098cc:	68fa      	ldr	r2, [r7, #12]
 80098ce:	18d3      	adds	r3, r2, r3
 80098d0:	2224      	movs	r2, #36	; 0x24
 80098d2:	18ba      	adds	r2, r7, r2
 80098d4:	8812      	ldrh	r2, [r2, #0]
 80098d6:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 80098d8:	e7a2      	b.n	8009820 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 80098da:	46c0      	nop			; (mov r8, r8)
	}
	*path = &p[si];						/* Return pointer to the next segment */
 80098dc:	693a      	ldr	r2, [r7, #16]
 80098de:	69bb      	ldr	r3, [r7, #24]
 80098e0:	18d2      	adds	r2, r2, r3
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80098e6:	2324      	movs	r3, #36	; 0x24
 80098e8:	18fb      	adds	r3, r7, r3
 80098ea:	881b      	ldrh	r3, [r3, #0]
 80098ec:	2b1f      	cmp	r3, #31
 80098ee:	d801      	bhi.n	80098f4 <create_name+0xf4>
 80098f0:	2204      	movs	r2, #4
 80098f2:	e000      	b.n	80098f6 <create_name+0xf6>
 80098f4:	2200      	movs	r2, #0
 80098f6:	2327      	movs	r3, #39	; 0x27
 80098f8:	18fb      	adds	r3, r7, r3
 80098fa:	701a      	strb	r2, [r3, #0]
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80098fc:	e016      	b.n	800992c <create_name+0x12c>
		w = lfn[di - 1];
 80098fe:	697b      	ldr	r3, [r7, #20]
 8009900:	4a94      	ldr	r2, [pc, #592]	; (8009b54 <create_name+0x354>)
 8009902:	4694      	mov	ip, r2
 8009904:	4463      	add	r3, ip
 8009906:	005b      	lsls	r3, r3, #1
 8009908:	68fa      	ldr	r2, [r7, #12]
 800990a:	18d2      	adds	r2, r2, r3
 800990c:	2124      	movs	r1, #36	; 0x24
 800990e:	187b      	adds	r3, r7, r1
 8009910:	8812      	ldrh	r2, [r2, #0]
 8009912:	801a      	strh	r2, [r3, #0]
		if (w != ' ' && w != '.') break;
 8009914:	000a      	movs	r2, r1
 8009916:	18bb      	adds	r3, r7, r2
 8009918:	881b      	ldrh	r3, [r3, #0]
 800991a:	2b20      	cmp	r3, #32
 800991c:	d003      	beq.n	8009926 <create_name+0x126>
 800991e:	18bb      	adds	r3, r7, r2
 8009920:	881b      	ldrh	r3, [r3, #0]
 8009922:	2b2e      	cmp	r3, #46	; 0x2e
 8009924:	d106      	bne.n	8009934 <create_name+0x134>
		di--;
 8009926:	697b      	ldr	r3, [r7, #20]
 8009928:	3b01      	subs	r3, #1
 800992a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800992c:	697b      	ldr	r3, [r7, #20]
 800992e:	2b00      	cmp	r3, #0
 8009930:	d1e5      	bne.n	80098fe <create_name+0xfe>
 8009932:	e000      	b.n	8009936 <create_name+0x136>
		if (w != ' ' && w != '.') break;
 8009934:	46c0      	nop			; (mov r8, r8)
	}
	lfn[di] = 0;						/* LFN is created */
 8009936:	697b      	ldr	r3, [r7, #20]
 8009938:	005b      	lsls	r3, r3, #1
 800993a:	68fa      	ldr	r2, [r7, #12]
 800993c:	18d3      	adds	r3, r2, r3
 800993e:	2200      	movs	r2, #0
 8009940:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8009942:	697b      	ldr	r3, [r7, #20]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d101      	bne.n	800994c <create_name+0x14c>
 8009948:	2306      	movs	r3, #6
 800994a:	e158      	b.n	8009bfe <create_name+0x3fe>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	3324      	adds	r3, #36	; 0x24
 8009950:	220b      	movs	r2, #11
 8009952:	2120      	movs	r1, #32
 8009954:	0018      	movs	r0, r3
 8009956:	f7fe fb62 	bl	800801e <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800995a:	2300      	movs	r3, #0
 800995c:	61bb      	str	r3, [r7, #24]
 800995e:	e002      	b.n	8009966 <create_name+0x166>
 8009960:	69bb      	ldr	r3, [r7, #24]
 8009962:	3301      	adds	r3, #1
 8009964:	61bb      	str	r3, [r7, #24]
 8009966:	69bb      	ldr	r3, [r7, #24]
 8009968:	005b      	lsls	r3, r3, #1
 800996a:	68fa      	ldr	r2, [r7, #12]
 800996c:	18d3      	adds	r3, r2, r3
 800996e:	881b      	ldrh	r3, [r3, #0]
 8009970:	2b20      	cmp	r3, #32
 8009972:	d0f5      	beq.n	8009960 <create_name+0x160>
 8009974:	69bb      	ldr	r3, [r7, #24]
 8009976:	005b      	lsls	r3, r3, #1
 8009978:	68fa      	ldr	r2, [r7, #12]
 800997a:	18d3      	adds	r3, r2, r3
 800997c:	881b      	ldrh	r3, [r3, #0]
 800997e:	2b2e      	cmp	r3, #46	; 0x2e
 8009980:	d0ee      	beq.n	8009960 <create_name+0x160>
	if (si) cf |= NS_LOSS | NS_LFN;
 8009982:	69bb      	ldr	r3, [r7, #24]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d00a      	beq.n	800999e <create_name+0x19e>
 8009988:	2227      	movs	r2, #39	; 0x27
 800998a:	18bb      	adds	r3, r7, r2
 800998c:	18ba      	adds	r2, r7, r2
 800998e:	7812      	ldrb	r2, [r2, #0]
 8009990:	2103      	movs	r1, #3
 8009992:	430a      	orrs	r2, r1
 8009994:	701a      	strb	r2, [r3, #0]
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8009996:	e002      	b.n	800999e <create_name+0x19e>
 8009998:	697b      	ldr	r3, [r7, #20]
 800999a:	3b01      	subs	r3, #1
 800999c:	617b      	str	r3, [r7, #20]
 800999e:	697b      	ldr	r3, [r7, #20]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d009      	beq.n	80099b8 <create_name+0x1b8>
 80099a4:	697b      	ldr	r3, [r7, #20]
 80099a6:	4a6b      	ldr	r2, [pc, #428]	; (8009b54 <create_name+0x354>)
 80099a8:	4694      	mov	ip, r2
 80099aa:	4463      	add	r3, ip
 80099ac:	005b      	lsls	r3, r3, #1
 80099ae:	68fa      	ldr	r2, [r7, #12]
 80099b0:	18d3      	adds	r3, r2, r3
 80099b2:	881b      	ldrh	r3, [r3, #0]
 80099b4:	2b2e      	cmp	r3, #46	; 0x2e
 80099b6:	d1ef      	bne.n	8009998 <create_name+0x198>

	i = b = 0; ni = 8;
 80099b8:	2326      	movs	r3, #38	; 0x26
 80099ba:	18fb      	adds	r3, r7, r3
 80099bc:	2200      	movs	r2, #0
 80099be:	701a      	strb	r2, [r3, #0]
 80099c0:	2300      	movs	r3, #0
 80099c2:	623b      	str	r3, [r7, #32]
 80099c4:	2308      	movs	r3, #8
 80099c6:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 80099c8:	69bb      	ldr	r3, [r7, #24]
 80099ca:	1c5a      	adds	r2, r3, #1
 80099cc:	61ba      	str	r2, [r7, #24]
 80099ce:	005b      	lsls	r3, r3, #1
 80099d0:	68fa      	ldr	r2, [r7, #12]
 80099d2:	18d2      	adds	r2, r2, r3
 80099d4:	2124      	movs	r1, #36	; 0x24
 80099d6:	187b      	adds	r3, r7, r1
 80099d8:	8812      	ldrh	r2, [r2, #0]
 80099da:	801a      	strh	r2, [r3, #0]
		if (!w) break;					/* Break on end of the LFN */
 80099dc:	000a      	movs	r2, r1
 80099de:	18bb      	adds	r3, r7, r2
 80099e0:	881b      	ldrh	r3, [r3, #0]
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d100      	bne.n	80099e8 <create_name+0x1e8>
 80099e6:	e0b1      	b.n	8009b4c <create_name+0x34c>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 80099e8:	18bb      	adds	r3, r7, r2
 80099ea:	881b      	ldrh	r3, [r3, #0]
 80099ec:	2b20      	cmp	r3, #32
 80099ee:	d007      	beq.n	8009a00 <create_name+0x200>
 80099f0:	18bb      	adds	r3, r7, r2
 80099f2:	881b      	ldrh	r3, [r3, #0]
 80099f4:	2b2e      	cmp	r3, #46	; 0x2e
 80099f6:	d10b      	bne.n	8009a10 <create_name+0x210>
 80099f8:	69ba      	ldr	r2, [r7, #24]
 80099fa:	697b      	ldr	r3, [r7, #20]
 80099fc:	429a      	cmp	r2, r3
 80099fe:	d007      	beq.n	8009a10 <create_name+0x210>
			cf |= NS_LOSS | NS_LFN; continue;
 8009a00:	2227      	movs	r2, #39	; 0x27
 8009a02:	18bb      	adds	r3, r7, r2
 8009a04:	18ba      	adds	r2, r7, r2
 8009a06:	7812      	ldrb	r2, [r2, #0]
 8009a08:	2103      	movs	r1, #3
 8009a0a:	430a      	orrs	r2, r1
 8009a0c:	701a      	strb	r2, [r3, #0]
 8009a0e:	e09c      	b.n	8009b4a <create_name+0x34a>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8009a10:	6a3a      	ldr	r2, [r7, #32]
 8009a12:	69fb      	ldr	r3, [r7, #28]
 8009a14:	429a      	cmp	r2, r3
 8009a16:	d203      	bcs.n	8009a20 <create_name+0x220>
 8009a18:	69ba      	ldr	r2, [r7, #24]
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	429a      	cmp	r2, r3
 8009a1e:	d127      	bne.n	8009a70 <create_name+0x270>
			if (ni == 11) {				/* Long extension */
 8009a20:	69fb      	ldr	r3, [r7, #28]
 8009a22:	2b0b      	cmp	r3, #11
 8009a24:	d107      	bne.n	8009a36 <create_name+0x236>
				cf |= NS_LOSS | NS_LFN; break;
 8009a26:	2227      	movs	r2, #39	; 0x27
 8009a28:	18bb      	adds	r3, r7, r2
 8009a2a:	18ba      	adds	r2, r7, r2
 8009a2c:	7812      	ldrb	r2, [r2, #0]
 8009a2e:	2103      	movs	r1, #3
 8009a30:	430a      	orrs	r2, r1
 8009a32:	701a      	strb	r2, [r3, #0]
 8009a34:	e095      	b.n	8009b62 <create_name+0x362>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8009a36:	69ba      	ldr	r2, [r7, #24]
 8009a38:	697b      	ldr	r3, [r7, #20]
 8009a3a:	429a      	cmp	r2, r3
 8009a3c:	d006      	beq.n	8009a4c <create_name+0x24c>
 8009a3e:	2227      	movs	r2, #39	; 0x27
 8009a40:	18bb      	adds	r3, r7, r2
 8009a42:	18ba      	adds	r2, r7, r2
 8009a44:	7812      	ldrb	r2, [r2, #0]
 8009a46:	2103      	movs	r1, #3
 8009a48:	430a      	orrs	r2, r1
 8009a4a:	701a      	strb	r2, [r3, #0]
			if (si > di) break;			/* No extension */
 8009a4c:	69ba      	ldr	r2, [r7, #24]
 8009a4e:	697b      	ldr	r3, [r7, #20]
 8009a50:	429a      	cmp	r2, r3
 8009a52:	d900      	bls.n	8009a56 <create_name+0x256>
 8009a54:	e084      	b.n	8009b60 <create_name+0x360>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8009a56:	697b      	ldr	r3, [r7, #20]
 8009a58:	61bb      	str	r3, [r7, #24]
 8009a5a:	2308      	movs	r3, #8
 8009a5c:	623b      	str	r3, [r7, #32]
 8009a5e:	230b      	movs	r3, #11
 8009a60:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8009a62:	2226      	movs	r2, #38	; 0x26
 8009a64:	18bb      	adds	r3, r7, r2
 8009a66:	18ba      	adds	r2, r7, r2
 8009a68:	7812      	ldrb	r2, [r2, #0]
 8009a6a:	0092      	lsls	r2, r2, #2
 8009a6c:	701a      	strb	r2, [r3, #0]
 8009a6e:	e06c      	b.n	8009b4a <create_name+0x34a>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8009a70:	2524      	movs	r5, #36	; 0x24
 8009a72:	197b      	adds	r3, r7, r5
 8009a74:	881b      	ldrh	r3, [r3, #0]
 8009a76:	2b7f      	cmp	r3, #127	; 0x7f
 8009a78:	d91a      	bls.n	8009ab0 <create_name+0x2b0>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8009a7a:	197c      	adds	r4, r7, r5
 8009a7c:	197b      	adds	r3, r7, r5
 8009a7e:	881b      	ldrh	r3, [r3, #0]
 8009a80:	2100      	movs	r1, #0
 8009a82:	0018      	movs	r0, r3
 8009a84:	f001 fa76 	bl	800af74 <ff_convert>
 8009a88:	0003      	movs	r3, r0
 8009a8a:	8023      	strh	r3, [r4, #0]
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8009a8c:	197b      	adds	r3, r7, r5
 8009a8e:	881b      	ldrh	r3, [r3, #0]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d006      	beq.n	8009aa2 <create_name+0x2a2>
 8009a94:	197b      	adds	r3, r7, r5
 8009a96:	881b      	ldrh	r3, [r3, #0]
 8009a98:	3b80      	subs	r3, #128	; 0x80
 8009a9a:	4a2f      	ldr	r2, [pc, #188]	; (8009b58 <create_name+0x358>)
 8009a9c:	5cd2      	ldrb	r2, [r2, r3]
 8009a9e:	197b      	adds	r3, r7, r5
 8009aa0:	801a      	strh	r2, [r3, #0]
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8009aa2:	2227      	movs	r2, #39	; 0x27
 8009aa4:	18bb      	adds	r3, r7, r2
 8009aa6:	18ba      	adds	r2, r7, r2
 8009aa8:	7812      	ldrb	r2, [r2, #0]
 8009aaa:	2102      	movs	r1, #2
 8009aac:	430a      	orrs	r2, r1
 8009aae:	701a      	strb	r2, [r3, #0]
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8009ab0:	2224      	movs	r2, #36	; 0x24
 8009ab2:	18bb      	adds	r3, r7, r2
 8009ab4:	881b      	ldrh	r3, [r3, #0]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d008      	beq.n	8009acc <create_name+0x2cc>
 8009aba:	18bb      	adds	r3, r7, r2
 8009abc:	881a      	ldrh	r2, [r3, #0]
 8009abe:	4b27      	ldr	r3, [pc, #156]	; (8009b5c <create_name+0x35c>)
 8009ac0:	0011      	movs	r1, r2
 8009ac2:	0018      	movs	r0, r3
 8009ac4:	f7fe fae9 	bl	800809a <chk_chr>
 8009ac8:	1e03      	subs	r3, r0, #0
 8009aca:	d00b      	beq.n	8009ae4 <create_name+0x2e4>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8009acc:	2324      	movs	r3, #36	; 0x24
 8009ace:	18fb      	adds	r3, r7, r3
 8009ad0:	225f      	movs	r2, #95	; 0x5f
 8009ad2:	801a      	strh	r2, [r3, #0]
 8009ad4:	2227      	movs	r2, #39	; 0x27
 8009ad6:	18bb      	adds	r3, r7, r2
 8009ad8:	18ba      	adds	r2, r7, r2
 8009ada:	7812      	ldrb	r2, [r2, #0]
 8009adc:	2103      	movs	r1, #3
 8009ade:	430a      	orrs	r2, r1
 8009ae0:	701a      	strb	r2, [r3, #0]
 8009ae2:	e025      	b.n	8009b30 <create_name+0x330>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8009ae4:	2224      	movs	r2, #36	; 0x24
 8009ae6:	18bb      	adds	r3, r7, r2
 8009ae8:	881b      	ldrh	r3, [r3, #0]
 8009aea:	2b40      	cmp	r3, #64	; 0x40
 8009aec:	d90b      	bls.n	8009b06 <create_name+0x306>
 8009aee:	18bb      	adds	r3, r7, r2
 8009af0:	881b      	ldrh	r3, [r3, #0]
 8009af2:	2b5a      	cmp	r3, #90	; 0x5a
 8009af4:	d807      	bhi.n	8009b06 <create_name+0x306>
					b |= 2;
 8009af6:	2226      	movs	r2, #38	; 0x26
 8009af8:	18bb      	adds	r3, r7, r2
 8009afa:	18ba      	adds	r2, r7, r2
 8009afc:	7812      	ldrb	r2, [r2, #0]
 8009afe:	2102      	movs	r1, #2
 8009b00:	430a      	orrs	r2, r1
 8009b02:	701a      	strb	r2, [r3, #0]
 8009b04:	e014      	b.n	8009b30 <create_name+0x330>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8009b06:	2024      	movs	r0, #36	; 0x24
 8009b08:	183b      	adds	r3, r7, r0
 8009b0a:	881b      	ldrh	r3, [r3, #0]
 8009b0c:	2b60      	cmp	r3, #96	; 0x60
 8009b0e:	d90f      	bls.n	8009b30 <create_name+0x330>
 8009b10:	183b      	adds	r3, r7, r0
 8009b12:	881b      	ldrh	r3, [r3, #0]
 8009b14:	2b7a      	cmp	r3, #122	; 0x7a
 8009b16:	d80b      	bhi.n	8009b30 <create_name+0x330>
						b |= 1; w -= 0x20;
 8009b18:	2226      	movs	r2, #38	; 0x26
 8009b1a:	18bb      	adds	r3, r7, r2
 8009b1c:	18ba      	adds	r2, r7, r2
 8009b1e:	7812      	ldrb	r2, [r2, #0]
 8009b20:	2101      	movs	r1, #1
 8009b22:	430a      	orrs	r2, r1
 8009b24:	701a      	strb	r2, [r3, #0]
 8009b26:	183b      	adds	r3, r7, r0
 8009b28:	183a      	adds	r2, r7, r0
 8009b2a:	8812      	ldrh	r2, [r2, #0]
 8009b2c:	3a20      	subs	r2, #32
 8009b2e:	801a      	strh	r2, [r3, #0]
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8009b30:	6a3b      	ldr	r3, [r7, #32]
 8009b32:	1c5a      	adds	r2, r3, #1
 8009b34:	623a      	str	r2, [r7, #32]
 8009b36:	2224      	movs	r2, #36	; 0x24
 8009b38:	18ba      	adds	r2, r7, r2
 8009b3a:	8812      	ldrh	r2, [r2, #0]
 8009b3c:	b2d0      	uxtb	r0, r2
 8009b3e:	687a      	ldr	r2, [r7, #4]
 8009b40:	2124      	movs	r1, #36	; 0x24
 8009b42:	18d3      	adds	r3, r2, r3
 8009b44:	185b      	adds	r3, r3, r1
 8009b46:	1c02      	adds	r2, r0, #0
 8009b48:	701a      	strb	r2, [r3, #0]
		w = lfn[si++];					/* Get an LFN character */
 8009b4a:	e73d      	b.n	80099c8 <create_name+0x1c8>
		if (!w) break;					/* Break on end of the LFN */
 8009b4c:	46c0      	nop			; (mov r8, r8)
 8009b4e:	e008      	b.n	8009b62 <create_name+0x362>
 8009b50:	0800fb80 	.word	0x0800fb80
 8009b54:	7fffffff 	.word	0x7fffffff
 8009b58:	0800fd2c 	.word	0x0800fd2c
 8009b5c:	0800fb8c 	.word	0x0800fb8c
			if (si > di) break;			/* No extension */
 8009b60:	46c0      	nop			; (mov r8, r8)
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	2224      	movs	r2, #36	; 0x24
 8009b66:	5c9b      	ldrb	r3, [r3, r2]
 8009b68:	2be5      	cmp	r3, #229	; 0xe5
 8009b6a:	d103      	bne.n	8009b74 <create_name+0x374>
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2224      	movs	r2, #36	; 0x24
 8009b70:	2105      	movs	r1, #5
 8009b72:	5499      	strb	r1, [r3, r2]

	if (ni == 8) b <<= 2;
 8009b74:	69fb      	ldr	r3, [r7, #28]
 8009b76:	2b08      	cmp	r3, #8
 8009b78:	d105      	bne.n	8009b86 <create_name+0x386>
 8009b7a:	2226      	movs	r2, #38	; 0x26
 8009b7c:	18bb      	adds	r3, r7, r2
 8009b7e:	18ba      	adds	r2, r7, r2
 8009b80:	7812      	ldrb	r2, [r2, #0]
 8009b82:	0092      	lsls	r2, r2, #2
 8009b84:	701a      	strb	r2, [r3, #0]
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8009b86:	2126      	movs	r1, #38	; 0x26
 8009b88:	187b      	adds	r3, r7, r1
 8009b8a:	781b      	ldrb	r3, [r3, #0]
 8009b8c:	220c      	movs	r2, #12
 8009b8e:	4013      	ands	r3, r2
 8009b90:	2b0c      	cmp	r3, #12
 8009b92:	d005      	beq.n	8009ba0 <create_name+0x3a0>
 8009b94:	187b      	adds	r3, r7, r1
 8009b96:	781b      	ldrb	r3, [r3, #0]
 8009b98:	2203      	movs	r2, #3
 8009b9a:	4013      	ands	r3, r2
 8009b9c:	2b03      	cmp	r3, #3
 8009b9e:	d106      	bne.n	8009bae <create_name+0x3ae>
 8009ba0:	2227      	movs	r2, #39	; 0x27
 8009ba2:	18bb      	adds	r3, r7, r2
 8009ba4:	18ba      	adds	r2, r7, r2
 8009ba6:	7812      	ldrb	r2, [r2, #0]
 8009ba8:	2102      	movs	r1, #2
 8009baa:	430a      	orrs	r2, r1
 8009bac:	701a      	strb	r2, [r3, #0]
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8009bae:	2127      	movs	r1, #39	; 0x27
 8009bb0:	187b      	adds	r3, r7, r1
 8009bb2:	781b      	ldrb	r3, [r3, #0]
 8009bb4:	2202      	movs	r2, #2
 8009bb6:	4013      	ands	r3, r2
 8009bb8:	d11a      	bne.n	8009bf0 <create_name+0x3f0>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8009bba:	2326      	movs	r3, #38	; 0x26
 8009bbc:	18fb      	adds	r3, r7, r3
 8009bbe:	781b      	ldrb	r3, [r3, #0]
 8009bc0:	2203      	movs	r2, #3
 8009bc2:	4013      	ands	r3, r2
 8009bc4:	2b01      	cmp	r3, #1
 8009bc6:	d105      	bne.n	8009bd4 <create_name+0x3d4>
 8009bc8:	187b      	adds	r3, r7, r1
 8009bca:	187a      	adds	r2, r7, r1
 8009bcc:	7812      	ldrb	r2, [r2, #0]
 8009bce:	2110      	movs	r1, #16
 8009bd0:	430a      	orrs	r2, r1
 8009bd2:	701a      	strb	r2, [r3, #0]
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8009bd4:	2326      	movs	r3, #38	; 0x26
 8009bd6:	18fb      	adds	r3, r7, r3
 8009bd8:	781b      	ldrb	r3, [r3, #0]
 8009bda:	220c      	movs	r2, #12
 8009bdc:	4013      	ands	r3, r2
 8009bde:	2b04      	cmp	r3, #4
 8009be0:	d106      	bne.n	8009bf0 <create_name+0x3f0>
 8009be2:	2227      	movs	r2, #39	; 0x27
 8009be4:	18bb      	adds	r3, r7, r2
 8009be6:	18ba      	adds	r2, r7, r2
 8009be8:	7812      	ldrb	r2, [r2, #0]
 8009bea:	2108      	movs	r1, #8
 8009bec:	430a      	orrs	r2, r1
 8009bee:	701a      	strb	r2, [r3, #0]
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2227      	movs	r2, #39	; 0x27
 8009bf4:	18ba      	adds	r2, r7, r2
 8009bf6:	212f      	movs	r1, #47	; 0x2f
 8009bf8:	7812      	ldrb	r2, [r2, #0]
 8009bfa:	545a      	strb	r2, [r3, r1]

	return FR_OK;
 8009bfc:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8009bfe:	0018      	movs	r0, r3
 8009c00:	46bd      	mov	sp, r7
 8009c02:	b00a      	add	sp, #40	; 0x28
 8009c04:	bdb0      	pop	{r4, r5, r7, pc}
 8009c06:	46c0      	nop			; (mov r8, r8)

08009c08 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8009c08:	b5b0      	push	{r4, r5, r7, lr}
 8009c0a:	b086      	sub	sp, #24
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
 8009c10:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8009c16:	693b      	ldr	r3, [r7, #16]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8009c1c:	e002      	b.n	8009c24 <follow_path+0x1c>
 8009c1e:	683b      	ldr	r3, [r7, #0]
 8009c20:	3301      	adds	r3, #1
 8009c22:	603b      	str	r3, [r7, #0]
 8009c24:	683b      	ldr	r3, [r7, #0]
 8009c26:	781b      	ldrb	r3, [r3, #0]
 8009c28:	2b2f      	cmp	r3, #47	; 0x2f
 8009c2a:	d0f8      	beq.n	8009c1e <follow_path+0x16>
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	781b      	ldrb	r3, [r3, #0]
 8009c30:	2b5c      	cmp	r3, #92	; 0x5c
 8009c32:	d0f4      	beq.n	8009c1e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8009c34:	693b      	ldr	r3, [r7, #16]
 8009c36:	2200      	movs	r2, #0
 8009c38:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8009c3a:	683b      	ldr	r3, [r7, #0]
 8009c3c:	781b      	ldrb	r3, [r3, #0]
 8009c3e:	2b1f      	cmp	r3, #31
 8009c40:	d80d      	bhi.n	8009c5e <follow_path+0x56>
		dp->fn[NSFLAG] = NS_NONAME;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	222f      	movs	r2, #47	; 0x2f
 8009c46:	2180      	movs	r1, #128	; 0x80
 8009c48:	5499      	strb	r1, [r3, r2]
		res = dir_sdi(dp, 0);
 8009c4a:	2317      	movs	r3, #23
 8009c4c:	18fc      	adds	r4, r7, r3
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	2100      	movs	r1, #0
 8009c52:	0018      	movs	r0, r3
 8009c54:	f7ff f819 	bl	8008c8a <dir_sdi>
 8009c58:	0003      	movs	r3, r0
 8009c5a:	7023      	strb	r3, [r4, #0]
 8009c5c:	e057      	b.n	8009d0e <follow_path+0x106>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009c5e:	2517      	movs	r5, #23
 8009c60:	197c      	adds	r4, r7, r5
 8009c62:	003a      	movs	r2, r7
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	0011      	movs	r1, r2
 8009c68:	0018      	movs	r0, r3
 8009c6a:	f7ff fdc9 	bl	8009800 <create_name>
 8009c6e:	0003      	movs	r3, r0
 8009c70:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 8009c72:	197b      	adds	r3, r7, r5
 8009c74:	781b      	ldrb	r3, [r3, #0]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d144      	bne.n	8009d04 <follow_path+0xfc>
			res = dir_find(dp);				/* Find an object with the segment name */
 8009c7a:	197c      	adds	r4, r7, r5
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	0018      	movs	r0, r3
 8009c80:	f7ff fbb3 	bl	80093ea <dir_find>
 8009c84:	0003      	movs	r3, r0
 8009c86:	7023      	strb	r3, [r4, #0]
			ns = dp->fn[NSFLAG];
 8009c88:	200b      	movs	r0, #11
 8009c8a:	183b      	adds	r3, r7, r0
 8009c8c:	687a      	ldr	r2, [r7, #4]
 8009c8e:	212f      	movs	r1, #47	; 0x2f
 8009c90:	5c52      	ldrb	r2, [r2, r1]
 8009c92:	701a      	strb	r2, [r3, #0]
			if (res != FR_OK) {				/* Failed to find the object */
 8009c94:	197b      	adds	r3, r7, r5
 8009c96:	781b      	ldrb	r3, [r3, #0]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d00c      	beq.n	8009cb6 <follow_path+0xae>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8009c9c:	197b      	adds	r3, r7, r5
 8009c9e:	781b      	ldrb	r3, [r3, #0]
 8009ca0:	2b04      	cmp	r3, #4
 8009ca2:	d131      	bne.n	8009d08 <follow_path+0x100>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8009ca4:	183b      	adds	r3, r7, r0
 8009ca6:	781b      	ldrb	r3, [r3, #0]
 8009ca8:	2204      	movs	r2, #4
 8009caa:	4013      	ands	r3, r2
 8009cac:	d12c      	bne.n	8009d08 <follow_path+0x100>
 8009cae:	197b      	adds	r3, r7, r5
 8009cb0:	2205      	movs	r2, #5
 8009cb2:	701a      	strb	r2, [r3, #0]
					}
				}
				break;
 8009cb4:	e028      	b.n	8009d08 <follow_path+0x100>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009cb6:	230b      	movs	r3, #11
 8009cb8:	18fb      	adds	r3, r7, r3
 8009cba:	781b      	ldrb	r3, [r3, #0]
 8009cbc:	2204      	movs	r2, #4
 8009cbe:	4013      	ands	r3, r2
 8009cc0:	d124      	bne.n	8009d0c <follow_path+0x104>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8009cc2:	693b      	ldr	r3, [r7, #16]
 8009cc4:	799b      	ldrb	r3, [r3, #6]
 8009cc6:	001a      	movs	r2, r3
 8009cc8:	2310      	movs	r3, #16
 8009cca:	4013      	ands	r3, r2
 8009ccc:	d104      	bne.n	8009cd8 <follow_path+0xd0>
				res = FR_NO_PATH; break;
 8009cce:	2317      	movs	r3, #23
 8009cd0:	18fb      	adds	r3, r7, r3
 8009cd2:	2205      	movs	r2, #5
 8009cd4:	701a      	strb	r2, [r3, #0]
 8009cd6:	e01a      	b.n	8009d0e <follow_path+0x106>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	3338      	adds	r3, #56	; 0x38
 8009cdc:	001c      	movs	r4, r3
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	695a      	ldr	r2, [r3, #20]
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	899b      	ldrh	r3, [r3, #12]
 8009ce6:	0019      	movs	r1, r3
 8009ce8:	0010      	movs	r0, r2
 8009cea:	f7f6 faaf 	bl	800024c <__aeabi_uidivmod>
 8009cee:	000b      	movs	r3, r1
 8009cf0:	18e2      	adds	r2, r4, r3
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	0011      	movs	r1, r2
 8009cf6:	0018      	movs	r0, r3
 8009cf8:	f7ff f987 	bl	800900a <ld_clust>
 8009cfc:	0002      	movs	r2, r0
 8009cfe:	693b      	ldr	r3, [r7, #16]
 8009d00:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009d02:	e7ac      	b.n	8009c5e <follow_path+0x56>
			if (res != FR_OK) break;
 8009d04:	46c0      	nop			; (mov r8, r8)
 8009d06:	e002      	b.n	8009d0e <follow_path+0x106>
				break;
 8009d08:	46c0      	nop			; (mov r8, r8)
 8009d0a:	e000      	b.n	8009d0e <follow_path+0x106>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009d0c:	46c0      	nop			; (mov r8, r8)
			}
		}
	}

	return res;
 8009d0e:	2317      	movs	r3, #23
 8009d10:	18fb      	adds	r3, r7, r3
 8009d12:	781b      	ldrb	r3, [r3, #0]
}
 8009d14:	0018      	movs	r0, r3
 8009d16:	46bd      	mov	sp, r7
 8009d18:	b006      	add	sp, #24
 8009d1a:	bdb0      	pop	{r4, r5, r7, pc}

08009d1c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b086      	sub	sp, #24
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8009d24:	2301      	movs	r3, #1
 8009d26:	425b      	negs	r3, r3
 8009d28:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d031      	beq.n	8009d96 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	617b      	str	r3, [r7, #20]
 8009d38:	e002      	b.n	8009d40 <get_ldnumber+0x24>
 8009d3a:	697b      	ldr	r3, [r7, #20]
 8009d3c:	3301      	adds	r3, #1
 8009d3e:	617b      	str	r3, [r7, #20]
 8009d40:	697b      	ldr	r3, [r7, #20]
 8009d42:	781b      	ldrb	r3, [r3, #0]
 8009d44:	2b1f      	cmp	r3, #31
 8009d46:	d903      	bls.n	8009d50 <get_ldnumber+0x34>
 8009d48:	697b      	ldr	r3, [r7, #20]
 8009d4a:	781b      	ldrb	r3, [r3, #0]
 8009d4c:	2b3a      	cmp	r3, #58	; 0x3a
 8009d4e:	d1f4      	bne.n	8009d3a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8009d50:	697b      	ldr	r3, [r7, #20]
 8009d52:	781b      	ldrb	r3, [r3, #0]
 8009d54:	2b3a      	cmp	r3, #58	; 0x3a
 8009d56:	d11c      	bne.n	8009d92 <get_ldnumber+0x76>
			tp = *path;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	1c5a      	adds	r2, r3, #1
 8009d62:	60fa      	str	r2, [r7, #12]
 8009d64:	781b      	ldrb	r3, [r3, #0]
 8009d66:	3b30      	subs	r3, #48	; 0x30
 8009d68:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8009d6a:	68bb      	ldr	r3, [r7, #8]
 8009d6c:	2b09      	cmp	r3, #9
 8009d6e:	d80e      	bhi.n	8009d8e <get_ldnumber+0x72>
 8009d70:	68fa      	ldr	r2, [r7, #12]
 8009d72:	697b      	ldr	r3, [r7, #20]
 8009d74:	429a      	cmp	r2, r3
 8009d76:	d10a      	bne.n	8009d8e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8009d78:	68bb      	ldr	r3, [r7, #8]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d107      	bne.n	8009d8e <get_ldnumber+0x72>
					vol = (int)i;
 8009d7e:	68bb      	ldr	r3, [r7, #8]
 8009d80:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8009d82:	697b      	ldr	r3, [r7, #20]
 8009d84:	3301      	adds	r3, #1
 8009d86:	617b      	str	r3, [r7, #20]
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	697a      	ldr	r2, [r7, #20]
 8009d8c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8009d8e:	693b      	ldr	r3, [r7, #16]
 8009d90:	e002      	b.n	8009d98 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8009d92:	2300      	movs	r3, #0
 8009d94:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8009d96:	693b      	ldr	r3, [r7, #16]
}
 8009d98:	0018      	movs	r0, r3
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	b006      	add	sp, #24
 8009d9e:	bd80      	pop	{r7, pc}

08009da0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b082      	sub	sp, #8
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
 8009da8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	2200      	movs	r2, #0
 8009dae:	70da      	strb	r2, [r3, #3]
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	2201      	movs	r2, #1
 8009db4:	4252      	negs	r2, r2
 8009db6:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8009db8:	683a      	ldr	r2, [r7, #0]
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	0011      	movs	r1, r2
 8009dbe:	0018      	movs	r0, r3
 8009dc0:	f7fe fb36 	bl	8008430 <move_window>
 8009dc4:	1e03      	subs	r3, r0, #0
 8009dc6:	d001      	beq.n	8009dcc <check_fs+0x2c>
 8009dc8:	2304      	movs	r3, #4
 8009dca:	e037      	b.n	8009e3c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	3338      	adds	r3, #56	; 0x38
 8009dd0:	33ff      	adds	r3, #255	; 0xff
 8009dd2:	33ff      	adds	r3, #255	; 0xff
 8009dd4:	0018      	movs	r0, r3
 8009dd6:	f7fe f87f 	bl	8007ed8 <ld_word>
 8009dda:	0003      	movs	r3, r0
 8009ddc:	001a      	movs	r2, r3
 8009dde:	4b19      	ldr	r3, [pc, #100]	; (8009e44 <check_fs+0xa4>)
 8009de0:	429a      	cmp	r2, r3
 8009de2:	d001      	beq.n	8009de8 <check_fs+0x48>
 8009de4:	2303      	movs	r3, #3
 8009de6:	e029      	b.n	8009e3c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	2238      	movs	r2, #56	; 0x38
 8009dec:	5c9b      	ldrb	r3, [r3, r2]
 8009dee:	2be9      	cmp	r3, #233	; 0xe9
 8009df0:	d009      	beq.n	8009e06 <check_fs+0x66>
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	2238      	movs	r2, #56	; 0x38
 8009df6:	5c9b      	ldrb	r3, [r3, r2]
 8009df8:	2beb      	cmp	r3, #235	; 0xeb
 8009dfa:	d11e      	bne.n	8009e3a <check_fs+0x9a>
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	223a      	movs	r2, #58	; 0x3a
 8009e00:	5c9b      	ldrb	r3, [r3, r2]
 8009e02:	2b90      	cmp	r3, #144	; 0x90
 8009e04:	d119      	bne.n	8009e3a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	3338      	adds	r3, #56	; 0x38
 8009e0a:	3336      	adds	r3, #54	; 0x36
 8009e0c:	0018      	movs	r0, r3
 8009e0e:	f7fe f87e 	bl	8007f0e <ld_dword>
 8009e12:	0003      	movs	r3, r0
 8009e14:	021b      	lsls	r3, r3, #8
 8009e16:	0a1b      	lsrs	r3, r3, #8
 8009e18:	4a0b      	ldr	r2, [pc, #44]	; (8009e48 <check_fs+0xa8>)
 8009e1a:	4293      	cmp	r3, r2
 8009e1c:	d101      	bne.n	8009e22 <check_fs+0x82>
 8009e1e:	2300      	movs	r3, #0
 8009e20:	e00c      	b.n	8009e3c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	3338      	adds	r3, #56	; 0x38
 8009e26:	3352      	adds	r3, #82	; 0x52
 8009e28:	0018      	movs	r0, r3
 8009e2a:	f7fe f870 	bl	8007f0e <ld_dword>
 8009e2e:	0003      	movs	r3, r0
 8009e30:	4a06      	ldr	r2, [pc, #24]	; (8009e4c <check_fs+0xac>)
 8009e32:	4293      	cmp	r3, r2
 8009e34:	d101      	bne.n	8009e3a <check_fs+0x9a>
 8009e36:	2300      	movs	r3, #0
 8009e38:	e000      	b.n	8009e3c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8009e3a:	2302      	movs	r3, #2
}
 8009e3c:	0018      	movs	r0, r3
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	b002      	add	sp, #8
 8009e42:	bd80      	pop	{r7, pc}
 8009e44:	0000aa55 	.word	0x0000aa55
 8009e48:	00544146 	.word	0x00544146
 8009e4c:	33544146 	.word	0x33544146

08009e50 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8009e50:	b5b0      	push	{r4, r5, r7, lr}
 8009e52:	b096      	sub	sp, #88	; 0x58
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	60f8      	str	r0, [r7, #12]
 8009e58:	60b9      	str	r1, [r7, #8]
 8009e5a:	1dfb      	adds	r3, r7, #7
 8009e5c:	701a      	strb	r2, [r3, #0]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8009e5e:	68bb      	ldr	r3, [r7, #8]
 8009e60:	2200      	movs	r2, #0
 8009e62:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	0018      	movs	r0, r3
 8009e68:	f7ff ff58 	bl	8009d1c <get_ldnumber>
 8009e6c:	0003      	movs	r3, r0
 8009e6e:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8009e70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	da01      	bge.n	8009e7a <find_volume+0x2a>
 8009e76:	230b      	movs	r3, #11
 8009e78:	e283      	b.n	800a382 <find_volume+0x532>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8009e7a:	4bc2      	ldr	r3, [pc, #776]	; (800a184 <find_volume+0x334>)
 8009e7c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009e7e:	0092      	lsls	r2, r2, #2
 8009e80:	58d3      	ldr	r3, [r2, r3]
 8009e82:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8009e84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d101      	bne.n	8009e8e <find_volume+0x3e>
 8009e8a:	230c      	movs	r3, #12
 8009e8c:	e279      	b.n	800a382 <find_volume+0x532>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8009e8e:	68bb      	ldr	r3, [r7, #8]
 8009e90:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009e92:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8009e94:	1dfb      	adds	r3, r7, #7
 8009e96:	1dfa      	adds	r2, r7, #7
 8009e98:	7812      	ldrb	r2, [r2, #0]
 8009e9a:	2101      	movs	r1, #1
 8009e9c:	438a      	bics	r2, r1
 8009e9e:	701a      	strb	r2, [r3, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8009ea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ea2:	781b      	ldrb	r3, [r3, #0]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d01b      	beq.n	8009ee0 <find_volume+0x90>
		stat = disk_status(fs->drv);
 8009ea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009eaa:	785b      	ldrb	r3, [r3, #1]
 8009eac:	2537      	movs	r5, #55	; 0x37
 8009eae:	197c      	adds	r4, r7, r5
 8009eb0:	0018      	movs	r0, r3
 8009eb2:	f7fd ff47 	bl	8007d44 <disk_status>
 8009eb6:	0003      	movs	r3, r0
 8009eb8:	7023      	strb	r3, [r4, #0]
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009eba:	0029      	movs	r1, r5
 8009ebc:	187b      	adds	r3, r7, r1
 8009ebe:	781b      	ldrb	r3, [r3, #0]
 8009ec0:	2201      	movs	r2, #1
 8009ec2:	4013      	ands	r3, r2
 8009ec4:	d10c      	bne.n	8009ee0 <find_volume+0x90>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8009ec6:	1dfb      	adds	r3, r7, #7
 8009ec8:	781b      	ldrb	r3, [r3, #0]
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d006      	beq.n	8009edc <find_volume+0x8c>
 8009ece:	187b      	adds	r3, r7, r1
 8009ed0:	781b      	ldrb	r3, [r3, #0]
 8009ed2:	2204      	movs	r2, #4
 8009ed4:	4013      	ands	r3, r2
 8009ed6:	d001      	beq.n	8009edc <find_volume+0x8c>
				return FR_WRITE_PROTECTED;
 8009ed8:	230a      	movs	r3, #10
 8009eda:	e252      	b.n	800a382 <find_volume+0x532>
			}
			return FR_OK;				/* The file system object is valid */
 8009edc:	2300      	movs	r3, #0
 8009ede:	e250      	b.n	800a382 <find_volume+0x532>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8009ee0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009ee6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ee8:	b2da      	uxtb	r2, r3
 8009eea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009eec:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009eee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ef0:	785b      	ldrb	r3, [r3, #1]
 8009ef2:	2537      	movs	r5, #55	; 0x37
 8009ef4:	197c      	adds	r4, r7, r5
 8009ef6:	0018      	movs	r0, r3
 8009ef8:	f7fd ff46 	bl	8007d88 <disk_initialize>
 8009efc:	0003      	movs	r3, r0
 8009efe:	7023      	strb	r3, [r4, #0]
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8009f00:	197b      	adds	r3, r7, r5
 8009f02:	781b      	ldrb	r3, [r3, #0]
 8009f04:	2201      	movs	r2, #1
 8009f06:	4013      	ands	r3, r2
 8009f08:	d001      	beq.n	8009f0e <find_volume+0xbe>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8009f0a:	2303      	movs	r3, #3
 8009f0c:	e239      	b.n	800a382 <find_volume+0x532>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8009f0e:	1dfb      	adds	r3, r7, #7
 8009f10:	781b      	ldrb	r3, [r3, #0]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d007      	beq.n	8009f26 <find_volume+0xd6>
 8009f16:	2337      	movs	r3, #55	; 0x37
 8009f18:	18fb      	adds	r3, r7, r3
 8009f1a:	781b      	ldrb	r3, [r3, #0]
 8009f1c:	2204      	movs	r2, #4
 8009f1e:	4013      	ands	r3, r2
 8009f20:	d001      	beq.n	8009f26 <find_volume+0xd6>
		return FR_WRITE_PROTECTED;
 8009f22:	230a      	movs	r3, #10
 8009f24:	e22d      	b.n	800a382 <find_volume+0x532>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8009f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f28:	7858      	ldrb	r0, [r3, #1]
 8009f2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f2c:	330c      	adds	r3, #12
 8009f2e:	001a      	movs	r2, r3
 8009f30:	2102      	movs	r1, #2
 8009f32:	f7fd ffa9 	bl	8007e88 <disk_ioctl>
 8009f36:	1e03      	subs	r3, r0, #0
 8009f38:	d001      	beq.n	8009f3e <find_volume+0xee>
 8009f3a:	2301      	movs	r3, #1
 8009f3c:	e221      	b.n	800a382 <find_volume+0x532>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8009f3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f40:	899a      	ldrh	r2, [r3, #12]
 8009f42:	2380      	movs	r3, #128	; 0x80
 8009f44:	015b      	lsls	r3, r3, #5
 8009f46:	429a      	cmp	r2, r3
 8009f48:	d80d      	bhi.n	8009f66 <find_volume+0x116>
 8009f4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f4c:	899a      	ldrh	r2, [r3, #12]
 8009f4e:	2380      	movs	r3, #128	; 0x80
 8009f50:	009b      	lsls	r3, r3, #2
 8009f52:	429a      	cmp	r2, r3
 8009f54:	d307      	bcc.n	8009f66 <find_volume+0x116>
 8009f56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f58:	899b      	ldrh	r3, [r3, #12]
 8009f5a:	001a      	movs	r2, r3
 8009f5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f5e:	899b      	ldrh	r3, [r3, #12]
 8009f60:	3b01      	subs	r3, #1
 8009f62:	4013      	ands	r3, r2
 8009f64:	d001      	beq.n	8009f6a <find_volume+0x11a>
 8009f66:	2301      	movs	r3, #1
 8009f68:	e20b      	b.n	800a382 <find_volume+0x532>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8009f6a:	2300      	movs	r3, #0
 8009f6c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8009f6e:	2557      	movs	r5, #87	; 0x57
 8009f70:	197c      	adds	r4, r7, r5
 8009f72:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009f74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f76:	0011      	movs	r1, r2
 8009f78:	0018      	movs	r0, r3
 8009f7a:	f7ff ff11 	bl	8009da0 <check_fs>
 8009f7e:	0003      	movs	r3, r0
 8009f80:	7023      	strb	r3, [r4, #0]
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8009f82:	197b      	adds	r3, r7, r5
 8009f84:	781b      	ldrb	r3, [r3, #0]
 8009f86:	2b02      	cmp	r3, #2
 8009f88:	d14b      	bne.n	800a022 <find_volume+0x1d2>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	643b      	str	r3, [r7, #64]	; 0x40
 8009f8e:	e01d      	b.n	8009fcc <find_volume+0x17c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8009f90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f92:	3338      	adds	r3, #56	; 0x38
 8009f94:	001a      	movs	r2, r3
 8009f96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009f98:	011b      	lsls	r3, r3, #4
 8009f9a:	33bf      	adds	r3, #191	; 0xbf
 8009f9c:	33ff      	adds	r3, #255	; 0xff
 8009f9e:	18d3      	adds	r3, r2, r3
 8009fa0:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8009fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fa4:	3304      	adds	r3, #4
 8009fa6:	781b      	ldrb	r3, [r3, #0]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d006      	beq.n	8009fba <find_volume+0x16a>
 8009fac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fae:	3308      	adds	r3, #8
 8009fb0:	0018      	movs	r0, r3
 8009fb2:	f7fd ffac 	bl	8007f0e <ld_dword>
 8009fb6:	0003      	movs	r3, r0
 8009fb8:	e000      	b.n	8009fbc <find_volume+0x16c>
 8009fba:	2300      	movs	r3, #0
 8009fbc:	2214      	movs	r2, #20
 8009fbe:	18ba      	adds	r2, r7, r2
 8009fc0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009fc2:	0089      	lsls	r1, r1, #2
 8009fc4:	508b      	str	r3, [r1, r2]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009fc6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009fc8:	3301      	adds	r3, #1
 8009fca:	643b      	str	r3, [r7, #64]	; 0x40
 8009fcc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009fce:	2b03      	cmp	r3, #3
 8009fd0:	d9de      	bls.n	8009f90 <find_volume+0x140>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8009fd6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d002      	beq.n	8009fe2 <find_volume+0x192>
 8009fdc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009fde:	3b01      	subs	r3, #1
 8009fe0:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8009fe2:	2314      	movs	r3, #20
 8009fe4:	18fb      	adds	r3, r7, r3
 8009fe6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009fe8:	0092      	lsls	r2, r2, #2
 8009fea:	58d3      	ldr	r3, [r2, r3]
 8009fec:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8009fee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d008      	beq.n	800a006 <find_volume+0x1b6>
 8009ff4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009ff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ff8:	0011      	movs	r1, r2
 8009ffa:	0018      	movs	r0, r3
 8009ffc:	f7ff fed0 	bl	8009da0 <check_fs>
 800a000:	0003      	movs	r3, r0
 800a002:	001a      	movs	r2, r3
 800a004:	e000      	b.n	800a008 <find_volume+0x1b8>
 800a006:	2203      	movs	r2, #3
 800a008:	2157      	movs	r1, #87	; 0x57
 800a00a:	187b      	adds	r3, r7, r1
 800a00c:	701a      	strb	r2, [r3, #0]
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800a00e:	187b      	adds	r3, r7, r1
 800a010:	781b      	ldrb	r3, [r3, #0]
 800a012:	2b01      	cmp	r3, #1
 800a014:	d905      	bls.n	800a022 <find_volume+0x1d2>
 800a016:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a018:	3301      	adds	r3, #1
 800a01a:	643b      	str	r3, [r7, #64]	; 0x40
 800a01c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a01e:	2b03      	cmp	r3, #3
 800a020:	d9df      	bls.n	8009fe2 <find_volume+0x192>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800a022:	2357      	movs	r3, #87	; 0x57
 800a024:	18fb      	adds	r3, r7, r3
 800a026:	781b      	ldrb	r3, [r3, #0]
 800a028:	2b04      	cmp	r3, #4
 800a02a:	d101      	bne.n	800a030 <find_volume+0x1e0>
 800a02c:	2301      	movs	r3, #1
 800a02e:	e1a8      	b.n	800a382 <find_volume+0x532>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800a030:	2357      	movs	r3, #87	; 0x57
 800a032:	18fb      	adds	r3, r7, r3
 800a034:	781b      	ldrb	r3, [r3, #0]
 800a036:	2b01      	cmp	r3, #1
 800a038:	d901      	bls.n	800a03e <find_volume+0x1ee>
 800a03a:	230d      	movs	r3, #13
 800a03c:	e1a1      	b.n	800a382 <find_volume+0x532>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800a03e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a040:	3338      	adds	r3, #56	; 0x38
 800a042:	330b      	adds	r3, #11
 800a044:	0018      	movs	r0, r3
 800a046:	f7fd ff47 	bl	8007ed8 <ld_word>
 800a04a:	0003      	movs	r3, r0
 800a04c:	001a      	movs	r2, r3
 800a04e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a050:	899b      	ldrh	r3, [r3, #12]
 800a052:	429a      	cmp	r2, r3
 800a054:	d001      	beq.n	800a05a <find_volume+0x20a>
 800a056:	230d      	movs	r3, #13
 800a058:	e193      	b.n	800a382 <find_volume+0x532>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800a05a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a05c:	3338      	adds	r3, #56	; 0x38
 800a05e:	3316      	adds	r3, #22
 800a060:	0018      	movs	r0, r3
 800a062:	f7fd ff39 	bl	8007ed8 <ld_word>
 800a066:	0003      	movs	r3, r0
 800a068:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800a06a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d107      	bne.n	800a080 <find_volume+0x230>
 800a070:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a072:	3338      	adds	r3, #56	; 0x38
 800a074:	3324      	adds	r3, #36	; 0x24
 800a076:	0018      	movs	r0, r3
 800a078:	f7fd ff49 	bl	8007f0e <ld_dword>
 800a07c:	0003      	movs	r3, r0
 800a07e:	64fb      	str	r3, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800a080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a082:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a084:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800a086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a088:	2248      	movs	r2, #72	; 0x48
 800a08a:	5c9a      	ldrb	r2, [r3, r2]
 800a08c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a08e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800a090:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a092:	789b      	ldrb	r3, [r3, #2]
 800a094:	2b01      	cmp	r3, #1
 800a096:	d005      	beq.n	800a0a4 <find_volume+0x254>
 800a098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a09a:	789b      	ldrb	r3, [r3, #2]
 800a09c:	2b02      	cmp	r3, #2
 800a09e:	d001      	beq.n	800a0a4 <find_volume+0x254>
 800a0a0:	230d      	movs	r3, #13
 800a0a2:	e16e      	b.n	800a382 <find_volume+0x532>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800a0a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0a6:	789b      	ldrb	r3, [r3, #2]
 800a0a8:	001a      	movs	r2, r3
 800a0aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a0ac:	4353      	muls	r3, r2
 800a0ae:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800a0b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0b2:	2245      	movs	r2, #69	; 0x45
 800a0b4:	5c9b      	ldrb	r3, [r3, r2]
 800a0b6:	b29a      	uxth	r2, r3
 800a0b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0ba:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800a0bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0be:	895b      	ldrh	r3, [r3, #10]
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d007      	beq.n	800a0d4 <find_volume+0x284>
 800a0c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0c6:	895b      	ldrh	r3, [r3, #10]
 800a0c8:	001a      	movs	r2, r3
 800a0ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0cc:	895b      	ldrh	r3, [r3, #10]
 800a0ce:	3b01      	subs	r3, #1
 800a0d0:	4013      	ands	r3, r2
 800a0d2:	d001      	beq.n	800a0d8 <find_volume+0x288>
 800a0d4:	230d      	movs	r3, #13
 800a0d6:	e154      	b.n	800a382 <find_volume+0x532>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800a0d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0da:	3338      	adds	r3, #56	; 0x38
 800a0dc:	3311      	adds	r3, #17
 800a0de:	0018      	movs	r0, r3
 800a0e0:	f7fd fefa 	bl	8007ed8 <ld_word>
 800a0e4:	0003      	movs	r3, r0
 800a0e6:	001a      	movs	r2, r3
 800a0e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0ea:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800a0ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0ee:	891a      	ldrh	r2, [r3, #8]
 800a0f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0f2:	899b      	ldrh	r3, [r3, #12]
 800a0f4:	095b      	lsrs	r3, r3, #5
 800a0f6:	b29b      	uxth	r3, r3
 800a0f8:	0019      	movs	r1, r3
 800a0fa:	0010      	movs	r0, r2
 800a0fc:	f7f6 f8a6 	bl	800024c <__aeabi_uidivmod>
 800a100:	000b      	movs	r3, r1
 800a102:	b29b      	uxth	r3, r3
 800a104:	2b00      	cmp	r3, #0
 800a106:	d001      	beq.n	800a10c <find_volume+0x2bc>
 800a108:	230d      	movs	r3, #13
 800a10a:	e13a      	b.n	800a382 <find_volume+0x532>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800a10c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a10e:	3338      	adds	r3, #56	; 0x38
 800a110:	3313      	adds	r3, #19
 800a112:	0018      	movs	r0, r3
 800a114:	f7fd fee0 	bl	8007ed8 <ld_word>
 800a118:	0003      	movs	r3, r0
 800a11a:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800a11c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d107      	bne.n	800a132 <find_volume+0x2e2>
 800a122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a124:	3338      	adds	r3, #56	; 0x38
 800a126:	3320      	adds	r3, #32
 800a128:	0018      	movs	r0, r3
 800a12a:	f7fd fef0 	bl	8007f0e <ld_dword>
 800a12e:	0003      	movs	r3, r0
 800a130:	64bb      	str	r3, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800a132:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a134:	3338      	adds	r3, #56	; 0x38
 800a136:	330e      	adds	r3, #14
 800a138:	252e      	movs	r5, #46	; 0x2e
 800a13a:	197c      	adds	r4, r7, r5
 800a13c:	0018      	movs	r0, r3
 800a13e:	f7fd fecb 	bl	8007ed8 <ld_word>
 800a142:	0003      	movs	r3, r0
 800a144:	8023      	strh	r3, [r4, #0]
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800a146:	197b      	adds	r3, r7, r5
 800a148:	881b      	ldrh	r3, [r3, #0]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d101      	bne.n	800a152 <find_volume+0x302>
 800a14e:	230d      	movs	r3, #13
 800a150:	e117      	b.n	800a382 <find_volume+0x532>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800a152:	232e      	movs	r3, #46	; 0x2e
 800a154:	18fb      	adds	r3, r7, r3
 800a156:	881a      	ldrh	r2, [r3, #0]
 800a158:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a15a:	18d4      	adds	r4, r2, r3
 800a15c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a15e:	891a      	ldrh	r2, [r3, #8]
 800a160:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a162:	899b      	ldrh	r3, [r3, #12]
 800a164:	095b      	lsrs	r3, r3, #5
 800a166:	b29b      	uxth	r3, r3
 800a168:	0019      	movs	r1, r3
 800a16a:	0010      	movs	r0, r2
 800a16c:	f7f5 ffe8 	bl	8000140 <__udivsi3>
 800a170:	0003      	movs	r3, r0
 800a172:	b29b      	uxth	r3, r3
 800a174:	18e3      	adds	r3, r4, r3
 800a176:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800a178:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a17a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a17c:	429a      	cmp	r2, r3
 800a17e:	d203      	bcs.n	800a188 <find_volume+0x338>
 800a180:	230d      	movs	r3, #13
 800a182:	e0fe      	b.n	800a382 <find_volume+0x532>
 800a184:	20000388 	.word	0x20000388
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800a188:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a18a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a18c:	1ad2      	subs	r2, r2, r3
 800a18e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a190:	895b      	ldrh	r3, [r3, #10]
 800a192:	0019      	movs	r1, r3
 800a194:	0010      	movs	r0, r2
 800a196:	f7f5 ffd3 	bl	8000140 <__udivsi3>
 800a19a:	0003      	movs	r3, r0
 800a19c:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800a19e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d101      	bne.n	800a1a8 <find_volume+0x358>
 800a1a4:	230d      	movs	r3, #13
 800a1a6:	e0ec      	b.n	800a382 <find_volume+0x532>
		fmt = FS_FAT32;
 800a1a8:	2157      	movs	r1, #87	; 0x57
 800a1aa:	187b      	adds	r3, r7, r1
 800a1ac:	2203      	movs	r2, #3
 800a1ae:	701a      	strb	r2, [r3, #0]
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800a1b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1b2:	4a76      	ldr	r2, [pc, #472]	; (800a38c <find_volume+0x53c>)
 800a1b4:	4293      	cmp	r3, r2
 800a1b6:	d802      	bhi.n	800a1be <find_volume+0x36e>
 800a1b8:	187b      	adds	r3, r7, r1
 800a1ba:	2202      	movs	r2, #2
 800a1bc:	701a      	strb	r2, [r3, #0]
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800a1be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1c0:	4a73      	ldr	r2, [pc, #460]	; (800a390 <find_volume+0x540>)
 800a1c2:	4293      	cmp	r3, r2
 800a1c4:	d803      	bhi.n	800a1ce <find_volume+0x37e>
 800a1c6:	2357      	movs	r3, #87	; 0x57
 800a1c8:	18fb      	adds	r3, r7, r3
 800a1ca:	2201      	movs	r2, #1
 800a1cc:	701a      	strb	r2, [r3, #0]

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800a1ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1d0:	1c9a      	adds	r2, r3, #2
 800a1d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1d4:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800a1d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1d8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a1da:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800a1dc:	232e      	movs	r3, #46	; 0x2e
 800a1de:	18fb      	adds	r3, r7, r3
 800a1e0:	881a      	ldrh	r2, [r3, #0]
 800a1e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a1e4:	18d2      	adds	r2, r2, r3
 800a1e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1e8:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800a1ea:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a1ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ee:	18d2      	adds	r2, r2, r3
 800a1f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1f2:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800a1f4:	2357      	movs	r3, #87	; 0x57
 800a1f6:	18fb      	adds	r3, r7, r3
 800a1f8:	781b      	ldrb	r3, [r3, #0]
 800a1fa:	2b03      	cmp	r3, #3
 800a1fc:	d11d      	bne.n	800a23a <find_volume+0x3ea>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800a1fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a200:	3338      	adds	r3, #56	; 0x38
 800a202:	332a      	adds	r3, #42	; 0x2a
 800a204:	0018      	movs	r0, r3
 800a206:	f7fd fe67 	bl	8007ed8 <ld_word>
 800a20a:	1e03      	subs	r3, r0, #0
 800a20c:	d001      	beq.n	800a212 <find_volume+0x3c2>
 800a20e:	230d      	movs	r3, #13
 800a210:	e0b7      	b.n	800a382 <find_volume+0x532>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800a212:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a214:	891b      	ldrh	r3, [r3, #8]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d001      	beq.n	800a21e <find_volume+0x3ce>
 800a21a:	230d      	movs	r3, #13
 800a21c:	e0b1      	b.n	800a382 <find_volume+0x532>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800a21e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a220:	3338      	adds	r3, #56	; 0x38
 800a222:	332c      	adds	r3, #44	; 0x2c
 800a224:	0018      	movs	r0, r3
 800a226:	f7fd fe72 	bl	8007f0e <ld_dword>
 800a22a:	0002      	movs	r2, r0
 800a22c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a22e:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800a230:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a232:	69db      	ldr	r3, [r3, #28]
 800a234:	009b      	lsls	r3, r3, #2
 800a236:	647b      	str	r3, [r7, #68]	; 0x44
 800a238:	e020      	b.n	800a27c <find_volume+0x42c>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800a23a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a23c:	891b      	ldrh	r3, [r3, #8]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d101      	bne.n	800a246 <find_volume+0x3f6>
 800a242:	230d      	movs	r3, #13
 800a244:	e09d      	b.n	800a382 <find_volume+0x532>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800a246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a248:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a24a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a24c:	18d2      	adds	r2, r2, r3
 800a24e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a250:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800a252:	2357      	movs	r3, #87	; 0x57
 800a254:	18fb      	adds	r3, r7, r3
 800a256:	781b      	ldrb	r3, [r3, #0]
 800a258:	2b02      	cmp	r3, #2
 800a25a:	d103      	bne.n	800a264 <find_volume+0x414>
 800a25c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a25e:	69db      	ldr	r3, [r3, #28]
 800a260:	005b      	lsls	r3, r3, #1
 800a262:	e00a      	b.n	800a27a <find_volume+0x42a>
 800a264:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a266:	69da      	ldr	r2, [r3, #28]
 800a268:	0013      	movs	r3, r2
 800a26a:	005b      	lsls	r3, r3, #1
 800a26c:	189b      	adds	r3, r3, r2
 800a26e:	085a      	lsrs	r2, r3, #1
 800a270:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a272:	69db      	ldr	r3, [r3, #28]
 800a274:	2101      	movs	r1, #1
 800a276:	400b      	ands	r3, r1
 800a278:	18d3      	adds	r3, r2, r3
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800a27a:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800a27c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a27e:	6a1c      	ldr	r4, [r3, #32]
 800a280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a282:	899b      	ldrh	r3, [r3, #12]
 800a284:	001a      	movs	r2, r3
 800a286:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a288:	18d3      	adds	r3, r2, r3
 800a28a:	1e5a      	subs	r2, r3, #1
 800a28c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a28e:	899b      	ldrh	r3, [r3, #12]
 800a290:	0019      	movs	r1, r3
 800a292:	0010      	movs	r0, r2
 800a294:	f7f5 ff54 	bl	8000140 <__udivsi3>
 800a298:	0003      	movs	r3, r0
 800a29a:	429c      	cmp	r4, r3
 800a29c:	d201      	bcs.n	800a2a2 <find_volume+0x452>
 800a29e:	230d      	movs	r3, #13
 800a2a0:	e06f      	b.n	800a382 <find_volume+0x532>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800a2a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2a4:	2201      	movs	r2, #1
 800a2a6:	4252      	negs	r2, r2
 800a2a8:	619a      	str	r2, [r3, #24]
 800a2aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2ac:	699a      	ldr	r2, [r3, #24]
 800a2ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2b0:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800a2b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2b4:	2280      	movs	r2, #128	; 0x80
 800a2b6:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800a2b8:	2357      	movs	r3, #87	; 0x57
 800a2ba:	18fb      	adds	r3, r7, r3
 800a2bc:	781b      	ldrb	r3, [r3, #0]
 800a2be:	2b03      	cmp	r3, #3
 800a2c0:	d148      	bne.n	800a354 <find_volume+0x504>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800a2c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2c4:	3338      	adds	r3, #56	; 0x38
 800a2c6:	3330      	adds	r3, #48	; 0x30
 800a2c8:	0018      	movs	r0, r3
 800a2ca:	f7fd fe05 	bl	8007ed8 <ld_word>
 800a2ce:	0003      	movs	r3, r0
 800a2d0:	2b01      	cmp	r3, #1
 800a2d2:	d13f      	bne.n	800a354 <find_volume+0x504>
			&& move_window(fs, bsect + 1) == FR_OK)
 800a2d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a2d6:	1c5a      	adds	r2, r3, #1
 800a2d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2da:	0011      	movs	r1, r2
 800a2dc:	0018      	movs	r0, r3
 800a2de:	f7fe f8a7 	bl	8008430 <move_window>
 800a2e2:	1e03      	subs	r3, r0, #0
 800a2e4:	d136      	bne.n	800a354 <find_volume+0x504>
		{
			fs->fsi_flag = 0;
 800a2e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2e8:	2200      	movs	r2, #0
 800a2ea:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800a2ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2ee:	3338      	adds	r3, #56	; 0x38
 800a2f0:	33ff      	adds	r3, #255	; 0xff
 800a2f2:	33ff      	adds	r3, #255	; 0xff
 800a2f4:	0018      	movs	r0, r3
 800a2f6:	f7fd fdef 	bl	8007ed8 <ld_word>
 800a2fa:	0003      	movs	r3, r0
 800a2fc:	001a      	movs	r2, r3
 800a2fe:	4b25      	ldr	r3, [pc, #148]	; (800a394 <find_volume+0x544>)
 800a300:	429a      	cmp	r2, r3
 800a302:	d127      	bne.n	800a354 <find_volume+0x504>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800a304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a306:	3338      	adds	r3, #56	; 0x38
 800a308:	0018      	movs	r0, r3
 800a30a:	f7fd fe00 	bl	8007f0e <ld_dword>
 800a30e:	0003      	movs	r3, r0
 800a310:	4a21      	ldr	r2, [pc, #132]	; (800a398 <find_volume+0x548>)
 800a312:	4293      	cmp	r3, r2
 800a314:	d11e      	bne.n	800a354 <find_volume+0x504>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800a316:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a318:	3338      	adds	r3, #56	; 0x38
 800a31a:	33e5      	adds	r3, #229	; 0xe5
 800a31c:	33ff      	adds	r3, #255	; 0xff
 800a31e:	0018      	movs	r0, r3
 800a320:	f7fd fdf5 	bl	8007f0e <ld_dword>
 800a324:	0003      	movs	r3, r0
 800a326:	4a1d      	ldr	r2, [pc, #116]	; (800a39c <find_volume+0x54c>)
 800a328:	4293      	cmp	r3, r2
 800a32a:	d113      	bne.n	800a354 <find_volume+0x504>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800a32c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a32e:	3338      	adds	r3, #56	; 0x38
 800a330:	33e9      	adds	r3, #233	; 0xe9
 800a332:	33ff      	adds	r3, #255	; 0xff
 800a334:	0018      	movs	r0, r3
 800a336:	f7fd fdea 	bl	8007f0e <ld_dword>
 800a33a:	0002      	movs	r2, r0
 800a33c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a33e:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800a340:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a342:	3338      	adds	r3, #56	; 0x38
 800a344:	33ed      	adds	r3, #237	; 0xed
 800a346:	33ff      	adds	r3, #255	; 0xff
 800a348:	0018      	movs	r0, r3
 800a34a:	f7fd fde0 	bl	8007f0e <ld_dword>
 800a34e:	0002      	movs	r2, r0
 800a350:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a352:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800a354:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a356:	2257      	movs	r2, #87	; 0x57
 800a358:	18ba      	adds	r2, r7, r2
 800a35a:	7812      	ldrb	r2, [r2, #0]
 800a35c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800a35e:	4b10      	ldr	r3, [pc, #64]	; (800a3a0 <find_volume+0x550>)
 800a360:	881b      	ldrh	r3, [r3, #0]
 800a362:	3301      	adds	r3, #1
 800a364:	b29a      	uxth	r2, r3
 800a366:	4b0e      	ldr	r3, [pc, #56]	; (800a3a0 <find_volume+0x550>)
 800a368:	801a      	strh	r2, [r3, #0]
 800a36a:	4b0d      	ldr	r3, [pc, #52]	; (800a3a0 <find_volume+0x550>)
 800a36c:	881a      	ldrh	r2, [r3, #0]
 800a36e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a370:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800a372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a374:	4a0b      	ldr	r2, [pc, #44]	; (800a3a4 <find_volume+0x554>)
 800a376:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800a378:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a37a:	0018      	movs	r0, r3
 800a37c:	f7fd fff0 	bl	8008360 <clear_lock>
#endif
	return FR_OK;
 800a380:	2300      	movs	r3, #0
}
 800a382:	0018      	movs	r0, r3
 800a384:	46bd      	mov	sp, r7
 800a386:	b016      	add	sp, #88	; 0x58
 800a388:	bdb0      	pop	{r4, r5, r7, pc}
 800a38a:	46c0      	nop			; (mov r8, r8)
 800a38c:	0000fff5 	.word	0x0000fff5
 800a390:	00000ff5 	.word	0x00000ff5
 800a394:	0000aa55 	.word	0x0000aa55
 800a398:	41615252 	.word	0x41615252
 800a39c:	61417272 	.word	0x61417272
 800a3a0:	2000038c 	.word	0x2000038c
 800a3a4:	200003b0 	.word	0x200003b0

0800a3a8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800a3a8:	b590      	push	{r4, r7, lr}
 800a3aa:	b085      	sub	sp, #20
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
 800a3b0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800a3b2:	240f      	movs	r4, #15
 800a3b4:	193b      	adds	r3, r7, r4
 800a3b6:	2209      	movs	r2, #9
 800a3b8:	701a      	strb	r2, [r3, #0]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d01d      	beq.n	800a3fc <validate+0x54>
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d019      	beq.n	800a3fc <validate+0x54>
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	781b      	ldrb	r3, [r3, #0]
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d014      	beq.n	800a3fc <validate+0x54>
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	889a      	ldrh	r2, [r3, #4]
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	88db      	ldrh	r3, [r3, #6]
 800a3dc:	429a      	cmp	r2, r3
 800a3de:	d10d      	bne.n	800a3fc <validate+0x54>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	785b      	ldrb	r3, [r3, #1]
 800a3e6:	0018      	movs	r0, r3
 800a3e8:	f7fd fcac 	bl	8007d44 <disk_status>
 800a3ec:	0003      	movs	r3, r0
 800a3ee:	001a      	movs	r2, r3
 800a3f0:	2301      	movs	r3, #1
 800a3f2:	4013      	ands	r3, r2
 800a3f4:	d102      	bne.n	800a3fc <validate+0x54>
			res = FR_OK;
 800a3f6:	193b      	adds	r3, r7, r4
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	701a      	strb	r2, [r3, #0]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800a3fc:	230f      	movs	r3, #15
 800a3fe:	18fb      	adds	r3, r7, r3
 800a400:	781b      	ldrb	r3, [r3, #0]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d102      	bne.n	800a40c <validate+0x64>
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681a      	ldr	r2, [r3, #0]
 800a40a:	e000      	b.n	800a40e <validate+0x66>
 800a40c:	2200      	movs	r2, #0
 800a40e:	683b      	ldr	r3, [r7, #0]
 800a410:	601a      	str	r2, [r3, #0]
	return res;
 800a412:	230f      	movs	r3, #15
 800a414:	18fb      	adds	r3, r7, r3
 800a416:	781b      	ldrb	r3, [r3, #0]
}
 800a418:	0018      	movs	r0, r3
 800a41a:	46bd      	mov	sp, r7
 800a41c:	b005      	add	sp, #20
 800a41e:	bd90      	pop	{r4, r7, pc}

0800a420 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800a420:	b5b0      	push	{r4, r5, r7, lr}
 800a422:	b088      	sub	sp, #32
 800a424:	af00      	add	r7, sp, #0
 800a426:	60f8      	str	r0, [r7, #12]
 800a428:	60b9      	str	r1, [r7, #8]
 800a42a:	1dfb      	adds	r3, r7, #7
 800a42c:	701a      	strb	r2, [r3, #0]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800a42e:	68bb      	ldr	r3, [r7, #8]
 800a430:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800a432:	2310      	movs	r3, #16
 800a434:	18fb      	adds	r3, r7, r3
 800a436:	0018      	movs	r0, r3
 800a438:	f7ff fc70 	bl	8009d1c <get_ldnumber>
 800a43c:	0003      	movs	r3, r0
 800a43e:	61fb      	str	r3, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800a440:	69fb      	ldr	r3, [r7, #28]
 800a442:	2b00      	cmp	r3, #0
 800a444:	da01      	bge.n	800a44a <f_mount+0x2a>
 800a446:	230b      	movs	r3, #11
 800a448:	e030      	b.n	800a4ac <f_mount+0x8c>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800a44a:	4b1a      	ldr	r3, [pc, #104]	; (800a4b4 <f_mount+0x94>)
 800a44c:	69fa      	ldr	r2, [r7, #28]
 800a44e:	0092      	lsls	r2, r2, #2
 800a450:	58d3      	ldr	r3, [r2, r3]
 800a452:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800a454:	69bb      	ldr	r3, [r7, #24]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d006      	beq.n	800a468 <f_mount+0x48>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800a45a:	69bb      	ldr	r3, [r7, #24]
 800a45c:	0018      	movs	r0, r3
 800a45e:	f7fd ff7f 	bl	8008360 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800a462:	69bb      	ldr	r3, [r7, #24]
 800a464:	2200      	movs	r2, #0
 800a466:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d002      	beq.n	800a474 <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	2200      	movs	r2, #0
 800a472:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800a474:	68f9      	ldr	r1, [r7, #12]
 800a476:	4b0f      	ldr	r3, [pc, #60]	; (800a4b4 <f_mount+0x94>)
 800a478:	69fa      	ldr	r2, [r7, #28]
 800a47a:	0092      	lsls	r2, r2, #2
 800a47c:	50d1      	str	r1, [r2, r3]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d003      	beq.n	800a48c <f_mount+0x6c>
 800a484:	1dfb      	adds	r3, r7, #7
 800a486:	781b      	ldrb	r3, [r3, #0]
 800a488:	2b01      	cmp	r3, #1
 800a48a:	d001      	beq.n	800a490 <f_mount+0x70>
 800a48c:	2300      	movs	r3, #0
 800a48e:	e00d      	b.n	800a4ac <f_mount+0x8c>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800a490:	2517      	movs	r5, #23
 800a492:	197c      	adds	r4, r7, r5
 800a494:	230c      	movs	r3, #12
 800a496:	18f9      	adds	r1, r7, r3
 800a498:	2308      	movs	r3, #8
 800a49a:	18fb      	adds	r3, r7, r3
 800a49c:	2200      	movs	r2, #0
 800a49e:	0018      	movs	r0, r3
 800a4a0:	f7ff fcd6 	bl	8009e50 <find_volume>
 800a4a4:	0003      	movs	r3, r0
 800a4a6:	7023      	strb	r3, [r4, #0]
	LEAVE_FF(fs, res);
 800a4a8:	197b      	adds	r3, r7, r5
 800a4aa:	781b      	ldrb	r3, [r3, #0]
}
 800a4ac:	0018      	movs	r0, r3
 800a4ae:	46bd      	mov	sp, r7
 800a4b0:	b008      	add	sp, #32
 800a4b2:	bdb0      	pop	{r4, r5, r7, pc}
 800a4b4:	20000388 	.word	0x20000388

0800a4b8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800a4b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a4ba:	b09b      	sub	sp, #108	; 0x6c
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	60f8      	str	r0, [r7, #12]
 800a4c0:	60b9      	str	r1, [r7, #8]
 800a4c2:	1dfb      	adds	r3, r7, #7
 800a4c4:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d101      	bne.n	800a4d0 <f_open+0x18>
 800a4cc:	2309      	movs	r3, #9
 800a4ce:	e1f4      	b.n	800a8ba <f_open+0x402>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800a4d0:	1dfb      	adds	r3, r7, #7
 800a4d2:	1dfa      	adds	r2, r7, #7
 800a4d4:	7812      	ldrb	r2, [r2, #0]
 800a4d6:	213f      	movs	r1, #63	; 0x3f
 800a4d8:	400a      	ands	r2, r1
 800a4da:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 800a4dc:	2567      	movs	r5, #103	; 0x67
 800a4de:	197c      	adds	r4, r7, r5
 800a4e0:	1dfb      	adds	r3, r7, #7
 800a4e2:	781a      	ldrb	r2, [r3, #0]
 800a4e4:	2314      	movs	r3, #20
 800a4e6:	18f9      	adds	r1, r7, r3
 800a4e8:	2308      	movs	r3, #8
 800a4ea:	18fb      	adds	r3, r7, r3
 800a4ec:	0018      	movs	r0, r3
 800a4ee:	f7ff fcaf 	bl	8009e50 <find_volume>
 800a4f2:	0003      	movs	r3, r0
 800a4f4:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 800a4f6:	197b      	adds	r3, r7, r5
 800a4f8:	781b      	ldrb	r3, [r3, #0]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d000      	beq.n	800a500 <f_open+0x48>
 800a4fe:	e1d1      	b.n	800a8a4 <f_open+0x3ec>
		dj.obj.fs = fs;
 800a500:	697a      	ldr	r2, [r7, #20]
 800a502:	2618      	movs	r6, #24
 800a504:	19bb      	adds	r3, r7, r6
 800a506:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800a508:	68ba      	ldr	r2, [r7, #8]
 800a50a:	197c      	adds	r4, r7, r5
 800a50c:	19bb      	adds	r3, r7, r6
 800a50e:	0011      	movs	r1, r2
 800a510:	0018      	movs	r0, r3
 800a512:	f7ff fb79 	bl	8009c08 <follow_path>
 800a516:	0003      	movs	r3, r0
 800a518:	7023      	strb	r3, [r4, #0]
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800a51a:	0029      	movs	r1, r5
 800a51c:	197b      	adds	r3, r7, r5
 800a51e:	781b      	ldrb	r3, [r3, #0]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d11b      	bne.n	800a55c <f_open+0xa4>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800a524:	19bb      	adds	r3, r7, r6
 800a526:	222f      	movs	r2, #47	; 0x2f
 800a528:	5c9b      	ldrb	r3, [r3, r2]
 800a52a:	b25b      	sxtb	r3, r3
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	da03      	bge.n	800a538 <f_open+0x80>
				res = FR_INVALID_NAME;
 800a530:	187b      	adds	r3, r7, r1
 800a532:	2206      	movs	r2, #6
 800a534:	701a      	strb	r2, [r3, #0]
 800a536:	e011      	b.n	800a55c <f_open+0xa4>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a538:	1dfb      	adds	r3, r7, #7
 800a53a:	781b      	ldrb	r3, [r3, #0]
 800a53c:	2201      	movs	r2, #1
 800a53e:	4393      	bics	r3, r2
 800a540:	1e5a      	subs	r2, r3, #1
 800a542:	4193      	sbcs	r3, r2
 800a544:	b2db      	uxtb	r3, r3
 800a546:	001a      	movs	r2, r3
 800a548:	2367      	movs	r3, #103	; 0x67
 800a54a:	18fc      	adds	r4, r7, r3
 800a54c:	2318      	movs	r3, #24
 800a54e:	18fb      	adds	r3, r7, r3
 800a550:	0011      	movs	r1, r2
 800a552:	0018      	movs	r0, r3
 800a554:	f7fd fdba 	bl	80080cc <chk_lock>
 800a558:	0003      	movs	r3, r0
 800a55a:	7023      	strb	r3, [r4, #0]
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800a55c:	1dfb      	adds	r3, r7, #7
 800a55e:	781b      	ldrb	r3, [r3, #0]
 800a560:	221c      	movs	r2, #28
 800a562:	4013      	ands	r3, r2
 800a564:	d100      	bne.n	800a568 <f_open+0xb0>
 800a566:	e096      	b.n	800a696 <f_open+0x1de>
			if (res != FR_OK) {					/* No file, create new */
 800a568:	2267      	movs	r2, #103	; 0x67
 800a56a:	18bb      	adds	r3, r7, r2
 800a56c:	781b      	ldrb	r3, [r3, #0]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d01a      	beq.n	800a5a8 <f_open+0xf0>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800a572:	18bb      	adds	r3, r7, r2
 800a574:	781b      	ldrb	r3, [r3, #0]
 800a576:	2b04      	cmp	r3, #4
 800a578:	d10f      	bne.n	800a59a <f_open+0xe2>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800a57a:	f7fd fdff 	bl	800817c <enq_lock>
 800a57e:	1e03      	subs	r3, r0, #0
 800a580:	d007      	beq.n	800a592 <f_open+0xda>
 800a582:	2318      	movs	r3, #24
 800a584:	18fb      	adds	r3, r7, r3
 800a586:	0018      	movs	r0, r3
 800a588:	f7ff f82a 	bl	80095e0 <dir_register>
 800a58c:	0003      	movs	r3, r0
 800a58e:	001a      	movs	r2, r3
 800a590:	e000      	b.n	800a594 <f_open+0xdc>
 800a592:	2212      	movs	r2, #18
 800a594:	2367      	movs	r3, #103	; 0x67
 800a596:	18fb      	adds	r3, r7, r3
 800a598:	701a      	strb	r2, [r3, #0]
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800a59a:	1dfb      	adds	r3, r7, #7
 800a59c:	1dfa      	adds	r2, r7, #7
 800a59e:	7812      	ldrb	r2, [r2, #0]
 800a5a0:	2108      	movs	r1, #8
 800a5a2:	430a      	orrs	r2, r1
 800a5a4:	701a      	strb	r2, [r3, #0]
 800a5a6:	e014      	b.n	800a5d2 <f_open+0x11a>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800a5a8:	2318      	movs	r3, #24
 800a5aa:	18fb      	adds	r3, r7, r3
 800a5ac:	799b      	ldrb	r3, [r3, #6]
 800a5ae:	001a      	movs	r2, r3
 800a5b0:	2311      	movs	r3, #17
 800a5b2:	4013      	ands	r3, r2
 800a5b4:	d004      	beq.n	800a5c0 <f_open+0x108>
					res = FR_DENIED;
 800a5b6:	2367      	movs	r3, #103	; 0x67
 800a5b8:	18fb      	adds	r3, r7, r3
 800a5ba:	2207      	movs	r2, #7
 800a5bc:	701a      	strb	r2, [r3, #0]
 800a5be:	e008      	b.n	800a5d2 <f_open+0x11a>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800a5c0:	1dfb      	adds	r3, r7, #7
 800a5c2:	781b      	ldrb	r3, [r3, #0]
 800a5c4:	2204      	movs	r2, #4
 800a5c6:	4013      	ands	r3, r2
 800a5c8:	d003      	beq.n	800a5d2 <f_open+0x11a>
 800a5ca:	2367      	movs	r3, #103	; 0x67
 800a5cc:	18fb      	adds	r3, r7, r3
 800a5ce:	2208      	movs	r2, #8
 800a5d0:	701a      	strb	r2, [r3, #0]
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800a5d2:	2467      	movs	r4, #103	; 0x67
 800a5d4:	193b      	adds	r3, r7, r4
 800a5d6:	781b      	ldrb	r3, [r3, #0]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d000      	beq.n	800a5de <f_open+0x126>
 800a5dc:	e07b      	b.n	800a6d6 <f_open+0x21e>
 800a5de:	1dfb      	adds	r3, r7, #7
 800a5e0:	781b      	ldrb	r3, [r3, #0]
 800a5e2:	2208      	movs	r2, #8
 800a5e4:	4013      	ands	r3, r2
 800a5e6:	d100      	bne.n	800a5ea <f_open+0x132>
 800a5e8:	e075      	b.n	800a6d6 <f_open+0x21e>
				dw = GET_FATTIME();
 800a5ea:	f7fd fb3f 	bl	8007c6c <get_fattime>
 800a5ee:	0003      	movs	r3, r0
 800a5f0:	65bb      	str	r3, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800a5f2:	2518      	movs	r5, #24
 800a5f4:	197b      	adds	r3, r7, r5
 800a5f6:	6a1b      	ldr	r3, [r3, #32]
 800a5f8:	330e      	adds	r3, #14
 800a5fa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a5fc:	0011      	movs	r1, r2
 800a5fe:	0018      	movs	r0, r3
 800a600:	f7fd fcc4 	bl	8007f8c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800a604:	197b      	adds	r3, r7, r5
 800a606:	6a1b      	ldr	r3, [r3, #32]
 800a608:	3316      	adds	r3, #22
 800a60a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a60c:	0011      	movs	r1, r2
 800a60e:	0018      	movs	r0, r3
 800a610:	f7fd fcbc 	bl	8007f8c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800a614:	197b      	adds	r3, r7, r5
 800a616:	6a1b      	ldr	r3, [r3, #32]
 800a618:	330b      	adds	r3, #11
 800a61a:	2220      	movs	r2, #32
 800a61c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800a61e:	697a      	ldr	r2, [r7, #20]
 800a620:	197b      	adds	r3, r7, r5
 800a622:	6a1b      	ldr	r3, [r3, #32]
 800a624:	0019      	movs	r1, r3
 800a626:	0010      	movs	r0, r2
 800a628:	f7fe fcef 	bl	800900a <ld_clust>
 800a62c:	0003      	movs	r3, r0
 800a62e:	657b      	str	r3, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800a630:	6978      	ldr	r0, [r7, #20]
 800a632:	197b      	adds	r3, r7, r5
 800a634:	6a1b      	ldr	r3, [r3, #32]
 800a636:	2200      	movs	r2, #0
 800a638:	0019      	movs	r1, r3
 800a63a:	f7fe fd05 	bl	8009048 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800a63e:	197b      	adds	r3, r7, r5
 800a640:	6a1b      	ldr	r3, [r3, #32]
 800a642:	331c      	adds	r3, #28
 800a644:	2100      	movs	r1, #0
 800a646:	0018      	movs	r0, r3
 800a648:	f7fd fca0 	bl	8007f8c <st_dword>
					fs->wflag = 1;
 800a64c:	697b      	ldr	r3, [r7, #20]
 800a64e:	2201      	movs	r2, #1
 800a650:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800a652:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a654:	2b00      	cmp	r3, #0
 800a656:	d03e      	beq.n	800a6d6 <f_open+0x21e>
						dw = fs->winsect;
 800a658:	697b      	ldr	r3, [r7, #20]
 800a65a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a65c:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800a65e:	0026      	movs	r6, r4
 800a660:	193c      	adds	r4, r7, r4
 800a662:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a664:	197b      	adds	r3, r7, r5
 800a666:	2200      	movs	r2, #0
 800a668:	0018      	movs	r0, r3
 800a66a:	f7fe f9ba 	bl	80089e2 <remove_chain>
 800a66e:	0003      	movs	r3, r0
 800a670:	7023      	strb	r3, [r4, #0]
						if (res == FR_OK) {
 800a672:	19bb      	adds	r3, r7, r6
 800a674:	781b      	ldrb	r3, [r3, #0]
 800a676:	2b00      	cmp	r3, #0
 800a678:	d12d      	bne.n	800a6d6 <f_open+0x21e>
							res = move_window(fs, dw);
 800a67a:	697b      	ldr	r3, [r7, #20]
 800a67c:	19bc      	adds	r4, r7, r6
 800a67e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a680:	0011      	movs	r1, r2
 800a682:	0018      	movs	r0, r3
 800a684:	f7fd fed4 	bl	8008430 <move_window>
 800a688:	0003      	movs	r3, r0
 800a68a:	7023      	strb	r3, [r4, #0]
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800a68c:	697b      	ldr	r3, [r7, #20]
 800a68e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a690:	3a01      	subs	r2, #1
 800a692:	615a      	str	r2, [r3, #20]
 800a694:	e01f      	b.n	800a6d6 <f_open+0x21e>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800a696:	2167      	movs	r1, #103	; 0x67
 800a698:	187b      	adds	r3, r7, r1
 800a69a:	781b      	ldrb	r3, [r3, #0]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d11a      	bne.n	800a6d6 <f_open+0x21e>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800a6a0:	2318      	movs	r3, #24
 800a6a2:	18fb      	adds	r3, r7, r3
 800a6a4:	799b      	ldrb	r3, [r3, #6]
 800a6a6:	001a      	movs	r2, r3
 800a6a8:	2310      	movs	r3, #16
 800a6aa:	4013      	ands	r3, r2
 800a6ac:	d003      	beq.n	800a6b6 <f_open+0x1fe>
					res = FR_NO_FILE;
 800a6ae:	187b      	adds	r3, r7, r1
 800a6b0:	2204      	movs	r2, #4
 800a6b2:	701a      	strb	r2, [r3, #0]
 800a6b4:	e00f      	b.n	800a6d6 <f_open+0x21e>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800a6b6:	1dfb      	adds	r3, r7, #7
 800a6b8:	781b      	ldrb	r3, [r3, #0]
 800a6ba:	2202      	movs	r2, #2
 800a6bc:	4013      	ands	r3, r2
 800a6be:	d00a      	beq.n	800a6d6 <f_open+0x21e>
 800a6c0:	2318      	movs	r3, #24
 800a6c2:	18fb      	adds	r3, r7, r3
 800a6c4:	799b      	ldrb	r3, [r3, #6]
 800a6c6:	001a      	movs	r2, r3
 800a6c8:	2301      	movs	r3, #1
 800a6ca:	4013      	ands	r3, r2
 800a6cc:	d003      	beq.n	800a6d6 <f_open+0x21e>
						res = FR_DENIED;
 800a6ce:	2367      	movs	r3, #103	; 0x67
 800a6d0:	18fb      	adds	r3, r7, r3
 800a6d2:	2207      	movs	r2, #7
 800a6d4:	701a      	strb	r2, [r3, #0]
					}
				}
			}
		}
		if (res == FR_OK) {
 800a6d6:	2367      	movs	r3, #103	; 0x67
 800a6d8:	18fb      	adds	r3, r7, r3
 800a6da:	781b      	ldrb	r3, [r3, #0]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d12b      	bne.n	800a738 <f_open+0x280>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800a6e0:	1dfb      	adds	r3, r7, #7
 800a6e2:	781b      	ldrb	r3, [r3, #0]
 800a6e4:	2208      	movs	r2, #8
 800a6e6:	4013      	ands	r3, r2
 800a6e8:	d005      	beq.n	800a6f6 <f_open+0x23e>
				mode |= FA_MODIFIED;
 800a6ea:	1dfb      	adds	r3, r7, #7
 800a6ec:	1dfa      	adds	r2, r7, #7
 800a6ee:	7812      	ldrb	r2, [r2, #0]
 800a6f0:	2140      	movs	r1, #64	; 0x40
 800a6f2:	430a      	orrs	r2, r1
 800a6f4:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800a6f6:	697b      	ldr	r3, [r7, #20]
 800a6f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800a6fe:	2118      	movs	r1, #24
 800a700:	187b      	adds	r3, r7, r1
 800a702:	6a1a      	ldr	r2, [r3, #32]
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a708:	1dfb      	adds	r3, r7, #7
 800a70a:	781b      	ldrb	r3, [r3, #0]
 800a70c:	2201      	movs	r2, #1
 800a70e:	4393      	bics	r3, r2
 800a710:	1e5a      	subs	r2, r3, #1
 800a712:	4193      	sbcs	r3, r2
 800a714:	b2db      	uxtb	r3, r3
 800a716:	001a      	movs	r2, r3
 800a718:	187b      	adds	r3, r7, r1
 800a71a:	0011      	movs	r1, r2
 800a71c:	0018      	movs	r0, r3
 800a71e:	f7fd fd4b 	bl	80081b8 <inc_lock>
 800a722:	0002      	movs	r2, r0
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	691b      	ldr	r3, [r3, #16]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d103      	bne.n	800a738 <f_open+0x280>
 800a730:	2367      	movs	r3, #103	; 0x67
 800a732:	18fb      	adds	r3, r7, r3
 800a734:	2202      	movs	r2, #2
 800a736:	701a      	strb	r2, [r3, #0]
				}
			}
		}
#endif

		if (res == FR_OK) {
 800a738:	2367      	movs	r3, #103	; 0x67
 800a73a:	18fb      	adds	r3, r7, r3
 800a73c:	781b      	ldrb	r3, [r3, #0]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d000      	beq.n	800a744 <f_open+0x28c>
 800a742:	e0af      	b.n	800a8a4 <f_open+0x3ec>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800a744:	697a      	ldr	r2, [r7, #20]
 800a746:	2418      	movs	r4, #24
 800a748:	193b      	adds	r3, r7, r4
 800a74a:	6a1b      	ldr	r3, [r3, #32]
 800a74c:	0019      	movs	r1, r3
 800a74e:	0010      	movs	r0, r2
 800a750:	f7fe fc5b 	bl	800900a <ld_clust>
 800a754:	0002      	movs	r2, r0
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800a75a:	193b      	adds	r3, r7, r4
 800a75c:	6a1b      	ldr	r3, [r3, #32]
 800a75e:	331c      	adds	r3, #28
 800a760:	0018      	movs	r0, r3
 800a762:	f7fd fbd4 	bl	8007f0e <ld_dword>
 800a766:	0002      	movs	r2, r0
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	2200      	movs	r2, #0
 800a770:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800a772:	697a      	ldr	r2, [r7, #20]
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800a778:	697b      	ldr	r3, [r7, #20]
 800a77a:	88da      	ldrh	r2, [r3, #6]
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	1dfa      	adds	r2, r7, #7
 800a784:	7812      	ldrb	r2, [r2, #0]
 800a786:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	2200      	movs	r2, #0
 800a78c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	2200      	movs	r2, #0
 800a792:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	2200      	movs	r2, #0
 800a798:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	3330      	adds	r3, #48	; 0x30
 800a79e:	2280      	movs	r2, #128	; 0x80
 800a7a0:	0152      	lsls	r2, r2, #5
 800a7a2:	2100      	movs	r1, #0
 800a7a4:	0018      	movs	r0, r3
 800a7a6:	f7fd fc3a 	bl	800801e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800a7aa:	1dfb      	adds	r3, r7, #7
 800a7ac:	781b      	ldrb	r3, [r3, #0]
 800a7ae:	2220      	movs	r2, #32
 800a7b0:	4013      	ands	r3, r2
 800a7b2:	d100      	bne.n	800a7b6 <f_open+0x2fe>
 800a7b4:	e076      	b.n	800a8a4 <f_open+0x3ec>
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	68db      	ldr	r3, [r3, #12]
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d100      	bne.n	800a7c0 <f_open+0x308>
 800a7be:	e071      	b.n	800a8a4 <f_open+0x3ec>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	68da      	ldr	r2, [r3, #12]
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800a7c8:	697b      	ldr	r3, [r7, #20]
 800a7ca:	895b      	ldrh	r3, [r3, #10]
 800a7cc:	001a      	movs	r2, r3
 800a7ce:	697b      	ldr	r3, [r7, #20]
 800a7d0:	899b      	ldrh	r3, [r3, #12]
 800a7d2:	4353      	muls	r3, r2
 800a7d4:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	689b      	ldr	r3, [r3, #8]
 800a7da:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	68db      	ldr	r3, [r3, #12]
 800a7e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a7e2:	e019      	b.n	800a818 <f_open+0x360>
					clst = get_fat(&fp->obj, clst);
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a7e8:	0011      	movs	r1, r2
 800a7ea:	0018      	movs	r0, r3
 800a7ec:	f7fd feee 	bl	80085cc <get_fat>
 800a7f0:	0003      	movs	r3, r0
 800a7f2:	663b      	str	r3, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800a7f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a7f6:	2b01      	cmp	r3, #1
 800a7f8:	d803      	bhi.n	800a802 <f_open+0x34a>
 800a7fa:	2367      	movs	r3, #103	; 0x67
 800a7fc:	18fb      	adds	r3, r7, r3
 800a7fe:	2202      	movs	r2, #2
 800a800:	701a      	strb	r2, [r3, #0]
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800a802:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a804:	3301      	adds	r3, #1
 800a806:	d103      	bne.n	800a810 <f_open+0x358>
 800a808:	2367      	movs	r3, #103	; 0x67
 800a80a:	18fb      	adds	r3, r7, r3
 800a80c:	2201      	movs	r2, #1
 800a80e:	701a      	strb	r2, [r3, #0]
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a810:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a812:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a814:	1ad3      	subs	r3, r2, r3
 800a816:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a818:	2367      	movs	r3, #103	; 0x67
 800a81a:	18fb      	adds	r3, r7, r3
 800a81c:	781b      	ldrb	r3, [r3, #0]
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d103      	bne.n	800a82a <f_open+0x372>
 800a822:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a824:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a826:	429a      	cmp	r2, r3
 800a828:	d8dc      	bhi.n	800a7e4 <f_open+0x32c>
				}
				fp->clust = clst;
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a82e:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800a830:	2467      	movs	r4, #103	; 0x67
 800a832:	193b      	adds	r3, r7, r4
 800a834:	781b      	ldrb	r3, [r3, #0]
 800a836:	2b00      	cmp	r3, #0
 800a838:	d134      	bne.n	800a8a4 <f_open+0x3ec>
 800a83a:	697b      	ldr	r3, [r7, #20]
 800a83c:	899b      	ldrh	r3, [r3, #12]
 800a83e:	001a      	movs	r2, r3
 800a840:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a842:	0011      	movs	r1, r2
 800a844:	0018      	movs	r0, r3
 800a846:	f7f5 fd01 	bl	800024c <__aeabi_uidivmod>
 800a84a:	1e0b      	subs	r3, r1, #0
 800a84c:	d02a      	beq.n	800a8a4 <f_open+0x3ec>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800a84e:	697b      	ldr	r3, [r7, #20]
 800a850:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a852:	0011      	movs	r1, r2
 800a854:	0018      	movs	r0, r3
 800a856:	f7fd fe9d 	bl	8008594 <clust2sect>
 800a85a:	0003      	movs	r3, r0
 800a85c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a85e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a860:	2b00      	cmp	r3, #0
 800a862:	d103      	bne.n	800a86c <f_open+0x3b4>
						res = FR_INT_ERR;
 800a864:	193b      	adds	r3, r7, r4
 800a866:	2202      	movs	r2, #2
 800a868:	701a      	strb	r2, [r3, #0]
 800a86a:	e01b      	b.n	800a8a4 <f_open+0x3ec>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800a86c:	697b      	ldr	r3, [r7, #20]
 800a86e:	899b      	ldrh	r3, [r3, #12]
 800a870:	0019      	movs	r1, r3
 800a872:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800a874:	f7f5 fc64 	bl	8000140 <__udivsi3>
 800a878:	0003      	movs	r3, r0
 800a87a:	001a      	movs	r2, r3
 800a87c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a87e:	18d2      	adds	r2, r2, r3
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800a884:	697b      	ldr	r3, [r7, #20]
 800a886:	7858      	ldrb	r0, [r3, #1]
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	3330      	adds	r3, #48	; 0x30
 800a88c:	0019      	movs	r1, r3
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	6a1a      	ldr	r2, [r3, #32]
 800a892:	2301      	movs	r3, #1
 800a894:	f7fd faa8 	bl	8007de8 <disk_read>
 800a898:	1e03      	subs	r3, r0, #0
 800a89a:	d003      	beq.n	800a8a4 <f_open+0x3ec>
 800a89c:	2367      	movs	r3, #103	; 0x67
 800a89e:	18fb      	adds	r3, r7, r3
 800a8a0:	2201      	movs	r2, #1
 800a8a2:	701a      	strb	r2, [r3, #0]
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800a8a4:	2367      	movs	r3, #103	; 0x67
 800a8a6:	18fb      	adds	r3, r7, r3
 800a8a8:	781b      	ldrb	r3, [r3, #0]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d002      	beq.n	800a8b4 <f_open+0x3fc>
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800a8b4:	2367      	movs	r3, #103	; 0x67
 800a8b6:	18fb      	adds	r3, r7, r3
 800a8b8:	781b      	ldrb	r3, [r3, #0]
}
 800a8ba:	0018      	movs	r0, r3
 800a8bc:	46bd      	mov	sp, r7
 800a8be:	b01b      	add	sp, #108	; 0x6c
 800a8c0:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a8c2 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800a8c2:	b5b0      	push	{r4, r5, r7, lr}
 800a8c4:	b08c      	sub	sp, #48	; 0x30
 800a8c6:	af00      	add	r7, sp, #0
 800a8c8:	60f8      	str	r0, [r7, #12]
 800a8ca:	60b9      	str	r1, [r7, #8]
 800a8cc:	607a      	str	r2, [r7, #4]
 800a8ce:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800a8d0:	68bb      	ldr	r3, [r7, #8]
 800a8d2:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800a8d4:	683b      	ldr	r3, [r7, #0]
 800a8d6:	2200      	movs	r2, #0
 800a8d8:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	252f      	movs	r5, #47	; 0x2f
 800a8de:	197c      	adds	r4, r7, r5
 800a8e0:	2210      	movs	r2, #16
 800a8e2:	18ba      	adds	r2, r7, r2
 800a8e4:	0011      	movs	r1, r2
 800a8e6:	0018      	movs	r0, r3
 800a8e8:	f7ff fd5e 	bl	800a3a8 <validate>
 800a8ec:	0003      	movs	r3, r0
 800a8ee:	7023      	strb	r3, [r4, #0]
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800a8f0:	197b      	adds	r3, r7, r5
 800a8f2:	781b      	ldrb	r3, [r3, #0]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d107      	bne.n	800a908 <f_write+0x46>
 800a8f8:	197b      	adds	r3, r7, r5
 800a8fa:	68fa      	ldr	r2, [r7, #12]
 800a8fc:	7d52      	ldrb	r2, [r2, #21]
 800a8fe:	701a      	strb	r2, [r3, #0]
 800a900:	197b      	adds	r3, r7, r5
 800a902:	781b      	ldrb	r3, [r3, #0]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d003      	beq.n	800a910 <f_write+0x4e>
 800a908:	232f      	movs	r3, #47	; 0x2f
 800a90a:	18fb      	adds	r3, r7, r3
 800a90c:	781b      	ldrb	r3, [r3, #0]
 800a90e:	e16f      	b.n	800abf0 <f_write+0x32e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	7d1b      	ldrb	r3, [r3, #20]
 800a914:	001a      	movs	r2, r3
 800a916:	2302      	movs	r3, #2
 800a918:	4013      	ands	r3, r2
 800a91a:	d101      	bne.n	800a920 <f_write+0x5e>
 800a91c:	2307      	movs	r3, #7
 800a91e:	e167      	b.n	800abf0 <f_write+0x32e>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	699a      	ldr	r2, [r3, #24]
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	18d2      	adds	r2, r2, r3
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	699b      	ldr	r3, [r3, #24]
 800a92c:	429a      	cmp	r2, r3
 800a92e:	d300      	bcc.n	800a932 <f_write+0x70>
 800a930:	e150      	b.n	800abd4 <f_write+0x312>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	699b      	ldr	r3, [r3, #24]
 800a936:	43db      	mvns	r3, r3
 800a938:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800a93a:	e14b      	b.n	800abd4 <f_write+0x312>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	699a      	ldr	r2, [r3, #24]
 800a940:	693b      	ldr	r3, [r7, #16]
 800a942:	899b      	ldrh	r3, [r3, #12]
 800a944:	0019      	movs	r1, r3
 800a946:	0010      	movs	r0, r2
 800a948:	f7f5 fc80 	bl	800024c <__aeabi_uidivmod>
 800a94c:	1e0b      	subs	r3, r1, #0
 800a94e:	d000      	beq.n	800a952 <f_write+0x90>
 800a950:	e0f4      	b.n	800ab3c <f_write+0x27a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	699a      	ldr	r2, [r3, #24]
 800a956:	693b      	ldr	r3, [r7, #16]
 800a958:	899b      	ldrh	r3, [r3, #12]
 800a95a:	0019      	movs	r1, r3
 800a95c:	0010      	movs	r0, r2
 800a95e:	f7f5 fbef 	bl	8000140 <__udivsi3>
 800a962:	0003      	movs	r3, r0
 800a964:	001a      	movs	r2, r3
 800a966:	693b      	ldr	r3, [r7, #16]
 800a968:	895b      	ldrh	r3, [r3, #10]
 800a96a:	3b01      	subs	r3, #1
 800a96c:	4013      	ands	r3, r2
 800a96e:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800a970:	69bb      	ldr	r3, [r7, #24]
 800a972:	2b00      	cmp	r3, #0
 800a974:	d146      	bne.n	800aa04 <f_write+0x142>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	699b      	ldr	r3, [r3, #24]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d10d      	bne.n	800a99a <f_write+0xd8>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	689b      	ldr	r3, [r3, #8]
 800a982:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800a984:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a986:	2b00      	cmp	r3, #0
 800a988:	d11e      	bne.n	800a9c8 <f_write+0x106>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	2100      	movs	r1, #0
 800a98e:	0018      	movs	r0, r3
 800a990:	f7fe f89a 	bl	8008ac8 <create_chain>
 800a994:	0003      	movs	r3, r0
 800a996:	62bb      	str	r3, [r7, #40]	; 0x28
 800a998:	e016      	b.n	800a9c8 <f_write+0x106>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d009      	beq.n	800a9b6 <f_write+0xf4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	699a      	ldr	r2, [r3, #24]
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	0011      	movs	r1, r2
 800a9aa:	0018      	movs	r0, r3
 800a9ac:	f7fe f932 	bl	8008c14 <clmt_clust>
 800a9b0:	0003      	movs	r3, r0
 800a9b2:	62bb      	str	r3, [r7, #40]	; 0x28
 800a9b4:	e008      	b.n	800a9c8 <f_write+0x106>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800a9b6:	68fa      	ldr	r2, [r7, #12]
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	69db      	ldr	r3, [r3, #28]
 800a9bc:	0019      	movs	r1, r3
 800a9be:	0010      	movs	r0, r2
 800a9c0:	f7fe f882 	bl	8008ac8 <create_chain>
 800a9c4:	0003      	movs	r3, r0
 800a9c6:	62bb      	str	r3, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a9c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d100      	bne.n	800a9d0 <f_write+0x10e>
 800a9ce:	e106      	b.n	800abde <f_write+0x31c>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800a9d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9d2:	2b01      	cmp	r3, #1
 800a9d4:	d104      	bne.n	800a9e0 <f_write+0x11e>
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	2202      	movs	r2, #2
 800a9da:	755a      	strb	r2, [r3, #21]
 800a9dc:	2302      	movs	r3, #2
 800a9de:	e107      	b.n	800abf0 <f_write+0x32e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a9e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9e2:	3301      	adds	r3, #1
 800a9e4:	d104      	bne.n	800a9f0 <f_write+0x12e>
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	2201      	movs	r2, #1
 800a9ea:	755a      	strb	r2, [r3, #21]
 800a9ec:	2301      	movs	r3, #1
 800a9ee:	e0ff      	b.n	800abf0 <f_write+0x32e>
				fp->clust = clst;			/* Update current cluster */
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a9f4:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	689b      	ldr	r3, [r3, #8]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d102      	bne.n	800aa04 <f_write+0x142>
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aa02:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	7d1b      	ldrb	r3, [r3, #20]
 800aa08:	b25b      	sxtb	r3, r3
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	da17      	bge.n	800aa3e <f_write+0x17c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800aa0e:	693b      	ldr	r3, [r7, #16]
 800aa10:	7858      	ldrb	r0, [r3, #1]
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	3330      	adds	r3, #48	; 0x30
 800aa16:	0019      	movs	r1, r3
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	6a1a      	ldr	r2, [r3, #32]
 800aa1c:	2301      	movs	r3, #1
 800aa1e:	f7fd fa0b 	bl	8007e38 <disk_write>
 800aa22:	1e03      	subs	r3, r0, #0
 800aa24:	d004      	beq.n	800aa30 <f_write+0x16e>
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	2201      	movs	r2, #1
 800aa2a:	755a      	strb	r2, [r3, #21]
 800aa2c:	2301      	movs	r3, #1
 800aa2e:	e0df      	b.n	800abf0 <f_write+0x32e>
				fp->flag &= (BYTE)~FA_DIRTY;
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	7d1b      	ldrb	r3, [r3, #20]
 800aa34:	227f      	movs	r2, #127	; 0x7f
 800aa36:	4013      	ands	r3, r2
 800aa38:	b2da      	uxtb	r2, r3
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800aa3e:	693a      	ldr	r2, [r7, #16]
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	69db      	ldr	r3, [r3, #28]
 800aa44:	0019      	movs	r1, r3
 800aa46:	0010      	movs	r0, r2
 800aa48:	f7fd fda4 	bl	8008594 <clust2sect>
 800aa4c:	0003      	movs	r3, r0
 800aa4e:	617b      	str	r3, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800aa50:	697b      	ldr	r3, [r7, #20]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d104      	bne.n	800aa60 <f_write+0x19e>
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	2202      	movs	r2, #2
 800aa5a:	755a      	strb	r2, [r3, #21]
 800aa5c:	2302      	movs	r3, #2
 800aa5e:	e0c7      	b.n	800abf0 <f_write+0x32e>
			sect += csect;
 800aa60:	697a      	ldr	r2, [r7, #20]
 800aa62:	69bb      	ldr	r3, [r7, #24]
 800aa64:	18d3      	adds	r3, r2, r3
 800aa66:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800aa68:	693b      	ldr	r3, [r7, #16]
 800aa6a:	899b      	ldrh	r3, [r3, #12]
 800aa6c:	0019      	movs	r1, r3
 800aa6e:	6878      	ldr	r0, [r7, #4]
 800aa70:	f7f5 fb66 	bl	8000140 <__udivsi3>
 800aa74:	0003      	movs	r3, r0
 800aa76:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800aa78:	6a3b      	ldr	r3, [r7, #32]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d040      	beq.n	800ab00 <f_write+0x23e>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800aa7e:	69ba      	ldr	r2, [r7, #24]
 800aa80:	6a3b      	ldr	r3, [r7, #32]
 800aa82:	18d3      	adds	r3, r2, r3
 800aa84:	693a      	ldr	r2, [r7, #16]
 800aa86:	8952      	ldrh	r2, [r2, #10]
 800aa88:	4293      	cmp	r3, r2
 800aa8a:	d905      	bls.n	800aa98 <f_write+0x1d6>
					cc = fs->csize - csect;
 800aa8c:	693b      	ldr	r3, [r7, #16]
 800aa8e:	895b      	ldrh	r3, [r3, #10]
 800aa90:	001a      	movs	r2, r3
 800aa92:	69bb      	ldr	r3, [r7, #24]
 800aa94:	1ad3      	subs	r3, r2, r3
 800aa96:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800aa98:	693b      	ldr	r3, [r7, #16]
 800aa9a:	7858      	ldrb	r0, [r3, #1]
 800aa9c:	6a3b      	ldr	r3, [r7, #32]
 800aa9e:	697a      	ldr	r2, [r7, #20]
 800aaa0:	69f9      	ldr	r1, [r7, #28]
 800aaa2:	f7fd f9c9 	bl	8007e38 <disk_write>
 800aaa6:	1e03      	subs	r3, r0, #0
 800aaa8:	d004      	beq.n	800aab4 <f_write+0x1f2>
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	2201      	movs	r2, #1
 800aaae:	755a      	strb	r2, [r3, #21]
 800aab0:	2301      	movs	r3, #1
 800aab2:	e09d      	b.n	800abf0 <f_write+0x32e>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	6a1a      	ldr	r2, [r3, #32]
 800aab8:	697b      	ldr	r3, [r7, #20]
 800aaba:	1ad3      	subs	r3, r2, r3
 800aabc:	6a3a      	ldr	r2, [r7, #32]
 800aabe:	429a      	cmp	r2, r3
 800aac0:	d917      	bls.n	800aaf2 <f_write+0x230>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	3330      	adds	r3, #48	; 0x30
 800aac6:	0018      	movs	r0, r3
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	6a1a      	ldr	r2, [r3, #32]
 800aacc:	697b      	ldr	r3, [r7, #20]
 800aace:	1ad3      	subs	r3, r2, r3
 800aad0:	693a      	ldr	r2, [r7, #16]
 800aad2:	8992      	ldrh	r2, [r2, #12]
 800aad4:	4353      	muls	r3, r2
 800aad6:	69fa      	ldr	r2, [r7, #28]
 800aad8:	18d1      	adds	r1, r2, r3
 800aada:	693b      	ldr	r3, [r7, #16]
 800aadc:	899b      	ldrh	r3, [r3, #12]
 800aade:	001a      	movs	r2, r3
 800aae0:	f7fd fa7e 	bl	8007fe0 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	7d1b      	ldrb	r3, [r3, #20]
 800aae8:	227f      	movs	r2, #127	; 0x7f
 800aaea:	4013      	ands	r3, r2
 800aaec:	b2da      	uxtb	r2, r3
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800aaf2:	693b      	ldr	r3, [r7, #16]
 800aaf4:	899b      	ldrh	r3, [r3, #12]
 800aaf6:	001a      	movs	r2, r3
 800aaf8:	6a3b      	ldr	r3, [r7, #32]
 800aafa:	4353      	muls	r3, r2
 800aafc:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800aafe:	e04b      	b.n	800ab98 <f_write+0x2d6>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	6a1b      	ldr	r3, [r3, #32]
 800ab04:	697a      	ldr	r2, [r7, #20]
 800ab06:	429a      	cmp	r2, r3
 800ab08:	d015      	beq.n	800ab36 <f_write+0x274>
				fp->fptr < fp->obj.objsize &&
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	699a      	ldr	r2, [r3, #24]
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ab12:	429a      	cmp	r2, r3
 800ab14:	d20f      	bcs.n	800ab36 <f_write+0x274>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800ab16:	693b      	ldr	r3, [r7, #16]
 800ab18:	7858      	ldrb	r0, [r3, #1]
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	3330      	adds	r3, #48	; 0x30
 800ab1e:	0019      	movs	r1, r3
 800ab20:	697a      	ldr	r2, [r7, #20]
 800ab22:	2301      	movs	r3, #1
 800ab24:	f7fd f960 	bl	8007de8 <disk_read>
 800ab28:	1e03      	subs	r3, r0, #0
				fp->fptr < fp->obj.objsize &&
 800ab2a:	d004      	beq.n	800ab36 <f_write+0x274>
					ABORT(fs, FR_DISK_ERR);
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	2201      	movs	r2, #1
 800ab30:	755a      	strb	r2, [r3, #21]
 800ab32:	2301      	movs	r3, #1
 800ab34:	e05c      	b.n	800abf0 <f_write+0x32e>
			}
#endif
			fp->sect = sect;
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	697a      	ldr	r2, [r7, #20]
 800ab3a:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ab3c:	693b      	ldr	r3, [r7, #16]
 800ab3e:	899b      	ldrh	r3, [r3, #12]
 800ab40:	001c      	movs	r4, r3
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	699a      	ldr	r2, [r3, #24]
 800ab46:	693b      	ldr	r3, [r7, #16]
 800ab48:	899b      	ldrh	r3, [r3, #12]
 800ab4a:	0019      	movs	r1, r3
 800ab4c:	0010      	movs	r0, r2
 800ab4e:	f7f5 fb7d 	bl	800024c <__aeabi_uidivmod>
 800ab52:	000b      	movs	r3, r1
 800ab54:	1ae3      	subs	r3, r4, r3
 800ab56:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800ab58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	429a      	cmp	r2, r3
 800ab5e:	d901      	bls.n	800ab64 <f_write+0x2a2>
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	3330      	adds	r3, #48	; 0x30
 800ab68:	001c      	movs	r4, r3
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	699a      	ldr	r2, [r3, #24]
 800ab6e:	693b      	ldr	r3, [r7, #16]
 800ab70:	899b      	ldrh	r3, [r3, #12]
 800ab72:	0019      	movs	r1, r3
 800ab74:	0010      	movs	r0, r2
 800ab76:	f7f5 fb69 	bl	800024c <__aeabi_uidivmod>
 800ab7a:	000b      	movs	r3, r1
 800ab7c:	18e3      	adds	r3, r4, r3
 800ab7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ab80:	69f9      	ldr	r1, [r7, #28]
 800ab82:	0018      	movs	r0, r3
 800ab84:	f7fd fa2c 	bl	8007fe0 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	7d1b      	ldrb	r3, [r3, #20]
 800ab8c:	2280      	movs	r2, #128	; 0x80
 800ab8e:	4252      	negs	r2, r2
 800ab90:	4313      	orrs	r3, r2
 800ab92:	b2da      	uxtb	r2, r3
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800ab98:	69fa      	ldr	r2, [r7, #28]
 800ab9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab9c:	18d3      	adds	r3, r2, r3
 800ab9e:	61fb      	str	r3, [r7, #28]
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	699a      	ldr	r2, [r3, #24]
 800aba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aba6:	18d2      	adds	r2, r2, r3
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	619a      	str	r2, [r3, #24]
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	68d9      	ldr	r1, [r3, #12]
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	699a      	ldr	r2, [r3, #24]
 800abb4:	000b      	movs	r3, r1
 800abb6:	4293      	cmp	r3, r2
 800abb8:	d200      	bcs.n	800abbc <f_write+0x2fa>
 800abba:	0013      	movs	r3, r2
 800abbc:	68fa      	ldr	r2, [r7, #12]
 800abbe:	60d3      	str	r3, [r2, #12]
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	681a      	ldr	r2, [r3, #0]
 800abc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abc6:	18d2      	adds	r2, r2, r3
 800abc8:	683b      	ldr	r3, [r7, #0]
 800abca:	601a      	str	r2, [r3, #0]
 800abcc:	687a      	ldr	r2, [r7, #4]
 800abce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abd0:	1ad3      	subs	r3, r2, r3
 800abd2:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d000      	beq.n	800abdc <f_write+0x31a>
 800abda:	e6af      	b.n	800a93c <f_write+0x7a>
 800abdc:	e000      	b.n	800abe0 <f_write+0x31e>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800abde:	46c0      	nop			; (mov r8, r8)
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	7d1b      	ldrb	r3, [r3, #20]
 800abe4:	2240      	movs	r2, #64	; 0x40
 800abe6:	4313      	orrs	r3, r2
 800abe8:	b2da      	uxtb	r2, r3
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800abee:	2300      	movs	r3, #0
}
 800abf0:	0018      	movs	r0, r3
 800abf2:	46bd      	mov	sp, r7
 800abf4:	b00c      	add	sp, #48	; 0x30
 800abf6:	bdb0      	pop	{r4, r5, r7, pc}

0800abf8 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800abf8:	b5b0      	push	{r4, r5, r7, lr}
 800abfa:	b086      	sub	sp, #24
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	2517      	movs	r5, #23
 800ac04:	197c      	adds	r4, r7, r5
 800ac06:	2208      	movs	r2, #8
 800ac08:	18ba      	adds	r2, r7, r2
 800ac0a:	0011      	movs	r1, r2
 800ac0c:	0018      	movs	r0, r3
 800ac0e:	f7ff fbcb 	bl	800a3a8 <validate>
 800ac12:	0003      	movs	r3, r0
 800ac14:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 800ac16:	197b      	adds	r3, r7, r5
 800ac18:	781b      	ldrb	r3, [r3, #0]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d16e      	bne.n	800acfc <f_sync+0x104>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	7d1b      	ldrb	r3, [r3, #20]
 800ac22:	001a      	movs	r2, r3
 800ac24:	2340      	movs	r3, #64	; 0x40
 800ac26:	4013      	ands	r3, r2
 800ac28:	d068      	beq.n	800acfc <f_sync+0x104>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	7d1b      	ldrb	r3, [r3, #20]
 800ac2e:	b25b      	sxtb	r3, r3
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	da14      	bge.n	800ac5e <f_sync+0x66>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800ac34:	68bb      	ldr	r3, [r7, #8]
 800ac36:	7858      	ldrb	r0, [r3, #1]
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	3330      	adds	r3, #48	; 0x30
 800ac3c:	0019      	movs	r1, r3
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	6a1a      	ldr	r2, [r3, #32]
 800ac42:	2301      	movs	r3, #1
 800ac44:	f7fd f8f8 	bl	8007e38 <disk_write>
 800ac48:	1e03      	subs	r3, r0, #0
 800ac4a:	d001      	beq.n	800ac50 <f_sync+0x58>
 800ac4c:	2301      	movs	r3, #1
 800ac4e:	e058      	b.n	800ad02 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	7d1b      	ldrb	r3, [r3, #20]
 800ac54:	227f      	movs	r2, #127	; 0x7f
 800ac56:	4013      	ands	r3, r2
 800ac58:	b2da      	uxtb	r2, r3
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800ac5e:	f7fd f805 	bl	8007c6c <get_fattime>
 800ac62:	0003      	movs	r3, r0
 800ac64:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800ac66:	68ba      	ldr	r2, [r7, #8]
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac6c:	2517      	movs	r5, #23
 800ac6e:	197c      	adds	r4, r7, r5
 800ac70:	0019      	movs	r1, r3
 800ac72:	0010      	movs	r0, r2
 800ac74:	f7fd fbdc 	bl	8008430 <move_window>
 800ac78:	0003      	movs	r3, r0
 800ac7a:	7023      	strb	r3, [r4, #0]
				if (res == FR_OK) {
 800ac7c:	002c      	movs	r4, r5
 800ac7e:	193b      	adds	r3, r7, r4
 800ac80:	781b      	ldrb	r3, [r3, #0]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d13a      	bne.n	800acfc <f_sync+0x104>
					dir = fp->dir_ptr;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac8a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	330b      	adds	r3, #11
 800ac90:	781a      	ldrb	r2, [r3, #0]
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	330b      	adds	r3, #11
 800ac96:	2120      	movs	r1, #32
 800ac98:	430a      	orrs	r2, r1
 800ac9a:	b2d2      	uxtb	r2, r2
 800ac9c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	6818      	ldr	r0, [r3, #0]
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	689a      	ldr	r2, [r3, #8]
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	0019      	movs	r1, r3
 800acaa:	f7fe f9cd 	bl	8009048 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	331c      	adds	r3, #28
 800acb2:	001a      	movs	r2, r3
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	68db      	ldr	r3, [r3, #12]
 800acb8:	0019      	movs	r1, r3
 800acba:	0010      	movs	r0, r2
 800acbc:	f7fd f966 	bl	8007f8c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	3316      	adds	r3, #22
 800acc4:	693a      	ldr	r2, [r7, #16]
 800acc6:	0011      	movs	r1, r2
 800acc8:	0018      	movs	r0, r3
 800acca:	f7fd f95f 	bl	8007f8c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	3312      	adds	r3, #18
 800acd2:	2100      	movs	r1, #0
 800acd4:	0018      	movs	r0, r3
 800acd6:	f7fd f93b 	bl	8007f50 <st_word>
					fs->wflag = 1;
 800acda:	68bb      	ldr	r3, [r7, #8]
 800acdc:	2201      	movs	r2, #1
 800acde:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800ace0:	68bb      	ldr	r3, [r7, #8]
 800ace2:	193c      	adds	r4, r7, r4
 800ace4:	0018      	movs	r0, r3
 800ace6:	f7fd fbd9 	bl	800849c <sync_fs>
 800acea:	0003      	movs	r3, r0
 800acec:	7023      	strb	r3, [r4, #0]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	7d1b      	ldrb	r3, [r3, #20]
 800acf2:	2240      	movs	r2, #64	; 0x40
 800acf4:	4393      	bics	r3, r2
 800acf6:	b2da      	uxtb	r2, r3
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800acfc:	2317      	movs	r3, #23
 800acfe:	18fb      	adds	r3, r7, r3
 800ad00:	781b      	ldrb	r3, [r3, #0]
}
 800ad02:	0018      	movs	r0, r3
 800ad04:	46bd      	mov	sp, r7
 800ad06:	b006      	add	sp, #24
 800ad08:	bdb0      	pop	{r4, r5, r7, pc}

0800ad0a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800ad0a:	b5b0      	push	{r4, r5, r7, lr}
 800ad0c:	b084      	sub	sp, #16
 800ad0e:	af00      	add	r7, sp, #0
 800ad10:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800ad12:	250f      	movs	r5, #15
 800ad14:	197c      	adds	r4, r7, r5
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	0018      	movs	r0, r3
 800ad1a:	f7ff ff6d 	bl	800abf8 <f_sync>
 800ad1e:	0003      	movs	r3, r0
 800ad20:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK)
 800ad22:	197b      	adds	r3, r7, r5
 800ad24:	781b      	ldrb	r3, [r3, #0]
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d11c      	bne.n	800ad64 <f_close+0x5a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	197c      	adds	r4, r7, r5
 800ad2e:	2208      	movs	r2, #8
 800ad30:	18ba      	adds	r2, r7, r2
 800ad32:	0011      	movs	r1, r2
 800ad34:	0018      	movs	r0, r3
 800ad36:	f7ff fb37 	bl	800a3a8 <validate>
 800ad3a:	0003      	movs	r3, r0
 800ad3c:	7023      	strb	r3, [r4, #0]
		if (res == FR_OK) {
 800ad3e:	197b      	adds	r3, r7, r5
 800ad40:	781b      	ldrb	r3, [r3, #0]
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d10e      	bne.n	800ad64 <f_close+0x5a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	691b      	ldr	r3, [r3, #16]
 800ad4a:	197c      	adds	r4, r7, r5
 800ad4c:	0018      	movs	r0, r3
 800ad4e:	f7fd fabd 	bl	80082cc <dec_lock>
 800ad52:	0003      	movs	r3, r0
 800ad54:	7023      	strb	r3, [r4, #0]
			if (res == FR_OK)
 800ad56:	197b      	adds	r3, r7, r5
 800ad58:	781b      	ldrb	r3, [r3, #0]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d102      	bne.n	800ad64 <f_close+0x5a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	2200      	movs	r2, #0
 800ad62:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800ad64:	230f      	movs	r3, #15
 800ad66:	18fb      	adds	r3, r7, r3
 800ad68:	781b      	ldrb	r3, [r3, #0]
}
 800ad6a:	0018      	movs	r0, r3
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	b004      	add	sp, #16
 800ad70:	bdb0      	pop	{r4, r5, r7, pc}

0800ad72 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800ad72:	b580      	push	{r7, lr}
 800ad74:	b084      	sub	sp, #16
 800ad76:	af00      	add	r7, sp, #0
 800ad78:	6078      	str	r0, [r7, #4]
 800ad7a:	000a      	movs	r2, r1
 800ad7c:	1cfb      	adds	r3, r7, #3
 800ad7e:	701a      	strb	r2, [r3, #0]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800ad80:	1cfb      	adds	r3, r7, #3
 800ad82:	781b      	ldrb	r3, [r3, #0]
 800ad84:	2b0a      	cmp	r3, #10
 800ad86:	d104      	bne.n	800ad92 <putc_bfd+0x20>
		putc_bfd(pb, '\r');
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	210d      	movs	r1, #13
 800ad8c:	0018      	movs	r0, r3
 800ad8e:	f7ff fff0 	bl	800ad72 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	685b      	ldr	r3, [r3, #4]
 800ad96:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	db26      	blt.n	800adec <putc_bfd+0x7a>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	1c5a      	adds	r2, r3, #1
 800ada2:	60fa      	str	r2, [r7, #12]
 800ada4:	687a      	ldr	r2, [r7, #4]
 800ada6:	18d3      	adds	r3, r2, r3
 800ada8:	1cfa      	adds	r2, r7, #3
 800adaa:	7812      	ldrb	r2, [r2, #0]
 800adac:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	2b3c      	cmp	r3, #60	; 0x3c
 800adb2:	dd12      	ble.n	800adda <putc_bfd+0x68>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	6818      	ldr	r0, [r3, #0]
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	330c      	adds	r3, #12
 800adbc:	0019      	movs	r1, r3
 800adbe:	68fa      	ldr	r2, [r7, #12]
 800adc0:	2308      	movs	r3, #8
 800adc2:	18fb      	adds	r3, r7, r3
 800adc4:	f7ff fd7d 	bl	800a8c2 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800adc8:	68ba      	ldr	r2, [r7, #8]
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	429a      	cmp	r2, r3
 800adce:	d101      	bne.n	800add4 <putc_bfd+0x62>
 800add0:	2300      	movs	r3, #0
 800add2:	e001      	b.n	800add8 <putc_bfd+0x66>
 800add4:	2301      	movs	r3, #1
 800add6:	425b      	negs	r3, r3
 800add8:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	68fa      	ldr	r2, [r7, #12]
 800adde:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	689b      	ldr	r3, [r3, #8]
 800ade4:	1c5a      	adds	r2, r3, #1
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	609a      	str	r2, [r3, #8]
 800adea:	e000      	b.n	800adee <putc_bfd+0x7c>
	if (i < 0) return;
 800adec:	46c0      	nop			; (mov r8, r8)
}
 800adee:	46bd      	mov	sp, r7
 800adf0:	b004      	add	sp, #16
 800adf2:	bd80      	pop	{r7, pc}

0800adf4 <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b084      	sub	sp, #16
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	685b      	ldr	r3, [r3, #4]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	db15      	blt.n	800ae30 <putc_flush+0x3c>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	6818      	ldr	r0, [r3, #0]
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	330c      	adds	r3, #12
 800ae0c:	0019      	movs	r1, r3
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	685b      	ldr	r3, [r3, #4]
 800ae12:	001a      	movs	r2, r3
 800ae14:	230c      	movs	r3, #12
 800ae16:	18fb      	adds	r3, r7, r3
 800ae18:	f7ff fd53 	bl	800a8c2 <f_write>
 800ae1c:	1e03      	subs	r3, r0, #0
 800ae1e:	d107      	bne.n	800ae30 <putc_flush+0x3c>
		&& (UINT)pb->idx == nw) return pb->nchr;
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	685b      	ldr	r3, [r3, #4]
 800ae24:	68fa      	ldr	r2, [r7, #12]
 800ae26:	4293      	cmp	r3, r2
 800ae28:	d102      	bne.n	800ae30 <putc_flush+0x3c>
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	689b      	ldr	r3, [r3, #8]
 800ae2e:	e001      	b.n	800ae34 <putc_flush+0x40>
	return EOF;
 800ae30:	2301      	movs	r3, #1
 800ae32:	425b      	negs	r3, r3
}
 800ae34:	0018      	movs	r0, r3
 800ae36:	46bd      	mov	sp, r7
 800ae38:	b004      	add	sp, #16
 800ae3a:	bd80      	pop	{r7, pc}

0800ae3c <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800ae3c:	b580      	push	{r7, lr}
 800ae3e:	b082      	sub	sp, #8
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	6078      	str	r0, [r7, #4]
 800ae44:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	683a      	ldr	r2, [r7, #0]
 800ae4a:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	2200      	movs	r2, #0
 800ae50:	605a      	str	r2, [r3, #4]
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	685a      	ldr	r2, [r3, #4]
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	609a      	str	r2, [r3, #8]
}
 800ae5a:	46c0      	nop			; (mov r8, r8)
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	b002      	add	sp, #8
 800ae60:	bd80      	pop	{r7, pc}

0800ae62 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 800ae62:	b580      	push	{r7, lr}
 800ae64:	b096      	sub	sp, #88	; 0x58
 800ae66:	af00      	add	r7, sp, #0
 800ae68:	6078      	str	r0, [r7, #4]
 800ae6a:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 800ae6c:	683a      	ldr	r2, [r7, #0]
 800ae6e:	230c      	movs	r3, #12
 800ae70:	18fb      	adds	r3, r7, r3
 800ae72:	0011      	movs	r1, r2
 800ae74:	0018      	movs	r0, r3
 800ae76:	f7ff ffe1 	bl	800ae3c <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 800ae7a:	e009      	b.n	800ae90 <f_puts+0x2e>
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	1c5a      	adds	r2, r3, #1
 800ae80:	607a      	str	r2, [r7, #4]
 800ae82:	781a      	ldrb	r2, [r3, #0]
 800ae84:	230c      	movs	r3, #12
 800ae86:	18fb      	adds	r3, r7, r3
 800ae88:	0011      	movs	r1, r2
 800ae8a:	0018      	movs	r0, r3
 800ae8c:	f7ff ff71 	bl	800ad72 <putc_bfd>
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	781b      	ldrb	r3, [r3, #0]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d1f1      	bne.n	800ae7c <f_puts+0x1a>
	return putc_flush(&pb);
 800ae98:	230c      	movs	r3, #12
 800ae9a:	18fb      	adds	r3, r7, r3
 800ae9c:	0018      	movs	r0, r3
 800ae9e:	f7ff ffa9 	bl	800adf4 <putc_flush>
 800aea2:	0003      	movs	r3, r0
}
 800aea4:	0018      	movs	r0, r3
 800aea6:	46bd      	mov	sp, r7
 800aea8:	b016      	add	sp, #88	; 0x58
 800aeaa:	bd80      	pop	{r7, pc}

0800aeac <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800aeac:	b590      	push	{r4, r7, lr}
 800aeae:	b087      	sub	sp, #28
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	60f8      	str	r0, [r7, #12]
 800aeb4:	60b9      	str	r1, [r7, #8]
 800aeb6:	1dfb      	adds	r3, r7, #7
 800aeb8:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 1;
 800aeba:	2417      	movs	r4, #23
 800aebc:	193b      	adds	r3, r7, r4
 800aebe:	2201      	movs	r2, #1
 800aec0:	701a      	strb	r2, [r3, #0]
  uint8_t DiskNum = 0;
 800aec2:	2016      	movs	r0, #22
 800aec4:	183b      	adds	r3, r7, r0
 800aec6:	2200      	movs	r2, #0
 800aec8:	701a      	strb	r2, [r3, #0]

  if(disk.nbr < _VOLUMES)
 800aeca:	4b21      	ldr	r3, [pc, #132]	; (800af50 <FATFS_LinkDriverEx+0xa4>)
 800aecc:	7a5b      	ldrb	r3, [r3, #9]
 800aece:	b2db      	uxtb	r3, r3
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d136      	bne.n	800af42 <FATFS_LinkDriverEx+0x96>
  {
    disk.is_initialized[disk.nbr] = 0;
 800aed4:	4b1e      	ldr	r3, [pc, #120]	; (800af50 <FATFS_LinkDriverEx+0xa4>)
 800aed6:	7a5b      	ldrb	r3, [r3, #9]
 800aed8:	b2db      	uxtb	r3, r3
 800aeda:	001a      	movs	r2, r3
 800aedc:	4b1c      	ldr	r3, [pc, #112]	; (800af50 <FATFS_LinkDriverEx+0xa4>)
 800aede:	2100      	movs	r1, #0
 800aee0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800aee2:	4b1b      	ldr	r3, [pc, #108]	; (800af50 <FATFS_LinkDriverEx+0xa4>)
 800aee4:	7a5b      	ldrb	r3, [r3, #9]
 800aee6:	b2db      	uxtb	r3, r3
 800aee8:	4a19      	ldr	r2, [pc, #100]	; (800af50 <FATFS_LinkDriverEx+0xa4>)
 800aeea:	009b      	lsls	r3, r3, #2
 800aeec:	18d3      	adds	r3, r2, r3
 800aeee:	3304      	adds	r3, #4
 800aef0:	68fa      	ldr	r2, [r7, #12]
 800aef2:	601a      	str	r2, [r3, #0]
    disk.lun[disk.nbr] = lun;
 800aef4:	4b16      	ldr	r3, [pc, #88]	; (800af50 <FATFS_LinkDriverEx+0xa4>)
 800aef6:	7a5b      	ldrb	r3, [r3, #9]
 800aef8:	b2db      	uxtb	r3, r3
 800aefa:	001a      	movs	r2, r3
 800aefc:	4b14      	ldr	r3, [pc, #80]	; (800af50 <FATFS_LinkDriverEx+0xa4>)
 800aefe:	189b      	adds	r3, r3, r2
 800af00:	1dfa      	adds	r2, r7, #7
 800af02:	7812      	ldrb	r2, [r2, #0]
 800af04:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800af06:	4b12      	ldr	r3, [pc, #72]	; (800af50 <FATFS_LinkDriverEx+0xa4>)
 800af08:	7a5b      	ldrb	r3, [r3, #9]
 800af0a:	b2db      	uxtb	r3, r3
 800af0c:	1c5a      	adds	r2, r3, #1
 800af0e:	b2d1      	uxtb	r1, r2
 800af10:	4a0f      	ldr	r2, [pc, #60]	; (800af50 <FATFS_LinkDriverEx+0xa4>)
 800af12:	7251      	strb	r1, [r2, #9]
 800af14:	183a      	adds	r2, r7, r0
 800af16:	7013      	strb	r3, [r2, #0]
    path[0] = DiskNum + '0';
 800af18:	183b      	adds	r3, r7, r0
 800af1a:	781b      	ldrb	r3, [r3, #0]
 800af1c:	3330      	adds	r3, #48	; 0x30
 800af1e:	b2da      	uxtb	r2, r3
 800af20:	68bb      	ldr	r3, [r7, #8]
 800af22:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800af24:	68bb      	ldr	r3, [r7, #8]
 800af26:	3301      	adds	r3, #1
 800af28:	223a      	movs	r2, #58	; 0x3a
 800af2a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800af2c:	68bb      	ldr	r3, [r7, #8]
 800af2e:	3302      	adds	r3, #2
 800af30:	222f      	movs	r2, #47	; 0x2f
 800af32:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800af34:	68bb      	ldr	r3, [r7, #8]
 800af36:	3303      	adds	r3, #3
 800af38:	2200      	movs	r2, #0
 800af3a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800af3c:	193b      	adds	r3, r7, r4
 800af3e:	2200      	movs	r2, #0
 800af40:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 800af42:	2317      	movs	r3, #23
 800af44:	18fb      	adds	r3, r7, r3
 800af46:	781b      	ldrb	r3, [r3, #0]
}
 800af48:	0018      	movs	r0, r3
 800af4a:	46bd      	mov	sp, r7
 800af4c:	b007      	add	sp, #28
 800af4e:	bd90      	pop	{r4, r7, pc}
 800af50:	200005b0 	.word	0x200005b0

0800af54 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800af54:	b580      	push	{r7, lr}
 800af56:	b082      	sub	sp, #8
 800af58:	af00      	add	r7, sp, #0
 800af5a:	6078      	str	r0, [r7, #4]
 800af5c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800af5e:	6839      	ldr	r1, [r7, #0]
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	2200      	movs	r2, #0
 800af64:	0018      	movs	r0, r3
 800af66:	f7ff ffa1 	bl	800aeac <FATFS_LinkDriverEx>
 800af6a:	0003      	movs	r3, r0
}
 800af6c:	0018      	movs	r0, r3
 800af6e:	46bd      	mov	sp, r7
 800af70:	b002      	add	sp, #8
 800af72:	bd80      	pop	{r7, pc}

0800af74 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800af74:	b580      	push	{r7, lr}
 800af76:	b084      	sub	sp, #16
 800af78:	af00      	add	r7, sp, #0
 800af7a:	0002      	movs	r2, r0
 800af7c:	6039      	str	r1, [r7, #0]
 800af7e:	1dbb      	adds	r3, r7, #6
 800af80:	801a      	strh	r2, [r3, #0]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800af82:	1dbb      	adds	r3, r7, #6
 800af84:	881b      	ldrh	r3, [r3, #0]
 800af86:	2b7f      	cmp	r3, #127	; 0x7f
 800af88:	d805      	bhi.n	800af96 <ff_convert+0x22>
		c = chr;
 800af8a:	230e      	movs	r3, #14
 800af8c:	18fb      	adds	r3, r7, r3
 800af8e:	1dba      	adds	r2, r7, #6
 800af90:	8812      	ldrh	r2, [r2, #0]
 800af92:	801a      	strh	r2, [r3, #0]
 800af94:	e037      	b.n	800b006 <ff_convert+0x92>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800af96:	683b      	ldr	r3, [r7, #0]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d010      	beq.n	800afbe <ff_convert+0x4a>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800af9c:	1dbb      	adds	r3, r7, #6
 800af9e:	881b      	ldrh	r3, [r3, #0]
 800afa0:	2bff      	cmp	r3, #255	; 0xff
 800afa2:	d807      	bhi.n	800afb4 <ff_convert+0x40>
 800afa4:	1dbb      	adds	r3, r7, #6
 800afa6:	881b      	ldrh	r3, [r3, #0]
 800afa8:	3b80      	subs	r3, #128	; 0x80
 800afaa:	001a      	movs	r2, r3
 800afac:	4b19      	ldr	r3, [pc, #100]	; (800b014 <ff_convert+0xa0>)
 800afae:	0052      	lsls	r2, r2, #1
 800afb0:	5ad2      	ldrh	r2, [r2, r3]
 800afb2:	e000      	b.n	800afb6 <ff_convert+0x42>
 800afb4:	2200      	movs	r2, #0
 800afb6:	230e      	movs	r3, #14
 800afb8:	18fb      	adds	r3, r7, r3
 800afba:	801a      	strh	r2, [r3, #0]
 800afbc:	e023      	b.n	800b006 <ff_convert+0x92>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800afbe:	230e      	movs	r3, #14
 800afc0:	18fb      	adds	r3, r7, r3
 800afc2:	2200      	movs	r2, #0
 800afc4:	801a      	strh	r2, [r3, #0]
 800afc6:	e00e      	b.n	800afe6 <ff_convert+0x72>
				if (chr == Tbl[c]) break;
 800afc8:	210e      	movs	r1, #14
 800afca:	187b      	adds	r3, r7, r1
 800afcc:	881a      	ldrh	r2, [r3, #0]
 800afce:	4b11      	ldr	r3, [pc, #68]	; (800b014 <ff_convert+0xa0>)
 800afd0:	0052      	lsls	r2, r2, #1
 800afd2:	5ad3      	ldrh	r3, [r2, r3]
 800afd4:	1dba      	adds	r2, r7, #6
 800afd6:	8812      	ldrh	r2, [r2, #0]
 800afd8:	429a      	cmp	r2, r3
 800afda:	d00a      	beq.n	800aff2 <ff_convert+0x7e>
			for (c = 0; c < 0x80; c++) {
 800afdc:	187b      	adds	r3, r7, r1
 800afde:	881a      	ldrh	r2, [r3, #0]
 800afe0:	187b      	adds	r3, r7, r1
 800afe2:	3201      	adds	r2, #1
 800afe4:	801a      	strh	r2, [r3, #0]
 800afe6:	230e      	movs	r3, #14
 800afe8:	18fb      	adds	r3, r7, r3
 800afea:	881b      	ldrh	r3, [r3, #0]
 800afec:	2b7f      	cmp	r3, #127	; 0x7f
 800afee:	d9eb      	bls.n	800afc8 <ff_convert+0x54>
 800aff0:	e000      	b.n	800aff4 <ff_convert+0x80>
				if (chr == Tbl[c]) break;
 800aff2:	46c0      	nop			; (mov r8, r8)
			}
			c = (c + 0x80) & 0xFF;
 800aff4:	210e      	movs	r1, #14
 800aff6:	187b      	adds	r3, r7, r1
 800aff8:	881b      	ldrh	r3, [r3, #0]
 800affa:	3380      	adds	r3, #128	; 0x80
 800affc:	b29a      	uxth	r2, r3
 800affe:	187b      	adds	r3, r7, r1
 800b000:	21ff      	movs	r1, #255	; 0xff
 800b002:	400a      	ands	r2, r1
 800b004:	801a      	strh	r2, [r3, #0]
		}
	}

	return c;
 800b006:	230e      	movs	r3, #14
 800b008:	18fb      	adds	r3, r7, r3
 800b00a:	881b      	ldrh	r3, [r3, #0]
}
 800b00c:	0018      	movs	r0, r3
 800b00e:	46bd      	mov	sp, r7
 800b010:	b004      	add	sp, #16
 800b012:	bd80      	pop	{r7, pc}
 800b014:	0800fdbc 	.word	0x0800fdbc

0800b018 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800b018:	b5b0      	push	{r4, r5, r7, lr}
 800b01a:	b086      	sub	sp, #24
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	0002      	movs	r2, r0
 800b020:	1dbb      	adds	r3, r7, #6
 800b022:	801a      	strh	r2, [r3, #0]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800b024:	1dbb      	adds	r3, r7, #6
 800b026:	881a      	ldrh	r2, [r3, #0]
 800b028:	2380      	movs	r3, #128	; 0x80
 800b02a:	015b      	lsls	r3, r3, #5
 800b02c:	429a      	cmp	r2, r3
 800b02e:	d201      	bcs.n	800b034 <ff_wtoupper+0x1c>
 800b030:	4b4d      	ldr	r3, [pc, #308]	; (800b168 <ff_wtoupper+0x150>)
 800b032:	e000      	b.n	800b036 <ff_wtoupper+0x1e>
 800b034:	4b4d      	ldr	r3, [pc, #308]	; (800b16c <ff_wtoupper+0x154>)
 800b036:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800b038:	697b      	ldr	r3, [r7, #20]
 800b03a:	1c9a      	adds	r2, r3, #2
 800b03c:	617a      	str	r2, [r7, #20]
 800b03e:	2412      	movs	r4, #18
 800b040:	193a      	adds	r2, r7, r4
 800b042:	881b      	ldrh	r3, [r3, #0]
 800b044:	8013      	strh	r3, [r2, #0]
		if (!bc || chr < bc) break;
 800b046:	193b      	adds	r3, r7, r4
 800b048:	881b      	ldrh	r3, [r3, #0]
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d100      	bne.n	800b050 <ff_wtoupper+0x38>
 800b04e:	e084      	b.n	800b15a <ff_wtoupper+0x142>
 800b050:	1dba      	adds	r2, r7, #6
 800b052:	193b      	adds	r3, r7, r4
 800b054:	8812      	ldrh	r2, [r2, #0]
 800b056:	881b      	ldrh	r3, [r3, #0]
 800b058:	429a      	cmp	r2, r3
 800b05a:	d200      	bcs.n	800b05e <ff_wtoupper+0x46>
 800b05c:	e07d      	b.n	800b15a <ff_wtoupper+0x142>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800b05e:	697b      	ldr	r3, [r7, #20]
 800b060:	1c9a      	adds	r2, r3, #2
 800b062:	617a      	str	r2, [r7, #20]
 800b064:	2010      	movs	r0, #16
 800b066:	183a      	adds	r2, r7, r0
 800b068:	881b      	ldrh	r3, [r3, #0]
 800b06a:	8013      	strh	r3, [r2, #0]
 800b06c:	250e      	movs	r5, #14
 800b06e:	197b      	adds	r3, r7, r5
 800b070:	183a      	adds	r2, r7, r0
 800b072:	8812      	ldrh	r2, [r2, #0]
 800b074:	0a12      	lsrs	r2, r2, #8
 800b076:	801a      	strh	r2, [r3, #0]
 800b078:	183b      	adds	r3, r7, r0
 800b07a:	183a      	adds	r2, r7, r0
 800b07c:	8812      	ldrh	r2, [r2, #0]
 800b07e:	21ff      	movs	r1, #255	; 0xff
 800b080:	400a      	ands	r2, r1
 800b082:	801a      	strh	r2, [r3, #0]
		if (chr < bc + nc) {	/* In the block? */
 800b084:	1dbb      	adds	r3, r7, #6
 800b086:	881a      	ldrh	r2, [r3, #0]
 800b088:	193b      	adds	r3, r7, r4
 800b08a:	8819      	ldrh	r1, [r3, #0]
 800b08c:	183b      	adds	r3, r7, r0
 800b08e:	881b      	ldrh	r3, [r3, #0]
 800b090:	18cb      	adds	r3, r1, r3
 800b092:	429a      	cmp	r2, r3
 800b094:	da52      	bge.n	800b13c <ff_wtoupper+0x124>
			switch (cmd) {
 800b096:	197b      	adds	r3, r7, r5
 800b098:	881b      	ldrh	r3, [r3, #0]
 800b09a:	2b08      	cmp	r3, #8
 800b09c:	d85c      	bhi.n	800b158 <ff_wtoupper+0x140>
 800b09e:	009a      	lsls	r2, r3, #2
 800b0a0:	4b33      	ldr	r3, [pc, #204]	; (800b170 <ff_wtoupper+0x158>)
 800b0a2:	18d3      	adds	r3, r2, r3
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	469f      	mov	pc, r3
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800b0a8:	1dbb      	adds	r3, r7, #6
 800b0aa:	881a      	ldrh	r2, [r3, #0]
 800b0ac:	2312      	movs	r3, #18
 800b0ae:	18fb      	adds	r3, r7, r3
 800b0b0:	881b      	ldrh	r3, [r3, #0]
 800b0b2:	1ad3      	subs	r3, r2, r3
 800b0b4:	005b      	lsls	r3, r3, #1
 800b0b6:	697a      	ldr	r2, [r7, #20]
 800b0b8:	18d2      	adds	r2, r2, r3
 800b0ba:	1dbb      	adds	r3, r7, #6
 800b0bc:	8812      	ldrh	r2, [r2, #0]
 800b0be:	801a      	strh	r2, [r3, #0]
 800b0c0:	e03b      	b.n	800b13a <ff_wtoupper+0x122>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800b0c2:	1dba      	adds	r2, r7, #6
 800b0c4:	2312      	movs	r3, #18
 800b0c6:	18fb      	adds	r3, r7, r3
 800b0c8:	8812      	ldrh	r2, [r2, #0]
 800b0ca:	881b      	ldrh	r3, [r3, #0]
 800b0cc:	1ad3      	subs	r3, r2, r3
 800b0ce:	b29b      	uxth	r3, r3
 800b0d0:	2201      	movs	r2, #1
 800b0d2:	4013      	ands	r3, r2
 800b0d4:	b29a      	uxth	r2, r3
 800b0d6:	1dbb      	adds	r3, r7, #6
 800b0d8:	1db9      	adds	r1, r7, #6
 800b0da:	8809      	ldrh	r1, [r1, #0]
 800b0dc:	1a8a      	subs	r2, r1, r2
 800b0de:	801a      	strh	r2, [r3, #0]
 800b0e0:	e02b      	b.n	800b13a <ff_wtoupper+0x122>
			case 2: chr -= 16; break;				/* Shift -16 */
 800b0e2:	1dbb      	adds	r3, r7, #6
 800b0e4:	1dba      	adds	r2, r7, #6
 800b0e6:	8812      	ldrh	r2, [r2, #0]
 800b0e8:	3a10      	subs	r2, #16
 800b0ea:	801a      	strh	r2, [r3, #0]
 800b0ec:	e025      	b.n	800b13a <ff_wtoupper+0x122>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800b0ee:	1dbb      	adds	r3, r7, #6
 800b0f0:	1dba      	adds	r2, r7, #6
 800b0f2:	8812      	ldrh	r2, [r2, #0]
 800b0f4:	3a20      	subs	r2, #32
 800b0f6:	801a      	strh	r2, [r3, #0]
 800b0f8:	e01f      	b.n	800b13a <ff_wtoupper+0x122>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800b0fa:	1dbb      	adds	r3, r7, #6
 800b0fc:	1dba      	adds	r2, r7, #6
 800b0fe:	8812      	ldrh	r2, [r2, #0]
 800b100:	3a30      	subs	r2, #48	; 0x30
 800b102:	801a      	strh	r2, [r3, #0]
 800b104:	e019      	b.n	800b13a <ff_wtoupper+0x122>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800b106:	1dbb      	adds	r3, r7, #6
 800b108:	1dba      	adds	r2, r7, #6
 800b10a:	8812      	ldrh	r2, [r2, #0]
 800b10c:	3a1a      	subs	r2, #26
 800b10e:	801a      	strh	r2, [r3, #0]
 800b110:	e013      	b.n	800b13a <ff_wtoupper+0x122>
			case 6:	chr += 8; break;				/* Shift +8 */
 800b112:	1dbb      	adds	r3, r7, #6
 800b114:	1dba      	adds	r2, r7, #6
 800b116:	8812      	ldrh	r2, [r2, #0]
 800b118:	3208      	adds	r2, #8
 800b11a:	801a      	strh	r2, [r3, #0]
 800b11c:	e00d      	b.n	800b13a <ff_wtoupper+0x122>
			case 7: chr -= 80; break;				/* Shift -80 */
 800b11e:	1dbb      	adds	r3, r7, #6
 800b120:	1dba      	adds	r2, r7, #6
 800b122:	8812      	ldrh	r2, [r2, #0]
 800b124:	3a50      	subs	r2, #80	; 0x50
 800b126:	801a      	strh	r2, [r3, #0]
 800b128:	e007      	b.n	800b13a <ff_wtoupper+0x122>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800b12a:	1dbb      	adds	r3, r7, #6
 800b12c:	1dba      	adds	r2, r7, #6
 800b12e:	8812      	ldrh	r2, [r2, #0]
 800b130:	4910      	ldr	r1, [pc, #64]	; (800b174 <ff_wtoupper+0x15c>)
 800b132:	468c      	mov	ip, r1
 800b134:	4462      	add	r2, ip
 800b136:	801a      	strh	r2, [r3, #0]
 800b138:	46c0      	nop			; (mov r8, r8)
			}
			break;
 800b13a:	e00d      	b.n	800b158 <ff_wtoupper+0x140>
		}
		if (!cmd) p += nc;
 800b13c:	230e      	movs	r3, #14
 800b13e:	18fb      	adds	r3, r7, r3
 800b140:	881b      	ldrh	r3, [r3, #0]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d000      	beq.n	800b148 <ff_wtoupper+0x130>
 800b146:	e777      	b.n	800b038 <ff_wtoupper+0x20>
 800b148:	2310      	movs	r3, #16
 800b14a:	18fb      	adds	r3, r7, r3
 800b14c:	881b      	ldrh	r3, [r3, #0]
 800b14e:	005b      	lsls	r3, r3, #1
 800b150:	697a      	ldr	r2, [r7, #20]
 800b152:	18d3      	adds	r3, r2, r3
 800b154:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800b156:	e76f      	b.n	800b038 <ff_wtoupper+0x20>
			break;
 800b158:	46c0      	nop			; (mov r8, r8)
	}

	return chr;
 800b15a:	1dbb      	adds	r3, r7, #6
 800b15c:	881b      	ldrh	r3, [r3, #0]
}
 800b15e:	0018      	movs	r0, r3
 800b160:	46bd      	mov	sp, r7
 800b162:	b006      	add	sp, #24
 800b164:	bdb0      	pop	{r4, r5, r7, pc}
 800b166:	46c0      	nop			; (mov r8, r8)
 800b168:	0800fee0 	.word	0x0800fee0
 800b16c:	080100d4 	.word	0x080100d4
 800b170:	0800febc 	.word	0x0800febc
 800b174:	ffffe3a0 	.word	0xffffe3a0

0800b178 <__cvt>:
 800b178:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b17a:	001e      	movs	r6, r3
 800b17c:	2300      	movs	r3, #0
 800b17e:	0014      	movs	r4, r2
 800b180:	b08b      	sub	sp, #44	; 0x2c
 800b182:	429e      	cmp	r6, r3
 800b184:	da04      	bge.n	800b190 <__cvt+0x18>
 800b186:	2180      	movs	r1, #128	; 0x80
 800b188:	0609      	lsls	r1, r1, #24
 800b18a:	1873      	adds	r3, r6, r1
 800b18c:	001e      	movs	r6, r3
 800b18e:	232d      	movs	r3, #45	; 0x2d
 800b190:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b192:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800b194:	7013      	strb	r3, [r2, #0]
 800b196:	2320      	movs	r3, #32
 800b198:	2203      	movs	r2, #3
 800b19a:	439f      	bics	r7, r3
 800b19c:	2f46      	cmp	r7, #70	; 0x46
 800b19e:	d007      	beq.n	800b1b0 <__cvt+0x38>
 800b1a0:	003b      	movs	r3, r7
 800b1a2:	3b45      	subs	r3, #69	; 0x45
 800b1a4:	4259      	negs	r1, r3
 800b1a6:	414b      	adcs	r3, r1
 800b1a8:	9910      	ldr	r1, [sp, #64]	; 0x40
 800b1aa:	3a01      	subs	r2, #1
 800b1ac:	18cb      	adds	r3, r1, r3
 800b1ae:	9310      	str	r3, [sp, #64]	; 0x40
 800b1b0:	ab09      	add	r3, sp, #36	; 0x24
 800b1b2:	9304      	str	r3, [sp, #16]
 800b1b4:	ab08      	add	r3, sp, #32
 800b1b6:	9303      	str	r3, [sp, #12]
 800b1b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b1ba:	9200      	str	r2, [sp, #0]
 800b1bc:	9302      	str	r3, [sp, #8]
 800b1be:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b1c0:	0022      	movs	r2, r4
 800b1c2:	9301      	str	r3, [sp, #4]
 800b1c4:	0033      	movs	r3, r6
 800b1c6:	f001 f8e7 	bl	800c398 <_dtoa_r>
 800b1ca:	0005      	movs	r5, r0
 800b1cc:	2f47      	cmp	r7, #71	; 0x47
 800b1ce:	d102      	bne.n	800b1d6 <__cvt+0x5e>
 800b1d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b1d2:	07db      	lsls	r3, r3, #31
 800b1d4:	d528      	bpl.n	800b228 <__cvt+0xb0>
 800b1d6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b1d8:	18eb      	adds	r3, r5, r3
 800b1da:	9307      	str	r3, [sp, #28]
 800b1dc:	2f46      	cmp	r7, #70	; 0x46
 800b1de:	d114      	bne.n	800b20a <__cvt+0x92>
 800b1e0:	782b      	ldrb	r3, [r5, #0]
 800b1e2:	2b30      	cmp	r3, #48	; 0x30
 800b1e4:	d10c      	bne.n	800b200 <__cvt+0x88>
 800b1e6:	2200      	movs	r2, #0
 800b1e8:	2300      	movs	r3, #0
 800b1ea:	0020      	movs	r0, r4
 800b1ec:	0031      	movs	r1, r6
 800b1ee:	f7f5 f92d 	bl	800044c <__aeabi_dcmpeq>
 800b1f2:	2800      	cmp	r0, #0
 800b1f4:	d104      	bne.n	800b200 <__cvt+0x88>
 800b1f6:	2301      	movs	r3, #1
 800b1f8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b1fa:	1a9b      	subs	r3, r3, r2
 800b1fc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b1fe:	6013      	str	r3, [r2, #0]
 800b200:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b202:	9a07      	ldr	r2, [sp, #28]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	18d3      	adds	r3, r2, r3
 800b208:	9307      	str	r3, [sp, #28]
 800b20a:	2200      	movs	r2, #0
 800b20c:	2300      	movs	r3, #0
 800b20e:	0020      	movs	r0, r4
 800b210:	0031      	movs	r1, r6
 800b212:	f7f5 f91b 	bl	800044c <__aeabi_dcmpeq>
 800b216:	2800      	cmp	r0, #0
 800b218:	d001      	beq.n	800b21e <__cvt+0xa6>
 800b21a:	9b07      	ldr	r3, [sp, #28]
 800b21c:	9309      	str	r3, [sp, #36]	; 0x24
 800b21e:	2230      	movs	r2, #48	; 0x30
 800b220:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b222:	9907      	ldr	r1, [sp, #28]
 800b224:	428b      	cmp	r3, r1
 800b226:	d306      	bcc.n	800b236 <__cvt+0xbe>
 800b228:	0028      	movs	r0, r5
 800b22a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b22c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b22e:	1b5b      	subs	r3, r3, r5
 800b230:	6013      	str	r3, [r2, #0]
 800b232:	b00b      	add	sp, #44	; 0x2c
 800b234:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b236:	1c59      	adds	r1, r3, #1
 800b238:	9109      	str	r1, [sp, #36]	; 0x24
 800b23a:	701a      	strb	r2, [r3, #0]
 800b23c:	e7f0      	b.n	800b220 <__cvt+0xa8>

0800b23e <__exponent>:
 800b23e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b240:	1c83      	adds	r3, r0, #2
 800b242:	b087      	sub	sp, #28
 800b244:	9303      	str	r3, [sp, #12]
 800b246:	0005      	movs	r5, r0
 800b248:	000c      	movs	r4, r1
 800b24a:	232b      	movs	r3, #43	; 0x2b
 800b24c:	7002      	strb	r2, [r0, #0]
 800b24e:	2900      	cmp	r1, #0
 800b250:	da01      	bge.n	800b256 <__exponent+0x18>
 800b252:	424c      	negs	r4, r1
 800b254:	3302      	adds	r3, #2
 800b256:	706b      	strb	r3, [r5, #1]
 800b258:	2c09      	cmp	r4, #9
 800b25a:	dd2f      	ble.n	800b2bc <__exponent+0x7e>
 800b25c:	270a      	movs	r7, #10
 800b25e:	ab04      	add	r3, sp, #16
 800b260:	1dde      	adds	r6, r3, #7
 800b262:	0020      	movs	r0, r4
 800b264:	0039      	movs	r1, r7
 800b266:	9601      	str	r6, [sp, #4]
 800b268:	f7f5 f8da 	bl	8000420 <__aeabi_idivmod>
 800b26c:	3e01      	subs	r6, #1
 800b26e:	3130      	adds	r1, #48	; 0x30
 800b270:	0020      	movs	r0, r4
 800b272:	7031      	strb	r1, [r6, #0]
 800b274:	0039      	movs	r1, r7
 800b276:	9402      	str	r4, [sp, #8]
 800b278:	f7f4 ffec 	bl	8000254 <__divsi3>
 800b27c:	9b02      	ldr	r3, [sp, #8]
 800b27e:	0004      	movs	r4, r0
 800b280:	2b63      	cmp	r3, #99	; 0x63
 800b282:	dcee      	bgt.n	800b262 <__exponent+0x24>
 800b284:	9b01      	ldr	r3, [sp, #4]
 800b286:	3430      	adds	r4, #48	; 0x30
 800b288:	1e9a      	subs	r2, r3, #2
 800b28a:	0013      	movs	r3, r2
 800b28c:	9903      	ldr	r1, [sp, #12]
 800b28e:	7014      	strb	r4, [r2, #0]
 800b290:	a804      	add	r0, sp, #16
 800b292:	3007      	adds	r0, #7
 800b294:	4298      	cmp	r0, r3
 800b296:	d80c      	bhi.n	800b2b2 <__exponent+0x74>
 800b298:	2300      	movs	r3, #0
 800b29a:	4282      	cmp	r2, r0
 800b29c:	d804      	bhi.n	800b2a8 <__exponent+0x6a>
 800b29e:	aa04      	add	r2, sp, #16
 800b2a0:	3309      	adds	r3, #9
 800b2a2:	189b      	adds	r3, r3, r2
 800b2a4:	9a01      	ldr	r2, [sp, #4]
 800b2a6:	1a9b      	subs	r3, r3, r2
 800b2a8:	9a03      	ldr	r2, [sp, #12]
 800b2aa:	18d3      	adds	r3, r2, r3
 800b2ac:	1b58      	subs	r0, r3, r5
 800b2ae:	b007      	add	sp, #28
 800b2b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2b2:	7818      	ldrb	r0, [r3, #0]
 800b2b4:	3301      	adds	r3, #1
 800b2b6:	7008      	strb	r0, [r1, #0]
 800b2b8:	3101      	adds	r1, #1
 800b2ba:	e7e9      	b.n	800b290 <__exponent+0x52>
 800b2bc:	2330      	movs	r3, #48	; 0x30
 800b2be:	3430      	adds	r4, #48	; 0x30
 800b2c0:	70ab      	strb	r3, [r5, #2]
 800b2c2:	70ec      	strb	r4, [r5, #3]
 800b2c4:	1d2b      	adds	r3, r5, #4
 800b2c6:	e7f1      	b.n	800b2ac <__exponent+0x6e>

0800b2c8 <_printf_float>:
 800b2c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b2ca:	b095      	sub	sp, #84	; 0x54
 800b2cc:	000c      	movs	r4, r1
 800b2ce:	9208      	str	r2, [sp, #32]
 800b2d0:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800b2d2:	9309      	str	r3, [sp, #36]	; 0x24
 800b2d4:	0007      	movs	r7, r0
 800b2d6:	f000 ff41 	bl	800c15c <_localeconv_r>
 800b2da:	6803      	ldr	r3, [r0, #0]
 800b2dc:	0018      	movs	r0, r3
 800b2de:	930c      	str	r3, [sp, #48]	; 0x30
 800b2e0:	f7f4 ff12 	bl	8000108 <strlen>
 800b2e4:	2300      	movs	r3, #0
 800b2e6:	9312      	str	r3, [sp, #72]	; 0x48
 800b2e8:	7e23      	ldrb	r3, [r4, #24]
 800b2ea:	2207      	movs	r2, #7
 800b2ec:	930a      	str	r3, [sp, #40]	; 0x28
 800b2ee:	6823      	ldr	r3, [r4, #0]
 800b2f0:	900d      	str	r0, [sp, #52]	; 0x34
 800b2f2:	930b      	str	r3, [sp, #44]	; 0x2c
 800b2f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b2f6:	682b      	ldr	r3, [r5, #0]
 800b2f8:	05c9      	lsls	r1, r1, #23
 800b2fa:	d547      	bpl.n	800b38c <_printf_float+0xc4>
 800b2fc:	189b      	adds	r3, r3, r2
 800b2fe:	4393      	bics	r3, r2
 800b300:	001a      	movs	r2, r3
 800b302:	3208      	adds	r2, #8
 800b304:	602a      	str	r2, [r5, #0]
 800b306:	681e      	ldr	r6, [r3, #0]
 800b308:	685d      	ldr	r5, [r3, #4]
 800b30a:	0032      	movs	r2, r6
 800b30c:	002b      	movs	r3, r5
 800b30e:	64a2      	str	r2, [r4, #72]	; 0x48
 800b310:	64e3      	str	r3, [r4, #76]	; 0x4c
 800b312:	2201      	movs	r2, #1
 800b314:	006b      	lsls	r3, r5, #1
 800b316:	085b      	lsrs	r3, r3, #1
 800b318:	930e      	str	r3, [sp, #56]	; 0x38
 800b31a:	0030      	movs	r0, r6
 800b31c:	4bab      	ldr	r3, [pc, #684]	; (800b5cc <_printf_float+0x304>)
 800b31e:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b320:	4252      	negs	r2, r2
 800b322:	f7f7 faeb 	bl	80028fc <__aeabi_dcmpun>
 800b326:	2800      	cmp	r0, #0
 800b328:	d132      	bne.n	800b390 <_printf_float+0xc8>
 800b32a:	2201      	movs	r2, #1
 800b32c:	0030      	movs	r0, r6
 800b32e:	4ba7      	ldr	r3, [pc, #668]	; (800b5cc <_printf_float+0x304>)
 800b330:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b332:	4252      	negs	r2, r2
 800b334:	f7f5 f89a 	bl	800046c <__aeabi_dcmple>
 800b338:	2800      	cmp	r0, #0
 800b33a:	d129      	bne.n	800b390 <_printf_float+0xc8>
 800b33c:	2200      	movs	r2, #0
 800b33e:	2300      	movs	r3, #0
 800b340:	0030      	movs	r0, r6
 800b342:	0029      	movs	r1, r5
 800b344:	f7f5 f888 	bl	8000458 <__aeabi_dcmplt>
 800b348:	2800      	cmp	r0, #0
 800b34a:	d003      	beq.n	800b354 <_printf_float+0x8c>
 800b34c:	0023      	movs	r3, r4
 800b34e:	222d      	movs	r2, #45	; 0x2d
 800b350:	3343      	adds	r3, #67	; 0x43
 800b352:	701a      	strb	r2, [r3, #0]
 800b354:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b356:	4d9e      	ldr	r5, [pc, #632]	; (800b5d0 <_printf_float+0x308>)
 800b358:	2b47      	cmp	r3, #71	; 0x47
 800b35a:	d900      	bls.n	800b35e <_printf_float+0x96>
 800b35c:	4d9d      	ldr	r5, [pc, #628]	; (800b5d4 <_printf_float+0x30c>)
 800b35e:	2303      	movs	r3, #3
 800b360:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b362:	6123      	str	r3, [r4, #16]
 800b364:	3301      	adds	r3, #1
 800b366:	439a      	bics	r2, r3
 800b368:	2300      	movs	r3, #0
 800b36a:	6022      	str	r2, [r4, #0]
 800b36c:	930b      	str	r3, [sp, #44]	; 0x2c
 800b36e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b370:	0021      	movs	r1, r4
 800b372:	9300      	str	r3, [sp, #0]
 800b374:	0038      	movs	r0, r7
 800b376:	9b08      	ldr	r3, [sp, #32]
 800b378:	aa13      	add	r2, sp, #76	; 0x4c
 800b37a:	f000 f9fb 	bl	800b774 <_printf_common>
 800b37e:	3001      	adds	r0, #1
 800b380:	d000      	beq.n	800b384 <_printf_float+0xbc>
 800b382:	e0a3      	b.n	800b4cc <_printf_float+0x204>
 800b384:	2001      	movs	r0, #1
 800b386:	4240      	negs	r0, r0
 800b388:	b015      	add	sp, #84	; 0x54
 800b38a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b38c:	3307      	adds	r3, #7
 800b38e:	e7b6      	b.n	800b2fe <_printf_float+0x36>
 800b390:	0032      	movs	r2, r6
 800b392:	002b      	movs	r3, r5
 800b394:	0030      	movs	r0, r6
 800b396:	0029      	movs	r1, r5
 800b398:	f7f7 fab0 	bl	80028fc <__aeabi_dcmpun>
 800b39c:	2800      	cmp	r0, #0
 800b39e:	d00b      	beq.n	800b3b8 <_printf_float+0xf0>
 800b3a0:	2d00      	cmp	r5, #0
 800b3a2:	da03      	bge.n	800b3ac <_printf_float+0xe4>
 800b3a4:	0023      	movs	r3, r4
 800b3a6:	222d      	movs	r2, #45	; 0x2d
 800b3a8:	3343      	adds	r3, #67	; 0x43
 800b3aa:	701a      	strb	r2, [r3, #0]
 800b3ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3ae:	4d8a      	ldr	r5, [pc, #552]	; (800b5d8 <_printf_float+0x310>)
 800b3b0:	2b47      	cmp	r3, #71	; 0x47
 800b3b2:	d9d4      	bls.n	800b35e <_printf_float+0x96>
 800b3b4:	4d89      	ldr	r5, [pc, #548]	; (800b5dc <_printf_float+0x314>)
 800b3b6:	e7d2      	b.n	800b35e <_printf_float+0x96>
 800b3b8:	2220      	movs	r2, #32
 800b3ba:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b3bc:	6863      	ldr	r3, [r4, #4]
 800b3be:	4391      	bics	r1, r2
 800b3c0:	910e      	str	r1, [sp, #56]	; 0x38
 800b3c2:	1c5a      	adds	r2, r3, #1
 800b3c4:	d14a      	bne.n	800b45c <_printf_float+0x194>
 800b3c6:	3307      	adds	r3, #7
 800b3c8:	6063      	str	r3, [r4, #4]
 800b3ca:	2380      	movs	r3, #128	; 0x80
 800b3cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b3ce:	00db      	lsls	r3, r3, #3
 800b3d0:	4313      	orrs	r3, r2
 800b3d2:	2200      	movs	r2, #0
 800b3d4:	9206      	str	r2, [sp, #24]
 800b3d6:	aa12      	add	r2, sp, #72	; 0x48
 800b3d8:	9205      	str	r2, [sp, #20]
 800b3da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b3dc:	6023      	str	r3, [r4, #0]
 800b3de:	9204      	str	r2, [sp, #16]
 800b3e0:	aa11      	add	r2, sp, #68	; 0x44
 800b3e2:	9203      	str	r2, [sp, #12]
 800b3e4:	2223      	movs	r2, #35	; 0x23
 800b3e6:	a908      	add	r1, sp, #32
 800b3e8:	9301      	str	r3, [sp, #4]
 800b3ea:	6863      	ldr	r3, [r4, #4]
 800b3ec:	1852      	adds	r2, r2, r1
 800b3ee:	9202      	str	r2, [sp, #8]
 800b3f0:	9300      	str	r3, [sp, #0]
 800b3f2:	0032      	movs	r2, r6
 800b3f4:	002b      	movs	r3, r5
 800b3f6:	0038      	movs	r0, r7
 800b3f8:	f7ff febe 	bl	800b178 <__cvt>
 800b3fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b3fe:	0005      	movs	r5, r0
 800b400:	2b47      	cmp	r3, #71	; 0x47
 800b402:	d109      	bne.n	800b418 <_printf_float+0x150>
 800b404:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b406:	1cda      	adds	r2, r3, #3
 800b408:	db02      	blt.n	800b410 <_printf_float+0x148>
 800b40a:	6862      	ldr	r2, [r4, #4]
 800b40c:	4293      	cmp	r3, r2
 800b40e:	dd49      	ble.n	800b4a4 <_printf_float+0x1dc>
 800b410:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b412:	3b02      	subs	r3, #2
 800b414:	b2db      	uxtb	r3, r3
 800b416:	930a      	str	r3, [sp, #40]	; 0x28
 800b418:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b41a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b41c:	2b65      	cmp	r3, #101	; 0x65
 800b41e:	d824      	bhi.n	800b46a <_printf_float+0x1a2>
 800b420:	0020      	movs	r0, r4
 800b422:	001a      	movs	r2, r3
 800b424:	3901      	subs	r1, #1
 800b426:	3050      	adds	r0, #80	; 0x50
 800b428:	9111      	str	r1, [sp, #68]	; 0x44
 800b42a:	f7ff ff08 	bl	800b23e <__exponent>
 800b42e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b430:	900b      	str	r0, [sp, #44]	; 0x2c
 800b432:	1813      	adds	r3, r2, r0
 800b434:	6123      	str	r3, [r4, #16]
 800b436:	2a01      	cmp	r2, #1
 800b438:	dc02      	bgt.n	800b440 <_printf_float+0x178>
 800b43a:	6822      	ldr	r2, [r4, #0]
 800b43c:	07d2      	lsls	r2, r2, #31
 800b43e:	d501      	bpl.n	800b444 <_printf_float+0x17c>
 800b440:	3301      	adds	r3, #1
 800b442:	6123      	str	r3, [r4, #16]
 800b444:	2323      	movs	r3, #35	; 0x23
 800b446:	aa08      	add	r2, sp, #32
 800b448:	189b      	adds	r3, r3, r2
 800b44a:	781b      	ldrb	r3, [r3, #0]
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d100      	bne.n	800b452 <_printf_float+0x18a>
 800b450:	e78d      	b.n	800b36e <_printf_float+0xa6>
 800b452:	0023      	movs	r3, r4
 800b454:	222d      	movs	r2, #45	; 0x2d
 800b456:	3343      	adds	r3, #67	; 0x43
 800b458:	701a      	strb	r2, [r3, #0]
 800b45a:	e788      	b.n	800b36e <_printf_float+0xa6>
 800b45c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b45e:	2a47      	cmp	r2, #71	; 0x47
 800b460:	d1b3      	bne.n	800b3ca <_printf_float+0x102>
 800b462:	2b00      	cmp	r3, #0
 800b464:	d1b1      	bne.n	800b3ca <_printf_float+0x102>
 800b466:	3301      	adds	r3, #1
 800b468:	e7ae      	b.n	800b3c8 <_printf_float+0x100>
 800b46a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b46c:	2b66      	cmp	r3, #102	; 0x66
 800b46e:	d11b      	bne.n	800b4a8 <_printf_float+0x1e0>
 800b470:	6863      	ldr	r3, [r4, #4]
 800b472:	2900      	cmp	r1, #0
 800b474:	dd09      	ble.n	800b48a <_printf_float+0x1c2>
 800b476:	6121      	str	r1, [r4, #16]
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d102      	bne.n	800b482 <_printf_float+0x1ba>
 800b47c:	6822      	ldr	r2, [r4, #0]
 800b47e:	07d2      	lsls	r2, r2, #31
 800b480:	d50b      	bpl.n	800b49a <_printf_float+0x1d2>
 800b482:	3301      	adds	r3, #1
 800b484:	185b      	adds	r3, r3, r1
 800b486:	6123      	str	r3, [r4, #16]
 800b488:	e007      	b.n	800b49a <_printf_float+0x1d2>
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d103      	bne.n	800b496 <_printf_float+0x1ce>
 800b48e:	2201      	movs	r2, #1
 800b490:	6821      	ldr	r1, [r4, #0]
 800b492:	4211      	tst	r1, r2
 800b494:	d000      	beq.n	800b498 <_printf_float+0x1d0>
 800b496:	1c9a      	adds	r2, r3, #2
 800b498:	6122      	str	r2, [r4, #16]
 800b49a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b49c:	65a3      	str	r3, [r4, #88]	; 0x58
 800b49e:	2300      	movs	r3, #0
 800b4a0:	930b      	str	r3, [sp, #44]	; 0x2c
 800b4a2:	e7cf      	b.n	800b444 <_printf_float+0x17c>
 800b4a4:	2367      	movs	r3, #103	; 0x67
 800b4a6:	930a      	str	r3, [sp, #40]	; 0x28
 800b4a8:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b4aa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b4ac:	4299      	cmp	r1, r3
 800b4ae:	db06      	blt.n	800b4be <_printf_float+0x1f6>
 800b4b0:	6823      	ldr	r3, [r4, #0]
 800b4b2:	6121      	str	r1, [r4, #16]
 800b4b4:	07db      	lsls	r3, r3, #31
 800b4b6:	d5f0      	bpl.n	800b49a <_printf_float+0x1d2>
 800b4b8:	3101      	adds	r1, #1
 800b4ba:	6121      	str	r1, [r4, #16]
 800b4bc:	e7ed      	b.n	800b49a <_printf_float+0x1d2>
 800b4be:	2201      	movs	r2, #1
 800b4c0:	2900      	cmp	r1, #0
 800b4c2:	dc01      	bgt.n	800b4c8 <_printf_float+0x200>
 800b4c4:	1892      	adds	r2, r2, r2
 800b4c6:	1a52      	subs	r2, r2, r1
 800b4c8:	189b      	adds	r3, r3, r2
 800b4ca:	e7dc      	b.n	800b486 <_printf_float+0x1be>
 800b4cc:	6822      	ldr	r2, [r4, #0]
 800b4ce:	0553      	lsls	r3, r2, #21
 800b4d0:	d408      	bmi.n	800b4e4 <_printf_float+0x21c>
 800b4d2:	6923      	ldr	r3, [r4, #16]
 800b4d4:	002a      	movs	r2, r5
 800b4d6:	0038      	movs	r0, r7
 800b4d8:	9908      	ldr	r1, [sp, #32]
 800b4da:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b4dc:	47a8      	blx	r5
 800b4de:	3001      	adds	r0, #1
 800b4e0:	d12a      	bne.n	800b538 <_printf_float+0x270>
 800b4e2:	e74f      	b.n	800b384 <_printf_float+0xbc>
 800b4e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4e6:	2b65      	cmp	r3, #101	; 0x65
 800b4e8:	d800      	bhi.n	800b4ec <_printf_float+0x224>
 800b4ea:	e0ec      	b.n	800b6c6 <_printf_float+0x3fe>
 800b4ec:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800b4ee:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800b4f0:	2200      	movs	r2, #0
 800b4f2:	2300      	movs	r3, #0
 800b4f4:	f7f4 ffaa 	bl	800044c <__aeabi_dcmpeq>
 800b4f8:	2800      	cmp	r0, #0
 800b4fa:	d034      	beq.n	800b566 <_printf_float+0x29e>
 800b4fc:	2301      	movs	r3, #1
 800b4fe:	0038      	movs	r0, r7
 800b500:	4a37      	ldr	r2, [pc, #220]	; (800b5e0 <_printf_float+0x318>)
 800b502:	9908      	ldr	r1, [sp, #32]
 800b504:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b506:	47a8      	blx	r5
 800b508:	3001      	adds	r0, #1
 800b50a:	d100      	bne.n	800b50e <_printf_float+0x246>
 800b50c:	e73a      	b.n	800b384 <_printf_float+0xbc>
 800b50e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b510:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b512:	429a      	cmp	r2, r3
 800b514:	db02      	blt.n	800b51c <_printf_float+0x254>
 800b516:	6823      	ldr	r3, [r4, #0]
 800b518:	07db      	lsls	r3, r3, #31
 800b51a:	d50d      	bpl.n	800b538 <_printf_float+0x270>
 800b51c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b51e:	0038      	movs	r0, r7
 800b520:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b522:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b524:	9908      	ldr	r1, [sp, #32]
 800b526:	47a8      	blx	r5
 800b528:	2500      	movs	r5, #0
 800b52a:	3001      	adds	r0, #1
 800b52c:	d100      	bne.n	800b530 <_printf_float+0x268>
 800b52e:	e729      	b.n	800b384 <_printf_float+0xbc>
 800b530:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b532:	3b01      	subs	r3, #1
 800b534:	42ab      	cmp	r3, r5
 800b536:	dc0a      	bgt.n	800b54e <_printf_float+0x286>
 800b538:	6823      	ldr	r3, [r4, #0]
 800b53a:	079b      	lsls	r3, r3, #30
 800b53c:	d500      	bpl.n	800b540 <_printf_float+0x278>
 800b53e:	e116      	b.n	800b76e <_printf_float+0x4a6>
 800b540:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b542:	68e0      	ldr	r0, [r4, #12]
 800b544:	4298      	cmp	r0, r3
 800b546:	db00      	blt.n	800b54a <_printf_float+0x282>
 800b548:	e71e      	b.n	800b388 <_printf_float+0xc0>
 800b54a:	0018      	movs	r0, r3
 800b54c:	e71c      	b.n	800b388 <_printf_float+0xc0>
 800b54e:	0022      	movs	r2, r4
 800b550:	2301      	movs	r3, #1
 800b552:	0038      	movs	r0, r7
 800b554:	9908      	ldr	r1, [sp, #32]
 800b556:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b558:	321a      	adds	r2, #26
 800b55a:	47b0      	blx	r6
 800b55c:	3001      	adds	r0, #1
 800b55e:	d100      	bne.n	800b562 <_printf_float+0x29a>
 800b560:	e710      	b.n	800b384 <_printf_float+0xbc>
 800b562:	3501      	adds	r5, #1
 800b564:	e7e4      	b.n	800b530 <_printf_float+0x268>
 800b566:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b568:	2b00      	cmp	r3, #0
 800b56a:	dc3b      	bgt.n	800b5e4 <_printf_float+0x31c>
 800b56c:	2301      	movs	r3, #1
 800b56e:	0038      	movs	r0, r7
 800b570:	4a1b      	ldr	r2, [pc, #108]	; (800b5e0 <_printf_float+0x318>)
 800b572:	9908      	ldr	r1, [sp, #32]
 800b574:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b576:	47b0      	blx	r6
 800b578:	3001      	adds	r0, #1
 800b57a:	d100      	bne.n	800b57e <_printf_float+0x2b6>
 800b57c:	e702      	b.n	800b384 <_printf_float+0xbc>
 800b57e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b580:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b582:	4313      	orrs	r3, r2
 800b584:	d102      	bne.n	800b58c <_printf_float+0x2c4>
 800b586:	6823      	ldr	r3, [r4, #0]
 800b588:	07db      	lsls	r3, r3, #31
 800b58a:	d5d5      	bpl.n	800b538 <_printf_float+0x270>
 800b58c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b58e:	0038      	movs	r0, r7
 800b590:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b592:	9908      	ldr	r1, [sp, #32]
 800b594:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b596:	47b0      	blx	r6
 800b598:	2300      	movs	r3, #0
 800b59a:	3001      	adds	r0, #1
 800b59c:	d100      	bne.n	800b5a0 <_printf_float+0x2d8>
 800b59e:	e6f1      	b.n	800b384 <_printf_float+0xbc>
 800b5a0:	930a      	str	r3, [sp, #40]	; 0x28
 800b5a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b5a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b5a6:	425b      	negs	r3, r3
 800b5a8:	4293      	cmp	r3, r2
 800b5aa:	dc01      	bgt.n	800b5b0 <_printf_float+0x2e8>
 800b5ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b5ae:	e791      	b.n	800b4d4 <_printf_float+0x20c>
 800b5b0:	0022      	movs	r2, r4
 800b5b2:	2301      	movs	r3, #1
 800b5b4:	0038      	movs	r0, r7
 800b5b6:	9908      	ldr	r1, [sp, #32]
 800b5b8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b5ba:	321a      	adds	r2, #26
 800b5bc:	47b0      	blx	r6
 800b5be:	3001      	adds	r0, #1
 800b5c0:	d100      	bne.n	800b5c4 <_printf_float+0x2fc>
 800b5c2:	e6df      	b.n	800b384 <_printf_float+0xbc>
 800b5c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5c6:	3301      	adds	r3, #1
 800b5c8:	e7ea      	b.n	800b5a0 <_printf_float+0x2d8>
 800b5ca:	46c0      	nop			; (mov r8, r8)
 800b5cc:	7fefffff 	.word	0x7fefffff
 800b5d0:	08010190 	.word	0x08010190
 800b5d4:	08010194 	.word	0x08010194
 800b5d8:	08010198 	.word	0x08010198
 800b5dc:	0801019c 	.word	0x0801019c
 800b5e0:	080101a0 	.word	0x080101a0
 800b5e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b5e6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b5e8:	920a      	str	r2, [sp, #40]	; 0x28
 800b5ea:	429a      	cmp	r2, r3
 800b5ec:	dd00      	ble.n	800b5f0 <_printf_float+0x328>
 800b5ee:	930a      	str	r3, [sp, #40]	; 0x28
 800b5f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	dc3d      	bgt.n	800b672 <_printf_float+0x3aa>
 800b5f6:	2300      	movs	r3, #0
 800b5f8:	930e      	str	r3, [sp, #56]	; 0x38
 800b5fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5fc:	43db      	mvns	r3, r3
 800b5fe:	17db      	asrs	r3, r3, #31
 800b600:	930f      	str	r3, [sp, #60]	; 0x3c
 800b602:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b604:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b606:	930b      	str	r3, [sp, #44]	; 0x2c
 800b608:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b60a:	4013      	ands	r3, r2
 800b60c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b60e:	1ad3      	subs	r3, r2, r3
 800b610:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b612:	4293      	cmp	r3, r2
 800b614:	dc36      	bgt.n	800b684 <_printf_float+0x3bc>
 800b616:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b618:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b61a:	429a      	cmp	r2, r3
 800b61c:	db40      	blt.n	800b6a0 <_printf_float+0x3d8>
 800b61e:	6823      	ldr	r3, [r4, #0]
 800b620:	07db      	lsls	r3, r3, #31
 800b622:	d43d      	bmi.n	800b6a0 <_printf_float+0x3d8>
 800b624:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800b626:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b628:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b62a:	1af3      	subs	r3, r6, r3
 800b62c:	1ab6      	subs	r6, r6, r2
 800b62e:	429e      	cmp	r6, r3
 800b630:	dd00      	ble.n	800b634 <_printf_float+0x36c>
 800b632:	001e      	movs	r6, r3
 800b634:	2e00      	cmp	r6, #0
 800b636:	dc3c      	bgt.n	800b6b2 <_printf_float+0x3ea>
 800b638:	2300      	movs	r3, #0
 800b63a:	930a      	str	r3, [sp, #40]	; 0x28
 800b63c:	43f3      	mvns	r3, r6
 800b63e:	17db      	asrs	r3, r3, #31
 800b640:	930b      	str	r3, [sp, #44]	; 0x2c
 800b642:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b644:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b646:	1a9b      	subs	r3, r3, r2
 800b648:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b64a:	4032      	ands	r2, r6
 800b64c:	1a9b      	subs	r3, r3, r2
 800b64e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b650:	4293      	cmp	r3, r2
 800b652:	dc00      	bgt.n	800b656 <_printf_float+0x38e>
 800b654:	e770      	b.n	800b538 <_printf_float+0x270>
 800b656:	0022      	movs	r2, r4
 800b658:	2301      	movs	r3, #1
 800b65a:	0038      	movs	r0, r7
 800b65c:	9908      	ldr	r1, [sp, #32]
 800b65e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b660:	321a      	adds	r2, #26
 800b662:	47a8      	blx	r5
 800b664:	3001      	adds	r0, #1
 800b666:	d100      	bne.n	800b66a <_printf_float+0x3a2>
 800b668:	e68c      	b.n	800b384 <_printf_float+0xbc>
 800b66a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b66c:	3301      	adds	r3, #1
 800b66e:	930a      	str	r3, [sp, #40]	; 0x28
 800b670:	e7e7      	b.n	800b642 <_printf_float+0x37a>
 800b672:	002a      	movs	r2, r5
 800b674:	0038      	movs	r0, r7
 800b676:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b678:	9908      	ldr	r1, [sp, #32]
 800b67a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b67c:	47b0      	blx	r6
 800b67e:	3001      	adds	r0, #1
 800b680:	d1b9      	bne.n	800b5f6 <_printf_float+0x32e>
 800b682:	e67f      	b.n	800b384 <_printf_float+0xbc>
 800b684:	0022      	movs	r2, r4
 800b686:	2301      	movs	r3, #1
 800b688:	0038      	movs	r0, r7
 800b68a:	9908      	ldr	r1, [sp, #32]
 800b68c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b68e:	321a      	adds	r2, #26
 800b690:	47b0      	blx	r6
 800b692:	3001      	adds	r0, #1
 800b694:	d100      	bne.n	800b698 <_printf_float+0x3d0>
 800b696:	e675      	b.n	800b384 <_printf_float+0xbc>
 800b698:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b69a:	3301      	adds	r3, #1
 800b69c:	930e      	str	r3, [sp, #56]	; 0x38
 800b69e:	e7b0      	b.n	800b602 <_printf_float+0x33a>
 800b6a0:	0038      	movs	r0, r7
 800b6a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b6a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b6a6:	9908      	ldr	r1, [sp, #32]
 800b6a8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b6aa:	47b0      	blx	r6
 800b6ac:	3001      	adds	r0, #1
 800b6ae:	d1b9      	bne.n	800b624 <_printf_float+0x35c>
 800b6b0:	e668      	b.n	800b384 <_printf_float+0xbc>
 800b6b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b6b4:	0038      	movs	r0, r7
 800b6b6:	18ea      	adds	r2, r5, r3
 800b6b8:	9908      	ldr	r1, [sp, #32]
 800b6ba:	0033      	movs	r3, r6
 800b6bc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b6be:	47a8      	blx	r5
 800b6c0:	3001      	adds	r0, #1
 800b6c2:	d1b9      	bne.n	800b638 <_printf_float+0x370>
 800b6c4:	e65e      	b.n	800b384 <_printf_float+0xbc>
 800b6c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b6c8:	2b01      	cmp	r3, #1
 800b6ca:	dc02      	bgt.n	800b6d2 <_printf_float+0x40a>
 800b6cc:	2301      	movs	r3, #1
 800b6ce:	421a      	tst	r2, r3
 800b6d0:	d03a      	beq.n	800b748 <_printf_float+0x480>
 800b6d2:	2301      	movs	r3, #1
 800b6d4:	002a      	movs	r2, r5
 800b6d6:	0038      	movs	r0, r7
 800b6d8:	9908      	ldr	r1, [sp, #32]
 800b6da:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b6dc:	47b0      	blx	r6
 800b6de:	3001      	adds	r0, #1
 800b6e0:	d100      	bne.n	800b6e4 <_printf_float+0x41c>
 800b6e2:	e64f      	b.n	800b384 <_printf_float+0xbc>
 800b6e4:	0038      	movs	r0, r7
 800b6e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b6e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b6ea:	9908      	ldr	r1, [sp, #32]
 800b6ec:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b6ee:	47b0      	blx	r6
 800b6f0:	3001      	adds	r0, #1
 800b6f2:	d100      	bne.n	800b6f6 <_printf_float+0x42e>
 800b6f4:	e646      	b.n	800b384 <_printf_float+0xbc>
 800b6f6:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800b6f8:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800b6fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b6fc:	2200      	movs	r2, #0
 800b6fe:	001e      	movs	r6, r3
 800b700:	2300      	movs	r3, #0
 800b702:	f7f4 fea3 	bl	800044c <__aeabi_dcmpeq>
 800b706:	2800      	cmp	r0, #0
 800b708:	d11c      	bne.n	800b744 <_printf_float+0x47c>
 800b70a:	0033      	movs	r3, r6
 800b70c:	1c6a      	adds	r2, r5, #1
 800b70e:	3b01      	subs	r3, #1
 800b710:	0038      	movs	r0, r7
 800b712:	9908      	ldr	r1, [sp, #32]
 800b714:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b716:	47a8      	blx	r5
 800b718:	3001      	adds	r0, #1
 800b71a:	d10f      	bne.n	800b73c <_printf_float+0x474>
 800b71c:	e632      	b.n	800b384 <_printf_float+0xbc>
 800b71e:	0022      	movs	r2, r4
 800b720:	2301      	movs	r3, #1
 800b722:	0038      	movs	r0, r7
 800b724:	9908      	ldr	r1, [sp, #32]
 800b726:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b728:	321a      	adds	r2, #26
 800b72a:	47b0      	blx	r6
 800b72c:	3001      	adds	r0, #1
 800b72e:	d100      	bne.n	800b732 <_printf_float+0x46a>
 800b730:	e628      	b.n	800b384 <_printf_float+0xbc>
 800b732:	3501      	adds	r5, #1
 800b734:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b736:	3b01      	subs	r3, #1
 800b738:	42ab      	cmp	r3, r5
 800b73a:	dcf0      	bgt.n	800b71e <_printf_float+0x456>
 800b73c:	0022      	movs	r2, r4
 800b73e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b740:	3250      	adds	r2, #80	; 0x50
 800b742:	e6c8      	b.n	800b4d6 <_printf_float+0x20e>
 800b744:	2500      	movs	r5, #0
 800b746:	e7f5      	b.n	800b734 <_printf_float+0x46c>
 800b748:	002a      	movs	r2, r5
 800b74a:	e7e1      	b.n	800b710 <_printf_float+0x448>
 800b74c:	0022      	movs	r2, r4
 800b74e:	2301      	movs	r3, #1
 800b750:	0038      	movs	r0, r7
 800b752:	9908      	ldr	r1, [sp, #32]
 800b754:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b756:	3219      	adds	r2, #25
 800b758:	47b0      	blx	r6
 800b75a:	3001      	adds	r0, #1
 800b75c:	d100      	bne.n	800b760 <_printf_float+0x498>
 800b75e:	e611      	b.n	800b384 <_printf_float+0xbc>
 800b760:	3501      	adds	r5, #1
 800b762:	68e3      	ldr	r3, [r4, #12]
 800b764:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b766:	1a9b      	subs	r3, r3, r2
 800b768:	42ab      	cmp	r3, r5
 800b76a:	dcef      	bgt.n	800b74c <_printf_float+0x484>
 800b76c:	e6e8      	b.n	800b540 <_printf_float+0x278>
 800b76e:	2500      	movs	r5, #0
 800b770:	e7f7      	b.n	800b762 <_printf_float+0x49a>
 800b772:	46c0      	nop			; (mov r8, r8)

0800b774 <_printf_common>:
 800b774:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b776:	0016      	movs	r6, r2
 800b778:	9301      	str	r3, [sp, #4]
 800b77a:	688a      	ldr	r2, [r1, #8]
 800b77c:	690b      	ldr	r3, [r1, #16]
 800b77e:	000c      	movs	r4, r1
 800b780:	9000      	str	r0, [sp, #0]
 800b782:	4293      	cmp	r3, r2
 800b784:	da00      	bge.n	800b788 <_printf_common+0x14>
 800b786:	0013      	movs	r3, r2
 800b788:	0022      	movs	r2, r4
 800b78a:	6033      	str	r3, [r6, #0]
 800b78c:	3243      	adds	r2, #67	; 0x43
 800b78e:	7812      	ldrb	r2, [r2, #0]
 800b790:	2a00      	cmp	r2, #0
 800b792:	d001      	beq.n	800b798 <_printf_common+0x24>
 800b794:	3301      	adds	r3, #1
 800b796:	6033      	str	r3, [r6, #0]
 800b798:	6823      	ldr	r3, [r4, #0]
 800b79a:	069b      	lsls	r3, r3, #26
 800b79c:	d502      	bpl.n	800b7a4 <_printf_common+0x30>
 800b79e:	6833      	ldr	r3, [r6, #0]
 800b7a0:	3302      	adds	r3, #2
 800b7a2:	6033      	str	r3, [r6, #0]
 800b7a4:	6822      	ldr	r2, [r4, #0]
 800b7a6:	2306      	movs	r3, #6
 800b7a8:	0015      	movs	r5, r2
 800b7aa:	401d      	ands	r5, r3
 800b7ac:	421a      	tst	r2, r3
 800b7ae:	d027      	beq.n	800b800 <_printf_common+0x8c>
 800b7b0:	0023      	movs	r3, r4
 800b7b2:	3343      	adds	r3, #67	; 0x43
 800b7b4:	781b      	ldrb	r3, [r3, #0]
 800b7b6:	1e5a      	subs	r2, r3, #1
 800b7b8:	4193      	sbcs	r3, r2
 800b7ba:	6822      	ldr	r2, [r4, #0]
 800b7bc:	0692      	lsls	r2, r2, #26
 800b7be:	d430      	bmi.n	800b822 <_printf_common+0xae>
 800b7c0:	0022      	movs	r2, r4
 800b7c2:	9901      	ldr	r1, [sp, #4]
 800b7c4:	9800      	ldr	r0, [sp, #0]
 800b7c6:	9d08      	ldr	r5, [sp, #32]
 800b7c8:	3243      	adds	r2, #67	; 0x43
 800b7ca:	47a8      	blx	r5
 800b7cc:	3001      	adds	r0, #1
 800b7ce:	d025      	beq.n	800b81c <_printf_common+0xa8>
 800b7d0:	2206      	movs	r2, #6
 800b7d2:	6823      	ldr	r3, [r4, #0]
 800b7d4:	2500      	movs	r5, #0
 800b7d6:	4013      	ands	r3, r2
 800b7d8:	2b04      	cmp	r3, #4
 800b7da:	d105      	bne.n	800b7e8 <_printf_common+0x74>
 800b7dc:	6833      	ldr	r3, [r6, #0]
 800b7de:	68e5      	ldr	r5, [r4, #12]
 800b7e0:	1aed      	subs	r5, r5, r3
 800b7e2:	43eb      	mvns	r3, r5
 800b7e4:	17db      	asrs	r3, r3, #31
 800b7e6:	401d      	ands	r5, r3
 800b7e8:	68a3      	ldr	r3, [r4, #8]
 800b7ea:	6922      	ldr	r2, [r4, #16]
 800b7ec:	4293      	cmp	r3, r2
 800b7ee:	dd01      	ble.n	800b7f4 <_printf_common+0x80>
 800b7f0:	1a9b      	subs	r3, r3, r2
 800b7f2:	18ed      	adds	r5, r5, r3
 800b7f4:	2600      	movs	r6, #0
 800b7f6:	42b5      	cmp	r5, r6
 800b7f8:	d120      	bne.n	800b83c <_printf_common+0xc8>
 800b7fa:	2000      	movs	r0, #0
 800b7fc:	e010      	b.n	800b820 <_printf_common+0xac>
 800b7fe:	3501      	adds	r5, #1
 800b800:	68e3      	ldr	r3, [r4, #12]
 800b802:	6832      	ldr	r2, [r6, #0]
 800b804:	1a9b      	subs	r3, r3, r2
 800b806:	42ab      	cmp	r3, r5
 800b808:	ddd2      	ble.n	800b7b0 <_printf_common+0x3c>
 800b80a:	0022      	movs	r2, r4
 800b80c:	2301      	movs	r3, #1
 800b80e:	9901      	ldr	r1, [sp, #4]
 800b810:	9800      	ldr	r0, [sp, #0]
 800b812:	9f08      	ldr	r7, [sp, #32]
 800b814:	3219      	adds	r2, #25
 800b816:	47b8      	blx	r7
 800b818:	3001      	adds	r0, #1
 800b81a:	d1f0      	bne.n	800b7fe <_printf_common+0x8a>
 800b81c:	2001      	movs	r0, #1
 800b81e:	4240      	negs	r0, r0
 800b820:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b822:	2030      	movs	r0, #48	; 0x30
 800b824:	18e1      	adds	r1, r4, r3
 800b826:	3143      	adds	r1, #67	; 0x43
 800b828:	7008      	strb	r0, [r1, #0]
 800b82a:	0021      	movs	r1, r4
 800b82c:	1c5a      	adds	r2, r3, #1
 800b82e:	3145      	adds	r1, #69	; 0x45
 800b830:	7809      	ldrb	r1, [r1, #0]
 800b832:	18a2      	adds	r2, r4, r2
 800b834:	3243      	adds	r2, #67	; 0x43
 800b836:	3302      	adds	r3, #2
 800b838:	7011      	strb	r1, [r2, #0]
 800b83a:	e7c1      	b.n	800b7c0 <_printf_common+0x4c>
 800b83c:	0022      	movs	r2, r4
 800b83e:	2301      	movs	r3, #1
 800b840:	9901      	ldr	r1, [sp, #4]
 800b842:	9800      	ldr	r0, [sp, #0]
 800b844:	9f08      	ldr	r7, [sp, #32]
 800b846:	321a      	adds	r2, #26
 800b848:	47b8      	blx	r7
 800b84a:	3001      	adds	r0, #1
 800b84c:	d0e6      	beq.n	800b81c <_printf_common+0xa8>
 800b84e:	3601      	adds	r6, #1
 800b850:	e7d1      	b.n	800b7f6 <_printf_common+0x82>
	...

0800b854 <_printf_i>:
 800b854:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b856:	b08b      	sub	sp, #44	; 0x2c
 800b858:	9206      	str	r2, [sp, #24]
 800b85a:	000a      	movs	r2, r1
 800b85c:	3243      	adds	r2, #67	; 0x43
 800b85e:	9307      	str	r3, [sp, #28]
 800b860:	9005      	str	r0, [sp, #20]
 800b862:	9204      	str	r2, [sp, #16]
 800b864:	7e0a      	ldrb	r2, [r1, #24]
 800b866:	000c      	movs	r4, r1
 800b868:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b86a:	2a78      	cmp	r2, #120	; 0x78
 800b86c:	d809      	bhi.n	800b882 <_printf_i+0x2e>
 800b86e:	2a62      	cmp	r2, #98	; 0x62
 800b870:	d80b      	bhi.n	800b88a <_printf_i+0x36>
 800b872:	2a00      	cmp	r2, #0
 800b874:	d100      	bne.n	800b878 <_printf_i+0x24>
 800b876:	e0be      	b.n	800b9f6 <_printf_i+0x1a2>
 800b878:	497c      	ldr	r1, [pc, #496]	; (800ba6c <_printf_i+0x218>)
 800b87a:	9103      	str	r1, [sp, #12]
 800b87c:	2a58      	cmp	r2, #88	; 0x58
 800b87e:	d100      	bne.n	800b882 <_printf_i+0x2e>
 800b880:	e093      	b.n	800b9aa <_printf_i+0x156>
 800b882:	0026      	movs	r6, r4
 800b884:	3642      	adds	r6, #66	; 0x42
 800b886:	7032      	strb	r2, [r6, #0]
 800b888:	e022      	b.n	800b8d0 <_printf_i+0x7c>
 800b88a:	0010      	movs	r0, r2
 800b88c:	3863      	subs	r0, #99	; 0x63
 800b88e:	2815      	cmp	r0, #21
 800b890:	d8f7      	bhi.n	800b882 <_printf_i+0x2e>
 800b892:	f7f4 fc4b 	bl	800012c <__gnu_thumb1_case_shi>
 800b896:	0016      	.short	0x0016
 800b898:	fff6001f 	.word	0xfff6001f
 800b89c:	fff6fff6 	.word	0xfff6fff6
 800b8a0:	001ffff6 	.word	0x001ffff6
 800b8a4:	fff6fff6 	.word	0xfff6fff6
 800b8a8:	fff6fff6 	.word	0xfff6fff6
 800b8ac:	003600a3 	.word	0x003600a3
 800b8b0:	fff60083 	.word	0xfff60083
 800b8b4:	00b4fff6 	.word	0x00b4fff6
 800b8b8:	0036fff6 	.word	0x0036fff6
 800b8bc:	fff6fff6 	.word	0xfff6fff6
 800b8c0:	0087      	.short	0x0087
 800b8c2:	0026      	movs	r6, r4
 800b8c4:	681a      	ldr	r2, [r3, #0]
 800b8c6:	3642      	adds	r6, #66	; 0x42
 800b8c8:	1d11      	adds	r1, r2, #4
 800b8ca:	6019      	str	r1, [r3, #0]
 800b8cc:	6813      	ldr	r3, [r2, #0]
 800b8ce:	7033      	strb	r3, [r6, #0]
 800b8d0:	2301      	movs	r3, #1
 800b8d2:	e0a2      	b.n	800ba1a <_printf_i+0x1c6>
 800b8d4:	6818      	ldr	r0, [r3, #0]
 800b8d6:	6809      	ldr	r1, [r1, #0]
 800b8d8:	1d02      	adds	r2, r0, #4
 800b8da:	060d      	lsls	r5, r1, #24
 800b8dc:	d50b      	bpl.n	800b8f6 <_printf_i+0xa2>
 800b8de:	6805      	ldr	r5, [r0, #0]
 800b8e0:	601a      	str	r2, [r3, #0]
 800b8e2:	2d00      	cmp	r5, #0
 800b8e4:	da03      	bge.n	800b8ee <_printf_i+0x9a>
 800b8e6:	232d      	movs	r3, #45	; 0x2d
 800b8e8:	9a04      	ldr	r2, [sp, #16]
 800b8ea:	426d      	negs	r5, r5
 800b8ec:	7013      	strb	r3, [r2, #0]
 800b8ee:	4b5f      	ldr	r3, [pc, #380]	; (800ba6c <_printf_i+0x218>)
 800b8f0:	270a      	movs	r7, #10
 800b8f2:	9303      	str	r3, [sp, #12]
 800b8f4:	e01b      	b.n	800b92e <_printf_i+0xda>
 800b8f6:	6805      	ldr	r5, [r0, #0]
 800b8f8:	601a      	str	r2, [r3, #0]
 800b8fa:	0649      	lsls	r1, r1, #25
 800b8fc:	d5f1      	bpl.n	800b8e2 <_printf_i+0x8e>
 800b8fe:	b22d      	sxth	r5, r5
 800b900:	e7ef      	b.n	800b8e2 <_printf_i+0x8e>
 800b902:	680d      	ldr	r5, [r1, #0]
 800b904:	6819      	ldr	r1, [r3, #0]
 800b906:	1d08      	adds	r0, r1, #4
 800b908:	6018      	str	r0, [r3, #0]
 800b90a:	062e      	lsls	r6, r5, #24
 800b90c:	d501      	bpl.n	800b912 <_printf_i+0xbe>
 800b90e:	680d      	ldr	r5, [r1, #0]
 800b910:	e003      	b.n	800b91a <_printf_i+0xc6>
 800b912:	066d      	lsls	r5, r5, #25
 800b914:	d5fb      	bpl.n	800b90e <_printf_i+0xba>
 800b916:	680d      	ldr	r5, [r1, #0]
 800b918:	b2ad      	uxth	r5, r5
 800b91a:	4b54      	ldr	r3, [pc, #336]	; (800ba6c <_printf_i+0x218>)
 800b91c:	2708      	movs	r7, #8
 800b91e:	9303      	str	r3, [sp, #12]
 800b920:	2a6f      	cmp	r2, #111	; 0x6f
 800b922:	d000      	beq.n	800b926 <_printf_i+0xd2>
 800b924:	3702      	adds	r7, #2
 800b926:	0023      	movs	r3, r4
 800b928:	2200      	movs	r2, #0
 800b92a:	3343      	adds	r3, #67	; 0x43
 800b92c:	701a      	strb	r2, [r3, #0]
 800b92e:	6863      	ldr	r3, [r4, #4]
 800b930:	60a3      	str	r3, [r4, #8]
 800b932:	2b00      	cmp	r3, #0
 800b934:	db03      	blt.n	800b93e <_printf_i+0xea>
 800b936:	2104      	movs	r1, #4
 800b938:	6822      	ldr	r2, [r4, #0]
 800b93a:	438a      	bics	r2, r1
 800b93c:	6022      	str	r2, [r4, #0]
 800b93e:	2d00      	cmp	r5, #0
 800b940:	d102      	bne.n	800b948 <_printf_i+0xf4>
 800b942:	9e04      	ldr	r6, [sp, #16]
 800b944:	2b00      	cmp	r3, #0
 800b946:	d00c      	beq.n	800b962 <_printf_i+0x10e>
 800b948:	9e04      	ldr	r6, [sp, #16]
 800b94a:	0028      	movs	r0, r5
 800b94c:	0039      	movs	r1, r7
 800b94e:	f7f4 fc7d 	bl	800024c <__aeabi_uidivmod>
 800b952:	9b03      	ldr	r3, [sp, #12]
 800b954:	3e01      	subs	r6, #1
 800b956:	5c5b      	ldrb	r3, [r3, r1]
 800b958:	7033      	strb	r3, [r6, #0]
 800b95a:	002b      	movs	r3, r5
 800b95c:	0005      	movs	r5, r0
 800b95e:	429f      	cmp	r7, r3
 800b960:	d9f3      	bls.n	800b94a <_printf_i+0xf6>
 800b962:	2f08      	cmp	r7, #8
 800b964:	d109      	bne.n	800b97a <_printf_i+0x126>
 800b966:	6823      	ldr	r3, [r4, #0]
 800b968:	07db      	lsls	r3, r3, #31
 800b96a:	d506      	bpl.n	800b97a <_printf_i+0x126>
 800b96c:	6862      	ldr	r2, [r4, #4]
 800b96e:	6923      	ldr	r3, [r4, #16]
 800b970:	429a      	cmp	r2, r3
 800b972:	dc02      	bgt.n	800b97a <_printf_i+0x126>
 800b974:	2330      	movs	r3, #48	; 0x30
 800b976:	3e01      	subs	r6, #1
 800b978:	7033      	strb	r3, [r6, #0]
 800b97a:	9b04      	ldr	r3, [sp, #16]
 800b97c:	1b9b      	subs	r3, r3, r6
 800b97e:	6123      	str	r3, [r4, #16]
 800b980:	9b07      	ldr	r3, [sp, #28]
 800b982:	0021      	movs	r1, r4
 800b984:	9300      	str	r3, [sp, #0]
 800b986:	9805      	ldr	r0, [sp, #20]
 800b988:	9b06      	ldr	r3, [sp, #24]
 800b98a:	aa09      	add	r2, sp, #36	; 0x24
 800b98c:	f7ff fef2 	bl	800b774 <_printf_common>
 800b990:	3001      	adds	r0, #1
 800b992:	d147      	bne.n	800ba24 <_printf_i+0x1d0>
 800b994:	2001      	movs	r0, #1
 800b996:	4240      	negs	r0, r0
 800b998:	b00b      	add	sp, #44	; 0x2c
 800b99a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b99c:	2220      	movs	r2, #32
 800b99e:	6809      	ldr	r1, [r1, #0]
 800b9a0:	430a      	orrs	r2, r1
 800b9a2:	6022      	str	r2, [r4, #0]
 800b9a4:	2278      	movs	r2, #120	; 0x78
 800b9a6:	4932      	ldr	r1, [pc, #200]	; (800ba70 <_printf_i+0x21c>)
 800b9a8:	9103      	str	r1, [sp, #12]
 800b9aa:	0021      	movs	r1, r4
 800b9ac:	3145      	adds	r1, #69	; 0x45
 800b9ae:	700a      	strb	r2, [r1, #0]
 800b9b0:	6819      	ldr	r1, [r3, #0]
 800b9b2:	6822      	ldr	r2, [r4, #0]
 800b9b4:	c920      	ldmia	r1!, {r5}
 800b9b6:	0610      	lsls	r0, r2, #24
 800b9b8:	d402      	bmi.n	800b9c0 <_printf_i+0x16c>
 800b9ba:	0650      	lsls	r0, r2, #25
 800b9bc:	d500      	bpl.n	800b9c0 <_printf_i+0x16c>
 800b9be:	b2ad      	uxth	r5, r5
 800b9c0:	6019      	str	r1, [r3, #0]
 800b9c2:	07d3      	lsls	r3, r2, #31
 800b9c4:	d502      	bpl.n	800b9cc <_printf_i+0x178>
 800b9c6:	2320      	movs	r3, #32
 800b9c8:	4313      	orrs	r3, r2
 800b9ca:	6023      	str	r3, [r4, #0]
 800b9cc:	2710      	movs	r7, #16
 800b9ce:	2d00      	cmp	r5, #0
 800b9d0:	d1a9      	bne.n	800b926 <_printf_i+0xd2>
 800b9d2:	2220      	movs	r2, #32
 800b9d4:	6823      	ldr	r3, [r4, #0]
 800b9d6:	4393      	bics	r3, r2
 800b9d8:	6023      	str	r3, [r4, #0]
 800b9da:	e7a4      	b.n	800b926 <_printf_i+0xd2>
 800b9dc:	681a      	ldr	r2, [r3, #0]
 800b9de:	680d      	ldr	r5, [r1, #0]
 800b9e0:	1d10      	adds	r0, r2, #4
 800b9e2:	6949      	ldr	r1, [r1, #20]
 800b9e4:	6018      	str	r0, [r3, #0]
 800b9e6:	6813      	ldr	r3, [r2, #0]
 800b9e8:	062e      	lsls	r6, r5, #24
 800b9ea:	d501      	bpl.n	800b9f0 <_printf_i+0x19c>
 800b9ec:	6019      	str	r1, [r3, #0]
 800b9ee:	e002      	b.n	800b9f6 <_printf_i+0x1a2>
 800b9f0:	066d      	lsls	r5, r5, #25
 800b9f2:	d5fb      	bpl.n	800b9ec <_printf_i+0x198>
 800b9f4:	8019      	strh	r1, [r3, #0]
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	9e04      	ldr	r6, [sp, #16]
 800b9fa:	6123      	str	r3, [r4, #16]
 800b9fc:	e7c0      	b.n	800b980 <_printf_i+0x12c>
 800b9fe:	681a      	ldr	r2, [r3, #0]
 800ba00:	1d11      	adds	r1, r2, #4
 800ba02:	6019      	str	r1, [r3, #0]
 800ba04:	6816      	ldr	r6, [r2, #0]
 800ba06:	2100      	movs	r1, #0
 800ba08:	0030      	movs	r0, r6
 800ba0a:	6862      	ldr	r2, [r4, #4]
 800ba0c:	f000 fc25 	bl	800c25a <memchr>
 800ba10:	2800      	cmp	r0, #0
 800ba12:	d001      	beq.n	800ba18 <_printf_i+0x1c4>
 800ba14:	1b80      	subs	r0, r0, r6
 800ba16:	6060      	str	r0, [r4, #4]
 800ba18:	6863      	ldr	r3, [r4, #4]
 800ba1a:	6123      	str	r3, [r4, #16]
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	9a04      	ldr	r2, [sp, #16]
 800ba20:	7013      	strb	r3, [r2, #0]
 800ba22:	e7ad      	b.n	800b980 <_printf_i+0x12c>
 800ba24:	0032      	movs	r2, r6
 800ba26:	6923      	ldr	r3, [r4, #16]
 800ba28:	9906      	ldr	r1, [sp, #24]
 800ba2a:	9805      	ldr	r0, [sp, #20]
 800ba2c:	9d07      	ldr	r5, [sp, #28]
 800ba2e:	47a8      	blx	r5
 800ba30:	3001      	adds	r0, #1
 800ba32:	d0af      	beq.n	800b994 <_printf_i+0x140>
 800ba34:	6823      	ldr	r3, [r4, #0]
 800ba36:	079b      	lsls	r3, r3, #30
 800ba38:	d415      	bmi.n	800ba66 <_printf_i+0x212>
 800ba3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba3c:	68e0      	ldr	r0, [r4, #12]
 800ba3e:	4298      	cmp	r0, r3
 800ba40:	daaa      	bge.n	800b998 <_printf_i+0x144>
 800ba42:	0018      	movs	r0, r3
 800ba44:	e7a8      	b.n	800b998 <_printf_i+0x144>
 800ba46:	0022      	movs	r2, r4
 800ba48:	2301      	movs	r3, #1
 800ba4a:	9906      	ldr	r1, [sp, #24]
 800ba4c:	9805      	ldr	r0, [sp, #20]
 800ba4e:	9e07      	ldr	r6, [sp, #28]
 800ba50:	3219      	adds	r2, #25
 800ba52:	47b0      	blx	r6
 800ba54:	3001      	adds	r0, #1
 800ba56:	d09d      	beq.n	800b994 <_printf_i+0x140>
 800ba58:	3501      	adds	r5, #1
 800ba5a:	68e3      	ldr	r3, [r4, #12]
 800ba5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ba5e:	1a9b      	subs	r3, r3, r2
 800ba60:	42ab      	cmp	r3, r5
 800ba62:	dcf0      	bgt.n	800ba46 <_printf_i+0x1f2>
 800ba64:	e7e9      	b.n	800ba3a <_printf_i+0x1e6>
 800ba66:	2500      	movs	r5, #0
 800ba68:	e7f7      	b.n	800ba5a <_printf_i+0x206>
 800ba6a:	46c0      	nop			; (mov r8, r8)
 800ba6c:	080101a2 	.word	0x080101a2
 800ba70:	080101b3 	.word	0x080101b3

0800ba74 <_scanf_float>:
 800ba74:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba76:	b08b      	sub	sp, #44	; 0x2c
 800ba78:	0016      	movs	r6, r2
 800ba7a:	9002      	str	r0, [sp, #8]
 800ba7c:	22ae      	movs	r2, #174	; 0xae
 800ba7e:	2000      	movs	r0, #0
 800ba80:	9307      	str	r3, [sp, #28]
 800ba82:	688b      	ldr	r3, [r1, #8]
 800ba84:	000f      	movs	r7, r1
 800ba86:	1e59      	subs	r1, r3, #1
 800ba88:	0052      	lsls	r2, r2, #1
 800ba8a:	9006      	str	r0, [sp, #24]
 800ba8c:	4291      	cmp	r1, r2
 800ba8e:	d905      	bls.n	800ba9c <_scanf_float+0x28>
 800ba90:	3b5e      	subs	r3, #94	; 0x5e
 800ba92:	3bff      	subs	r3, #255	; 0xff
 800ba94:	9306      	str	r3, [sp, #24]
 800ba96:	235e      	movs	r3, #94	; 0x5e
 800ba98:	33ff      	adds	r3, #255	; 0xff
 800ba9a:	60bb      	str	r3, [r7, #8]
 800ba9c:	23f0      	movs	r3, #240	; 0xf0
 800ba9e:	683a      	ldr	r2, [r7, #0]
 800baa0:	00db      	lsls	r3, r3, #3
 800baa2:	4313      	orrs	r3, r2
 800baa4:	603b      	str	r3, [r7, #0]
 800baa6:	003b      	movs	r3, r7
 800baa8:	2400      	movs	r4, #0
 800baaa:	331c      	adds	r3, #28
 800baac:	001d      	movs	r5, r3
 800baae:	9304      	str	r3, [sp, #16]
 800bab0:	9403      	str	r4, [sp, #12]
 800bab2:	9409      	str	r4, [sp, #36]	; 0x24
 800bab4:	9408      	str	r4, [sp, #32]
 800bab6:	9401      	str	r4, [sp, #4]
 800bab8:	9405      	str	r4, [sp, #20]
 800baba:	68ba      	ldr	r2, [r7, #8]
 800babc:	2a00      	cmp	r2, #0
 800babe:	d00a      	beq.n	800bad6 <_scanf_float+0x62>
 800bac0:	6833      	ldr	r3, [r6, #0]
 800bac2:	781b      	ldrb	r3, [r3, #0]
 800bac4:	2b4e      	cmp	r3, #78	; 0x4e
 800bac6:	d844      	bhi.n	800bb52 <_scanf_float+0xde>
 800bac8:	0018      	movs	r0, r3
 800baca:	2b40      	cmp	r3, #64	; 0x40
 800bacc:	d82c      	bhi.n	800bb28 <_scanf_float+0xb4>
 800bace:	382b      	subs	r0, #43	; 0x2b
 800bad0:	b2c1      	uxtb	r1, r0
 800bad2:	290e      	cmp	r1, #14
 800bad4:	d92a      	bls.n	800bb2c <_scanf_float+0xb8>
 800bad6:	9b01      	ldr	r3, [sp, #4]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d003      	beq.n	800bae4 <_scanf_float+0x70>
 800badc:	683b      	ldr	r3, [r7, #0]
 800bade:	4aa3      	ldr	r2, [pc, #652]	; (800bd6c <_scanf_float+0x2f8>)
 800bae0:	4013      	ands	r3, r2
 800bae2:	603b      	str	r3, [r7, #0]
 800bae4:	9b03      	ldr	r3, [sp, #12]
 800bae6:	3b01      	subs	r3, #1
 800bae8:	2b01      	cmp	r3, #1
 800baea:	d900      	bls.n	800baee <_scanf_float+0x7a>
 800baec:	e0f9      	b.n	800bce2 <_scanf_float+0x26e>
 800baee:	24be      	movs	r4, #190	; 0xbe
 800baf0:	0064      	lsls	r4, r4, #1
 800baf2:	9b04      	ldr	r3, [sp, #16]
 800baf4:	429d      	cmp	r5, r3
 800baf6:	d900      	bls.n	800bafa <_scanf_float+0x86>
 800baf8:	e0e9      	b.n	800bcce <_scanf_float+0x25a>
 800bafa:	2301      	movs	r3, #1
 800bafc:	9303      	str	r3, [sp, #12]
 800bafe:	e183      	b.n	800be08 <_scanf_float+0x394>
 800bb00:	0018      	movs	r0, r3
 800bb02:	3861      	subs	r0, #97	; 0x61
 800bb04:	280d      	cmp	r0, #13
 800bb06:	d8e6      	bhi.n	800bad6 <_scanf_float+0x62>
 800bb08:	f7f4 fb10 	bl	800012c <__gnu_thumb1_case_shi>
 800bb0c:	ffe50083 	.word	0xffe50083
 800bb10:	ffe5ffe5 	.word	0xffe5ffe5
 800bb14:	00a200b6 	.word	0x00a200b6
 800bb18:	ffe5ffe5 	.word	0xffe5ffe5
 800bb1c:	ffe50089 	.word	0xffe50089
 800bb20:	ffe5ffe5 	.word	0xffe5ffe5
 800bb24:	0065ffe5 	.word	0x0065ffe5
 800bb28:	3841      	subs	r0, #65	; 0x41
 800bb2a:	e7eb      	b.n	800bb04 <_scanf_float+0x90>
 800bb2c:	280e      	cmp	r0, #14
 800bb2e:	d8d2      	bhi.n	800bad6 <_scanf_float+0x62>
 800bb30:	f7f4 fafc 	bl	800012c <__gnu_thumb1_case_shi>
 800bb34:	ffd1004b 	.word	0xffd1004b
 800bb38:	0098004b 	.word	0x0098004b
 800bb3c:	0020ffd1 	.word	0x0020ffd1
 800bb40:	00400040 	.word	0x00400040
 800bb44:	00400040 	.word	0x00400040
 800bb48:	00400040 	.word	0x00400040
 800bb4c:	00400040 	.word	0x00400040
 800bb50:	0040      	.short	0x0040
 800bb52:	2b6e      	cmp	r3, #110	; 0x6e
 800bb54:	d809      	bhi.n	800bb6a <_scanf_float+0xf6>
 800bb56:	2b60      	cmp	r3, #96	; 0x60
 800bb58:	d8d2      	bhi.n	800bb00 <_scanf_float+0x8c>
 800bb5a:	2b54      	cmp	r3, #84	; 0x54
 800bb5c:	d07d      	beq.n	800bc5a <_scanf_float+0x1e6>
 800bb5e:	2b59      	cmp	r3, #89	; 0x59
 800bb60:	d1b9      	bne.n	800bad6 <_scanf_float+0x62>
 800bb62:	2c07      	cmp	r4, #7
 800bb64:	d1b7      	bne.n	800bad6 <_scanf_float+0x62>
 800bb66:	2408      	movs	r4, #8
 800bb68:	e02c      	b.n	800bbc4 <_scanf_float+0x150>
 800bb6a:	2b74      	cmp	r3, #116	; 0x74
 800bb6c:	d075      	beq.n	800bc5a <_scanf_float+0x1e6>
 800bb6e:	2b79      	cmp	r3, #121	; 0x79
 800bb70:	d0f7      	beq.n	800bb62 <_scanf_float+0xee>
 800bb72:	e7b0      	b.n	800bad6 <_scanf_float+0x62>
 800bb74:	6839      	ldr	r1, [r7, #0]
 800bb76:	05c8      	lsls	r0, r1, #23
 800bb78:	d51c      	bpl.n	800bbb4 <_scanf_float+0x140>
 800bb7a:	2380      	movs	r3, #128	; 0x80
 800bb7c:	4399      	bics	r1, r3
 800bb7e:	9b01      	ldr	r3, [sp, #4]
 800bb80:	6039      	str	r1, [r7, #0]
 800bb82:	3301      	adds	r3, #1
 800bb84:	9301      	str	r3, [sp, #4]
 800bb86:	9b06      	ldr	r3, [sp, #24]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d003      	beq.n	800bb94 <_scanf_float+0x120>
 800bb8c:	3b01      	subs	r3, #1
 800bb8e:	3201      	adds	r2, #1
 800bb90:	9306      	str	r3, [sp, #24]
 800bb92:	60ba      	str	r2, [r7, #8]
 800bb94:	68bb      	ldr	r3, [r7, #8]
 800bb96:	3b01      	subs	r3, #1
 800bb98:	60bb      	str	r3, [r7, #8]
 800bb9a:	693b      	ldr	r3, [r7, #16]
 800bb9c:	3301      	adds	r3, #1
 800bb9e:	613b      	str	r3, [r7, #16]
 800bba0:	6873      	ldr	r3, [r6, #4]
 800bba2:	3b01      	subs	r3, #1
 800bba4:	6073      	str	r3, [r6, #4]
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	dc00      	bgt.n	800bbac <_scanf_float+0x138>
 800bbaa:	e086      	b.n	800bcba <_scanf_float+0x246>
 800bbac:	6833      	ldr	r3, [r6, #0]
 800bbae:	3301      	adds	r3, #1
 800bbb0:	6033      	str	r3, [r6, #0]
 800bbb2:	e782      	b.n	800baba <_scanf_float+0x46>
 800bbb4:	9a03      	ldr	r2, [sp, #12]
 800bbb6:	1912      	adds	r2, r2, r4
 800bbb8:	2a00      	cmp	r2, #0
 800bbba:	d18c      	bne.n	800bad6 <_scanf_float+0x62>
 800bbbc:	683a      	ldr	r2, [r7, #0]
 800bbbe:	496c      	ldr	r1, [pc, #432]	; (800bd70 <_scanf_float+0x2fc>)
 800bbc0:	400a      	ands	r2, r1
 800bbc2:	603a      	str	r2, [r7, #0]
 800bbc4:	702b      	strb	r3, [r5, #0]
 800bbc6:	3501      	adds	r5, #1
 800bbc8:	e7e4      	b.n	800bb94 <_scanf_float+0x120>
 800bbca:	2180      	movs	r1, #128	; 0x80
 800bbcc:	683a      	ldr	r2, [r7, #0]
 800bbce:	420a      	tst	r2, r1
 800bbd0:	d081      	beq.n	800bad6 <_scanf_float+0x62>
 800bbd2:	438a      	bics	r2, r1
 800bbd4:	e7f5      	b.n	800bbc2 <_scanf_float+0x14e>
 800bbd6:	9a03      	ldr	r2, [sp, #12]
 800bbd8:	2a00      	cmp	r2, #0
 800bbda:	d10f      	bne.n	800bbfc <_scanf_float+0x188>
 800bbdc:	9a01      	ldr	r2, [sp, #4]
 800bbde:	2a00      	cmp	r2, #0
 800bbe0:	d10f      	bne.n	800bc02 <_scanf_float+0x18e>
 800bbe2:	683a      	ldr	r2, [r7, #0]
 800bbe4:	21e0      	movs	r1, #224	; 0xe0
 800bbe6:	0010      	movs	r0, r2
 800bbe8:	00c9      	lsls	r1, r1, #3
 800bbea:	4008      	ands	r0, r1
 800bbec:	4288      	cmp	r0, r1
 800bbee:	d108      	bne.n	800bc02 <_scanf_float+0x18e>
 800bbf0:	4960      	ldr	r1, [pc, #384]	; (800bd74 <_scanf_float+0x300>)
 800bbf2:	400a      	ands	r2, r1
 800bbf4:	603a      	str	r2, [r7, #0]
 800bbf6:	2201      	movs	r2, #1
 800bbf8:	9203      	str	r2, [sp, #12]
 800bbfa:	e7e3      	b.n	800bbc4 <_scanf_float+0x150>
 800bbfc:	9a03      	ldr	r2, [sp, #12]
 800bbfe:	2a02      	cmp	r2, #2
 800bc00:	d059      	beq.n	800bcb6 <_scanf_float+0x242>
 800bc02:	2c01      	cmp	r4, #1
 800bc04:	d002      	beq.n	800bc0c <_scanf_float+0x198>
 800bc06:	2c04      	cmp	r4, #4
 800bc08:	d000      	beq.n	800bc0c <_scanf_float+0x198>
 800bc0a:	e764      	b.n	800bad6 <_scanf_float+0x62>
 800bc0c:	3401      	adds	r4, #1
 800bc0e:	b2e4      	uxtb	r4, r4
 800bc10:	e7d8      	b.n	800bbc4 <_scanf_float+0x150>
 800bc12:	9a03      	ldr	r2, [sp, #12]
 800bc14:	2a01      	cmp	r2, #1
 800bc16:	d000      	beq.n	800bc1a <_scanf_float+0x1a6>
 800bc18:	e75d      	b.n	800bad6 <_scanf_float+0x62>
 800bc1a:	2202      	movs	r2, #2
 800bc1c:	e7ec      	b.n	800bbf8 <_scanf_float+0x184>
 800bc1e:	2c00      	cmp	r4, #0
 800bc20:	d110      	bne.n	800bc44 <_scanf_float+0x1d0>
 800bc22:	9a01      	ldr	r2, [sp, #4]
 800bc24:	2a00      	cmp	r2, #0
 800bc26:	d000      	beq.n	800bc2a <_scanf_float+0x1b6>
 800bc28:	e758      	b.n	800badc <_scanf_float+0x68>
 800bc2a:	683a      	ldr	r2, [r7, #0]
 800bc2c:	21e0      	movs	r1, #224	; 0xe0
 800bc2e:	0010      	movs	r0, r2
 800bc30:	00c9      	lsls	r1, r1, #3
 800bc32:	4008      	ands	r0, r1
 800bc34:	4288      	cmp	r0, r1
 800bc36:	d000      	beq.n	800bc3a <_scanf_float+0x1c6>
 800bc38:	e754      	b.n	800bae4 <_scanf_float+0x70>
 800bc3a:	494e      	ldr	r1, [pc, #312]	; (800bd74 <_scanf_float+0x300>)
 800bc3c:	3401      	adds	r4, #1
 800bc3e:	400a      	ands	r2, r1
 800bc40:	603a      	str	r2, [r7, #0]
 800bc42:	e7bf      	b.n	800bbc4 <_scanf_float+0x150>
 800bc44:	21fd      	movs	r1, #253	; 0xfd
 800bc46:	1ee2      	subs	r2, r4, #3
 800bc48:	420a      	tst	r2, r1
 800bc4a:	d000      	beq.n	800bc4e <_scanf_float+0x1da>
 800bc4c:	e743      	b.n	800bad6 <_scanf_float+0x62>
 800bc4e:	e7dd      	b.n	800bc0c <_scanf_float+0x198>
 800bc50:	2c02      	cmp	r4, #2
 800bc52:	d000      	beq.n	800bc56 <_scanf_float+0x1e2>
 800bc54:	e73f      	b.n	800bad6 <_scanf_float+0x62>
 800bc56:	2403      	movs	r4, #3
 800bc58:	e7b4      	b.n	800bbc4 <_scanf_float+0x150>
 800bc5a:	2c06      	cmp	r4, #6
 800bc5c:	d000      	beq.n	800bc60 <_scanf_float+0x1ec>
 800bc5e:	e73a      	b.n	800bad6 <_scanf_float+0x62>
 800bc60:	2407      	movs	r4, #7
 800bc62:	e7af      	b.n	800bbc4 <_scanf_float+0x150>
 800bc64:	683a      	ldr	r2, [r7, #0]
 800bc66:	0591      	lsls	r1, r2, #22
 800bc68:	d400      	bmi.n	800bc6c <_scanf_float+0x1f8>
 800bc6a:	e734      	b.n	800bad6 <_scanf_float+0x62>
 800bc6c:	4942      	ldr	r1, [pc, #264]	; (800bd78 <_scanf_float+0x304>)
 800bc6e:	400a      	ands	r2, r1
 800bc70:	603a      	str	r2, [r7, #0]
 800bc72:	9a01      	ldr	r2, [sp, #4]
 800bc74:	9205      	str	r2, [sp, #20]
 800bc76:	e7a5      	b.n	800bbc4 <_scanf_float+0x150>
 800bc78:	21a0      	movs	r1, #160	; 0xa0
 800bc7a:	2080      	movs	r0, #128	; 0x80
 800bc7c:	683a      	ldr	r2, [r7, #0]
 800bc7e:	00c9      	lsls	r1, r1, #3
 800bc80:	4011      	ands	r1, r2
 800bc82:	00c0      	lsls	r0, r0, #3
 800bc84:	4281      	cmp	r1, r0
 800bc86:	d006      	beq.n	800bc96 <_scanf_float+0x222>
 800bc88:	4202      	tst	r2, r0
 800bc8a:	d100      	bne.n	800bc8e <_scanf_float+0x21a>
 800bc8c:	e723      	b.n	800bad6 <_scanf_float+0x62>
 800bc8e:	9901      	ldr	r1, [sp, #4]
 800bc90:	2900      	cmp	r1, #0
 800bc92:	d100      	bne.n	800bc96 <_scanf_float+0x222>
 800bc94:	e726      	b.n	800bae4 <_scanf_float+0x70>
 800bc96:	0591      	lsls	r1, r2, #22
 800bc98:	d404      	bmi.n	800bca4 <_scanf_float+0x230>
 800bc9a:	9901      	ldr	r1, [sp, #4]
 800bc9c:	9805      	ldr	r0, [sp, #20]
 800bc9e:	9509      	str	r5, [sp, #36]	; 0x24
 800bca0:	1a09      	subs	r1, r1, r0
 800bca2:	9108      	str	r1, [sp, #32]
 800bca4:	4933      	ldr	r1, [pc, #204]	; (800bd74 <_scanf_float+0x300>)
 800bca6:	400a      	ands	r2, r1
 800bca8:	21c0      	movs	r1, #192	; 0xc0
 800bcaa:	0049      	lsls	r1, r1, #1
 800bcac:	430a      	orrs	r2, r1
 800bcae:	603a      	str	r2, [r7, #0]
 800bcb0:	2200      	movs	r2, #0
 800bcb2:	9201      	str	r2, [sp, #4]
 800bcb4:	e786      	b.n	800bbc4 <_scanf_float+0x150>
 800bcb6:	2203      	movs	r2, #3
 800bcb8:	e79e      	b.n	800bbf8 <_scanf_float+0x184>
 800bcba:	23c0      	movs	r3, #192	; 0xc0
 800bcbc:	005b      	lsls	r3, r3, #1
 800bcbe:	0031      	movs	r1, r6
 800bcc0:	58fb      	ldr	r3, [r7, r3]
 800bcc2:	9802      	ldr	r0, [sp, #8]
 800bcc4:	4798      	blx	r3
 800bcc6:	2800      	cmp	r0, #0
 800bcc8:	d100      	bne.n	800bccc <_scanf_float+0x258>
 800bcca:	e6f6      	b.n	800baba <_scanf_float+0x46>
 800bccc:	e703      	b.n	800bad6 <_scanf_float+0x62>
 800bcce:	3d01      	subs	r5, #1
 800bcd0:	593b      	ldr	r3, [r7, r4]
 800bcd2:	0032      	movs	r2, r6
 800bcd4:	7829      	ldrb	r1, [r5, #0]
 800bcd6:	9802      	ldr	r0, [sp, #8]
 800bcd8:	4798      	blx	r3
 800bcda:	693b      	ldr	r3, [r7, #16]
 800bcdc:	3b01      	subs	r3, #1
 800bcde:	613b      	str	r3, [r7, #16]
 800bce0:	e707      	b.n	800baf2 <_scanf_float+0x7e>
 800bce2:	1e63      	subs	r3, r4, #1
 800bce4:	2b06      	cmp	r3, #6
 800bce6:	d80e      	bhi.n	800bd06 <_scanf_float+0x292>
 800bce8:	9503      	str	r5, [sp, #12]
 800bcea:	2c02      	cmp	r4, #2
 800bcec:	d920      	bls.n	800bd30 <_scanf_float+0x2bc>
 800bcee:	1b63      	subs	r3, r4, r5
 800bcf0:	b2db      	uxtb	r3, r3
 800bcf2:	9306      	str	r3, [sp, #24]
 800bcf4:	9b03      	ldr	r3, [sp, #12]
 800bcf6:	9a06      	ldr	r2, [sp, #24]
 800bcf8:	189b      	adds	r3, r3, r2
 800bcfa:	b2db      	uxtb	r3, r3
 800bcfc:	2b03      	cmp	r3, #3
 800bcfe:	d827      	bhi.n	800bd50 <_scanf_float+0x2dc>
 800bd00:	3c03      	subs	r4, #3
 800bd02:	b2e4      	uxtb	r4, r4
 800bd04:	1b2d      	subs	r5, r5, r4
 800bd06:	683b      	ldr	r3, [r7, #0]
 800bd08:	05da      	lsls	r2, r3, #23
 800bd0a:	d552      	bpl.n	800bdb2 <_scanf_float+0x33e>
 800bd0c:	055b      	lsls	r3, r3, #21
 800bd0e:	d535      	bpl.n	800bd7c <_scanf_float+0x308>
 800bd10:	24be      	movs	r4, #190	; 0xbe
 800bd12:	0064      	lsls	r4, r4, #1
 800bd14:	9b04      	ldr	r3, [sp, #16]
 800bd16:	429d      	cmp	r5, r3
 800bd18:	d800      	bhi.n	800bd1c <_scanf_float+0x2a8>
 800bd1a:	e6ee      	b.n	800bafa <_scanf_float+0x86>
 800bd1c:	3d01      	subs	r5, #1
 800bd1e:	593b      	ldr	r3, [r7, r4]
 800bd20:	0032      	movs	r2, r6
 800bd22:	7829      	ldrb	r1, [r5, #0]
 800bd24:	9802      	ldr	r0, [sp, #8]
 800bd26:	4798      	blx	r3
 800bd28:	693b      	ldr	r3, [r7, #16]
 800bd2a:	3b01      	subs	r3, #1
 800bd2c:	613b      	str	r3, [r7, #16]
 800bd2e:	e7f1      	b.n	800bd14 <_scanf_float+0x2a0>
 800bd30:	24be      	movs	r4, #190	; 0xbe
 800bd32:	0064      	lsls	r4, r4, #1
 800bd34:	9b04      	ldr	r3, [sp, #16]
 800bd36:	429d      	cmp	r5, r3
 800bd38:	d800      	bhi.n	800bd3c <_scanf_float+0x2c8>
 800bd3a:	e6de      	b.n	800bafa <_scanf_float+0x86>
 800bd3c:	3d01      	subs	r5, #1
 800bd3e:	593b      	ldr	r3, [r7, r4]
 800bd40:	0032      	movs	r2, r6
 800bd42:	7829      	ldrb	r1, [r5, #0]
 800bd44:	9802      	ldr	r0, [sp, #8]
 800bd46:	4798      	blx	r3
 800bd48:	693b      	ldr	r3, [r7, #16]
 800bd4a:	3b01      	subs	r3, #1
 800bd4c:	613b      	str	r3, [r7, #16]
 800bd4e:	e7f1      	b.n	800bd34 <_scanf_float+0x2c0>
 800bd50:	9b03      	ldr	r3, [sp, #12]
 800bd52:	0032      	movs	r2, r6
 800bd54:	3b01      	subs	r3, #1
 800bd56:	7819      	ldrb	r1, [r3, #0]
 800bd58:	9303      	str	r3, [sp, #12]
 800bd5a:	23be      	movs	r3, #190	; 0xbe
 800bd5c:	005b      	lsls	r3, r3, #1
 800bd5e:	58fb      	ldr	r3, [r7, r3]
 800bd60:	9802      	ldr	r0, [sp, #8]
 800bd62:	4798      	blx	r3
 800bd64:	693b      	ldr	r3, [r7, #16]
 800bd66:	3b01      	subs	r3, #1
 800bd68:	613b      	str	r3, [r7, #16]
 800bd6a:	e7c3      	b.n	800bcf4 <_scanf_float+0x280>
 800bd6c:	fffffeff 	.word	0xfffffeff
 800bd70:	fffffe7f 	.word	0xfffffe7f
 800bd74:	fffff87f 	.word	0xfffff87f
 800bd78:	fffffd7f 	.word	0xfffffd7f
 800bd7c:	693b      	ldr	r3, [r7, #16]
 800bd7e:	1e6c      	subs	r4, r5, #1
 800bd80:	7821      	ldrb	r1, [r4, #0]
 800bd82:	3b01      	subs	r3, #1
 800bd84:	613b      	str	r3, [r7, #16]
 800bd86:	2965      	cmp	r1, #101	; 0x65
 800bd88:	d00c      	beq.n	800bda4 <_scanf_float+0x330>
 800bd8a:	2945      	cmp	r1, #69	; 0x45
 800bd8c:	d00a      	beq.n	800bda4 <_scanf_float+0x330>
 800bd8e:	23be      	movs	r3, #190	; 0xbe
 800bd90:	005b      	lsls	r3, r3, #1
 800bd92:	58fb      	ldr	r3, [r7, r3]
 800bd94:	0032      	movs	r2, r6
 800bd96:	9802      	ldr	r0, [sp, #8]
 800bd98:	4798      	blx	r3
 800bd9a:	693b      	ldr	r3, [r7, #16]
 800bd9c:	1eac      	subs	r4, r5, #2
 800bd9e:	3b01      	subs	r3, #1
 800bda0:	7821      	ldrb	r1, [r4, #0]
 800bda2:	613b      	str	r3, [r7, #16]
 800bda4:	23be      	movs	r3, #190	; 0xbe
 800bda6:	005b      	lsls	r3, r3, #1
 800bda8:	0032      	movs	r2, r6
 800bdaa:	58fb      	ldr	r3, [r7, r3]
 800bdac:	9802      	ldr	r0, [sp, #8]
 800bdae:	4798      	blx	r3
 800bdb0:	0025      	movs	r5, r4
 800bdb2:	683a      	ldr	r2, [r7, #0]
 800bdb4:	2310      	movs	r3, #16
 800bdb6:	0011      	movs	r1, r2
 800bdb8:	4019      	ands	r1, r3
 800bdba:	9103      	str	r1, [sp, #12]
 800bdbc:	421a      	tst	r2, r3
 800bdbe:	d15b      	bne.n	800be78 <_scanf_float+0x404>
 800bdc0:	22c0      	movs	r2, #192	; 0xc0
 800bdc2:	7029      	strb	r1, [r5, #0]
 800bdc4:	683b      	ldr	r3, [r7, #0]
 800bdc6:	00d2      	lsls	r2, r2, #3
 800bdc8:	4013      	ands	r3, r2
 800bdca:	2280      	movs	r2, #128	; 0x80
 800bdcc:	00d2      	lsls	r2, r2, #3
 800bdce:	4293      	cmp	r3, r2
 800bdd0:	d11d      	bne.n	800be0e <_scanf_float+0x39a>
 800bdd2:	9b05      	ldr	r3, [sp, #20]
 800bdd4:	9a01      	ldr	r2, [sp, #4]
 800bdd6:	9901      	ldr	r1, [sp, #4]
 800bdd8:	1a9a      	subs	r2, r3, r2
 800bdda:	428b      	cmp	r3, r1
 800bddc:	d124      	bne.n	800be28 <_scanf_float+0x3b4>
 800bdde:	2200      	movs	r2, #0
 800bde0:	9904      	ldr	r1, [sp, #16]
 800bde2:	9802      	ldr	r0, [sp, #8]
 800bde4:	f002 fccc 	bl	800e780 <_strtod_r>
 800bde8:	9b07      	ldr	r3, [sp, #28]
 800bdea:	683a      	ldr	r2, [r7, #0]
 800bdec:	0004      	movs	r4, r0
 800bdee:	000d      	movs	r5, r1
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	0791      	lsls	r1, r2, #30
 800bdf4:	d525      	bpl.n	800be42 <_scanf_float+0x3ce>
 800bdf6:	9907      	ldr	r1, [sp, #28]
 800bdf8:	1d1a      	adds	r2, r3, #4
 800bdfa:	600a      	str	r2, [r1, #0]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	601c      	str	r4, [r3, #0]
 800be00:	605d      	str	r5, [r3, #4]
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	3301      	adds	r3, #1
 800be06:	60fb      	str	r3, [r7, #12]
 800be08:	9803      	ldr	r0, [sp, #12]
 800be0a:	b00b      	add	sp, #44	; 0x2c
 800be0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be0e:	9b08      	ldr	r3, [sp, #32]
 800be10:	2b00      	cmp	r3, #0
 800be12:	d0e4      	beq.n	800bdde <_scanf_float+0x36a>
 800be14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be16:	9a03      	ldr	r2, [sp, #12]
 800be18:	1c59      	adds	r1, r3, #1
 800be1a:	9802      	ldr	r0, [sp, #8]
 800be1c:	230a      	movs	r3, #10
 800be1e:	f002 fd3d 	bl	800e89c <_strtol_r>
 800be22:	9b08      	ldr	r3, [sp, #32]
 800be24:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800be26:	1ac2      	subs	r2, r0, r3
 800be28:	003b      	movs	r3, r7
 800be2a:	3370      	adds	r3, #112	; 0x70
 800be2c:	33ff      	adds	r3, #255	; 0xff
 800be2e:	429d      	cmp	r5, r3
 800be30:	d302      	bcc.n	800be38 <_scanf_float+0x3c4>
 800be32:	003d      	movs	r5, r7
 800be34:	356f      	adds	r5, #111	; 0x6f
 800be36:	35ff      	adds	r5, #255	; 0xff
 800be38:	0028      	movs	r0, r5
 800be3a:	4910      	ldr	r1, [pc, #64]	; (800be7c <_scanf_float+0x408>)
 800be3c:	f000 f91a 	bl	800c074 <siprintf>
 800be40:	e7cd      	b.n	800bdde <_scanf_float+0x36a>
 800be42:	1d19      	adds	r1, r3, #4
 800be44:	0752      	lsls	r2, r2, #29
 800be46:	d502      	bpl.n	800be4e <_scanf_float+0x3da>
 800be48:	9a07      	ldr	r2, [sp, #28]
 800be4a:	6011      	str	r1, [r2, #0]
 800be4c:	e7d6      	b.n	800bdfc <_scanf_float+0x388>
 800be4e:	9a07      	ldr	r2, [sp, #28]
 800be50:	0020      	movs	r0, r4
 800be52:	6011      	str	r1, [r2, #0]
 800be54:	681e      	ldr	r6, [r3, #0]
 800be56:	0022      	movs	r2, r4
 800be58:	002b      	movs	r3, r5
 800be5a:	0029      	movs	r1, r5
 800be5c:	f7f6 fd4e 	bl	80028fc <__aeabi_dcmpun>
 800be60:	2800      	cmp	r0, #0
 800be62:	d004      	beq.n	800be6e <_scanf_float+0x3fa>
 800be64:	4806      	ldr	r0, [pc, #24]	; (800be80 <_scanf_float+0x40c>)
 800be66:	f000 fa03 	bl	800c270 <nanf>
 800be6a:	6030      	str	r0, [r6, #0]
 800be6c:	e7c9      	b.n	800be02 <_scanf_float+0x38e>
 800be6e:	0020      	movs	r0, r4
 800be70:	0029      	movs	r1, r5
 800be72:	f7f6 fe35 	bl	8002ae0 <__aeabi_d2f>
 800be76:	e7f8      	b.n	800be6a <_scanf_float+0x3f6>
 800be78:	2300      	movs	r3, #0
 800be7a:	e63f      	b.n	800bafc <_scanf_float+0x88>
 800be7c:	080101c4 	.word	0x080101c4
 800be80:	08010555 	.word	0x08010555

0800be84 <std>:
 800be84:	2300      	movs	r3, #0
 800be86:	b510      	push	{r4, lr}
 800be88:	0004      	movs	r4, r0
 800be8a:	6003      	str	r3, [r0, #0]
 800be8c:	6043      	str	r3, [r0, #4]
 800be8e:	6083      	str	r3, [r0, #8]
 800be90:	8181      	strh	r1, [r0, #12]
 800be92:	6643      	str	r3, [r0, #100]	; 0x64
 800be94:	81c2      	strh	r2, [r0, #14]
 800be96:	6103      	str	r3, [r0, #16]
 800be98:	6143      	str	r3, [r0, #20]
 800be9a:	6183      	str	r3, [r0, #24]
 800be9c:	0019      	movs	r1, r3
 800be9e:	2208      	movs	r2, #8
 800bea0:	305c      	adds	r0, #92	; 0x5c
 800bea2:	f000 f953 	bl	800c14c <memset>
 800bea6:	4b0b      	ldr	r3, [pc, #44]	; (800bed4 <std+0x50>)
 800bea8:	6224      	str	r4, [r4, #32]
 800beaa:	6263      	str	r3, [r4, #36]	; 0x24
 800beac:	4b0a      	ldr	r3, [pc, #40]	; (800bed8 <std+0x54>)
 800beae:	62a3      	str	r3, [r4, #40]	; 0x28
 800beb0:	4b0a      	ldr	r3, [pc, #40]	; (800bedc <std+0x58>)
 800beb2:	62e3      	str	r3, [r4, #44]	; 0x2c
 800beb4:	4b0a      	ldr	r3, [pc, #40]	; (800bee0 <std+0x5c>)
 800beb6:	6323      	str	r3, [r4, #48]	; 0x30
 800beb8:	4b0a      	ldr	r3, [pc, #40]	; (800bee4 <std+0x60>)
 800beba:	429c      	cmp	r4, r3
 800bebc:	d005      	beq.n	800beca <std+0x46>
 800bebe:	4b0a      	ldr	r3, [pc, #40]	; (800bee8 <std+0x64>)
 800bec0:	429c      	cmp	r4, r3
 800bec2:	d002      	beq.n	800beca <std+0x46>
 800bec4:	4b09      	ldr	r3, [pc, #36]	; (800beec <std+0x68>)
 800bec6:	429c      	cmp	r4, r3
 800bec8:	d103      	bne.n	800bed2 <std+0x4e>
 800beca:	0020      	movs	r0, r4
 800becc:	3058      	adds	r0, #88	; 0x58
 800bece:	f000 f9c1 	bl	800c254 <__retarget_lock_init_recursive>
 800bed2:	bd10      	pop	{r4, pc}
 800bed4:	0800c0b5 	.word	0x0800c0b5
 800bed8:	0800c0dd 	.word	0x0800c0dd
 800bedc:	0800c115 	.word	0x0800c115
 800bee0:	0800c141 	.word	0x0800c141
 800bee4:	200005bc 	.word	0x200005bc
 800bee8:	20000624 	.word	0x20000624
 800beec:	2000068c 	.word	0x2000068c

0800bef0 <stdio_exit_handler>:
 800bef0:	b510      	push	{r4, lr}
 800bef2:	4a03      	ldr	r2, [pc, #12]	; (800bf00 <stdio_exit_handler+0x10>)
 800bef4:	4903      	ldr	r1, [pc, #12]	; (800bf04 <stdio_exit_handler+0x14>)
 800bef6:	4804      	ldr	r0, [pc, #16]	; (800bf08 <stdio_exit_handler+0x18>)
 800bef8:	f000 f86c 	bl	800bfd4 <_fwalk_sglue>
 800befc:	bd10      	pop	{r4, pc}
 800befe:	46c0      	nop			; (mov r8, r8)
 800bf00:	20000024 	.word	0x20000024
 800bf04:	0800ec7d 	.word	0x0800ec7d
 800bf08:	20000030 	.word	0x20000030

0800bf0c <cleanup_stdio>:
 800bf0c:	6841      	ldr	r1, [r0, #4]
 800bf0e:	4b0b      	ldr	r3, [pc, #44]	; (800bf3c <cleanup_stdio+0x30>)
 800bf10:	b510      	push	{r4, lr}
 800bf12:	0004      	movs	r4, r0
 800bf14:	4299      	cmp	r1, r3
 800bf16:	d001      	beq.n	800bf1c <cleanup_stdio+0x10>
 800bf18:	f002 feb0 	bl	800ec7c <_fflush_r>
 800bf1c:	68a1      	ldr	r1, [r4, #8]
 800bf1e:	4b08      	ldr	r3, [pc, #32]	; (800bf40 <cleanup_stdio+0x34>)
 800bf20:	4299      	cmp	r1, r3
 800bf22:	d002      	beq.n	800bf2a <cleanup_stdio+0x1e>
 800bf24:	0020      	movs	r0, r4
 800bf26:	f002 fea9 	bl	800ec7c <_fflush_r>
 800bf2a:	68e1      	ldr	r1, [r4, #12]
 800bf2c:	4b05      	ldr	r3, [pc, #20]	; (800bf44 <cleanup_stdio+0x38>)
 800bf2e:	4299      	cmp	r1, r3
 800bf30:	d002      	beq.n	800bf38 <cleanup_stdio+0x2c>
 800bf32:	0020      	movs	r0, r4
 800bf34:	f002 fea2 	bl	800ec7c <_fflush_r>
 800bf38:	bd10      	pop	{r4, pc}
 800bf3a:	46c0      	nop			; (mov r8, r8)
 800bf3c:	200005bc 	.word	0x200005bc
 800bf40:	20000624 	.word	0x20000624
 800bf44:	2000068c 	.word	0x2000068c

0800bf48 <global_stdio_init.part.0>:
 800bf48:	b510      	push	{r4, lr}
 800bf4a:	4b09      	ldr	r3, [pc, #36]	; (800bf70 <global_stdio_init.part.0+0x28>)
 800bf4c:	4a09      	ldr	r2, [pc, #36]	; (800bf74 <global_stdio_init.part.0+0x2c>)
 800bf4e:	2104      	movs	r1, #4
 800bf50:	601a      	str	r2, [r3, #0]
 800bf52:	4809      	ldr	r0, [pc, #36]	; (800bf78 <global_stdio_init.part.0+0x30>)
 800bf54:	2200      	movs	r2, #0
 800bf56:	f7ff ff95 	bl	800be84 <std>
 800bf5a:	2201      	movs	r2, #1
 800bf5c:	2109      	movs	r1, #9
 800bf5e:	4807      	ldr	r0, [pc, #28]	; (800bf7c <global_stdio_init.part.0+0x34>)
 800bf60:	f7ff ff90 	bl	800be84 <std>
 800bf64:	2202      	movs	r2, #2
 800bf66:	2112      	movs	r1, #18
 800bf68:	4805      	ldr	r0, [pc, #20]	; (800bf80 <global_stdio_init.part.0+0x38>)
 800bf6a:	f7ff ff8b 	bl	800be84 <std>
 800bf6e:	bd10      	pop	{r4, pc}
 800bf70:	200006f4 	.word	0x200006f4
 800bf74:	0800bef1 	.word	0x0800bef1
 800bf78:	200005bc 	.word	0x200005bc
 800bf7c:	20000624 	.word	0x20000624
 800bf80:	2000068c 	.word	0x2000068c

0800bf84 <__sfp_lock_acquire>:
 800bf84:	b510      	push	{r4, lr}
 800bf86:	4802      	ldr	r0, [pc, #8]	; (800bf90 <__sfp_lock_acquire+0xc>)
 800bf88:	f000 f965 	bl	800c256 <__retarget_lock_acquire_recursive>
 800bf8c:	bd10      	pop	{r4, pc}
 800bf8e:	46c0      	nop			; (mov r8, r8)
 800bf90:	200006fd 	.word	0x200006fd

0800bf94 <__sfp_lock_release>:
 800bf94:	b510      	push	{r4, lr}
 800bf96:	4802      	ldr	r0, [pc, #8]	; (800bfa0 <__sfp_lock_release+0xc>)
 800bf98:	f000 f95e 	bl	800c258 <__retarget_lock_release_recursive>
 800bf9c:	bd10      	pop	{r4, pc}
 800bf9e:	46c0      	nop			; (mov r8, r8)
 800bfa0:	200006fd 	.word	0x200006fd

0800bfa4 <__sinit>:
 800bfa4:	b510      	push	{r4, lr}
 800bfa6:	0004      	movs	r4, r0
 800bfa8:	f7ff ffec 	bl	800bf84 <__sfp_lock_acquire>
 800bfac:	6a23      	ldr	r3, [r4, #32]
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d002      	beq.n	800bfb8 <__sinit+0x14>
 800bfb2:	f7ff ffef 	bl	800bf94 <__sfp_lock_release>
 800bfb6:	bd10      	pop	{r4, pc}
 800bfb8:	4b04      	ldr	r3, [pc, #16]	; (800bfcc <__sinit+0x28>)
 800bfba:	6223      	str	r3, [r4, #32]
 800bfbc:	4b04      	ldr	r3, [pc, #16]	; (800bfd0 <__sinit+0x2c>)
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d1f6      	bne.n	800bfb2 <__sinit+0xe>
 800bfc4:	f7ff ffc0 	bl	800bf48 <global_stdio_init.part.0>
 800bfc8:	e7f3      	b.n	800bfb2 <__sinit+0xe>
 800bfca:	46c0      	nop			; (mov r8, r8)
 800bfcc:	0800bf0d 	.word	0x0800bf0d
 800bfd0:	200006f4 	.word	0x200006f4

0800bfd4 <_fwalk_sglue>:
 800bfd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bfd6:	0014      	movs	r4, r2
 800bfd8:	2600      	movs	r6, #0
 800bfda:	9000      	str	r0, [sp, #0]
 800bfdc:	9101      	str	r1, [sp, #4]
 800bfde:	68a5      	ldr	r5, [r4, #8]
 800bfe0:	6867      	ldr	r7, [r4, #4]
 800bfe2:	3f01      	subs	r7, #1
 800bfe4:	d504      	bpl.n	800bff0 <_fwalk_sglue+0x1c>
 800bfe6:	6824      	ldr	r4, [r4, #0]
 800bfe8:	2c00      	cmp	r4, #0
 800bfea:	d1f8      	bne.n	800bfde <_fwalk_sglue+0xa>
 800bfec:	0030      	movs	r0, r6
 800bfee:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bff0:	89ab      	ldrh	r3, [r5, #12]
 800bff2:	2b01      	cmp	r3, #1
 800bff4:	d908      	bls.n	800c008 <_fwalk_sglue+0x34>
 800bff6:	220e      	movs	r2, #14
 800bff8:	5eab      	ldrsh	r3, [r5, r2]
 800bffa:	3301      	adds	r3, #1
 800bffc:	d004      	beq.n	800c008 <_fwalk_sglue+0x34>
 800bffe:	0029      	movs	r1, r5
 800c000:	9800      	ldr	r0, [sp, #0]
 800c002:	9b01      	ldr	r3, [sp, #4]
 800c004:	4798      	blx	r3
 800c006:	4306      	orrs	r6, r0
 800c008:	3568      	adds	r5, #104	; 0x68
 800c00a:	e7ea      	b.n	800bfe2 <_fwalk_sglue+0xe>

0800c00c <sniprintf>:
 800c00c:	b40c      	push	{r2, r3}
 800c00e:	b530      	push	{r4, r5, lr}
 800c010:	4b17      	ldr	r3, [pc, #92]	; (800c070 <sniprintf+0x64>)
 800c012:	000c      	movs	r4, r1
 800c014:	681d      	ldr	r5, [r3, #0]
 800c016:	b09d      	sub	sp, #116	; 0x74
 800c018:	2900      	cmp	r1, #0
 800c01a:	da08      	bge.n	800c02e <sniprintf+0x22>
 800c01c:	238b      	movs	r3, #139	; 0x8b
 800c01e:	2001      	movs	r0, #1
 800c020:	602b      	str	r3, [r5, #0]
 800c022:	4240      	negs	r0, r0
 800c024:	b01d      	add	sp, #116	; 0x74
 800c026:	bc30      	pop	{r4, r5}
 800c028:	bc08      	pop	{r3}
 800c02a:	b002      	add	sp, #8
 800c02c:	4718      	bx	r3
 800c02e:	2382      	movs	r3, #130	; 0x82
 800c030:	466a      	mov	r2, sp
 800c032:	009b      	lsls	r3, r3, #2
 800c034:	8293      	strh	r3, [r2, #20]
 800c036:	2300      	movs	r3, #0
 800c038:	9002      	str	r0, [sp, #8]
 800c03a:	9006      	str	r0, [sp, #24]
 800c03c:	4299      	cmp	r1, r3
 800c03e:	d000      	beq.n	800c042 <sniprintf+0x36>
 800c040:	1e4b      	subs	r3, r1, #1
 800c042:	9304      	str	r3, [sp, #16]
 800c044:	9307      	str	r3, [sp, #28]
 800c046:	2301      	movs	r3, #1
 800c048:	466a      	mov	r2, sp
 800c04a:	425b      	negs	r3, r3
 800c04c:	82d3      	strh	r3, [r2, #22]
 800c04e:	0028      	movs	r0, r5
 800c050:	ab21      	add	r3, sp, #132	; 0x84
 800c052:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c054:	a902      	add	r1, sp, #8
 800c056:	9301      	str	r3, [sp, #4]
 800c058:	f002 fc86 	bl	800e968 <_svfiprintf_r>
 800c05c:	1c43      	adds	r3, r0, #1
 800c05e:	da01      	bge.n	800c064 <sniprintf+0x58>
 800c060:	238b      	movs	r3, #139	; 0x8b
 800c062:	602b      	str	r3, [r5, #0]
 800c064:	2c00      	cmp	r4, #0
 800c066:	d0dd      	beq.n	800c024 <sniprintf+0x18>
 800c068:	2200      	movs	r2, #0
 800c06a:	9b02      	ldr	r3, [sp, #8]
 800c06c:	701a      	strb	r2, [r3, #0]
 800c06e:	e7d9      	b.n	800c024 <sniprintf+0x18>
 800c070:	2000007c 	.word	0x2000007c

0800c074 <siprintf>:
 800c074:	b40e      	push	{r1, r2, r3}
 800c076:	b500      	push	{lr}
 800c078:	490b      	ldr	r1, [pc, #44]	; (800c0a8 <siprintf+0x34>)
 800c07a:	b09c      	sub	sp, #112	; 0x70
 800c07c:	ab1d      	add	r3, sp, #116	; 0x74
 800c07e:	9002      	str	r0, [sp, #8]
 800c080:	9006      	str	r0, [sp, #24]
 800c082:	9107      	str	r1, [sp, #28]
 800c084:	9104      	str	r1, [sp, #16]
 800c086:	4809      	ldr	r0, [pc, #36]	; (800c0ac <siprintf+0x38>)
 800c088:	4909      	ldr	r1, [pc, #36]	; (800c0b0 <siprintf+0x3c>)
 800c08a:	cb04      	ldmia	r3!, {r2}
 800c08c:	9105      	str	r1, [sp, #20]
 800c08e:	6800      	ldr	r0, [r0, #0]
 800c090:	a902      	add	r1, sp, #8
 800c092:	9301      	str	r3, [sp, #4]
 800c094:	f002 fc68 	bl	800e968 <_svfiprintf_r>
 800c098:	2200      	movs	r2, #0
 800c09a:	9b02      	ldr	r3, [sp, #8]
 800c09c:	701a      	strb	r2, [r3, #0]
 800c09e:	b01c      	add	sp, #112	; 0x70
 800c0a0:	bc08      	pop	{r3}
 800c0a2:	b003      	add	sp, #12
 800c0a4:	4718      	bx	r3
 800c0a6:	46c0      	nop			; (mov r8, r8)
 800c0a8:	7fffffff 	.word	0x7fffffff
 800c0ac:	2000007c 	.word	0x2000007c
 800c0b0:	ffff0208 	.word	0xffff0208

0800c0b4 <__sread>:
 800c0b4:	b570      	push	{r4, r5, r6, lr}
 800c0b6:	000c      	movs	r4, r1
 800c0b8:	250e      	movs	r5, #14
 800c0ba:	5f49      	ldrsh	r1, [r1, r5]
 800c0bc:	f000 f878 	bl	800c1b0 <_read_r>
 800c0c0:	2800      	cmp	r0, #0
 800c0c2:	db03      	blt.n	800c0cc <__sread+0x18>
 800c0c4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800c0c6:	181b      	adds	r3, r3, r0
 800c0c8:	6563      	str	r3, [r4, #84]	; 0x54
 800c0ca:	bd70      	pop	{r4, r5, r6, pc}
 800c0cc:	89a3      	ldrh	r3, [r4, #12]
 800c0ce:	4a02      	ldr	r2, [pc, #8]	; (800c0d8 <__sread+0x24>)
 800c0d0:	4013      	ands	r3, r2
 800c0d2:	81a3      	strh	r3, [r4, #12]
 800c0d4:	e7f9      	b.n	800c0ca <__sread+0x16>
 800c0d6:	46c0      	nop			; (mov r8, r8)
 800c0d8:	ffffefff 	.word	0xffffefff

0800c0dc <__swrite>:
 800c0dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0de:	001f      	movs	r7, r3
 800c0e0:	898b      	ldrh	r3, [r1, #12]
 800c0e2:	0005      	movs	r5, r0
 800c0e4:	000c      	movs	r4, r1
 800c0e6:	0016      	movs	r6, r2
 800c0e8:	05db      	lsls	r3, r3, #23
 800c0ea:	d505      	bpl.n	800c0f8 <__swrite+0x1c>
 800c0ec:	230e      	movs	r3, #14
 800c0ee:	5ec9      	ldrsh	r1, [r1, r3]
 800c0f0:	2200      	movs	r2, #0
 800c0f2:	2302      	movs	r3, #2
 800c0f4:	f000 f848 	bl	800c188 <_lseek_r>
 800c0f8:	89a3      	ldrh	r3, [r4, #12]
 800c0fa:	4a05      	ldr	r2, [pc, #20]	; (800c110 <__swrite+0x34>)
 800c0fc:	0028      	movs	r0, r5
 800c0fe:	4013      	ands	r3, r2
 800c100:	81a3      	strh	r3, [r4, #12]
 800c102:	0032      	movs	r2, r6
 800c104:	230e      	movs	r3, #14
 800c106:	5ee1      	ldrsh	r1, [r4, r3]
 800c108:	003b      	movs	r3, r7
 800c10a:	f000 f865 	bl	800c1d8 <_write_r>
 800c10e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c110:	ffffefff 	.word	0xffffefff

0800c114 <__sseek>:
 800c114:	b570      	push	{r4, r5, r6, lr}
 800c116:	000c      	movs	r4, r1
 800c118:	250e      	movs	r5, #14
 800c11a:	5f49      	ldrsh	r1, [r1, r5]
 800c11c:	f000 f834 	bl	800c188 <_lseek_r>
 800c120:	89a3      	ldrh	r3, [r4, #12]
 800c122:	1c42      	adds	r2, r0, #1
 800c124:	d103      	bne.n	800c12e <__sseek+0x1a>
 800c126:	4a05      	ldr	r2, [pc, #20]	; (800c13c <__sseek+0x28>)
 800c128:	4013      	ands	r3, r2
 800c12a:	81a3      	strh	r3, [r4, #12]
 800c12c:	bd70      	pop	{r4, r5, r6, pc}
 800c12e:	2280      	movs	r2, #128	; 0x80
 800c130:	0152      	lsls	r2, r2, #5
 800c132:	4313      	orrs	r3, r2
 800c134:	81a3      	strh	r3, [r4, #12]
 800c136:	6560      	str	r0, [r4, #84]	; 0x54
 800c138:	e7f8      	b.n	800c12c <__sseek+0x18>
 800c13a:	46c0      	nop			; (mov r8, r8)
 800c13c:	ffffefff 	.word	0xffffefff

0800c140 <__sclose>:
 800c140:	b510      	push	{r4, lr}
 800c142:	230e      	movs	r3, #14
 800c144:	5ec9      	ldrsh	r1, [r1, r3]
 800c146:	f000 f80d 	bl	800c164 <_close_r>
 800c14a:	bd10      	pop	{r4, pc}

0800c14c <memset>:
 800c14c:	0003      	movs	r3, r0
 800c14e:	1882      	adds	r2, r0, r2
 800c150:	4293      	cmp	r3, r2
 800c152:	d100      	bne.n	800c156 <memset+0xa>
 800c154:	4770      	bx	lr
 800c156:	7019      	strb	r1, [r3, #0]
 800c158:	3301      	adds	r3, #1
 800c15a:	e7f9      	b.n	800c150 <memset+0x4>

0800c15c <_localeconv_r>:
 800c15c:	4800      	ldr	r0, [pc, #0]	; (800c160 <_localeconv_r+0x4>)
 800c15e:	4770      	bx	lr
 800c160:	20000170 	.word	0x20000170

0800c164 <_close_r>:
 800c164:	2300      	movs	r3, #0
 800c166:	b570      	push	{r4, r5, r6, lr}
 800c168:	4d06      	ldr	r5, [pc, #24]	; (800c184 <_close_r+0x20>)
 800c16a:	0004      	movs	r4, r0
 800c16c:	0008      	movs	r0, r1
 800c16e:	602b      	str	r3, [r5, #0]
 800c170:	f7f8 fc10 	bl	8004994 <_close>
 800c174:	1c43      	adds	r3, r0, #1
 800c176:	d103      	bne.n	800c180 <_close_r+0x1c>
 800c178:	682b      	ldr	r3, [r5, #0]
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d000      	beq.n	800c180 <_close_r+0x1c>
 800c17e:	6023      	str	r3, [r4, #0]
 800c180:	bd70      	pop	{r4, r5, r6, pc}
 800c182:	46c0      	nop			; (mov r8, r8)
 800c184:	200006f8 	.word	0x200006f8

0800c188 <_lseek_r>:
 800c188:	b570      	push	{r4, r5, r6, lr}
 800c18a:	0004      	movs	r4, r0
 800c18c:	0008      	movs	r0, r1
 800c18e:	0011      	movs	r1, r2
 800c190:	001a      	movs	r2, r3
 800c192:	2300      	movs	r3, #0
 800c194:	4d05      	ldr	r5, [pc, #20]	; (800c1ac <_lseek_r+0x24>)
 800c196:	602b      	str	r3, [r5, #0]
 800c198:	f7f8 fc1d 	bl	80049d6 <_lseek>
 800c19c:	1c43      	adds	r3, r0, #1
 800c19e:	d103      	bne.n	800c1a8 <_lseek_r+0x20>
 800c1a0:	682b      	ldr	r3, [r5, #0]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d000      	beq.n	800c1a8 <_lseek_r+0x20>
 800c1a6:	6023      	str	r3, [r4, #0]
 800c1a8:	bd70      	pop	{r4, r5, r6, pc}
 800c1aa:	46c0      	nop			; (mov r8, r8)
 800c1ac:	200006f8 	.word	0x200006f8

0800c1b0 <_read_r>:
 800c1b0:	b570      	push	{r4, r5, r6, lr}
 800c1b2:	0004      	movs	r4, r0
 800c1b4:	0008      	movs	r0, r1
 800c1b6:	0011      	movs	r1, r2
 800c1b8:	001a      	movs	r2, r3
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	4d05      	ldr	r5, [pc, #20]	; (800c1d4 <_read_r+0x24>)
 800c1be:	602b      	str	r3, [r5, #0]
 800c1c0:	f7f8 fbaf 	bl	8004922 <_read>
 800c1c4:	1c43      	adds	r3, r0, #1
 800c1c6:	d103      	bne.n	800c1d0 <_read_r+0x20>
 800c1c8:	682b      	ldr	r3, [r5, #0]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d000      	beq.n	800c1d0 <_read_r+0x20>
 800c1ce:	6023      	str	r3, [r4, #0]
 800c1d0:	bd70      	pop	{r4, r5, r6, pc}
 800c1d2:	46c0      	nop			; (mov r8, r8)
 800c1d4:	200006f8 	.word	0x200006f8

0800c1d8 <_write_r>:
 800c1d8:	b570      	push	{r4, r5, r6, lr}
 800c1da:	0004      	movs	r4, r0
 800c1dc:	0008      	movs	r0, r1
 800c1de:	0011      	movs	r1, r2
 800c1e0:	001a      	movs	r2, r3
 800c1e2:	2300      	movs	r3, #0
 800c1e4:	4d05      	ldr	r5, [pc, #20]	; (800c1fc <_write_r+0x24>)
 800c1e6:	602b      	str	r3, [r5, #0]
 800c1e8:	f7f8 fbb8 	bl	800495c <_write>
 800c1ec:	1c43      	adds	r3, r0, #1
 800c1ee:	d103      	bne.n	800c1f8 <_write_r+0x20>
 800c1f0:	682b      	ldr	r3, [r5, #0]
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d000      	beq.n	800c1f8 <_write_r+0x20>
 800c1f6:	6023      	str	r3, [r4, #0]
 800c1f8:	bd70      	pop	{r4, r5, r6, pc}
 800c1fa:	46c0      	nop			; (mov r8, r8)
 800c1fc:	200006f8 	.word	0x200006f8

0800c200 <__errno>:
 800c200:	4b01      	ldr	r3, [pc, #4]	; (800c208 <__errno+0x8>)
 800c202:	6818      	ldr	r0, [r3, #0]
 800c204:	4770      	bx	lr
 800c206:	46c0      	nop			; (mov r8, r8)
 800c208:	2000007c 	.word	0x2000007c

0800c20c <__libc_init_array>:
 800c20c:	b570      	push	{r4, r5, r6, lr}
 800c20e:	2600      	movs	r6, #0
 800c210:	4c0c      	ldr	r4, [pc, #48]	; (800c244 <__libc_init_array+0x38>)
 800c212:	4d0d      	ldr	r5, [pc, #52]	; (800c248 <__libc_init_array+0x3c>)
 800c214:	1b64      	subs	r4, r4, r5
 800c216:	10a4      	asrs	r4, r4, #2
 800c218:	42a6      	cmp	r6, r4
 800c21a:	d109      	bne.n	800c230 <__libc_init_array+0x24>
 800c21c:	2600      	movs	r6, #0
 800c21e:	f003 fc71 	bl	800fb04 <_init>
 800c222:	4c0a      	ldr	r4, [pc, #40]	; (800c24c <__libc_init_array+0x40>)
 800c224:	4d0a      	ldr	r5, [pc, #40]	; (800c250 <__libc_init_array+0x44>)
 800c226:	1b64      	subs	r4, r4, r5
 800c228:	10a4      	asrs	r4, r4, #2
 800c22a:	42a6      	cmp	r6, r4
 800c22c:	d105      	bne.n	800c23a <__libc_init_array+0x2e>
 800c22e:	bd70      	pop	{r4, r5, r6, pc}
 800c230:	00b3      	lsls	r3, r6, #2
 800c232:	58eb      	ldr	r3, [r5, r3]
 800c234:	4798      	blx	r3
 800c236:	3601      	adds	r6, #1
 800c238:	e7ee      	b.n	800c218 <__libc_init_array+0xc>
 800c23a:	00b3      	lsls	r3, r6, #2
 800c23c:	58eb      	ldr	r3, [r5, r3]
 800c23e:	4798      	blx	r3
 800c240:	3601      	adds	r6, #1
 800c242:	e7f2      	b.n	800c22a <__libc_init_array+0x1e>
 800c244:	080105c0 	.word	0x080105c0
 800c248:	080105c0 	.word	0x080105c0
 800c24c:	080105c4 	.word	0x080105c4
 800c250:	080105c0 	.word	0x080105c0

0800c254 <__retarget_lock_init_recursive>:
 800c254:	4770      	bx	lr

0800c256 <__retarget_lock_acquire_recursive>:
 800c256:	4770      	bx	lr

0800c258 <__retarget_lock_release_recursive>:
 800c258:	4770      	bx	lr

0800c25a <memchr>:
 800c25a:	b2c9      	uxtb	r1, r1
 800c25c:	1882      	adds	r2, r0, r2
 800c25e:	4290      	cmp	r0, r2
 800c260:	d101      	bne.n	800c266 <memchr+0xc>
 800c262:	2000      	movs	r0, #0
 800c264:	4770      	bx	lr
 800c266:	7803      	ldrb	r3, [r0, #0]
 800c268:	428b      	cmp	r3, r1
 800c26a:	d0fb      	beq.n	800c264 <memchr+0xa>
 800c26c:	3001      	adds	r0, #1
 800c26e:	e7f6      	b.n	800c25e <memchr+0x4>

0800c270 <nanf>:
 800c270:	4800      	ldr	r0, [pc, #0]	; (800c274 <nanf+0x4>)
 800c272:	4770      	bx	lr
 800c274:	7fc00000 	.word	0x7fc00000

0800c278 <quorem>:
 800c278:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c27a:	6902      	ldr	r2, [r0, #16]
 800c27c:	690b      	ldr	r3, [r1, #16]
 800c27e:	b089      	sub	sp, #36	; 0x24
 800c280:	0007      	movs	r7, r0
 800c282:	9104      	str	r1, [sp, #16]
 800c284:	2000      	movs	r0, #0
 800c286:	429a      	cmp	r2, r3
 800c288:	db69      	blt.n	800c35e <quorem+0xe6>
 800c28a:	3b01      	subs	r3, #1
 800c28c:	009c      	lsls	r4, r3, #2
 800c28e:	9301      	str	r3, [sp, #4]
 800c290:	000b      	movs	r3, r1
 800c292:	3314      	adds	r3, #20
 800c294:	9306      	str	r3, [sp, #24]
 800c296:	191b      	adds	r3, r3, r4
 800c298:	9305      	str	r3, [sp, #20]
 800c29a:	003b      	movs	r3, r7
 800c29c:	3314      	adds	r3, #20
 800c29e:	9303      	str	r3, [sp, #12]
 800c2a0:	191c      	adds	r4, r3, r4
 800c2a2:	9b05      	ldr	r3, [sp, #20]
 800c2a4:	6826      	ldr	r6, [r4, #0]
 800c2a6:	681d      	ldr	r5, [r3, #0]
 800c2a8:	0030      	movs	r0, r6
 800c2aa:	3501      	adds	r5, #1
 800c2ac:	0029      	movs	r1, r5
 800c2ae:	f7f3 ff47 	bl	8000140 <__udivsi3>
 800c2b2:	9002      	str	r0, [sp, #8]
 800c2b4:	42ae      	cmp	r6, r5
 800c2b6:	d329      	bcc.n	800c30c <quorem+0x94>
 800c2b8:	9b06      	ldr	r3, [sp, #24]
 800c2ba:	2600      	movs	r6, #0
 800c2bc:	469c      	mov	ip, r3
 800c2be:	9d03      	ldr	r5, [sp, #12]
 800c2c0:	9606      	str	r6, [sp, #24]
 800c2c2:	4662      	mov	r2, ip
 800c2c4:	ca08      	ldmia	r2!, {r3}
 800c2c6:	6828      	ldr	r0, [r5, #0]
 800c2c8:	4694      	mov	ip, r2
 800c2ca:	9a02      	ldr	r2, [sp, #8]
 800c2cc:	b299      	uxth	r1, r3
 800c2ce:	4351      	muls	r1, r2
 800c2d0:	0c1b      	lsrs	r3, r3, #16
 800c2d2:	4353      	muls	r3, r2
 800c2d4:	1989      	adds	r1, r1, r6
 800c2d6:	0c0a      	lsrs	r2, r1, #16
 800c2d8:	189b      	adds	r3, r3, r2
 800c2da:	9307      	str	r3, [sp, #28]
 800c2dc:	0c1e      	lsrs	r6, r3, #16
 800c2de:	9b06      	ldr	r3, [sp, #24]
 800c2e0:	b282      	uxth	r2, r0
 800c2e2:	18d2      	adds	r2, r2, r3
 800c2e4:	466b      	mov	r3, sp
 800c2e6:	b289      	uxth	r1, r1
 800c2e8:	8b9b      	ldrh	r3, [r3, #28]
 800c2ea:	1a52      	subs	r2, r2, r1
 800c2ec:	0c01      	lsrs	r1, r0, #16
 800c2ee:	1ac9      	subs	r1, r1, r3
 800c2f0:	1413      	asrs	r3, r2, #16
 800c2f2:	18cb      	adds	r3, r1, r3
 800c2f4:	1419      	asrs	r1, r3, #16
 800c2f6:	b292      	uxth	r2, r2
 800c2f8:	041b      	lsls	r3, r3, #16
 800c2fa:	4313      	orrs	r3, r2
 800c2fc:	c508      	stmia	r5!, {r3}
 800c2fe:	9b05      	ldr	r3, [sp, #20]
 800c300:	9106      	str	r1, [sp, #24]
 800c302:	4563      	cmp	r3, ip
 800c304:	d2dd      	bcs.n	800c2c2 <quorem+0x4a>
 800c306:	6823      	ldr	r3, [r4, #0]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d030      	beq.n	800c36e <quorem+0xf6>
 800c30c:	0038      	movs	r0, r7
 800c30e:	9904      	ldr	r1, [sp, #16]
 800c310:	f001 fa2a 	bl	800d768 <__mcmp>
 800c314:	2800      	cmp	r0, #0
 800c316:	db21      	blt.n	800c35c <quorem+0xe4>
 800c318:	0038      	movs	r0, r7
 800c31a:	2600      	movs	r6, #0
 800c31c:	9b02      	ldr	r3, [sp, #8]
 800c31e:	9c04      	ldr	r4, [sp, #16]
 800c320:	3301      	adds	r3, #1
 800c322:	9302      	str	r3, [sp, #8]
 800c324:	3014      	adds	r0, #20
 800c326:	3414      	adds	r4, #20
 800c328:	6803      	ldr	r3, [r0, #0]
 800c32a:	cc02      	ldmia	r4!, {r1}
 800c32c:	b29d      	uxth	r5, r3
 800c32e:	19ad      	adds	r5, r5, r6
 800c330:	b28a      	uxth	r2, r1
 800c332:	1aaa      	subs	r2, r5, r2
 800c334:	0c09      	lsrs	r1, r1, #16
 800c336:	0c1b      	lsrs	r3, r3, #16
 800c338:	1a5b      	subs	r3, r3, r1
 800c33a:	1411      	asrs	r1, r2, #16
 800c33c:	185b      	adds	r3, r3, r1
 800c33e:	141e      	asrs	r6, r3, #16
 800c340:	b292      	uxth	r2, r2
 800c342:	041b      	lsls	r3, r3, #16
 800c344:	4313      	orrs	r3, r2
 800c346:	c008      	stmia	r0!, {r3}
 800c348:	9b05      	ldr	r3, [sp, #20]
 800c34a:	42a3      	cmp	r3, r4
 800c34c:	d2ec      	bcs.n	800c328 <quorem+0xb0>
 800c34e:	9b01      	ldr	r3, [sp, #4]
 800c350:	9a03      	ldr	r2, [sp, #12]
 800c352:	009b      	lsls	r3, r3, #2
 800c354:	18d3      	adds	r3, r2, r3
 800c356:	681a      	ldr	r2, [r3, #0]
 800c358:	2a00      	cmp	r2, #0
 800c35a:	d015      	beq.n	800c388 <quorem+0x110>
 800c35c:	9802      	ldr	r0, [sp, #8]
 800c35e:	b009      	add	sp, #36	; 0x24
 800c360:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c362:	6823      	ldr	r3, [r4, #0]
 800c364:	2b00      	cmp	r3, #0
 800c366:	d106      	bne.n	800c376 <quorem+0xfe>
 800c368:	9b01      	ldr	r3, [sp, #4]
 800c36a:	3b01      	subs	r3, #1
 800c36c:	9301      	str	r3, [sp, #4]
 800c36e:	9b03      	ldr	r3, [sp, #12]
 800c370:	3c04      	subs	r4, #4
 800c372:	42a3      	cmp	r3, r4
 800c374:	d3f5      	bcc.n	800c362 <quorem+0xea>
 800c376:	9b01      	ldr	r3, [sp, #4]
 800c378:	613b      	str	r3, [r7, #16]
 800c37a:	e7c7      	b.n	800c30c <quorem+0x94>
 800c37c:	681a      	ldr	r2, [r3, #0]
 800c37e:	2a00      	cmp	r2, #0
 800c380:	d106      	bne.n	800c390 <quorem+0x118>
 800c382:	9a01      	ldr	r2, [sp, #4]
 800c384:	3a01      	subs	r2, #1
 800c386:	9201      	str	r2, [sp, #4]
 800c388:	9a03      	ldr	r2, [sp, #12]
 800c38a:	3b04      	subs	r3, #4
 800c38c:	429a      	cmp	r2, r3
 800c38e:	d3f5      	bcc.n	800c37c <quorem+0x104>
 800c390:	9b01      	ldr	r3, [sp, #4]
 800c392:	613b      	str	r3, [r7, #16]
 800c394:	e7e2      	b.n	800c35c <quorem+0xe4>
	...

0800c398 <_dtoa_r>:
 800c398:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c39a:	0014      	movs	r4, r2
 800c39c:	001d      	movs	r5, r3
 800c39e:	69c6      	ldr	r6, [r0, #28]
 800c3a0:	b09d      	sub	sp, #116	; 0x74
 800c3a2:	9408      	str	r4, [sp, #32]
 800c3a4:	9509      	str	r5, [sp, #36]	; 0x24
 800c3a6:	9f25      	ldr	r7, [sp, #148]	; 0x94
 800c3a8:	9004      	str	r0, [sp, #16]
 800c3aa:	2e00      	cmp	r6, #0
 800c3ac:	d10f      	bne.n	800c3ce <_dtoa_r+0x36>
 800c3ae:	2010      	movs	r0, #16
 800c3b0:	f000 fe4a 	bl	800d048 <malloc>
 800c3b4:	9b04      	ldr	r3, [sp, #16]
 800c3b6:	1e02      	subs	r2, r0, #0
 800c3b8:	61d8      	str	r0, [r3, #28]
 800c3ba:	d104      	bne.n	800c3c6 <_dtoa_r+0x2e>
 800c3bc:	21ef      	movs	r1, #239	; 0xef
 800c3be:	4bc6      	ldr	r3, [pc, #792]	; (800c6d8 <_dtoa_r+0x340>)
 800c3c0:	48c6      	ldr	r0, [pc, #792]	; (800c6dc <_dtoa_r+0x344>)
 800c3c2:	f002 fccd 	bl	800ed60 <__assert_func>
 800c3c6:	6046      	str	r6, [r0, #4]
 800c3c8:	6086      	str	r6, [r0, #8]
 800c3ca:	6006      	str	r6, [r0, #0]
 800c3cc:	60c6      	str	r6, [r0, #12]
 800c3ce:	9b04      	ldr	r3, [sp, #16]
 800c3d0:	69db      	ldr	r3, [r3, #28]
 800c3d2:	6819      	ldr	r1, [r3, #0]
 800c3d4:	2900      	cmp	r1, #0
 800c3d6:	d00b      	beq.n	800c3f0 <_dtoa_r+0x58>
 800c3d8:	685a      	ldr	r2, [r3, #4]
 800c3da:	2301      	movs	r3, #1
 800c3dc:	4093      	lsls	r3, r2
 800c3de:	604a      	str	r2, [r1, #4]
 800c3e0:	608b      	str	r3, [r1, #8]
 800c3e2:	9804      	ldr	r0, [sp, #16]
 800c3e4:	f000 ff32 	bl	800d24c <_Bfree>
 800c3e8:	2200      	movs	r2, #0
 800c3ea:	9b04      	ldr	r3, [sp, #16]
 800c3ec:	69db      	ldr	r3, [r3, #28]
 800c3ee:	601a      	str	r2, [r3, #0]
 800c3f0:	2d00      	cmp	r5, #0
 800c3f2:	da1e      	bge.n	800c432 <_dtoa_r+0x9a>
 800c3f4:	2301      	movs	r3, #1
 800c3f6:	603b      	str	r3, [r7, #0]
 800c3f8:	006b      	lsls	r3, r5, #1
 800c3fa:	085b      	lsrs	r3, r3, #1
 800c3fc:	9309      	str	r3, [sp, #36]	; 0x24
 800c3fe:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c400:	4bb7      	ldr	r3, [pc, #732]	; (800c6e0 <_dtoa_r+0x348>)
 800c402:	4ab7      	ldr	r2, [pc, #732]	; (800c6e0 <_dtoa_r+0x348>)
 800c404:	403b      	ands	r3, r7
 800c406:	4293      	cmp	r3, r2
 800c408:	d116      	bne.n	800c438 <_dtoa_r+0xa0>
 800c40a:	4bb6      	ldr	r3, [pc, #728]	; (800c6e4 <_dtoa_r+0x34c>)
 800c40c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c40e:	6013      	str	r3, [r2, #0]
 800c410:	033b      	lsls	r3, r7, #12
 800c412:	0b1b      	lsrs	r3, r3, #12
 800c414:	4323      	orrs	r3, r4
 800c416:	d101      	bne.n	800c41c <_dtoa_r+0x84>
 800c418:	f000 fdb5 	bl	800cf86 <_dtoa_r+0xbee>
 800c41c:	4bb2      	ldr	r3, [pc, #712]	; (800c6e8 <_dtoa_r+0x350>)
 800c41e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800c420:	9306      	str	r3, [sp, #24]
 800c422:	2a00      	cmp	r2, #0
 800c424:	d002      	beq.n	800c42c <_dtoa_r+0x94>
 800c426:	4bb1      	ldr	r3, [pc, #708]	; (800c6ec <_dtoa_r+0x354>)
 800c428:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800c42a:	6013      	str	r3, [r2, #0]
 800c42c:	9806      	ldr	r0, [sp, #24]
 800c42e:	b01d      	add	sp, #116	; 0x74
 800c430:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c432:	2300      	movs	r3, #0
 800c434:	603b      	str	r3, [r7, #0]
 800c436:	e7e2      	b.n	800c3fe <_dtoa_r+0x66>
 800c438:	9a08      	ldr	r2, [sp, #32]
 800c43a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c43c:	9210      	str	r2, [sp, #64]	; 0x40
 800c43e:	9311      	str	r3, [sp, #68]	; 0x44
 800c440:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c442:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c444:	2200      	movs	r2, #0
 800c446:	2300      	movs	r3, #0
 800c448:	f7f4 f800 	bl	800044c <__aeabi_dcmpeq>
 800c44c:	1e06      	subs	r6, r0, #0
 800c44e:	d009      	beq.n	800c464 <_dtoa_r+0xcc>
 800c450:	2301      	movs	r3, #1
 800c452:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c454:	6013      	str	r3, [r2, #0]
 800c456:	4ba6      	ldr	r3, [pc, #664]	; (800c6f0 <_dtoa_r+0x358>)
 800c458:	9306      	str	r3, [sp, #24]
 800c45a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d0e5      	beq.n	800c42c <_dtoa_r+0x94>
 800c460:	4ba4      	ldr	r3, [pc, #656]	; (800c6f4 <_dtoa_r+0x35c>)
 800c462:	e7e1      	b.n	800c428 <_dtoa_r+0x90>
 800c464:	ab1a      	add	r3, sp, #104	; 0x68
 800c466:	9301      	str	r3, [sp, #4]
 800c468:	ab1b      	add	r3, sp, #108	; 0x6c
 800c46a:	9300      	str	r3, [sp, #0]
 800c46c:	9804      	ldr	r0, [sp, #16]
 800c46e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c470:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c472:	f001 fa95 	bl	800d9a0 <__d2b>
 800c476:	007a      	lsls	r2, r7, #1
 800c478:	9005      	str	r0, [sp, #20]
 800c47a:	0d52      	lsrs	r2, r2, #21
 800c47c:	d100      	bne.n	800c480 <_dtoa_r+0xe8>
 800c47e:	e07b      	b.n	800c578 <_dtoa_r+0x1e0>
 800c480:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c482:	9617      	str	r6, [sp, #92]	; 0x5c
 800c484:	0319      	lsls	r1, r3, #12
 800c486:	4b9c      	ldr	r3, [pc, #624]	; (800c6f8 <_dtoa_r+0x360>)
 800c488:	0b09      	lsrs	r1, r1, #12
 800c48a:	430b      	orrs	r3, r1
 800c48c:	499b      	ldr	r1, [pc, #620]	; (800c6fc <_dtoa_r+0x364>)
 800c48e:	1857      	adds	r7, r2, r1
 800c490:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c492:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c494:	0019      	movs	r1, r3
 800c496:	2200      	movs	r2, #0
 800c498:	4b99      	ldr	r3, [pc, #612]	; (800c700 <_dtoa_r+0x368>)
 800c49a:	f7f5 fead 	bl	80021f8 <__aeabi_dsub>
 800c49e:	4a99      	ldr	r2, [pc, #612]	; (800c704 <_dtoa_r+0x36c>)
 800c4a0:	4b99      	ldr	r3, [pc, #612]	; (800c708 <_dtoa_r+0x370>)
 800c4a2:	f7f5 fbe7 	bl	8001c74 <__aeabi_dmul>
 800c4a6:	4a99      	ldr	r2, [pc, #612]	; (800c70c <_dtoa_r+0x374>)
 800c4a8:	4b99      	ldr	r3, [pc, #612]	; (800c710 <_dtoa_r+0x378>)
 800c4aa:	f7f4 fc89 	bl	8000dc0 <__aeabi_dadd>
 800c4ae:	0004      	movs	r4, r0
 800c4b0:	0038      	movs	r0, r7
 800c4b2:	000d      	movs	r5, r1
 800c4b4:	f7f6 fa76 	bl	80029a4 <__aeabi_i2d>
 800c4b8:	4a96      	ldr	r2, [pc, #600]	; (800c714 <_dtoa_r+0x37c>)
 800c4ba:	4b97      	ldr	r3, [pc, #604]	; (800c718 <_dtoa_r+0x380>)
 800c4bc:	f7f5 fbda 	bl	8001c74 <__aeabi_dmul>
 800c4c0:	0002      	movs	r2, r0
 800c4c2:	000b      	movs	r3, r1
 800c4c4:	0020      	movs	r0, r4
 800c4c6:	0029      	movs	r1, r5
 800c4c8:	f7f4 fc7a 	bl	8000dc0 <__aeabi_dadd>
 800c4cc:	0004      	movs	r4, r0
 800c4ce:	000d      	movs	r5, r1
 800c4d0:	f7f6 fa32 	bl	8002938 <__aeabi_d2iz>
 800c4d4:	2200      	movs	r2, #0
 800c4d6:	9003      	str	r0, [sp, #12]
 800c4d8:	2300      	movs	r3, #0
 800c4da:	0020      	movs	r0, r4
 800c4dc:	0029      	movs	r1, r5
 800c4de:	f7f3 ffbb 	bl	8000458 <__aeabi_dcmplt>
 800c4e2:	2800      	cmp	r0, #0
 800c4e4:	d00b      	beq.n	800c4fe <_dtoa_r+0x166>
 800c4e6:	9803      	ldr	r0, [sp, #12]
 800c4e8:	f7f6 fa5c 	bl	80029a4 <__aeabi_i2d>
 800c4ec:	002b      	movs	r3, r5
 800c4ee:	0022      	movs	r2, r4
 800c4f0:	f7f3 ffac 	bl	800044c <__aeabi_dcmpeq>
 800c4f4:	4243      	negs	r3, r0
 800c4f6:	4158      	adcs	r0, r3
 800c4f8:	9b03      	ldr	r3, [sp, #12]
 800c4fa:	1a1b      	subs	r3, r3, r0
 800c4fc:	9303      	str	r3, [sp, #12]
 800c4fe:	2301      	movs	r3, #1
 800c500:	9316      	str	r3, [sp, #88]	; 0x58
 800c502:	9b03      	ldr	r3, [sp, #12]
 800c504:	2b16      	cmp	r3, #22
 800c506:	d810      	bhi.n	800c52a <_dtoa_r+0x192>
 800c508:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c50a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c50c:	9a03      	ldr	r2, [sp, #12]
 800c50e:	4b83      	ldr	r3, [pc, #524]	; (800c71c <_dtoa_r+0x384>)
 800c510:	00d2      	lsls	r2, r2, #3
 800c512:	189b      	adds	r3, r3, r2
 800c514:	681a      	ldr	r2, [r3, #0]
 800c516:	685b      	ldr	r3, [r3, #4]
 800c518:	f7f3 ff9e 	bl	8000458 <__aeabi_dcmplt>
 800c51c:	2800      	cmp	r0, #0
 800c51e:	d047      	beq.n	800c5b0 <_dtoa_r+0x218>
 800c520:	9b03      	ldr	r3, [sp, #12]
 800c522:	3b01      	subs	r3, #1
 800c524:	9303      	str	r3, [sp, #12]
 800c526:	2300      	movs	r3, #0
 800c528:	9316      	str	r3, [sp, #88]	; 0x58
 800c52a:	2200      	movs	r2, #0
 800c52c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800c52e:	920a      	str	r2, [sp, #40]	; 0x28
 800c530:	1bdb      	subs	r3, r3, r7
 800c532:	1e5a      	subs	r2, r3, #1
 800c534:	d53e      	bpl.n	800c5b4 <_dtoa_r+0x21c>
 800c536:	2201      	movs	r2, #1
 800c538:	1ad3      	subs	r3, r2, r3
 800c53a:	930a      	str	r3, [sp, #40]	; 0x28
 800c53c:	2300      	movs	r3, #0
 800c53e:	930c      	str	r3, [sp, #48]	; 0x30
 800c540:	9b03      	ldr	r3, [sp, #12]
 800c542:	2b00      	cmp	r3, #0
 800c544:	db38      	blt.n	800c5b8 <_dtoa_r+0x220>
 800c546:	9a03      	ldr	r2, [sp, #12]
 800c548:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c54a:	4694      	mov	ip, r2
 800c54c:	4463      	add	r3, ip
 800c54e:	930c      	str	r3, [sp, #48]	; 0x30
 800c550:	2300      	movs	r3, #0
 800c552:	9213      	str	r2, [sp, #76]	; 0x4c
 800c554:	930d      	str	r3, [sp, #52]	; 0x34
 800c556:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c558:	2401      	movs	r4, #1
 800c55a:	2b09      	cmp	r3, #9
 800c55c:	d867      	bhi.n	800c62e <_dtoa_r+0x296>
 800c55e:	2b05      	cmp	r3, #5
 800c560:	dd02      	ble.n	800c568 <_dtoa_r+0x1d0>
 800c562:	2400      	movs	r4, #0
 800c564:	3b04      	subs	r3, #4
 800c566:	9322      	str	r3, [sp, #136]	; 0x88
 800c568:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c56a:	1e98      	subs	r0, r3, #2
 800c56c:	2803      	cmp	r0, #3
 800c56e:	d867      	bhi.n	800c640 <_dtoa_r+0x2a8>
 800c570:	f7f3 fdd2 	bl	8000118 <__gnu_thumb1_case_uqi>
 800c574:	5b383a2b 	.word	0x5b383a2b
 800c578:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c57a:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800c57c:	18f6      	adds	r6, r6, r3
 800c57e:	4b68      	ldr	r3, [pc, #416]	; (800c720 <_dtoa_r+0x388>)
 800c580:	18f2      	adds	r2, r6, r3
 800c582:	2a20      	cmp	r2, #32
 800c584:	dd0f      	ble.n	800c5a6 <_dtoa_r+0x20e>
 800c586:	2340      	movs	r3, #64	; 0x40
 800c588:	1a9b      	subs	r3, r3, r2
 800c58a:	409f      	lsls	r7, r3
 800c58c:	4b65      	ldr	r3, [pc, #404]	; (800c724 <_dtoa_r+0x38c>)
 800c58e:	0038      	movs	r0, r7
 800c590:	18f3      	adds	r3, r6, r3
 800c592:	40dc      	lsrs	r4, r3
 800c594:	4320      	orrs	r0, r4
 800c596:	f7f6 fa35 	bl	8002a04 <__aeabi_ui2d>
 800c59a:	2201      	movs	r2, #1
 800c59c:	4b62      	ldr	r3, [pc, #392]	; (800c728 <_dtoa_r+0x390>)
 800c59e:	1e77      	subs	r7, r6, #1
 800c5a0:	18cb      	adds	r3, r1, r3
 800c5a2:	9217      	str	r2, [sp, #92]	; 0x5c
 800c5a4:	e776      	b.n	800c494 <_dtoa_r+0xfc>
 800c5a6:	2320      	movs	r3, #32
 800c5a8:	0020      	movs	r0, r4
 800c5aa:	1a9b      	subs	r3, r3, r2
 800c5ac:	4098      	lsls	r0, r3
 800c5ae:	e7f2      	b.n	800c596 <_dtoa_r+0x1fe>
 800c5b0:	9016      	str	r0, [sp, #88]	; 0x58
 800c5b2:	e7ba      	b.n	800c52a <_dtoa_r+0x192>
 800c5b4:	920c      	str	r2, [sp, #48]	; 0x30
 800c5b6:	e7c3      	b.n	800c540 <_dtoa_r+0x1a8>
 800c5b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5ba:	9a03      	ldr	r2, [sp, #12]
 800c5bc:	1a9b      	subs	r3, r3, r2
 800c5be:	930a      	str	r3, [sp, #40]	; 0x28
 800c5c0:	4253      	negs	r3, r2
 800c5c2:	930d      	str	r3, [sp, #52]	; 0x34
 800c5c4:	2300      	movs	r3, #0
 800c5c6:	9313      	str	r3, [sp, #76]	; 0x4c
 800c5c8:	e7c5      	b.n	800c556 <_dtoa_r+0x1be>
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	930f      	str	r3, [sp, #60]	; 0x3c
 800c5ce:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c5d0:	930b      	str	r3, [sp, #44]	; 0x2c
 800c5d2:	9307      	str	r3, [sp, #28]
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	dc13      	bgt.n	800c600 <_dtoa_r+0x268>
 800c5d8:	2301      	movs	r3, #1
 800c5da:	001a      	movs	r2, r3
 800c5dc:	930b      	str	r3, [sp, #44]	; 0x2c
 800c5de:	9307      	str	r3, [sp, #28]
 800c5e0:	9223      	str	r2, [sp, #140]	; 0x8c
 800c5e2:	e00d      	b.n	800c600 <_dtoa_r+0x268>
 800c5e4:	2301      	movs	r3, #1
 800c5e6:	e7f1      	b.n	800c5cc <_dtoa_r+0x234>
 800c5e8:	2300      	movs	r3, #0
 800c5ea:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800c5ec:	930f      	str	r3, [sp, #60]	; 0x3c
 800c5ee:	4694      	mov	ip, r2
 800c5f0:	9b03      	ldr	r3, [sp, #12]
 800c5f2:	4463      	add	r3, ip
 800c5f4:	930b      	str	r3, [sp, #44]	; 0x2c
 800c5f6:	3301      	adds	r3, #1
 800c5f8:	9307      	str	r3, [sp, #28]
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	dc00      	bgt.n	800c600 <_dtoa_r+0x268>
 800c5fe:	2301      	movs	r3, #1
 800c600:	9a04      	ldr	r2, [sp, #16]
 800c602:	2100      	movs	r1, #0
 800c604:	69d0      	ldr	r0, [r2, #28]
 800c606:	2204      	movs	r2, #4
 800c608:	0015      	movs	r5, r2
 800c60a:	3514      	adds	r5, #20
 800c60c:	429d      	cmp	r5, r3
 800c60e:	d91b      	bls.n	800c648 <_dtoa_r+0x2b0>
 800c610:	6041      	str	r1, [r0, #4]
 800c612:	9804      	ldr	r0, [sp, #16]
 800c614:	f000 fdd6 	bl	800d1c4 <_Balloc>
 800c618:	9006      	str	r0, [sp, #24]
 800c61a:	2800      	cmp	r0, #0
 800c61c:	d117      	bne.n	800c64e <_dtoa_r+0x2b6>
 800c61e:	21b0      	movs	r1, #176	; 0xb0
 800c620:	4b42      	ldr	r3, [pc, #264]	; (800c72c <_dtoa_r+0x394>)
 800c622:	482e      	ldr	r0, [pc, #184]	; (800c6dc <_dtoa_r+0x344>)
 800c624:	9a06      	ldr	r2, [sp, #24]
 800c626:	31ff      	adds	r1, #255	; 0xff
 800c628:	e6cb      	b.n	800c3c2 <_dtoa_r+0x2a>
 800c62a:	2301      	movs	r3, #1
 800c62c:	e7dd      	b.n	800c5ea <_dtoa_r+0x252>
 800c62e:	2300      	movs	r3, #0
 800c630:	940f      	str	r4, [sp, #60]	; 0x3c
 800c632:	9322      	str	r3, [sp, #136]	; 0x88
 800c634:	3b01      	subs	r3, #1
 800c636:	930b      	str	r3, [sp, #44]	; 0x2c
 800c638:	9307      	str	r3, [sp, #28]
 800c63a:	2200      	movs	r2, #0
 800c63c:	3313      	adds	r3, #19
 800c63e:	e7cf      	b.n	800c5e0 <_dtoa_r+0x248>
 800c640:	2301      	movs	r3, #1
 800c642:	930f      	str	r3, [sp, #60]	; 0x3c
 800c644:	3b02      	subs	r3, #2
 800c646:	e7f6      	b.n	800c636 <_dtoa_r+0x29e>
 800c648:	3101      	adds	r1, #1
 800c64a:	0052      	lsls	r2, r2, #1
 800c64c:	e7dc      	b.n	800c608 <_dtoa_r+0x270>
 800c64e:	9b04      	ldr	r3, [sp, #16]
 800c650:	9a06      	ldr	r2, [sp, #24]
 800c652:	69db      	ldr	r3, [r3, #28]
 800c654:	601a      	str	r2, [r3, #0]
 800c656:	9b07      	ldr	r3, [sp, #28]
 800c658:	2b0e      	cmp	r3, #14
 800c65a:	d900      	bls.n	800c65e <_dtoa_r+0x2c6>
 800c65c:	e0e5      	b.n	800c82a <_dtoa_r+0x492>
 800c65e:	2c00      	cmp	r4, #0
 800c660:	d100      	bne.n	800c664 <_dtoa_r+0x2cc>
 800c662:	e0e2      	b.n	800c82a <_dtoa_r+0x492>
 800c664:	9b03      	ldr	r3, [sp, #12]
 800c666:	2b00      	cmp	r3, #0
 800c668:	dd64      	ble.n	800c734 <_dtoa_r+0x39c>
 800c66a:	210f      	movs	r1, #15
 800c66c:	9a03      	ldr	r2, [sp, #12]
 800c66e:	4b2b      	ldr	r3, [pc, #172]	; (800c71c <_dtoa_r+0x384>)
 800c670:	400a      	ands	r2, r1
 800c672:	00d2      	lsls	r2, r2, #3
 800c674:	189b      	adds	r3, r3, r2
 800c676:	681e      	ldr	r6, [r3, #0]
 800c678:	685f      	ldr	r7, [r3, #4]
 800c67a:	9b03      	ldr	r3, [sp, #12]
 800c67c:	2402      	movs	r4, #2
 800c67e:	111d      	asrs	r5, r3, #4
 800c680:	05db      	lsls	r3, r3, #23
 800c682:	d50a      	bpl.n	800c69a <_dtoa_r+0x302>
 800c684:	4b2a      	ldr	r3, [pc, #168]	; (800c730 <_dtoa_r+0x398>)
 800c686:	400d      	ands	r5, r1
 800c688:	6a1a      	ldr	r2, [r3, #32]
 800c68a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c68c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c68e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c690:	f7f4 fef6 	bl	8001480 <__aeabi_ddiv>
 800c694:	9008      	str	r0, [sp, #32]
 800c696:	9109      	str	r1, [sp, #36]	; 0x24
 800c698:	3401      	adds	r4, #1
 800c69a:	4b25      	ldr	r3, [pc, #148]	; (800c730 <_dtoa_r+0x398>)
 800c69c:	930e      	str	r3, [sp, #56]	; 0x38
 800c69e:	2d00      	cmp	r5, #0
 800c6a0:	d108      	bne.n	800c6b4 <_dtoa_r+0x31c>
 800c6a2:	9808      	ldr	r0, [sp, #32]
 800c6a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c6a6:	0032      	movs	r2, r6
 800c6a8:	003b      	movs	r3, r7
 800c6aa:	f7f4 fee9 	bl	8001480 <__aeabi_ddiv>
 800c6ae:	9008      	str	r0, [sp, #32]
 800c6b0:	9109      	str	r1, [sp, #36]	; 0x24
 800c6b2:	e05a      	b.n	800c76a <_dtoa_r+0x3d2>
 800c6b4:	2301      	movs	r3, #1
 800c6b6:	421d      	tst	r5, r3
 800c6b8:	d009      	beq.n	800c6ce <_dtoa_r+0x336>
 800c6ba:	18e4      	adds	r4, r4, r3
 800c6bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c6be:	0030      	movs	r0, r6
 800c6c0:	681a      	ldr	r2, [r3, #0]
 800c6c2:	685b      	ldr	r3, [r3, #4]
 800c6c4:	0039      	movs	r1, r7
 800c6c6:	f7f5 fad5 	bl	8001c74 <__aeabi_dmul>
 800c6ca:	0006      	movs	r6, r0
 800c6cc:	000f      	movs	r7, r1
 800c6ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c6d0:	106d      	asrs	r5, r5, #1
 800c6d2:	3308      	adds	r3, #8
 800c6d4:	e7e2      	b.n	800c69c <_dtoa_r+0x304>
 800c6d6:	46c0      	nop			; (mov r8, r8)
 800c6d8:	080101d6 	.word	0x080101d6
 800c6dc:	080101ed 	.word	0x080101ed
 800c6e0:	7ff00000 	.word	0x7ff00000
 800c6e4:	0000270f 	.word	0x0000270f
 800c6e8:	080101d2 	.word	0x080101d2
 800c6ec:	080101d5 	.word	0x080101d5
 800c6f0:	080101a0 	.word	0x080101a0
 800c6f4:	080101a1 	.word	0x080101a1
 800c6f8:	3ff00000 	.word	0x3ff00000
 800c6fc:	fffffc01 	.word	0xfffffc01
 800c700:	3ff80000 	.word	0x3ff80000
 800c704:	636f4361 	.word	0x636f4361
 800c708:	3fd287a7 	.word	0x3fd287a7
 800c70c:	8b60c8b3 	.word	0x8b60c8b3
 800c710:	3fc68a28 	.word	0x3fc68a28
 800c714:	509f79fb 	.word	0x509f79fb
 800c718:	3fd34413 	.word	0x3fd34413
 800c71c:	080102d8 	.word	0x080102d8
 800c720:	00000432 	.word	0x00000432
 800c724:	00000412 	.word	0x00000412
 800c728:	fe100000 	.word	0xfe100000
 800c72c:	08010245 	.word	0x08010245
 800c730:	080102b0 	.word	0x080102b0
 800c734:	9b03      	ldr	r3, [sp, #12]
 800c736:	2402      	movs	r4, #2
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d016      	beq.n	800c76a <_dtoa_r+0x3d2>
 800c73c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c73e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c740:	220f      	movs	r2, #15
 800c742:	425d      	negs	r5, r3
 800c744:	402a      	ands	r2, r5
 800c746:	4bdd      	ldr	r3, [pc, #884]	; (800cabc <_dtoa_r+0x724>)
 800c748:	00d2      	lsls	r2, r2, #3
 800c74a:	189b      	adds	r3, r3, r2
 800c74c:	681a      	ldr	r2, [r3, #0]
 800c74e:	685b      	ldr	r3, [r3, #4]
 800c750:	f7f5 fa90 	bl	8001c74 <__aeabi_dmul>
 800c754:	2701      	movs	r7, #1
 800c756:	2300      	movs	r3, #0
 800c758:	9008      	str	r0, [sp, #32]
 800c75a:	9109      	str	r1, [sp, #36]	; 0x24
 800c75c:	4ed8      	ldr	r6, [pc, #864]	; (800cac0 <_dtoa_r+0x728>)
 800c75e:	112d      	asrs	r5, r5, #4
 800c760:	2d00      	cmp	r5, #0
 800c762:	d000      	beq.n	800c766 <_dtoa_r+0x3ce>
 800c764:	e091      	b.n	800c88a <_dtoa_r+0x4f2>
 800c766:	2b00      	cmp	r3, #0
 800c768:	d1a1      	bne.n	800c6ae <_dtoa_r+0x316>
 800c76a:	9e08      	ldr	r6, [sp, #32]
 800c76c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c76e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c770:	2b00      	cmp	r3, #0
 800c772:	d100      	bne.n	800c776 <_dtoa_r+0x3de>
 800c774:	e094      	b.n	800c8a0 <_dtoa_r+0x508>
 800c776:	2200      	movs	r2, #0
 800c778:	0030      	movs	r0, r6
 800c77a:	0039      	movs	r1, r7
 800c77c:	4bd1      	ldr	r3, [pc, #836]	; (800cac4 <_dtoa_r+0x72c>)
 800c77e:	f7f3 fe6b 	bl	8000458 <__aeabi_dcmplt>
 800c782:	2800      	cmp	r0, #0
 800c784:	d100      	bne.n	800c788 <_dtoa_r+0x3f0>
 800c786:	e08b      	b.n	800c8a0 <_dtoa_r+0x508>
 800c788:	9b07      	ldr	r3, [sp, #28]
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d100      	bne.n	800c790 <_dtoa_r+0x3f8>
 800c78e:	e087      	b.n	800c8a0 <_dtoa_r+0x508>
 800c790:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c792:	2b00      	cmp	r3, #0
 800c794:	dd45      	ble.n	800c822 <_dtoa_r+0x48a>
 800c796:	9b03      	ldr	r3, [sp, #12]
 800c798:	2200      	movs	r2, #0
 800c79a:	3b01      	subs	r3, #1
 800c79c:	930e      	str	r3, [sp, #56]	; 0x38
 800c79e:	0030      	movs	r0, r6
 800c7a0:	4bc9      	ldr	r3, [pc, #804]	; (800cac8 <_dtoa_r+0x730>)
 800c7a2:	0039      	movs	r1, r7
 800c7a4:	f7f5 fa66 	bl	8001c74 <__aeabi_dmul>
 800c7a8:	9008      	str	r0, [sp, #32]
 800c7aa:	9109      	str	r1, [sp, #36]	; 0x24
 800c7ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c7ae:	3401      	adds	r4, #1
 800c7b0:	0020      	movs	r0, r4
 800c7b2:	9e08      	ldr	r6, [sp, #32]
 800c7b4:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c7b6:	9312      	str	r3, [sp, #72]	; 0x48
 800c7b8:	f7f6 f8f4 	bl	80029a4 <__aeabi_i2d>
 800c7bc:	0032      	movs	r2, r6
 800c7be:	003b      	movs	r3, r7
 800c7c0:	f7f5 fa58 	bl	8001c74 <__aeabi_dmul>
 800c7c4:	2200      	movs	r2, #0
 800c7c6:	4bc1      	ldr	r3, [pc, #772]	; (800cacc <_dtoa_r+0x734>)
 800c7c8:	f7f4 fafa 	bl	8000dc0 <__aeabi_dadd>
 800c7cc:	4ac0      	ldr	r2, [pc, #768]	; (800cad0 <_dtoa_r+0x738>)
 800c7ce:	9014      	str	r0, [sp, #80]	; 0x50
 800c7d0:	9115      	str	r1, [sp, #84]	; 0x54
 800c7d2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c7d4:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800c7d6:	4694      	mov	ip, r2
 800c7d8:	9308      	str	r3, [sp, #32]
 800c7da:	9409      	str	r4, [sp, #36]	; 0x24
 800c7dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c7de:	4463      	add	r3, ip
 800c7e0:	9318      	str	r3, [sp, #96]	; 0x60
 800c7e2:	9309      	str	r3, [sp, #36]	; 0x24
 800c7e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d15e      	bne.n	800c8a8 <_dtoa_r+0x510>
 800c7ea:	2200      	movs	r2, #0
 800c7ec:	4bb9      	ldr	r3, [pc, #740]	; (800cad4 <_dtoa_r+0x73c>)
 800c7ee:	0030      	movs	r0, r6
 800c7f0:	0039      	movs	r1, r7
 800c7f2:	f7f5 fd01 	bl	80021f8 <__aeabi_dsub>
 800c7f6:	9a08      	ldr	r2, [sp, #32]
 800c7f8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800c7fa:	0004      	movs	r4, r0
 800c7fc:	000d      	movs	r5, r1
 800c7fe:	f7f3 fe3f 	bl	8000480 <__aeabi_dcmpgt>
 800c802:	2800      	cmp	r0, #0
 800c804:	d000      	beq.n	800c808 <_dtoa_r+0x470>
 800c806:	e2b3      	b.n	800cd70 <_dtoa_r+0x9d8>
 800c808:	48b3      	ldr	r0, [pc, #716]	; (800cad8 <_dtoa_r+0x740>)
 800c80a:	9915      	ldr	r1, [sp, #84]	; 0x54
 800c80c:	4684      	mov	ip, r0
 800c80e:	4461      	add	r1, ip
 800c810:	000b      	movs	r3, r1
 800c812:	0020      	movs	r0, r4
 800c814:	0029      	movs	r1, r5
 800c816:	9a08      	ldr	r2, [sp, #32]
 800c818:	f7f3 fe1e 	bl	8000458 <__aeabi_dcmplt>
 800c81c:	2800      	cmp	r0, #0
 800c81e:	d000      	beq.n	800c822 <_dtoa_r+0x48a>
 800c820:	e2a3      	b.n	800cd6a <_dtoa_r+0x9d2>
 800c822:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c824:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800c826:	9308      	str	r3, [sp, #32]
 800c828:	9409      	str	r4, [sp, #36]	; 0x24
 800c82a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	da00      	bge.n	800c832 <_dtoa_r+0x49a>
 800c830:	e179      	b.n	800cb26 <_dtoa_r+0x78e>
 800c832:	9a03      	ldr	r2, [sp, #12]
 800c834:	2a0e      	cmp	r2, #14
 800c836:	dd00      	ble.n	800c83a <_dtoa_r+0x4a2>
 800c838:	e175      	b.n	800cb26 <_dtoa_r+0x78e>
 800c83a:	4ba0      	ldr	r3, [pc, #640]	; (800cabc <_dtoa_r+0x724>)
 800c83c:	00d2      	lsls	r2, r2, #3
 800c83e:	189b      	adds	r3, r3, r2
 800c840:	681e      	ldr	r6, [r3, #0]
 800c842:	685f      	ldr	r7, [r3, #4]
 800c844:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c846:	2b00      	cmp	r3, #0
 800c848:	db00      	blt.n	800c84c <_dtoa_r+0x4b4>
 800c84a:	e0e5      	b.n	800ca18 <_dtoa_r+0x680>
 800c84c:	9b07      	ldr	r3, [sp, #28]
 800c84e:	2b00      	cmp	r3, #0
 800c850:	dd00      	ble.n	800c854 <_dtoa_r+0x4bc>
 800c852:	e0e1      	b.n	800ca18 <_dtoa_r+0x680>
 800c854:	d000      	beq.n	800c858 <_dtoa_r+0x4c0>
 800c856:	e288      	b.n	800cd6a <_dtoa_r+0x9d2>
 800c858:	2200      	movs	r2, #0
 800c85a:	0030      	movs	r0, r6
 800c85c:	0039      	movs	r1, r7
 800c85e:	4b9d      	ldr	r3, [pc, #628]	; (800cad4 <_dtoa_r+0x73c>)
 800c860:	f7f5 fa08 	bl	8001c74 <__aeabi_dmul>
 800c864:	9a08      	ldr	r2, [sp, #32]
 800c866:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c868:	f7f3 fe14 	bl	8000494 <__aeabi_dcmpge>
 800c86c:	9e07      	ldr	r6, [sp, #28]
 800c86e:	0037      	movs	r7, r6
 800c870:	2800      	cmp	r0, #0
 800c872:	d000      	beq.n	800c876 <_dtoa_r+0x4de>
 800c874:	e25f      	b.n	800cd36 <_dtoa_r+0x99e>
 800c876:	9b06      	ldr	r3, [sp, #24]
 800c878:	9a06      	ldr	r2, [sp, #24]
 800c87a:	3301      	adds	r3, #1
 800c87c:	9308      	str	r3, [sp, #32]
 800c87e:	2331      	movs	r3, #49	; 0x31
 800c880:	7013      	strb	r3, [r2, #0]
 800c882:	9b03      	ldr	r3, [sp, #12]
 800c884:	3301      	adds	r3, #1
 800c886:	9303      	str	r3, [sp, #12]
 800c888:	e25a      	b.n	800cd40 <_dtoa_r+0x9a8>
 800c88a:	423d      	tst	r5, r7
 800c88c:	d005      	beq.n	800c89a <_dtoa_r+0x502>
 800c88e:	6832      	ldr	r2, [r6, #0]
 800c890:	6873      	ldr	r3, [r6, #4]
 800c892:	f7f5 f9ef 	bl	8001c74 <__aeabi_dmul>
 800c896:	003b      	movs	r3, r7
 800c898:	3401      	adds	r4, #1
 800c89a:	106d      	asrs	r5, r5, #1
 800c89c:	3608      	adds	r6, #8
 800c89e:	e75f      	b.n	800c760 <_dtoa_r+0x3c8>
 800c8a0:	9b03      	ldr	r3, [sp, #12]
 800c8a2:	930e      	str	r3, [sp, #56]	; 0x38
 800c8a4:	9b07      	ldr	r3, [sp, #28]
 800c8a6:	e783      	b.n	800c7b0 <_dtoa_r+0x418>
 800c8a8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c8aa:	4b84      	ldr	r3, [pc, #528]	; (800cabc <_dtoa_r+0x724>)
 800c8ac:	3a01      	subs	r2, #1
 800c8ae:	00d2      	lsls	r2, r2, #3
 800c8b0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c8b2:	189b      	adds	r3, r3, r2
 800c8b4:	9c08      	ldr	r4, [sp, #32]
 800c8b6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800c8b8:	681a      	ldr	r2, [r3, #0]
 800c8ba:	685b      	ldr	r3, [r3, #4]
 800c8bc:	2900      	cmp	r1, #0
 800c8be:	d051      	beq.n	800c964 <_dtoa_r+0x5cc>
 800c8c0:	2000      	movs	r0, #0
 800c8c2:	4986      	ldr	r1, [pc, #536]	; (800cadc <_dtoa_r+0x744>)
 800c8c4:	f7f4 fddc 	bl	8001480 <__aeabi_ddiv>
 800c8c8:	0022      	movs	r2, r4
 800c8ca:	002b      	movs	r3, r5
 800c8cc:	f7f5 fc94 	bl	80021f8 <__aeabi_dsub>
 800c8d0:	9a06      	ldr	r2, [sp, #24]
 800c8d2:	0004      	movs	r4, r0
 800c8d4:	4694      	mov	ip, r2
 800c8d6:	000d      	movs	r5, r1
 800c8d8:	9b06      	ldr	r3, [sp, #24]
 800c8da:	9314      	str	r3, [sp, #80]	; 0x50
 800c8dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c8de:	4463      	add	r3, ip
 800c8e0:	9318      	str	r3, [sp, #96]	; 0x60
 800c8e2:	0039      	movs	r1, r7
 800c8e4:	0030      	movs	r0, r6
 800c8e6:	f7f6 f827 	bl	8002938 <__aeabi_d2iz>
 800c8ea:	9012      	str	r0, [sp, #72]	; 0x48
 800c8ec:	f7f6 f85a 	bl	80029a4 <__aeabi_i2d>
 800c8f0:	0002      	movs	r2, r0
 800c8f2:	000b      	movs	r3, r1
 800c8f4:	0030      	movs	r0, r6
 800c8f6:	0039      	movs	r1, r7
 800c8f8:	f7f5 fc7e 	bl	80021f8 <__aeabi_dsub>
 800c8fc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c8fe:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c900:	3301      	adds	r3, #1
 800c902:	9308      	str	r3, [sp, #32]
 800c904:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c906:	0006      	movs	r6, r0
 800c908:	3330      	adds	r3, #48	; 0x30
 800c90a:	7013      	strb	r3, [r2, #0]
 800c90c:	0022      	movs	r2, r4
 800c90e:	002b      	movs	r3, r5
 800c910:	000f      	movs	r7, r1
 800c912:	f7f3 fda1 	bl	8000458 <__aeabi_dcmplt>
 800c916:	2800      	cmp	r0, #0
 800c918:	d174      	bne.n	800ca04 <_dtoa_r+0x66c>
 800c91a:	0032      	movs	r2, r6
 800c91c:	003b      	movs	r3, r7
 800c91e:	2000      	movs	r0, #0
 800c920:	4968      	ldr	r1, [pc, #416]	; (800cac4 <_dtoa_r+0x72c>)
 800c922:	f7f5 fc69 	bl	80021f8 <__aeabi_dsub>
 800c926:	0022      	movs	r2, r4
 800c928:	002b      	movs	r3, r5
 800c92a:	f7f3 fd95 	bl	8000458 <__aeabi_dcmplt>
 800c92e:	2800      	cmp	r0, #0
 800c930:	d000      	beq.n	800c934 <_dtoa_r+0x59c>
 800c932:	e0d7      	b.n	800cae4 <_dtoa_r+0x74c>
 800c934:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800c936:	9a08      	ldr	r2, [sp, #32]
 800c938:	4293      	cmp	r3, r2
 800c93a:	d100      	bne.n	800c93e <_dtoa_r+0x5a6>
 800c93c:	e771      	b.n	800c822 <_dtoa_r+0x48a>
 800c93e:	2200      	movs	r2, #0
 800c940:	0020      	movs	r0, r4
 800c942:	0029      	movs	r1, r5
 800c944:	4b60      	ldr	r3, [pc, #384]	; (800cac8 <_dtoa_r+0x730>)
 800c946:	f7f5 f995 	bl	8001c74 <__aeabi_dmul>
 800c94a:	4b5f      	ldr	r3, [pc, #380]	; (800cac8 <_dtoa_r+0x730>)
 800c94c:	0004      	movs	r4, r0
 800c94e:	000d      	movs	r5, r1
 800c950:	0030      	movs	r0, r6
 800c952:	0039      	movs	r1, r7
 800c954:	2200      	movs	r2, #0
 800c956:	f7f5 f98d 	bl	8001c74 <__aeabi_dmul>
 800c95a:	9b08      	ldr	r3, [sp, #32]
 800c95c:	0006      	movs	r6, r0
 800c95e:	000f      	movs	r7, r1
 800c960:	9314      	str	r3, [sp, #80]	; 0x50
 800c962:	e7be      	b.n	800c8e2 <_dtoa_r+0x54a>
 800c964:	0020      	movs	r0, r4
 800c966:	0029      	movs	r1, r5
 800c968:	f7f5 f984 	bl	8001c74 <__aeabi_dmul>
 800c96c:	9a06      	ldr	r2, [sp, #24]
 800c96e:	9b06      	ldr	r3, [sp, #24]
 800c970:	4694      	mov	ip, r2
 800c972:	9308      	str	r3, [sp, #32]
 800c974:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c976:	9014      	str	r0, [sp, #80]	; 0x50
 800c978:	9115      	str	r1, [sp, #84]	; 0x54
 800c97a:	4463      	add	r3, ip
 800c97c:	9319      	str	r3, [sp, #100]	; 0x64
 800c97e:	0030      	movs	r0, r6
 800c980:	0039      	movs	r1, r7
 800c982:	f7f5 ffd9 	bl	8002938 <__aeabi_d2iz>
 800c986:	9018      	str	r0, [sp, #96]	; 0x60
 800c988:	f7f6 f80c 	bl	80029a4 <__aeabi_i2d>
 800c98c:	0002      	movs	r2, r0
 800c98e:	000b      	movs	r3, r1
 800c990:	0030      	movs	r0, r6
 800c992:	0039      	movs	r1, r7
 800c994:	f7f5 fc30 	bl	80021f8 <__aeabi_dsub>
 800c998:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800c99a:	9b08      	ldr	r3, [sp, #32]
 800c99c:	3630      	adds	r6, #48	; 0x30
 800c99e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c9a0:	701e      	strb	r6, [r3, #0]
 800c9a2:	3301      	adds	r3, #1
 800c9a4:	0004      	movs	r4, r0
 800c9a6:	000d      	movs	r5, r1
 800c9a8:	9308      	str	r3, [sp, #32]
 800c9aa:	4293      	cmp	r3, r2
 800c9ac:	d12d      	bne.n	800ca0a <_dtoa_r+0x672>
 800c9ae:	9814      	ldr	r0, [sp, #80]	; 0x50
 800c9b0:	9915      	ldr	r1, [sp, #84]	; 0x54
 800c9b2:	9a06      	ldr	r2, [sp, #24]
 800c9b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c9b6:	4694      	mov	ip, r2
 800c9b8:	4463      	add	r3, ip
 800c9ba:	2200      	movs	r2, #0
 800c9bc:	9308      	str	r3, [sp, #32]
 800c9be:	4b47      	ldr	r3, [pc, #284]	; (800cadc <_dtoa_r+0x744>)
 800c9c0:	f7f4 f9fe 	bl	8000dc0 <__aeabi_dadd>
 800c9c4:	0002      	movs	r2, r0
 800c9c6:	000b      	movs	r3, r1
 800c9c8:	0020      	movs	r0, r4
 800c9ca:	0029      	movs	r1, r5
 800c9cc:	f7f3 fd58 	bl	8000480 <__aeabi_dcmpgt>
 800c9d0:	2800      	cmp	r0, #0
 800c9d2:	d000      	beq.n	800c9d6 <_dtoa_r+0x63e>
 800c9d4:	e086      	b.n	800cae4 <_dtoa_r+0x74c>
 800c9d6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c9d8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c9da:	2000      	movs	r0, #0
 800c9dc:	493f      	ldr	r1, [pc, #252]	; (800cadc <_dtoa_r+0x744>)
 800c9de:	f7f5 fc0b 	bl	80021f8 <__aeabi_dsub>
 800c9e2:	0002      	movs	r2, r0
 800c9e4:	000b      	movs	r3, r1
 800c9e6:	0020      	movs	r0, r4
 800c9e8:	0029      	movs	r1, r5
 800c9ea:	f7f3 fd35 	bl	8000458 <__aeabi_dcmplt>
 800c9ee:	2800      	cmp	r0, #0
 800c9f0:	d100      	bne.n	800c9f4 <_dtoa_r+0x65c>
 800c9f2:	e716      	b.n	800c822 <_dtoa_r+0x48a>
 800c9f4:	9b08      	ldr	r3, [sp, #32]
 800c9f6:	001a      	movs	r2, r3
 800c9f8:	3a01      	subs	r2, #1
 800c9fa:	9208      	str	r2, [sp, #32]
 800c9fc:	7812      	ldrb	r2, [r2, #0]
 800c9fe:	2a30      	cmp	r2, #48	; 0x30
 800ca00:	d0f8      	beq.n	800c9f4 <_dtoa_r+0x65c>
 800ca02:	9308      	str	r3, [sp, #32]
 800ca04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ca06:	9303      	str	r3, [sp, #12]
 800ca08:	e046      	b.n	800ca98 <_dtoa_r+0x700>
 800ca0a:	2200      	movs	r2, #0
 800ca0c:	4b2e      	ldr	r3, [pc, #184]	; (800cac8 <_dtoa_r+0x730>)
 800ca0e:	f7f5 f931 	bl	8001c74 <__aeabi_dmul>
 800ca12:	0006      	movs	r6, r0
 800ca14:	000f      	movs	r7, r1
 800ca16:	e7b2      	b.n	800c97e <_dtoa_r+0x5e6>
 800ca18:	9b06      	ldr	r3, [sp, #24]
 800ca1a:	9a06      	ldr	r2, [sp, #24]
 800ca1c:	930a      	str	r3, [sp, #40]	; 0x28
 800ca1e:	9b07      	ldr	r3, [sp, #28]
 800ca20:	9c08      	ldr	r4, [sp, #32]
 800ca22:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ca24:	3b01      	subs	r3, #1
 800ca26:	189b      	adds	r3, r3, r2
 800ca28:	930b      	str	r3, [sp, #44]	; 0x2c
 800ca2a:	0032      	movs	r2, r6
 800ca2c:	003b      	movs	r3, r7
 800ca2e:	0020      	movs	r0, r4
 800ca30:	0029      	movs	r1, r5
 800ca32:	f7f4 fd25 	bl	8001480 <__aeabi_ddiv>
 800ca36:	f7f5 ff7f 	bl	8002938 <__aeabi_d2iz>
 800ca3a:	9007      	str	r0, [sp, #28]
 800ca3c:	f7f5 ffb2 	bl	80029a4 <__aeabi_i2d>
 800ca40:	0032      	movs	r2, r6
 800ca42:	003b      	movs	r3, r7
 800ca44:	f7f5 f916 	bl	8001c74 <__aeabi_dmul>
 800ca48:	0002      	movs	r2, r0
 800ca4a:	000b      	movs	r3, r1
 800ca4c:	0020      	movs	r0, r4
 800ca4e:	0029      	movs	r1, r5
 800ca50:	f7f5 fbd2 	bl	80021f8 <__aeabi_dsub>
 800ca54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca56:	001a      	movs	r2, r3
 800ca58:	3201      	adds	r2, #1
 800ca5a:	920a      	str	r2, [sp, #40]	; 0x28
 800ca5c:	9208      	str	r2, [sp, #32]
 800ca5e:	9a07      	ldr	r2, [sp, #28]
 800ca60:	3230      	adds	r2, #48	; 0x30
 800ca62:	701a      	strb	r2, [r3, #0]
 800ca64:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ca66:	429a      	cmp	r2, r3
 800ca68:	d14f      	bne.n	800cb0a <_dtoa_r+0x772>
 800ca6a:	0002      	movs	r2, r0
 800ca6c:	000b      	movs	r3, r1
 800ca6e:	f7f4 f9a7 	bl	8000dc0 <__aeabi_dadd>
 800ca72:	0032      	movs	r2, r6
 800ca74:	003b      	movs	r3, r7
 800ca76:	0004      	movs	r4, r0
 800ca78:	000d      	movs	r5, r1
 800ca7a:	f7f3 fd01 	bl	8000480 <__aeabi_dcmpgt>
 800ca7e:	2800      	cmp	r0, #0
 800ca80:	d12e      	bne.n	800cae0 <_dtoa_r+0x748>
 800ca82:	0032      	movs	r2, r6
 800ca84:	003b      	movs	r3, r7
 800ca86:	0020      	movs	r0, r4
 800ca88:	0029      	movs	r1, r5
 800ca8a:	f7f3 fcdf 	bl	800044c <__aeabi_dcmpeq>
 800ca8e:	2800      	cmp	r0, #0
 800ca90:	d002      	beq.n	800ca98 <_dtoa_r+0x700>
 800ca92:	9b07      	ldr	r3, [sp, #28]
 800ca94:	07de      	lsls	r6, r3, #31
 800ca96:	d423      	bmi.n	800cae0 <_dtoa_r+0x748>
 800ca98:	9905      	ldr	r1, [sp, #20]
 800ca9a:	9804      	ldr	r0, [sp, #16]
 800ca9c:	f000 fbd6 	bl	800d24c <_Bfree>
 800caa0:	2300      	movs	r3, #0
 800caa2:	9a08      	ldr	r2, [sp, #32]
 800caa4:	7013      	strb	r3, [r2, #0]
 800caa6:	9b03      	ldr	r3, [sp, #12]
 800caa8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800caaa:	3301      	adds	r3, #1
 800caac:	6013      	str	r3, [r2, #0]
 800caae:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d100      	bne.n	800cab6 <_dtoa_r+0x71e>
 800cab4:	e4ba      	b.n	800c42c <_dtoa_r+0x94>
 800cab6:	9a08      	ldr	r2, [sp, #32]
 800cab8:	601a      	str	r2, [r3, #0]
 800caba:	e4b7      	b.n	800c42c <_dtoa_r+0x94>
 800cabc:	080102d8 	.word	0x080102d8
 800cac0:	080102b0 	.word	0x080102b0
 800cac4:	3ff00000 	.word	0x3ff00000
 800cac8:	40240000 	.word	0x40240000
 800cacc:	401c0000 	.word	0x401c0000
 800cad0:	fcc00000 	.word	0xfcc00000
 800cad4:	40140000 	.word	0x40140000
 800cad8:	7cc00000 	.word	0x7cc00000
 800cadc:	3fe00000 	.word	0x3fe00000
 800cae0:	9b03      	ldr	r3, [sp, #12]
 800cae2:	930e      	str	r3, [sp, #56]	; 0x38
 800cae4:	9b08      	ldr	r3, [sp, #32]
 800cae6:	9308      	str	r3, [sp, #32]
 800cae8:	3b01      	subs	r3, #1
 800caea:	781a      	ldrb	r2, [r3, #0]
 800caec:	2a39      	cmp	r2, #57	; 0x39
 800caee:	d108      	bne.n	800cb02 <_dtoa_r+0x76a>
 800caf0:	9a06      	ldr	r2, [sp, #24]
 800caf2:	429a      	cmp	r2, r3
 800caf4:	d1f7      	bne.n	800cae6 <_dtoa_r+0x74e>
 800caf6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800caf8:	9906      	ldr	r1, [sp, #24]
 800cafa:	3201      	adds	r2, #1
 800cafc:	920e      	str	r2, [sp, #56]	; 0x38
 800cafe:	2230      	movs	r2, #48	; 0x30
 800cb00:	700a      	strb	r2, [r1, #0]
 800cb02:	781a      	ldrb	r2, [r3, #0]
 800cb04:	3201      	adds	r2, #1
 800cb06:	701a      	strb	r2, [r3, #0]
 800cb08:	e77c      	b.n	800ca04 <_dtoa_r+0x66c>
 800cb0a:	2200      	movs	r2, #0
 800cb0c:	4ba9      	ldr	r3, [pc, #676]	; (800cdb4 <_dtoa_r+0xa1c>)
 800cb0e:	f7f5 f8b1 	bl	8001c74 <__aeabi_dmul>
 800cb12:	2200      	movs	r2, #0
 800cb14:	2300      	movs	r3, #0
 800cb16:	0004      	movs	r4, r0
 800cb18:	000d      	movs	r5, r1
 800cb1a:	f7f3 fc97 	bl	800044c <__aeabi_dcmpeq>
 800cb1e:	2800      	cmp	r0, #0
 800cb20:	d100      	bne.n	800cb24 <_dtoa_r+0x78c>
 800cb22:	e782      	b.n	800ca2a <_dtoa_r+0x692>
 800cb24:	e7b8      	b.n	800ca98 <_dtoa_r+0x700>
 800cb26:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800cb28:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800cb2a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800cb2c:	2f00      	cmp	r7, #0
 800cb2e:	d012      	beq.n	800cb56 <_dtoa_r+0x7be>
 800cb30:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800cb32:	2a01      	cmp	r2, #1
 800cb34:	dc6e      	bgt.n	800cc14 <_dtoa_r+0x87c>
 800cb36:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800cb38:	2a00      	cmp	r2, #0
 800cb3a:	d065      	beq.n	800cc08 <_dtoa_r+0x870>
 800cb3c:	4a9e      	ldr	r2, [pc, #632]	; (800cdb8 <_dtoa_r+0xa20>)
 800cb3e:	189b      	adds	r3, r3, r2
 800cb40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cb42:	2101      	movs	r1, #1
 800cb44:	18d2      	adds	r2, r2, r3
 800cb46:	920a      	str	r2, [sp, #40]	; 0x28
 800cb48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cb4a:	9804      	ldr	r0, [sp, #16]
 800cb4c:	18d3      	adds	r3, r2, r3
 800cb4e:	930c      	str	r3, [sp, #48]	; 0x30
 800cb50:	f000 fc78 	bl	800d444 <__i2b>
 800cb54:	0007      	movs	r7, r0
 800cb56:	2c00      	cmp	r4, #0
 800cb58:	d00e      	beq.n	800cb78 <_dtoa_r+0x7e0>
 800cb5a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	dd0b      	ble.n	800cb78 <_dtoa_r+0x7e0>
 800cb60:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cb62:	0023      	movs	r3, r4
 800cb64:	4294      	cmp	r4, r2
 800cb66:	dd00      	ble.n	800cb6a <_dtoa_r+0x7d2>
 800cb68:	0013      	movs	r3, r2
 800cb6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cb6c:	1ae4      	subs	r4, r4, r3
 800cb6e:	1ad2      	subs	r2, r2, r3
 800cb70:	920a      	str	r2, [sp, #40]	; 0x28
 800cb72:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cb74:	1ad3      	subs	r3, r2, r3
 800cb76:	930c      	str	r3, [sp, #48]	; 0x30
 800cb78:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d01e      	beq.n	800cbbc <_dtoa_r+0x824>
 800cb7e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d05c      	beq.n	800cc3e <_dtoa_r+0x8a6>
 800cb84:	2d00      	cmp	r5, #0
 800cb86:	dd10      	ble.n	800cbaa <_dtoa_r+0x812>
 800cb88:	0039      	movs	r1, r7
 800cb8a:	002a      	movs	r2, r5
 800cb8c:	9804      	ldr	r0, [sp, #16]
 800cb8e:	f000 fd21 	bl	800d5d4 <__pow5mult>
 800cb92:	9a05      	ldr	r2, [sp, #20]
 800cb94:	0001      	movs	r1, r0
 800cb96:	0007      	movs	r7, r0
 800cb98:	9804      	ldr	r0, [sp, #16]
 800cb9a:	f000 fc6b 	bl	800d474 <__multiply>
 800cb9e:	0006      	movs	r6, r0
 800cba0:	9905      	ldr	r1, [sp, #20]
 800cba2:	9804      	ldr	r0, [sp, #16]
 800cba4:	f000 fb52 	bl	800d24c <_Bfree>
 800cba8:	9605      	str	r6, [sp, #20]
 800cbaa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cbac:	1b5a      	subs	r2, r3, r5
 800cbae:	42ab      	cmp	r3, r5
 800cbb0:	d004      	beq.n	800cbbc <_dtoa_r+0x824>
 800cbb2:	9905      	ldr	r1, [sp, #20]
 800cbb4:	9804      	ldr	r0, [sp, #16]
 800cbb6:	f000 fd0d 	bl	800d5d4 <__pow5mult>
 800cbba:	9005      	str	r0, [sp, #20]
 800cbbc:	2101      	movs	r1, #1
 800cbbe:	9804      	ldr	r0, [sp, #16]
 800cbc0:	f000 fc40 	bl	800d444 <__i2b>
 800cbc4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cbc6:	0006      	movs	r6, r0
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	dd3a      	ble.n	800cc42 <_dtoa_r+0x8aa>
 800cbcc:	001a      	movs	r2, r3
 800cbce:	0001      	movs	r1, r0
 800cbd0:	9804      	ldr	r0, [sp, #16]
 800cbd2:	f000 fcff 	bl	800d5d4 <__pow5mult>
 800cbd6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cbd8:	0006      	movs	r6, r0
 800cbda:	2500      	movs	r5, #0
 800cbdc:	2b01      	cmp	r3, #1
 800cbde:	dc38      	bgt.n	800cc52 <_dtoa_r+0x8ba>
 800cbe0:	2500      	movs	r5, #0
 800cbe2:	9b08      	ldr	r3, [sp, #32]
 800cbe4:	42ab      	cmp	r3, r5
 800cbe6:	d130      	bne.n	800cc4a <_dtoa_r+0x8b2>
 800cbe8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbea:	031b      	lsls	r3, r3, #12
 800cbec:	42ab      	cmp	r3, r5
 800cbee:	d12c      	bne.n	800cc4a <_dtoa_r+0x8b2>
 800cbf0:	4b72      	ldr	r3, [pc, #456]	; (800cdbc <_dtoa_r+0xa24>)
 800cbf2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cbf4:	4213      	tst	r3, r2
 800cbf6:	d028      	beq.n	800cc4a <_dtoa_r+0x8b2>
 800cbf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cbfa:	3501      	adds	r5, #1
 800cbfc:	3301      	adds	r3, #1
 800cbfe:	930a      	str	r3, [sp, #40]	; 0x28
 800cc00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cc02:	3301      	adds	r3, #1
 800cc04:	930c      	str	r3, [sp, #48]	; 0x30
 800cc06:	e020      	b.n	800cc4a <_dtoa_r+0x8b2>
 800cc08:	2336      	movs	r3, #54	; 0x36
 800cc0a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800cc0c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800cc0e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800cc10:	1a9b      	subs	r3, r3, r2
 800cc12:	e795      	b.n	800cb40 <_dtoa_r+0x7a8>
 800cc14:	9b07      	ldr	r3, [sp, #28]
 800cc16:	1e5d      	subs	r5, r3, #1
 800cc18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cc1a:	42ab      	cmp	r3, r5
 800cc1c:	db07      	blt.n	800cc2e <_dtoa_r+0x896>
 800cc1e:	1b5d      	subs	r5, r3, r5
 800cc20:	9b07      	ldr	r3, [sp, #28]
 800cc22:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	da8b      	bge.n	800cb40 <_dtoa_r+0x7a8>
 800cc28:	1ae4      	subs	r4, r4, r3
 800cc2a:	2300      	movs	r3, #0
 800cc2c:	e788      	b.n	800cb40 <_dtoa_r+0x7a8>
 800cc2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cc30:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800cc32:	1aeb      	subs	r3, r5, r3
 800cc34:	18d3      	adds	r3, r2, r3
 800cc36:	950d      	str	r5, [sp, #52]	; 0x34
 800cc38:	9313      	str	r3, [sp, #76]	; 0x4c
 800cc3a:	2500      	movs	r5, #0
 800cc3c:	e7f0      	b.n	800cc20 <_dtoa_r+0x888>
 800cc3e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cc40:	e7b7      	b.n	800cbb2 <_dtoa_r+0x81a>
 800cc42:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cc44:	2500      	movs	r5, #0
 800cc46:	2b01      	cmp	r3, #1
 800cc48:	ddca      	ble.n	800cbe0 <_dtoa_r+0x848>
 800cc4a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cc4c:	2001      	movs	r0, #1
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d008      	beq.n	800cc64 <_dtoa_r+0x8cc>
 800cc52:	6933      	ldr	r3, [r6, #16]
 800cc54:	3303      	adds	r3, #3
 800cc56:	009b      	lsls	r3, r3, #2
 800cc58:	18f3      	adds	r3, r6, r3
 800cc5a:	6858      	ldr	r0, [r3, #4]
 800cc5c:	f000 fbaa 	bl	800d3b4 <__hi0bits>
 800cc60:	2320      	movs	r3, #32
 800cc62:	1a18      	subs	r0, r3, r0
 800cc64:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cc66:	1818      	adds	r0, r3, r0
 800cc68:	0002      	movs	r2, r0
 800cc6a:	231f      	movs	r3, #31
 800cc6c:	401a      	ands	r2, r3
 800cc6e:	4218      	tst	r0, r3
 800cc70:	d047      	beq.n	800cd02 <_dtoa_r+0x96a>
 800cc72:	3301      	adds	r3, #1
 800cc74:	1a9b      	subs	r3, r3, r2
 800cc76:	2b04      	cmp	r3, #4
 800cc78:	dd3f      	ble.n	800ccfa <_dtoa_r+0x962>
 800cc7a:	231c      	movs	r3, #28
 800cc7c:	1a9b      	subs	r3, r3, r2
 800cc7e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cc80:	18e4      	adds	r4, r4, r3
 800cc82:	18d2      	adds	r2, r2, r3
 800cc84:	920a      	str	r2, [sp, #40]	; 0x28
 800cc86:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cc88:	18d3      	adds	r3, r2, r3
 800cc8a:	930c      	str	r3, [sp, #48]	; 0x30
 800cc8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	dd05      	ble.n	800cc9e <_dtoa_r+0x906>
 800cc92:	001a      	movs	r2, r3
 800cc94:	9905      	ldr	r1, [sp, #20]
 800cc96:	9804      	ldr	r0, [sp, #16]
 800cc98:	f000 fcf8 	bl	800d68c <__lshift>
 800cc9c:	9005      	str	r0, [sp, #20]
 800cc9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	dd05      	ble.n	800ccb0 <_dtoa_r+0x918>
 800cca4:	0031      	movs	r1, r6
 800cca6:	001a      	movs	r2, r3
 800cca8:	9804      	ldr	r0, [sp, #16]
 800ccaa:	f000 fcef 	bl	800d68c <__lshift>
 800ccae:	0006      	movs	r6, r0
 800ccb0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	d027      	beq.n	800cd06 <_dtoa_r+0x96e>
 800ccb6:	0031      	movs	r1, r6
 800ccb8:	9805      	ldr	r0, [sp, #20]
 800ccba:	f000 fd55 	bl	800d768 <__mcmp>
 800ccbe:	2800      	cmp	r0, #0
 800ccc0:	da21      	bge.n	800cd06 <_dtoa_r+0x96e>
 800ccc2:	9b03      	ldr	r3, [sp, #12]
 800ccc4:	220a      	movs	r2, #10
 800ccc6:	3b01      	subs	r3, #1
 800ccc8:	9303      	str	r3, [sp, #12]
 800ccca:	9905      	ldr	r1, [sp, #20]
 800cccc:	2300      	movs	r3, #0
 800ccce:	9804      	ldr	r0, [sp, #16]
 800ccd0:	f000 fae0 	bl	800d294 <__multadd>
 800ccd4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ccd6:	9005      	str	r0, [sp, #20]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d100      	bne.n	800ccde <_dtoa_r+0x946>
 800ccdc:	e15d      	b.n	800cf9a <_dtoa_r+0xc02>
 800ccde:	2300      	movs	r3, #0
 800cce0:	0039      	movs	r1, r7
 800cce2:	220a      	movs	r2, #10
 800cce4:	9804      	ldr	r0, [sp, #16]
 800cce6:	f000 fad5 	bl	800d294 <__multadd>
 800ccea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ccec:	0007      	movs	r7, r0
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	dc49      	bgt.n	800cd86 <_dtoa_r+0x9ee>
 800ccf2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ccf4:	2b02      	cmp	r3, #2
 800ccf6:	dc0e      	bgt.n	800cd16 <_dtoa_r+0x97e>
 800ccf8:	e045      	b.n	800cd86 <_dtoa_r+0x9ee>
 800ccfa:	2b04      	cmp	r3, #4
 800ccfc:	d0c6      	beq.n	800cc8c <_dtoa_r+0x8f4>
 800ccfe:	331c      	adds	r3, #28
 800cd00:	e7bd      	b.n	800cc7e <_dtoa_r+0x8e6>
 800cd02:	0013      	movs	r3, r2
 800cd04:	e7fb      	b.n	800ccfe <_dtoa_r+0x966>
 800cd06:	9b07      	ldr	r3, [sp, #28]
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	dc36      	bgt.n	800cd7a <_dtoa_r+0x9e2>
 800cd0c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cd0e:	2b02      	cmp	r3, #2
 800cd10:	dd33      	ble.n	800cd7a <_dtoa_r+0x9e2>
 800cd12:	9b07      	ldr	r3, [sp, #28]
 800cd14:	930b      	str	r3, [sp, #44]	; 0x2c
 800cd16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	d10c      	bne.n	800cd36 <_dtoa_r+0x99e>
 800cd1c:	0031      	movs	r1, r6
 800cd1e:	2205      	movs	r2, #5
 800cd20:	9804      	ldr	r0, [sp, #16]
 800cd22:	f000 fab7 	bl	800d294 <__multadd>
 800cd26:	0006      	movs	r6, r0
 800cd28:	0001      	movs	r1, r0
 800cd2a:	9805      	ldr	r0, [sp, #20]
 800cd2c:	f000 fd1c 	bl	800d768 <__mcmp>
 800cd30:	2800      	cmp	r0, #0
 800cd32:	dd00      	ble.n	800cd36 <_dtoa_r+0x99e>
 800cd34:	e59f      	b.n	800c876 <_dtoa_r+0x4de>
 800cd36:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800cd38:	43db      	mvns	r3, r3
 800cd3a:	9303      	str	r3, [sp, #12]
 800cd3c:	9b06      	ldr	r3, [sp, #24]
 800cd3e:	9308      	str	r3, [sp, #32]
 800cd40:	2500      	movs	r5, #0
 800cd42:	0031      	movs	r1, r6
 800cd44:	9804      	ldr	r0, [sp, #16]
 800cd46:	f000 fa81 	bl	800d24c <_Bfree>
 800cd4a:	2f00      	cmp	r7, #0
 800cd4c:	d100      	bne.n	800cd50 <_dtoa_r+0x9b8>
 800cd4e:	e6a3      	b.n	800ca98 <_dtoa_r+0x700>
 800cd50:	2d00      	cmp	r5, #0
 800cd52:	d005      	beq.n	800cd60 <_dtoa_r+0x9c8>
 800cd54:	42bd      	cmp	r5, r7
 800cd56:	d003      	beq.n	800cd60 <_dtoa_r+0x9c8>
 800cd58:	0029      	movs	r1, r5
 800cd5a:	9804      	ldr	r0, [sp, #16]
 800cd5c:	f000 fa76 	bl	800d24c <_Bfree>
 800cd60:	0039      	movs	r1, r7
 800cd62:	9804      	ldr	r0, [sp, #16]
 800cd64:	f000 fa72 	bl	800d24c <_Bfree>
 800cd68:	e696      	b.n	800ca98 <_dtoa_r+0x700>
 800cd6a:	2600      	movs	r6, #0
 800cd6c:	0037      	movs	r7, r6
 800cd6e:	e7e2      	b.n	800cd36 <_dtoa_r+0x99e>
 800cd70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cd72:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800cd74:	9303      	str	r3, [sp, #12]
 800cd76:	0037      	movs	r7, r6
 800cd78:	e57d      	b.n	800c876 <_dtoa_r+0x4de>
 800cd7a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	d100      	bne.n	800cd82 <_dtoa_r+0x9ea>
 800cd80:	e0c3      	b.n	800cf0a <_dtoa_r+0xb72>
 800cd82:	9b07      	ldr	r3, [sp, #28]
 800cd84:	930b      	str	r3, [sp, #44]	; 0x2c
 800cd86:	2c00      	cmp	r4, #0
 800cd88:	dd05      	ble.n	800cd96 <_dtoa_r+0x9fe>
 800cd8a:	0039      	movs	r1, r7
 800cd8c:	0022      	movs	r2, r4
 800cd8e:	9804      	ldr	r0, [sp, #16]
 800cd90:	f000 fc7c 	bl	800d68c <__lshift>
 800cd94:	0007      	movs	r7, r0
 800cd96:	0038      	movs	r0, r7
 800cd98:	2d00      	cmp	r5, #0
 800cd9a:	d024      	beq.n	800cde6 <_dtoa_r+0xa4e>
 800cd9c:	6879      	ldr	r1, [r7, #4]
 800cd9e:	9804      	ldr	r0, [sp, #16]
 800cda0:	f000 fa10 	bl	800d1c4 <_Balloc>
 800cda4:	1e04      	subs	r4, r0, #0
 800cda6:	d111      	bne.n	800cdcc <_dtoa_r+0xa34>
 800cda8:	0022      	movs	r2, r4
 800cdaa:	4b05      	ldr	r3, [pc, #20]	; (800cdc0 <_dtoa_r+0xa28>)
 800cdac:	4805      	ldr	r0, [pc, #20]	; (800cdc4 <_dtoa_r+0xa2c>)
 800cdae:	4906      	ldr	r1, [pc, #24]	; (800cdc8 <_dtoa_r+0xa30>)
 800cdb0:	f7ff fb07 	bl	800c3c2 <_dtoa_r+0x2a>
 800cdb4:	40240000 	.word	0x40240000
 800cdb8:	00000433 	.word	0x00000433
 800cdbc:	7ff00000 	.word	0x7ff00000
 800cdc0:	08010245 	.word	0x08010245
 800cdc4:	080101ed 	.word	0x080101ed
 800cdc8:	000002ef 	.word	0x000002ef
 800cdcc:	0039      	movs	r1, r7
 800cdce:	693a      	ldr	r2, [r7, #16]
 800cdd0:	310c      	adds	r1, #12
 800cdd2:	3202      	adds	r2, #2
 800cdd4:	0092      	lsls	r2, r2, #2
 800cdd6:	300c      	adds	r0, #12
 800cdd8:	f001 ffb2 	bl	800ed40 <memcpy>
 800cddc:	2201      	movs	r2, #1
 800cdde:	0021      	movs	r1, r4
 800cde0:	9804      	ldr	r0, [sp, #16]
 800cde2:	f000 fc53 	bl	800d68c <__lshift>
 800cde6:	9b06      	ldr	r3, [sp, #24]
 800cde8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cdea:	9307      	str	r3, [sp, #28]
 800cdec:	3b01      	subs	r3, #1
 800cdee:	189b      	adds	r3, r3, r2
 800cdf0:	2201      	movs	r2, #1
 800cdf2:	003d      	movs	r5, r7
 800cdf4:	0007      	movs	r7, r0
 800cdf6:	930e      	str	r3, [sp, #56]	; 0x38
 800cdf8:	9b08      	ldr	r3, [sp, #32]
 800cdfa:	4013      	ands	r3, r2
 800cdfc:	930d      	str	r3, [sp, #52]	; 0x34
 800cdfe:	0031      	movs	r1, r6
 800ce00:	9805      	ldr	r0, [sp, #20]
 800ce02:	f7ff fa39 	bl	800c278 <quorem>
 800ce06:	0029      	movs	r1, r5
 800ce08:	0004      	movs	r4, r0
 800ce0a:	900b      	str	r0, [sp, #44]	; 0x2c
 800ce0c:	9805      	ldr	r0, [sp, #20]
 800ce0e:	f000 fcab 	bl	800d768 <__mcmp>
 800ce12:	003a      	movs	r2, r7
 800ce14:	900c      	str	r0, [sp, #48]	; 0x30
 800ce16:	0031      	movs	r1, r6
 800ce18:	9804      	ldr	r0, [sp, #16]
 800ce1a:	f000 fcc1 	bl	800d7a0 <__mdiff>
 800ce1e:	2201      	movs	r2, #1
 800ce20:	68c3      	ldr	r3, [r0, #12]
 800ce22:	3430      	adds	r4, #48	; 0x30
 800ce24:	9008      	str	r0, [sp, #32]
 800ce26:	920a      	str	r2, [sp, #40]	; 0x28
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d104      	bne.n	800ce36 <_dtoa_r+0xa9e>
 800ce2c:	0001      	movs	r1, r0
 800ce2e:	9805      	ldr	r0, [sp, #20]
 800ce30:	f000 fc9a 	bl	800d768 <__mcmp>
 800ce34:	900a      	str	r0, [sp, #40]	; 0x28
 800ce36:	9908      	ldr	r1, [sp, #32]
 800ce38:	9804      	ldr	r0, [sp, #16]
 800ce3a:	f000 fa07 	bl	800d24c <_Bfree>
 800ce3e:	9b07      	ldr	r3, [sp, #28]
 800ce40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ce42:	3301      	adds	r3, #1
 800ce44:	9308      	str	r3, [sp, #32]
 800ce46:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ce48:	4313      	orrs	r3, r2
 800ce4a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ce4c:	4313      	orrs	r3, r2
 800ce4e:	d109      	bne.n	800ce64 <_dtoa_r+0xacc>
 800ce50:	2c39      	cmp	r4, #57	; 0x39
 800ce52:	d022      	beq.n	800ce9a <_dtoa_r+0xb02>
 800ce54:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	dd01      	ble.n	800ce5e <_dtoa_r+0xac6>
 800ce5a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800ce5c:	3431      	adds	r4, #49	; 0x31
 800ce5e:	9b07      	ldr	r3, [sp, #28]
 800ce60:	701c      	strb	r4, [r3, #0]
 800ce62:	e76e      	b.n	800cd42 <_dtoa_r+0x9aa>
 800ce64:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	db04      	blt.n	800ce74 <_dtoa_r+0xadc>
 800ce6a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800ce6c:	4313      	orrs	r3, r2
 800ce6e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ce70:	4313      	orrs	r3, r2
 800ce72:	d11e      	bne.n	800ceb2 <_dtoa_r+0xb1a>
 800ce74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	ddf1      	ble.n	800ce5e <_dtoa_r+0xac6>
 800ce7a:	9905      	ldr	r1, [sp, #20]
 800ce7c:	2201      	movs	r2, #1
 800ce7e:	9804      	ldr	r0, [sp, #16]
 800ce80:	f000 fc04 	bl	800d68c <__lshift>
 800ce84:	0031      	movs	r1, r6
 800ce86:	9005      	str	r0, [sp, #20]
 800ce88:	f000 fc6e 	bl	800d768 <__mcmp>
 800ce8c:	2800      	cmp	r0, #0
 800ce8e:	dc02      	bgt.n	800ce96 <_dtoa_r+0xafe>
 800ce90:	d1e5      	bne.n	800ce5e <_dtoa_r+0xac6>
 800ce92:	07e3      	lsls	r3, r4, #31
 800ce94:	d5e3      	bpl.n	800ce5e <_dtoa_r+0xac6>
 800ce96:	2c39      	cmp	r4, #57	; 0x39
 800ce98:	d1df      	bne.n	800ce5a <_dtoa_r+0xac2>
 800ce9a:	2339      	movs	r3, #57	; 0x39
 800ce9c:	9a07      	ldr	r2, [sp, #28]
 800ce9e:	7013      	strb	r3, [r2, #0]
 800cea0:	9b08      	ldr	r3, [sp, #32]
 800cea2:	9308      	str	r3, [sp, #32]
 800cea4:	3b01      	subs	r3, #1
 800cea6:	781a      	ldrb	r2, [r3, #0]
 800cea8:	2a39      	cmp	r2, #57	; 0x39
 800ceaa:	d063      	beq.n	800cf74 <_dtoa_r+0xbdc>
 800ceac:	3201      	adds	r2, #1
 800ceae:	701a      	strb	r2, [r3, #0]
 800ceb0:	e747      	b.n	800cd42 <_dtoa_r+0x9aa>
 800ceb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	dd03      	ble.n	800cec0 <_dtoa_r+0xb28>
 800ceb8:	2c39      	cmp	r4, #57	; 0x39
 800ceba:	d0ee      	beq.n	800ce9a <_dtoa_r+0xb02>
 800cebc:	3401      	adds	r4, #1
 800cebe:	e7ce      	b.n	800ce5e <_dtoa_r+0xac6>
 800cec0:	9b07      	ldr	r3, [sp, #28]
 800cec2:	9a07      	ldr	r2, [sp, #28]
 800cec4:	701c      	strb	r4, [r3, #0]
 800cec6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cec8:	4293      	cmp	r3, r2
 800ceca:	d03e      	beq.n	800cf4a <_dtoa_r+0xbb2>
 800cecc:	2300      	movs	r3, #0
 800cece:	220a      	movs	r2, #10
 800ced0:	9905      	ldr	r1, [sp, #20]
 800ced2:	9804      	ldr	r0, [sp, #16]
 800ced4:	f000 f9de 	bl	800d294 <__multadd>
 800ced8:	2300      	movs	r3, #0
 800ceda:	9005      	str	r0, [sp, #20]
 800cedc:	220a      	movs	r2, #10
 800cede:	0029      	movs	r1, r5
 800cee0:	9804      	ldr	r0, [sp, #16]
 800cee2:	42bd      	cmp	r5, r7
 800cee4:	d106      	bne.n	800cef4 <_dtoa_r+0xb5c>
 800cee6:	f000 f9d5 	bl	800d294 <__multadd>
 800ceea:	0005      	movs	r5, r0
 800ceec:	0007      	movs	r7, r0
 800ceee:	9b08      	ldr	r3, [sp, #32]
 800cef0:	9307      	str	r3, [sp, #28]
 800cef2:	e784      	b.n	800cdfe <_dtoa_r+0xa66>
 800cef4:	f000 f9ce 	bl	800d294 <__multadd>
 800cef8:	0039      	movs	r1, r7
 800cefa:	0005      	movs	r5, r0
 800cefc:	2300      	movs	r3, #0
 800cefe:	220a      	movs	r2, #10
 800cf00:	9804      	ldr	r0, [sp, #16]
 800cf02:	f000 f9c7 	bl	800d294 <__multadd>
 800cf06:	0007      	movs	r7, r0
 800cf08:	e7f1      	b.n	800ceee <_dtoa_r+0xb56>
 800cf0a:	9b07      	ldr	r3, [sp, #28]
 800cf0c:	930b      	str	r3, [sp, #44]	; 0x2c
 800cf0e:	2500      	movs	r5, #0
 800cf10:	0031      	movs	r1, r6
 800cf12:	9805      	ldr	r0, [sp, #20]
 800cf14:	f7ff f9b0 	bl	800c278 <quorem>
 800cf18:	9b06      	ldr	r3, [sp, #24]
 800cf1a:	3030      	adds	r0, #48	; 0x30
 800cf1c:	5558      	strb	r0, [r3, r5]
 800cf1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf20:	3501      	adds	r5, #1
 800cf22:	0004      	movs	r4, r0
 800cf24:	42ab      	cmp	r3, r5
 800cf26:	dd07      	ble.n	800cf38 <_dtoa_r+0xba0>
 800cf28:	2300      	movs	r3, #0
 800cf2a:	220a      	movs	r2, #10
 800cf2c:	9905      	ldr	r1, [sp, #20]
 800cf2e:	9804      	ldr	r0, [sp, #16]
 800cf30:	f000 f9b0 	bl	800d294 <__multadd>
 800cf34:	9005      	str	r0, [sp, #20]
 800cf36:	e7eb      	b.n	800cf10 <_dtoa_r+0xb78>
 800cf38:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cf3a:	2301      	movs	r3, #1
 800cf3c:	2a00      	cmp	r2, #0
 800cf3e:	dd00      	ble.n	800cf42 <_dtoa_r+0xbaa>
 800cf40:	0013      	movs	r3, r2
 800cf42:	2500      	movs	r5, #0
 800cf44:	9a06      	ldr	r2, [sp, #24]
 800cf46:	18d3      	adds	r3, r2, r3
 800cf48:	9308      	str	r3, [sp, #32]
 800cf4a:	9905      	ldr	r1, [sp, #20]
 800cf4c:	2201      	movs	r2, #1
 800cf4e:	9804      	ldr	r0, [sp, #16]
 800cf50:	f000 fb9c 	bl	800d68c <__lshift>
 800cf54:	0031      	movs	r1, r6
 800cf56:	9005      	str	r0, [sp, #20]
 800cf58:	f000 fc06 	bl	800d768 <__mcmp>
 800cf5c:	2800      	cmp	r0, #0
 800cf5e:	dc9f      	bgt.n	800cea0 <_dtoa_r+0xb08>
 800cf60:	d101      	bne.n	800cf66 <_dtoa_r+0xbce>
 800cf62:	07e4      	lsls	r4, r4, #31
 800cf64:	d49c      	bmi.n	800cea0 <_dtoa_r+0xb08>
 800cf66:	9b08      	ldr	r3, [sp, #32]
 800cf68:	9308      	str	r3, [sp, #32]
 800cf6a:	3b01      	subs	r3, #1
 800cf6c:	781a      	ldrb	r2, [r3, #0]
 800cf6e:	2a30      	cmp	r2, #48	; 0x30
 800cf70:	d0fa      	beq.n	800cf68 <_dtoa_r+0xbd0>
 800cf72:	e6e6      	b.n	800cd42 <_dtoa_r+0x9aa>
 800cf74:	9a06      	ldr	r2, [sp, #24]
 800cf76:	429a      	cmp	r2, r3
 800cf78:	d193      	bne.n	800cea2 <_dtoa_r+0xb0a>
 800cf7a:	9b03      	ldr	r3, [sp, #12]
 800cf7c:	3301      	adds	r3, #1
 800cf7e:	9303      	str	r3, [sp, #12]
 800cf80:	2331      	movs	r3, #49	; 0x31
 800cf82:	7013      	strb	r3, [r2, #0]
 800cf84:	e6dd      	b.n	800cd42 <_dtoa_r+0x9aa>
 800cf86:	4b09      	ldr	r3, [pc, #36]	; (800cfac <_dtoa_r+0xc14>)
 800cf88:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800cf8a:	9306      	str	r3, [sp, #24]
 800cf8c:	4b08      	ldr	r3, [pc, #32]	; (800cfb0 <_dtoa_r+0xc18>)
 800cf8e:	2a00      	cmp	r2, #0
 800cf90:	d001      	beq.n	800cf96 <_dtoa_r+0xbfe>
 800cf92:	f7ff fa49 	bl	800c428 <_dtoa_r+0x90>
 800cf96:	f7ff fa49 	bl	800c42c <_dtoa_r+0x94>
 800cf9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	dcb6      	bgt.n	800cf0e <_dtoa_r+0xb76>
 800cfa0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cfa2:	2b02      	cmp	r3, #2
 800cfa4:	dd00      	ble.n	800cfa8 <_dtoa_r+0xc10>
 800cfa6:	e6b6      	b.n	800cd16 <_dtoa_r+0x97e>
 800cfa8:	e7b1      	b.n	800cf0e <_dtoa_r+0xb76>
 800cfaa:	46c0      	nop			; (mov r8, r8)
 800cfac:	080101c9 	.word	0x080101c9
 800cfb0:	080101d1 	.word	0x080101d1

0800cfb4 <_free_r>:
 800cfb4:	b570      	push	{r4, r5, r6, lr}
 800cfb6:	0005      	movs	r5, r0
 800cfb8:	2900      	cmp	r1, #0
 800cfba:	d010      	beq.n	800cfde <_free_r+0x2a>
 800cfbc:	1f0c      	subs	r4, r1, #4
 800cfbe:	6823      	ldr	r3, [r4, #0]
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	da00      	bge.n	800cfc6 <_free_r+0x12>
 800cfc4:	18e4      	adds	r4, r4, r3
 800cfc6:	0028      	movs	r0, r5
 800cfc8:	f000 f8ec 	bl	800d1a4 <__malloc_lock>
 800cfcc:	4a1d      	ldr	r2, [pc, #116]	; (800d044 <_free_r+0x90>)
 800cfce:	6813      	ldr	r3, [r2, #0]
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d105      	bne.n	800cfe0 <_free_r+0x2c>
 800cfd4:	6063      	str	r3, [r4, #4]
 800cfd6:	6014      	str	r4, [r2, #0]
 800cfd8:	0028      	movs	r0, r5
 800cfda:	f000 f8eb 	bl	800d1b4 <__malloc_unlock>
 800cfde:	bd70      	pop	{r4, r5, r6, pc}
 800cfe0:	42a3      	cmp	r3, r4
 800cfe2:	d908      	bls.n	800cff6 <_free_r+0x42>
 800cfe4:	6820      	ldr	r0, [r4, #0]
 800cfe6:	1821      	adds	r1, r4, r0
 800cfe8:	428b      	cmp	r3, r1
 800cfea:	d1f3      	bne.n	800cfd4 <_free_r+0x20>
 800cfec:	6819      	ldr	r1, [r3, #0]
 800cfee:	685b      	ldr	r3, [r3, #4]
 800cff0:	1809      	adds	r1, r1, r0
 800cff2:	6021      	str	r1, [r4, #0]
 800cff4:	e7ee      	b.n	800cfd4 <_free_r+0x20>
 800cff6:	001a      	movs	r2, r3
 800cff8:	685b      	ldr	r3, [r3, #4]
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d001      	beq.n	800d002 <_free_r+0x4e>
 800cffe:	42a3      	cmp	r3, r4
 800d000:	d9f9      	bls.n	800cff6 <_free_r+0x42>
 800d002:	6811      	ldr	r1, [r2, #0]
 800d004:	1850      	adds	r0, r2, r1
 800d006:	42a0      	cmp	r0, r4
 800d008:	d10b      	bne.n	800d022 <_free_r+0x6e>
 800d00a:	6820      	ldr	r0, [r4, #0]
 800d00c:	1809      	adds	r1, r1, r0
 800d00e:	1850      	adds	r0, r2, r1
 800d010:	6011      	str	r1, [r2, #0]
 800d012:	4283      	cmp	r3, r0
 800d014:	d1e0      	bne.n	800cfd8 <_free_r+0x24>
 800d016:	6818      	ldr	r0, [r3, #0]
 800d018:	685b      	ldr	r3, [r3, #4]
 800d01a:	1841      	adds	r1, r0, r1
 800d01c:	6011      	str	r1, [r2, #0]
 800d01e:	6053      	str	r3, [r2, #4]
 800d020:	e7da      	b.n	800cfd8 <_free_r+0x24>
 800d022:	42a0      	cmp	r0, r4
 800d024:	d902      	bls.n	800d02c <_free_r+0x78>
 800d026:	230c      	movs	r3, #12
 800d028:	602b      	str	r3, [r5, #0]
 800d02a:	e7d5      	b.n	800cfd8 <_free_r+0x24>
 800d02c:	6820      	ldr	r0, [r4, #0]
 800d02e:	1821      	adds	r1, r4, r0
 800d030:	428b      	cmp	r3, r1
 800d032:	d103      	bne.n	800d03c <_free_r+0x88>
 800d034:	6819      	ldr	r1, [r3, #0]
 800d036:	685b      	ldr	r3, [r3, #4]
 800d038:	1809      	adds	r1, r1, r0
 800d03a:	6021      	str	r1, [r4, #0]
 800d03c:	6063      	str	r3, [r4, #4]
 800d03e:	6054      	str	r4, [r2, #4]
 800d040:	e7ca      	b.n	800cfd8 <_free_r+0x24>
 800d042:	46c0      	nop			; (mov r8, r8)
 800d044:	20000700 	.word	0x20000700

0800d048 <malloc>:
 800d048:	b510      	push	{r4, lr}
 800d04a:	4b03      	ldr	r3, [pc, #12]	; (800d058 <malloc+0x10>)
 800d04c:	0001      	movs	r1, r0
 800d04e:	6818      	ldr	r0, [r3, #0]
 800d050:	f000 f826 	bl	800d0a0 <_malloc_r>
 800d054:	bd10      	pop	{r4, pc}
 800d056:	46c0      	nop			; (mov r8, r8)
 800d058:	2000007c 	.word	0x2000007c

0800d05c <sbrk_aligned>:
 800d05c:	b570      	push	{r4, r5, r6, lr}
 800d05e:	4e0f      	ldr	r6, [pc, #60]	; (800d09c <sbrk_aligned+0x40>)
 800d060:	000d      	movs	r5, r1
 800d062:	6831      	ldr	r1, [r6, #0]
 800d064:	0004      	movs	r4, r0
 800d066:	2900      	cmp	r1, #0
 800d068:	d102      	bne.n	800d070 <sbrk_aligned+0x14>
 800d06a:	f001 fe57 	bl	800ed1c <_sbrk_r>
 800d06e:	6030      	str	r0, [r6, #0]
 800d070:	0029      	movs	r1, r5
 800d072:	0020      	movs	r0, r4
 800d074:	f001 fe52 	bl	800ed1c <_sbrk_r>
 800d078:	1c43      	adds	r3, r0, #1
 800d07a:	d00a      	beq.n	800d092 <sbrk_aligned+0x36>
 800d07c:	2303      	movs	r3, #3
 800d07e:	1cc5      	adds	r5, r0, #3
 800d080:	439d      	bics	r5, r3
 800d082:	42a8      	cmp	r0, r5
 800d084:	d007      	beq.n	800d096 <sbrk_aligned+0x3a>
 800d086:	1a29      	subs	r1, r5, r0
 800d088:	0020      	movs	r0, r4
 800d08a:	f001 fe47 	bl	800ed1c <_sbrk_r>
 800d08e:	3001      	adds	r0, #1
 800d090:	d101      	bne.n	800d096 <sbrk_aligned+0x3a>
 800d092:	2501      	movs	r5, #1
 800d094:	426d      	negs	r5, r5
 800d096:	0028      	movs	r0, r5
 800d098:	bd70      	pop	{r4, r5, r6, pc}
 800d09a:	46c0      	nop			; (mov r8, r8)
 800d09c:	20000704 	.word	0x20000704

0800d0a0 <_malloc_r>:
 800d0a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d0a2:	2203      	movs	r2, #3
 800d0a4:	1ccb      	adds	r3, r1, #3
 800d0a6:	4393      	bics	r3, r2
 800d0a8:	3308      	adds	r3, #8
 800d0aa:	0006      	movs	r6, r0
 800d0ac:	001f      	movs	r7, r3
 800d0ae:	2b0c      	cmp	r3, #12
 800d0b0:	d238      	bcs.n	800d124 <_malloc_r+0x84>
 800d0b2:	270c      	movs	r7, #12
 800d0b4:	42b9      	cmp	r1, r7
 800d0b6:	d837      	bhi.n	800d128 <_malloc_r+0x88>
 800d0b8:	0030      	movs	r0, r6
 800d0ba:	f000 f873 	bl	800d1a4 <__malloc_lock>
 800d0be:	4b38      	ldr	r3, [pc, #224]	; (800d1a0 <_malloc_r+0x100>)
 800d0c0:	9300      	str	r3, [sp, #0]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	001c      	movs	r4, r3
 800d0c6:	2c00      	cmp	r4, #0
 800d0c8:	d133      	bne.n	800d132 <_malloc_r+0x92>
 800d0ca:	0039      	movs	r1, r7
 800d0cc:	0030      	movs	r0, r6
 800d0ce:	f7ff ffc5 	bl	800d05c <sbrk_aligned>
 800d0d2:	0004      	movs	r4, r0
 800d0d4:	1c43      	adds	r3, r0, #1
 800d0d6:	d15e      	bne.n	800d196 <_malloc_r+0xf6>
 800d0d8:	9b00      	ldr	r3, [sp, #0]
 800d0da:	681c      	ldr	r4, [r3, #0]
 800d0dc:	0025      	movs	r5, r4
 800d0de:	2d00      	cmp	r5, #0
 800d0e0:	d14e      	bne.n	800d180 <_malloc_r+0xe0>
 800d0e2:	2c00      	cmp	r4, #0
 800d0e4:	d051      	beq.n	800d18a <_malloc_r+0xea>
 800d0e6:	6823      	ldr	r3, [r4, #0]
 800d0e8:	0029      	movs	r1, r5
 800d0ea:	18e3      	adds	r3, r4, r3
 800d0ec:	0030      	movs	r0, r6
 800d0ee:	9301      	str	r3, [sp, #4]
 800d0f0:	f001 fe14 	bl	800ed1c <_sbrk_r>
 800d0f4:	9b01      	ldr	r3, [sp, #4]
 800d0f6:	4283      	cmp	r3, r0
 800d0f8:	d147      	bne.n	800d18a <_malloc_r+0xea>
 800d0fa:	6823      	ldr	r3, [r4, #0]
 800d0fc:	0030      	movs	r0, r6
 800d0fe:	1aff      	subs	r7, r7, r3
 800d100:	0039      	movs	r1, r7
 800d102:	f7ff ffab 	bl	800d05c <sbrk_aligned>
 800d106:	3001      	adds	r0, #1
 800d108:	d03f      	beq.n	800d18a <_malloc_r+0xea>
 800d10a:	6823      	ldr	r3, [r4, #0]
 800d10c:	19db      	adds	r3, r3, r7
 800d10e:	6023      	str	r3, [r4, #0]
 800d110:	9b00      	ldr	r3, [sp, #0]
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	2b00      	cmp	r3, #0
 800d116:	d040      	beq.n	800d19a <_malloc_r+0xfa>
 800d118:	685a      	ldr	r2, [r3, #4]
 800d11a:	42a2      	cmp	r2, r4
 800d11c:	d133      	bne.n	800d186 <_malloc_r+0xe6>
 800d11e:	2200      	movs	r2, #0
 800d120:	605a      	str	r2, [r3, #4]
 800d122:	e014      	b.n	800d14e <_malloc_r+0xae>
 800d124:	2b00      	cmp	r3, #0
 800d126:	dac5      	bge.n	800d0b4 <_malloc_r+0x14>
 800d128:	230c      	movs	r3, #12
 800d12a:	2500      	movs	r5, #0
 800d12c:	6033      	str	r3, [r6, #0]
 800d12e:	0028      	movs	r0, r5
 800d130:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d132:	6821      	ldr	r1, [r4, #0]
 800d134:	1bc9      	subs	r1, r1, r7
 800d136:	d420      	bmi.n	800d17a <_malloc_r+0xda>
 800d138:	290b      	cmp	r1, #11
 800d13a:	d918      	bls.n	800d16e <_malloc_r+0xce>
 800d13c:	19e2      	adds	r2, r4, r7
 800d13e:	6027      	str	r7, [r4, #0]
 800d140:	42a3      	cmp	r3, r4
 800d142:	d112      	bne.n	800d16a <_malloc_r+0xca>
 800d144:	9b00      	ldr	r3, [sp, #0]
 800d146:	601a      	str	r2, [r3, #0]
 800d148:	6863      	ldr	r3, [r4, #4]
 800d14a:	6011      	str	r1, [r2, #0]
 800d14c:	6053      	str	r3, [r2, #4]
 800d14e:	0030      	movs	r0, r6
 800d150:	0025      	movs	r5, r4
 800d152:	f000 f82f 	bl	800d1b4 <__malloc_unlock>
 800d156:	2207      	movs	r2, #7
 800d158:	350b      	adds	r5, #11
 800d15a:	1d23      	adds	r3, r4, #4
 800d15c:	4395      	bics	r5, r2
 800d15e:	1aea      	subs	r2, r5, r3
 800d160:	429d      	cmp	r5, r3
 800d162:	d0e4      	beq.n	800d12e <_malloc_r+0x8e>
 800d164:	1b5b      	subs	r3, r3, r5
 800d166:	50a3      	str	r3, [r4, r2]
 800d168:	e7e1      	b.n	800d12e <_malloc_r+0x8e>
 800d16a:	605a      	str	r2, [r3, #4]
 800d16c:	e7ec      	b.n	800d148 <_malloc_r+0xa8>
 800d16e:	6862      	ldr	r2, [r4, #4]
 800d170:	42a3      	cmp	r3, r4
 800d172:	d1d5      	bne.n	800d120 <_malloc_r+0x80>
 800d174:	9b00      	ldr	r3, [sp, #0]
 800d176:	601a      	str	r2, [r3, #0]
 800d178:	e7e9      	b.n	800d14e <_malloc_r+0xae>
 800d17a:	0023      	movs	r3, r4
 800d17c:	6864      	ldr	r4, [r4, #4]
 800d17e:	e7a2      	b.n	800d0c6 <_malloc_r+0x26>
 800d180:	002c      	movs	r4, r5
 800d182:	686d      	ldr	r5, [r5, #4]
 800d184:	e7ab      	b.n	800d0de <_malloc_r+0x3e>
 800d186:	0013      	movs	r3, r2
 800d188:	e7c4      	b.n	800d114 <_malloc_r+0x74>
 800d18a:	230c      	movs	r3, #12
 800d18c:	0030      	movs	r0, r6
 800d18e:	6033      	str	r3, [r6, #0]
 800d190:	f000 f810 	bl	800d1b4 <__malloc_unlock>
 800d194:	e7cb      	b.n	800d12e <_malloc_r+0x8e>
 800d196:	6027      	str	r7, [r4, #0]
 800d198:	e7d9      	b.n	800d14e <_malloc_r+0xae>
 800d19a:	605b      	str	r3, [r3, #4]
 800d19c:	deff      	udf	#255	; 0xff
 800d19e:	46c0      	nop			; (mov r8, r8)
 800d1a0:	20000700 	.word	0x20000700

0800d1a4 <__malloc_lock>:
 800d1a4:	b510      	push	{r4, lr}
 800d1a6:	4802      	ldr	r0, [pc, #8]	; (800d1b0 <__malloc_lock+0xc>)
 800d1a8:	f7ff f855 	bl	800c256 <__retarget_lock_acquire_recursive>
 800d1ac:	bd10      	pop	{r4, pc}
 800d1ae:	46c0      	nop			; (mov r8, r8)
 800d1b0:	200006fc 	.word	0x200006fc

0800d1b4 <__malloc_unlock>:
 800d1b4:	b510      	push	{r4, lr}
 800d1b6:	4802      	ldr	r0, [pc, #8]	; (800d1c0 <__malloc_unlock+0xc>)
 800d1b8:	f7ff f84e 	bl	800c258 <__retarget_lock_release_recursive>
 800d1bc:	bd10      	pop	{r4, pc}
 800d1be:	46c0      	nop			; (mov r8, r8)
 800d1c0:	200006fc 	.word	0x200006fc

0800d1c4 <_Balloc>:
 800d1c4:	b570      	push	{r4, r5, r6, lr}
 800d1c6:	69c5      	ldr	r5, [r0, #28]
 800d1c8:	0006      	movs	r6, r0
 800d1ca:	000c      	movs	r4, r1
 800d1cc:	2d00      	cmp	r5, #0
 800d1ce:	d10e      	bne.n	800d1ee <_Balloc+0x2a>
 800d1d0:	2010      	movs	r0, #16
 800d1d2:	f7ff ff39 	bl	800d048 <malloc>
 800d1d6:	1e02      	subs	r2, r0, #0
 800d1d8:	61f0      	str	r0, [r6, #28]
 800d1da:	d104      	bne.n	800d1e6 <_Balloc+0x22>
 800d1dc:	216b      	movs	r1, #107	; 0x6b
 800d1de:	4b19      	ldr	r3, [pc, #100]	; (800d244 <_Balloc+0x80>)
 800d1e0:	4819      	ldr	r0, [pc, #100]	; (800d248 <_Balloc+0x84>)
 800d1e2:	f001 fdbd 	bl	800ed60 <__assert_func>
 800d1e6:	6045      	str	r5, [r0, #4]
 800d1e8:	6085      	str	r5, [r0, #8]
 800d1ea:	6005      	str	r5, [r0, #0]
 800d1ec:	60c5      	str	r5, [r0, #12]
 800d1ee:	69f5      	ldr	r5, [r6, #28]
 800d1f0:	68eb      	ldr	r3, [r5, #12]
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d013      	beq.n	800d21e <_Balloc+0x5a>
 800d1f6:	69f3      	ldr	r3, [r6, #28]
 800d1f8:	00a2      	lsls	r2, r4, #2
 800d1fa:	68db      	ldr	r3, [r3, #12]
 800d1fc:	189b      	adds	r3, r3, r2
 800d1fe:	6818      	ldr	r0, [r3, #0]
 800d200:	2800      	cmp	r0, #0
 800d202:	d118      	bne.n	800d236 <_Balloc+0x72>
 800d204:	2101      	movs	r1, #1
 800d206:	000d      	movs	r5, r1
 800d208:	40a5      	lsls	r5, r4
 800d20a:	1d6a      	adds	r2, r5, #5
 800d20c:	0030      	movs	r0, r6
 800d20e:	0092      	lsls	r2, r2, #2
 800d210:	f001 fdc4 	bl	800ed9c <_calloc_r>
 800d214:	2800      	cmp	r0, #0
 800d216:	d00c      	beq.n	800d232 <_Balloc+0x6e>
 800d218:	6044      	str	r4, [r0, #4]
 800d21a:	6085      	str	r5, [r0, #8]
 800d21c:	e00d      	b.n	800d23a <_Balloc+0x76>
 800d21e:	2221      	movs	r2, #33	; 0x21
 800d220:	2104      	movs	r1, #4
 800d222:	0030      	movs	r0, r6
 800d224:	f001 fdba 	bl	800ed9c <_calloc_r>
 800d228:	69f3      	ldr	r3, [r6, #28]
 800d22a:	60e8      	str	r0, [r5, #12]
 800d22c:	68db      	ldr	r3, [r3, #12]
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d1e1      	bne.n	800d1f6 <_Balloc+0x32>
 800d232:	2000      	movs	r0, #0
 800d234:	bd70      	pop	{r4, r5, r6, pc}
 800d236:	6802      	ldr	r2, [r0, #0]
 800d238:	601a      	str	r2, [r3, #0]
 800d23a:	2300      	movs	r3, #0
 800d23c:	6103      	str	r3, [r0, #16]
 800d23e:	60c3      	str	r3, [r0, #12]
 800d240:	e7f8      	b.n	800d234 <_Balloc+0x70>
 800d242:	46c0      	nop			; (mov r8, r8)
 800d244:	080101d6 	.word	0x080101d6
 800d248:	08010256 	.word	0x08010256

0800d24c <_Bfree>:
 800d24c:	b570      	push	{r4, r5, r6, lr}
 800d24e:	69c6      	ldr	r6, [r0, #28]
 800d250:	0005      	movs	r5, r0
 800d252:	000c      	movs	r4, r1
 800d254:	2e00      	cmp	r6, #0
 800d256:	d10e      	bne.n	800d276 <_Bfree+0x2a>
 800d258:	2010      	movs	r0, #16
 800d25a:	f7ff fef5 	bl	800d048 <malloc>
 800d25e:	1e02      	subs	r2, r0, #0
 800d260:	61e8      	str	r0, [r5, #28]
 800d262:	d104      	bne.n	800d26e <_Bfree+0x22>
 800d264:	218f      	movs	r1, #143	; 0x8f
 800d266:	4b09      	ldr	r3, [pc, #36]	; (800d28c <_Bfree+0x40>)
 800d268:	4809      	ldr	r0, [pc, #36]	; (800d290 <_Bfree+0x44>)
 800d26a:	f001 fd79 	bl	800ed60 <__assert_func>
 800d26e:	6046      	str	r6, [r0, #4]
 800d270:	6086      	str	r6, [r0, #8]
 800d272:	6006      	str	r6, [r0, #0]
 800d274:	60c6      	str	r6, [r0, #12]
 800d276:	2c00      	cmp	r4, #0
 800d278:	d007      	beq.n	800d28a <_Bfree+0x3e>
 800d27a:	69eb      	ldr	r3, [r5, #28]
 800d27c:	6862      	ldr	r2, [r4, #4]
 800d27e:	68db      	ldr	r3, [r3, #12]
 800d280:	0092      	lsls	r2, r2, #2
 800d282:	189b      	adds	r3, r3, r2
 800d284:	681a      	ldr	r2, [r3, #0]
 800d286:	6022      	str	r2, [r4, #0]
 800d288:	601c      	str	r4, [r3, #0]
 800d28a:	bd70      	pop	{r4, r5, r6, pc}
 800d28c:	080101d6 	.word	0x080101d6
 800d290:	08010256 	.word	0x08010256

0800d294 <__multadd>:
 800d294:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d296:	000e      	movs	r6, r1
 800d298:	9001      	str	r0, [sp, #4]
 800d29a:	000c      	movs	r4, r1
 800d29c:	001d      	movs	r5, r3
 800d29e:	2000      	movs	r0, #0
 800d2a0:	690f      	ldr	r7, [r1, #16]
 800d2a2:	3614      	adds	r6, #20
 800d2a4:	6833      	ldr	r3, [r6, #0]
 800d2a6:	3001      	adds	r0, #1
 800d2a8:	b299      	uxth	r1, r3
 800d2aa:	4351      	muls	r1, r2
 800d2ac:	0c1b      	lsrs	r3, r3, #16
 800d2ae:	4353      	muls	r3, r2
 800d2b0:	1949      	adds	r1, r1, r5
 800d2b2:	0c0d      	lsrs	r5, r1, #16
 800d2b4:	195b      	adds	r3, r3, r5
 800d2b6:	0c1d      	lsrs	r5, r3, #16
 800d2b8:	b289      	uxth	r1, r1
 800d2ba:	041b      	lsls	r3, r3, #16
 800d2bc:	185b      	adds	r3, r3, r1
 800d2be:	c608      	stmia	r6!, {r3}
 800d2c0:	4287      	cmp	r7, r0
 800d2c2:	dcef      	bgt.n	800d2a4 <__multadd+0x10>
 800d2c4:	2d00      	cmp	r5, #0
 800d2c6:	d022      	beq.n	800d30e <__multadd+0x7a>
 800d2c8:	68a3      	ldr	r3, [r4, #8]
 800d2ca:	42bb      	cmp	r3, r7
 800d2cc:	dc19      	bgt.n	800d302 <__multadd+0x6e>
 800d2ce:	6861      	ldr	r1, [r4, #4]
 800d2d0:	9801      	ldr	r0, [sp, #4]
 800d2d2:	3101      	adds	r1, #1
 800d2d4:	f7ff ff76 	bl	800d1c4 <_Balloc>
 800d2d8:	1e06      	subs	r6, r0, #0
 800d2da:	d105      	bne.n	800d2e8 <__multadd+0x54>
 800d2dc:	0032      	movs	r2, r6
 800d2de:	21ba      	movs	r1, #186	; 0xba
 800d2e0:	4b0c      	ldr	r3, [pc, #48]	; (800d314 <__multadd+0x80>)
 800d2e2:	480d      	ldr	r0, [pc, #52]	; (800d318 <__multadd+0x84>)
 800d2e4:	f001 fd3c 	bl	800ed60 <__assert_func>
 800d2e8:	0021      	movs	r1, r4
 800d2ea:	6922      	ldr	r2, [r4, #16]
 800d2ec:	310c      	adds	r1, #12
 800d2ee:	3202      	adds	r2, #2
 800d2f0:	0092      	lsls	r2, r2, #2
 800d2f2:	300c      	adds	r0, #12
 800d2f4:	f001 fd24 	bl	800ed40 <memcpy>
 800d2f8:	0021      	movs	r1, r4
 800d2fa:	9801      	ldr	r0, [sp, #4]
 800d2fc:	f7ff ffa6 	bl	800d24c <_Bfree>
 800d300:	0034      	movs	r4, r6
 800d302:	1d3b      	adds	r3, r7, #4
 800d304:	009b      	lsls	r3, r3, #2
 800d306:	18e3      	adds	r3, r4, r3
 800d308:	605d      	str	r5, [r3, #4]
 800d30a:	1c7b      	adds	r3, r7, #1
 800d30c:	6123      	str	r3, [r4, #16]
 800d30e:	0020      	movs	r0, r4
 800d310:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d312:	46c0      	nop			; (mov r8, r8)
 800d314:	08010245 	.word	0x08010245
 800d318:	08010256 	.word	0x08010256

0800d31c <__s2b>:
 800d31c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d31e:	0006      	movs	r6, r0
 800d320:	0018      	movs	r0, r3
 800d322:	000c      	movs	r4, r1
 800d324:	3008      	adds	r0, #8
 800d326:	2109      	movs	r1, #9
 800d328:	9301      	str	r3, [sp, #4]
 800d32a:	0015      	movs	r5, r2
 800d32c:	f7f2 ff92 	bl	8000254 <__divsi3>
 800d330:	2301      	movs	r3, #1
 800d332:	2100      	movs	r1, #0
 800d334:	4283      	cmp	r3, r0
 800d336:	db0a      	blt.n	800d34e <__s2b+0x32>
 800d338:	0030      	movs	r0, r6
 800d33a:	f7ff ff43 	bl	800d1c4 <_Balloc>
 800d33e:	1e01      	subs	r1, r0, #0
 800d340:	d108      	bne.n	800d354 <__s2b+0x38>
 800d342:	000a      	movs	r2, r1
 800d344:	4b19      	ldr	r3, [pc, #100]	; (800d3ac <__s2b+0x90>)
 800d346:	481a      	ldr	r0, [pc, #104]	; (800d3b0 <__s2b+0x94>)
 800d348:	31d3      	adds	r1, #211	; 0xd3
 800d34a:	f001 fd09 	bl	800ed60 <__assert_func>
 800d34e:	005b      	lsls	r3, r3, #1
 800d350:	3101      	adds	r1, #1
 800d352:	e7ef      	b.n	800d334 <__s2b+0x18>
 800d354:	9b08      	ldr	r3, [sp, #32]
 800d356:	6143      	str	r3, [r0, #20]
 800d358:	2301      	movs	r3, #1
 800d35a:	6103      	str	r3, [r0, #16]
 800d35c:	2d09      	cmp	r5, #9
 800d35e:	dd18      	ble.n	800d392 <__s2b+0x76>
 800d360:	0023      	movs	r3, r4
 800d362:	3309      	adds	r3, #9
 800d364:	001f      	movs	r7, r3
 800d366:	9300      	str	r3, [sp, #0]
 800d368:	1964      	adds	r4, r4, r5
 800d36a:	783b      	ldrb	r3, [r7, #0]
 800d36c:	220a      	movs	r2, #10
 800d36e:	0030      	movs	r0, r6
 800d370:	3b30      	subs	r3, #48	; 0x30
 800d372:	f7ff ff8f 	bl	800d294 <__multadd>
 800d376:	3701      	adds	r7, #1
 800d378:	0001      	movs	r1, r0
 800d37a:	42a7      	cmp	r7, r4
 800d37c:	d1f5      	bne.n	800d36a <__s2b+0x4e>
 800d37e:	002c      	movs	r4, r5
 800d380:	9b00      	ldr	r3, [sp, #0]
 800d382:	3c08      	subs	r4, #8
 800d384:	191c      	adds	r4, r3, r4
 800d386:	002f      	movs	r7, r5
 800d388:	9b01      	ldr	r3, [sp, #4]
 800d38a:	429f      	cmp	r7, r3
 800d38c:	db04      	blt.n	800d398 <__s2b+0x7c>
 800d38e:	0008      	movs	r0, r1
 800d390:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d392:	2509      	movs	r5, #9
 800d394:	340a      	adds	r4, #10
 800d396:	e7f6      	b.n	800d386 <__s2b+0x6a>
 800d398:	1b63      	subs	r3, r4, r5
 800d39a:	5ddb      	ldrb	r3, [r3, r7]
 800d39c:	220a      	movs	r2, #10
 800d39e:	0030      	movs	r0, r6
 800d3a0:	3b30      	subs	r3, #48	; 0x30
 800d3a2:	f7ff ff77 	bl	800d294 <__multadd>
 800d3a6:	3701      	adds	r7, #1
 800d3a8:	0001      	movs	r1, r0
 800d3aa:	e7ed      	b.n	800d388 <__s2b+0x6c>
 800d3ac:	08010245 	.word	0x08010245
 800d3b0:	08010256 	.word	0x08010256

0800d3b4 <__hi0bits>:
 800d3b4:	0003      	movs	r3, r0
 800d3b6:	0c02      	lsrs	r2, r0, #16
 800d3b8:	2000      	movs	r0, #0
 800d3ba:	4282      	cmp	r2, r0
 800d3bc:	d101      	bne.n	800d3c2 <__hi0bits+0xe>
 800d3be:	041b      	lsls	r3, r3, #16
 800d3c0:	3010      	adds	r0, #16
 800d3c2:	0e1a      	lsrs	r2, r3, #24
 800d3c4:	d101      	bne.n	800d3ca <__hi0bits+0x16>
 800d3c6:	3008      	adds	r0, #8
 800d3c8:	021b      	lsls	r3, r3, #8
 800d3ca:	0f1a      	lsrs	r2, r3, #28
 800d3cc:	d101      	bne.n	800d3d2 <__hi0bits+0x1e>
 800d3ce:	3004      	adds	r0, #4
 800d3d0:	011b      	lsls	r3, r3, #4
 800d3d2:	0f9a      	lsrs	r2, r3, #30
 800d3d4:	d101      	bne.n	800d3da <__hi0bits+0x26>
 800d3d6:	3002      	adds	r0, #2
 800d3d8:	009b      	lsls	r3, r3, #2
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	db03      	blt.n	800d3e6 <__hi0bits+0x32>
 800d3de:	3001      	adds	r0, #1
 800d3e0:	005b      	lsls	r3, r3, #1
 800d3e2:	d400      	bmi.n	800d3e6 <__hi0bits+0x32>
 800d3e4:	2020      	movs	r0, #32
 800d3e6:	4770      	bx	lr

0800d3e8 <__lo0bits>:
 800d3e8:	6803      	ldr	r3, [r0, #0]
 800d3ea:	0001      	movs	r1, r0
 800d3ec:	2207      	movs	r2, #7
 800d3ee:	0018      	movs	r0, r3
 800d3f0:	4010      	ands	r0, r2
 800d3f2:	4213      	tst	r3, r2
 800d3f4:	d00d      	beq.n	800d412 <__lo0bits+0x2a>
 800d3f6:	3a06      	subs	r2, #6
 800d3f8:	2000      	movs	r0, #0
 800d3fa:	4213      	tst	r3, r2
 800d3fc:	d105      	bne.n	800d40a <__lo0bits+0x22>
 800d3fe:	3002      	adds	r0, #2
 800d400:	4203      	tst	r3, r0
 800d402:	d003      	beq.n	800d40c <__lo0bits+0x24>
 800d404:	40d3      	lsrs	r3, r2
 800d406:	0010      	movs	r0, r2
 800d408:	600b      	str	r3, [r1, #0]
 800d40a:	4770      	bx	lr
 800d40c:	089b      	lsrs	r3, r3, #2
 800d40e:	600b      	str	r3, [r1, #0]
 800d410:	e7fb      	b.n	800d40a <__lo0bits+0x22>
 800d412:	b29a      	uxth	r2, r3
 800d414:	2a00      	cmp	r2, #0
 800d416:	d101      	bne.n	800d41c <__lo0bits+0x34>
 800d418:	2010      	movs	r0, #16
 800d41a:	0c1b      	lsrs	r3, r3, #16
 800d41c:	b2da      	uxtb	r2, r3
 800d41e:	2a00      	cmp	r2, #0
 800d420:	d101      	bne.n	800d426 <__lo0bits+0x3e>
 800d422:	3008      	adds	r0, #8
 800d424:	0a1b      	lsrs	r3, r3, #8
 800d426:	071a      	lsls	r2, r3, #28
 800d428:	d101      	bne.n	800d42e <__lo0bits+0x46>
 800d42a:	3004      	adds	r0, #4
 800d42c:	091b      	lsrs	r3, r3, #4
 800d42e:	079a      	lsls	r2, r3, #30
 800d430:	d101      	bne.n	800d436 <__lo0bits+0x4e>
 800d432:	3002      	adds	r0, #2
 800d434:	089b      	lsrs	r3, r3, #2
 800d436:	07da      	lsls	r2, r3, #31
 800d438:	d4e9      	bmi.n	800d40e <__lo0bits+0x26>
 800d43a:	3001      	adds	r0, #1
 800d43c:	085b      	lsrs	r3, r3, #1
 800d43e:	d1e6      	bne.n	800d40e <__lo0bits+0x26>
 800d440:	2020      	movs	r0, #32
 800d442:	e7e2      	b.n	800d40a <__lo0bits+0x22>

0800d444 <__i2b>:
 800d444:	b510      	push	{r4, lr}
 800d446:	000c      	movs	r4, r1
 800d448:	2101      	movs	r1, #1
 800d44a:	f7ff febb 	bl	800d1c4 <_Balloc>
 800d44e:	2800      	cmp	r0, #0
 800d450:	d107      	bne.n	800d462 <__i2b+0x1e>
 800d452:	2146      	movs	r1, #70	; 0x46
 800d454:	4c05      	ldr	r4, [pc, #20]	; (800d46c <__i2b+0x28>)
 800d456:	0002      	movs	r2, r0
 800d458:	4b05      	ldr	r3, [pc, #20]	; (800d470 <__i2b+0x2c>)
 800d45a:	0020      	movs	r0, r4
 800d45c:	31ff      	adds	r1, #255	; 0xff
 800d45e:	f001 fc7f 	bl	800ed60 <__assert_func>
 800d462:	2301      	movs	r3, #1
 800d464:	6144      	str	r4, [r0, #20]
 800d466:	6103      	str	r3, [r0, #16]
 800d468:	bd10      	pop	{r4, pc}
 800d46a:	46c0      	nop			; (mov r8, r8)
 800d46c:	08010256 	.word	0x08010256
 800d470:	08010245 	.word	0x08010245

0800d474 <__multiply>:
 800d474:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d476:	0015      	movs	r5, r2
 800d478:	690a      	ldr	r2, [r1, #16]
 800d47a:	692b      	ldr	r3, [r5, #16]
 800d47c:	000c      	movs	r4, r1
 800d47e:	b08b      	sub	sp, #44	; 0x2c
 800d480:	429a      	cmp	r2, r3
 800d482:	da01      	bge.n	800d488 <__multiply+0x14>
 800d484:	002c      	movs	r4, r5
 800d486:	000d      	movs	r5, r1
 800d488:	6927      	ldr	r7, [r4, #16]
 800d48a:	692e      	ldr	r6, [r5, #16]
 800d48c:	6861      	ldr	r1, [r4, #4]
 800d48e:	19bb      	adds	r3, r7, r6
 800d490:	9303      	str	r3, [sp, #12]
 800d492:	68a3      	ldr	r3, [r4, #8]
 800d494:	19ba      	adds	r2, r7, r6
 800d496:	4293      	cmp	r3, r2
 800d498:	da00      	bge.n	800d49c <__multiply+0x28>
 800d49a:	3101      	adds	r1, #1
 800d49c:	f7ff fe92 	bl	800d1c4 <_Balloc>
 800d4a0:	9002      	str	r0, [sp, #8]
 800d4a2:	2800      	cmp	r0, #0
 800d4a4:	d106      	bne.n	800d4b4 <__multiply+0x40>
 800d4a6:	21b1      	movs	r1, #177	; 0xb1
 800d4a8:	4b48      	ldr	r3, [pc, #288]	; (800d5cc <__multiply+0x158>)
 800d4aa:	4849      	ldr	r0, [pc, #292]	; (800d5d0 <__multiply+0x15c>)
 800d4ac:	9a02      	ldr	r2, [sp, #8]
 800d4ae:	0049      	lsls	r1, r1, #1
 800d4b0:	f001 fc56 	bl	800ed60 <__assert_func>
 800d4b4:	9b02      	ldr	r3, [sp, #8]
 800d4b6:	2200      	movs	r2, #0
 800d4b8:	3314      	adds	r3, #20
 800d4ba:	469c      	mov	ip, r3
 800d4bc:	19bb      	adds	r3, r7, r6
 800d4be:	009b      	lsls	r3, r3, #2
 800d4c0:	4463      	add	r3, ip
 800d4c2:	9304      	str	r3, [sp, #16]
 800d4c4:	4663      	mov	r3, ip
 800d4c6:	9904      	ldr	r1, [sp, #16]
 800d4c8:	428b      	cmp	r3, r1
 800d4ca:	d32a      	bcc.n	800d522 <__multiply+0xae>
 800d4cc:	0023      	movs	r3, r4
 800d4ce:	00bf      	lsls	r7, r7, #2
 800d4d0:	3314      	adds	r3, #20
 800d4d2:	3514      	adds	r5, #20
 800d4d4:	9308      	str	r3, [sp, #32]
 800d4d6:	00b6      	lsls	r6, r6, #2
 800d4d8:	19db      	adds	r3, r3, r7
 800d4da:	9305      	str	r3, [sp, #20]
 800d4dc:	19ab      	adds	r3, r5, r6
 800d4de:	9309      	str	r3, [sp, #36]	; 0x24
 800d4e0:	2304      	movs	r3, #4
 800d4e2:	9306      	str	r3, [sp, #24]
 800d4e4:	0023      	movs	r3, r4
 800d4e6:	9a05      	ldr	r2, [sp, #20]
 800d4e8:	3315      	adds	r3, #21
 800d4ea:	9501      	str	r5, [sp, #4]
 800d4ec:	429a      	cmp	r2, r3
 800d4ee:	d305      	bcc.n	800d4fc <__multiply+0x88>
 800d4f0:	1b13      	subs	r3, r2, r4
 800d4f2:	3b15      	subs	r3, #21
 800d4f4:	089b      	lsrs	r3, r3, #2
 800d4f6:	3301      	adds	r3, #1
 800d4f8:	009b      	lsls	r3, r3, #2
 800d4fa:	9306      	str	r3, [sp, #24]
 800d4fc:	9b01      	ldr	r3, [sp, #4]
 800d4fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d500:	4293      	cmp	r3, r2
 800d502:	d310      	bcc.n	800d526 <__multiply+0xb2>
 800d504:	9b03      	ldr	r3, [sp, #12]
 800d506:	2b00      	cmp	r3, #0
 800d508:	dd05      	ble.n	800d516 <__multiply+0xa2>
 800d50a:	9b04      	ldr	r3, [sp, #16]
 800d50c:	3b04      	subs	r3, #4
 800d50e:	9304      	str	r3, [sp, #16]
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	2b00      	cmp	r3, #0
 800d514:	d056      	beq.n	800d5c4 <__multiply+0x150>
 800d516:	9b02      	ldr	r3, [sp, #8]
 800d518:	9a03      	ldr	r2, [sp, #12]
 800d51a:	0018      	movs	r0, r3
 800d51c:	611a      	str	r2, [r3, #16]
 800d51e:	b00b      	add	sp, #44	; 0x2c
 800d520:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d522:	c304      	stmia	r3!, {r2}
 800d524:	e7cf      	b.n	800d4c6 <__multiply+0x52>
 800d526:	9b01      	ldr	r3, [sp, #4]
 800d528:	6818      	ldr	r0, [r3, #0]
 800d52a:	b280      	uxth	r0, r0
 800d52c:	2800      	cmp	r0, #0
 800d52e:	d01e      	beq.n	800d56e <__multiply+0xfa>
 800d530:	4667      	mov	r7, ip
 800d532:	2500      	movs	r5, #0
 800d534:	9e08      	ldr	r6, [sp, #32]
 800d536:	ce02      	ldmia	r6!, {r1}
 800d538:	683b      	ldr	r3, [r7, #0]
 800d53a:	9307      	str	r3, [sp, #28]
 800d53c:	b28b      	uxth	r3, r1
 800d53e:	4343      	muls	r3, r0
 800d540:	001a      	movs	r2, r3
 800d542:	466b      	mov	r3, sp
 800d544:	8b9b      	ldrh	r3, [r3, #28]
 800d546:	18d3      	adds	r3, r2, r3
 800d548:	195b      	adds	r3, r3, r5
 800d54a:	0c0d      	lsrs	r5, r1, #16
 800d54c:	4345      	muls	r5, r0
 800d54e:	9a07      	ldr	r2, [sp, #28]
 800d550:	0c11      	lsrs	r1, r2, #16
 800d552:	1869      	adds	r1, r5, r1
 800d554:	0c1a      	lsrs	r2, r3, #16
 800d556:	188a      	adds	r2, r1, r2
 800d558:	b29b      	uxth	r3, r3
 800d55a:	0c15      	lsrs	r5, r2, #16
 800d55c:	0412      	lsls	r2, r2, #16
 800d55e:	431a      	orrs	r2, r3
 800d560:	9b05      	ldr	r3, [sp, #20]
 800d562:	c704      	stmia	r7!, {r2}
 800d564:	42b3      	cmp	r3, r6
 800d566:	d8e6      	bhi.n	800d536 <__multiply+0xc2>
 800d568:	4663      	mov	r3, ip
 800d56a:	9a06      	ldr	r2, [sp, #24]
 800d56c:	509d      	str	r5, [r3, r2]
 800d56e:	9b01      	ldr	r3, [sp, #4]
 800d570:	6818      	ldr	r0, [r3, #0]
 800d572:	0c00      	lsrs	r0, r0, #16
 800d574:	d020      	beq.n	800d5b8 <__multiply+0x144>
 800d576:	4663      	mov	r3, ip
 800d578:	0025      	movs	r5, r4
 800d57a:	4661      	mov	r1, ip
 800d57c:	2700      	movs	r7, #0
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	3514      	adds	r5, #20
 800d582:	682a      	ldr	r2, [r5, #0]
 800d584:	680e      	ldr	r6, [r1, #0]
 800d586:	b292      	uxth	r2, r2
 800d588:	4342      	muls	r2, r0
 800d58a:	0c36      	lsrs	r6, r6, #16
 800d58c:	1992      	adds	r2, r2, r6
 800d58e:	19d2      	adds	r2, r2, r7
 800d590:	0416      	lsls	r6, r2, #16
 800d592:	b29b      	uxth	r3, r3
 800d594:	431e      	orrs	r6, r3
 800d596:	600e      	str	r6, [r1, #0]
 800d598:	cd40      	ldmia	r5!, {r6}
 800d59a:	684b      	ldr	r3, [r1, #4]
 800d59c:	0c36      	lsrs	r6, r6, #16
 800d59e:	4346      	muls	r6, r0
 800d5a0:	b29b      	uxth	r3, r3
 800d5a2:	0c12      	lsrs	r2, r2, #16
 800d5a4:	18f3      	adds	r3, r6, r3
 800d5a6:	189b      	adds	r3, r3, r2
 800d5a8:	9a05      	ldr	r2, [sp, #20]
 800d5aa:	0c1f      	lsrs	r7, r3, #16
 800d5ac:	3104      	adds	r1, #4
 800d5ae:	42aa      	cmp	r2, r5
 800d5b0:	d8e7      	bhi.n	800d582 <__multiply+0x10e>
 800d5b2:	4662      	mov	r2, ip
 800d5b4:	9906      	ldr	r1, [sp, #24]
 800d5b6:	5053      	str	r3, [r2, r1]
 800d5b8:	9b01      	ldr	r3, [sp, #4]
 800d5ba:	3304      	adds	r3, #4
 800d5bc:	9301      	str	r3, [sp, #4]
 800d5be:	2304      	movs	r3, #4
 800d5c0:	449c      	add	ip, r3
 800d5c2:	e79b      	b.n	800d4fc <__multiply+0x88>
 800d5c4:	9b03      	ldr	r3, [sp, #12]
 800d5c6:	3b01      	subs	r3, #1
 800d5c8:	9303      	str	r3, [sp, #12]
 800d5ca:	e79b      	b.n	800d504 <__multiply+0x90>
 800d5cc:	08010245 	.word	0x08010245
 800d5d0:	08010256 	.word	0x08010256

0800d5d4 <__pow5mult>:
 800d5d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d5d6:	2303      	movs	r3, #3
 800d5d8:	0015      	movs	r5, r2
 800d5da:	0007      	movs	r7, r0
 800d5dc:	000e      	movs	r6, r1
 800d5de:	401a      	ands	r2, r3
 800d5e0:	421d      	tst	r5, r3
 800d5e2:	d008      	beq.n	800d5f6 <__pow5mult+0x22>
 800d5e4:	4925      	ldr	r1, [pc, #148]	; (800d67c <__pow5mult+0xa8>)
 800d5e6:	3a01      	subs	r2, #1
 800d5e8:	0092      	lsls	r2, r2, #2
 800d5ea:	5852      	ldr	r2, [r2, r1]
 800d5ec:	2300      	movs	r3, #0
 800d5ee:	0031      	movs	r1, r6
 800d5f0:	f7ff fe50 	bl	800d294 <__multadd>
 800d5f4:	0006      	movs	r6, r0
 800d5f6:	10ad      	asrs	r5, r5, #2
 800d5f8:	d03d      	beq.n	800d676 <__pow5mult+0xa2>
 800d5fa:	69fc      	ldr	r4, [r7, #28]
 800d5fc:	2c00      	cmp	r4, #0
 800d5fe:	d10f      	bne.n	800d620 <__pow5mult+0x4c>
 800d600:	2010      	movs	r0, #16
 800d602:	f7ff fd21 	bl	800d048 <malloc>
 800d606:	1e02      	subs	r2, r0, #0
 800d608:	61f8      	str	r0, [r7, #28]
 800d60a:	d105      	bne.n	800d618 <__pow5mult+0x44>
 800d60c:	21b4      	movs	r1, #180	; 0xb4
 800d60e:	4b1c      	ldr	r3, [pc, #112]	; (800d680 <__pow5mult+0xac>)
 800d610:	481c      	ldr	r0, [pc, #112]	; (800d684 <__pow5mult+0xb0>)
 800d612:	31ff      	adds	r1, #255	; 0xff
 800d614:	f001 fba4 	bl	800ed60 <__assert_func>
 800d618:	6044      	str	r4, [r0, #4]
 800d61a:	6084      	str	r4, [r0, #8]
 800d61c:	6004      	str	r4, [r0, #0]
 800d61e:	60c4      	str	r4, [r0, #12]
 800d620:	69fb      	ldr	r3, [r7, #28]
 800d622:	689c      	ldr	r4, [r3, #8]
 800d624:	9301      	str	r3, [sp, #4]
 800d626:	2c00      	cmp	r4, #0
 800d628:	d108      	bne.n	800d63c <__pow5mult+0x68>
 800d62a:	0038      	movs	r0, r7
 800d62c:	4916      	ldr	r1, [pc, #88]	; (800d688 <__pow5mult+0xb4>)
 800d62e:	f7ff ff09 	bl	800d444 <__i2b>
 800d632:	9b01      	ldr	r3, [sp, #4]
 800d634:	0004      	movs	r4, r0
 800d636:	6098      	str	r0, [r3, #8]
 800d638:	2300      	movs	r3, #0
 800d63a:	6003      	str	r3, [r0, #0]
 800d63c:	2301      	movs	r3, #1
 800d63e:	421d      	tst	r5, r3
 800d640:	d00a      	beq.n	800d658 <__pow5mult+0x84>
 800d642:	0031      	movs	r1, r6
 800d644:	0022      	movs	r2, r4
 800d646:	0038      	movs	r0, r7
 800d648:	f7ff ff14 	bl	800d474 <__multiply>
 800d64c:	0031      	movs	r1, r6
 800d64e:	9001      	str	r0, [sp, #4]
 800d650:	0038      	movs	r0, r7
 800d652:	f7ff fdfb 	bl	800d24c <_Bfree>
 800d656:	9e01      	ldr	r6, [sp, #4]
 800d658:	106d      	asrs	r5, r5, #1
 800d65a:	d00c      	beq.n	800d676 <__pow5mult+0xa2>
 800d65c:	6820      	ldr	r0, [r4, #0]
 800d65e:	2800      	cmp	r0, #0
 800d660:	d107      	bne.n	800d672 <__pow5mult+0x9e>
 800d662:	0022      	movs	r2, r4
 800d664:	0021      	movs	r1, r4
 800d666:	0038      	movs	r0, r7
 800d668:	f7ff ff04 	bl	800d474 <__multiply>
 800d66c:	2300      	movs	r3, #0
 800d66e:	6020      	str	r0, [r4, #0]
 800d670:	6003      	str	r3, [r0, #0]
 800d672:	0004      	movs	r4, r0
 800d674:	e7e2      	b.n	800d63c <__pow5mult+0x68>
 800d676:	0030      	movs	r0, r6
 800d678:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d67a:	46c0      	nop			; (mov r8, r8)
 800d67c:	080103a0 	.word	0x080103a0
 800d680:	080101d6 	.word	0x080101d6
 800d684:	08010256 	.word	0x08010256
 800d688:	00000271 	.word	0x00000271

0800d68c <__lshift>:
 800d68c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d68e:	000c      	movs	r4, r1
 800d690:	0017      	movs	r7, r2
 800d692:	6923      	ldr	r3, [r4, #16]
 800d694:	1155      	asrs	r5, r2, #5
 800d696:	b087      	sub	sp, #28
 800d698:	18eb      	adds	r3, r5, r3
 800d69a:	9302      	str	r3, [sp, #8]
 800d69c:	3301      	adds	r3, #1
 800d69e:	9301      	str	r3, [sp, #4]
 800d6a0:	6849      	ldr	r1, [r1, #4]
 800d6a2:	68a3      	ldr	r3, [r4, #8]
 800d6a4:	9004      	str	r0, [sp, #16]
 800d6a6:	9a01      	ldr	r2, [sp, #4]
 800d6a8:	4293      	cmp	r3, r2
 800d6aa:	db10      	blt.n	800d6ce <__lshift+0x42>
 800d6ac:	9804      	ldr	r0, [sp, #16]
 800d6ae:	f7ff fd89 	bl	800d1c4 <_Balloc>
 800d6b2:	2300      	movs	r3, #0
 800d6b4:	0002      	movs	r2, r0
 800d6b6:	0006      	movs	r6, r0
 800d6b8:	0019      	movs	r1, r3
 800d6ba:	3214      	adds	r2, #20
 800d6bc:	4298      	cmp	r0, r3
 800d6be:	d10c      	bne.n	800d6da <__lshift+0x4e>
 800d6c0:	31df      	adds	r1, #223	; 0xdf
 800d6c2:	0032      	movs	r2, r6
 800d6c4:	4b26      	ldr	r3, [pc, #152]	; (800d760 <__lshift+0xd4>)
 800d6c6:	4827      	ldr	r0, [pc, #156]	; (800d764 <__lshift+0xd8>)
 800d6c8:	31ff      	adds	r1, #255	; 0xff
 800d6ca:	f001 fb49 	bl	800ed60 <__assert_func>
 800d6ce:	3101      	adds	r1, #1
 800d6d0:	005b      	lsls	r3, r3, #1
 800d6d2:	e7e8      	b.n	800d6a6 <__lshift+0x1a>
 800d6d4:	0098      	lsls	r0, r3, #2
 800d6d6:	5011      	str	r1, [r2, r0]
 800d6d8:	3301      	adds	r3, #1
 800d6da:	42ab      	cmp	r3, r5
 800d6dc:	dbfa      	blt.n	800d6d4 <__lshift+0x48>
 800d6de:	43eb      	mvns	r3, r5
 800d6e0:	17db      	asrs	r3, r3, #31
 800d6e2:	401d      	ands	r5, r3
 800d6e4:	211f      	movs	r1, #31
 800d6e6:	0023      	movs	r3, r4
 800d6e8:	0038      	movs	r0, r7
 800d6ea:	00ad      	lsls	r5, r5, #2
 800d6ec:	1955      	adds	r5, r2, r5
 800d6ee:	6922      	ldr	r2, [r4, #16]
 800d6f0:	3314      	adds	r3, #20
 800d6f2:	0092      	lsls	r2, r2, #2
 800d6f4:	4008      	ands	r0, r1
 800d6f6:	4684      	mov	ip, r0
 800d6f8:	189a      	adds	r2, r3, r2
 800d6fa:	420f      	tst	r7, r1
 800d6fc:	d02a      	beq.n	800d754 <__lshift+0xc8>
 800d6fe:	3101      	adds	r1, #1
 800d700:	1a09      	subs	r1, r1, r0
 800d702:	9105      	str	r1, [sp, #20]
 800d704:	2100      	movs	r1, #0
 800d706:	9503      	str	r5, [sp, #12]
 800d708:	4667      	mov	r7, ip
 800d70a:	6818      	ldr	r0, [r3, #0]
 800d70c:	40b8      	lsls	r0, r7
 800d70e:	4308      	orrs	r0, r1
 800d710:	9903      	ldr	r1, [sp, #12]
 800d712:	c101      	stmia	r1!, {r0}
 800d714:	9103      	str	r1, [sp, #12]
 800d716:	9805      	ldr	r0, [sp, #20]
 800d718:	cb02      	ldmia	r3!, {r1}
 800d71a:	40c1      	lsrs	r1, r0
 800d71c:	429a      	cmp	r2, r3
 800d71e:	d8f3      	bhi.n	800d708 <__lshift+0x7c>
 800d720:	0020      	movs	r0, r4
 800d722:	3015      	adds	r0, #21
 800d724:	2304      	movs	r3, #4
 800d726:	4282      	cmp	r2, r0
 800d728:	d304      	bcc.n	800d734 <__lshift+0xa8>
 800d72a:	1b13      	subs	r3, r2, r4
 800d72c:	3b15      	subs	r3, #21
 800d72e:	089b      	lsrs	r3, r3, #2
 800d730:	3301      	adds	r3, #1
 800d732:	009b      	lsls	r3, r3, #2
 800d734:	50e9      	str	r1, [r5, r3]
 800d736:	2900      	cmp	r1, #0
 800d738:	d002      	beq.n	800d740 <__lshift+0xb4>
 800d73a:	9b02      	ldr	r3, [sp, #8]
 800d73c:	3302      	adds	r3, #2
 800d73e:	9301      	str	r3, [sp, #4]
 800d740:	9b01      	ldr	r3, [sp, #4]
 800d742:	9804      	ldr	r0, [sp, #16]
 800d744:	3b01      	subs	r3, #1
 800d746:	0021      	movs	r1, r4
 800d748:	6133      	str	r3, [r6, #16]
 800d74a:	f7ff fd7f 	bl	800d24c <_Bfree>
 800d74e:	0030      	movs	r0, r6
 800d750:	b007      	add	sp, #28
 800d752:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d754:	cb02      	ldmia	r3!, {r1}
 800d756:	c502      	stmia	r5!, {r1}
 800d758:	429a      	cmp	r2, r3
 800d75a:	d8fb      	bhi.n	800d754 <__lshift+0xc8>
 800d75c:	e7f0      	b.n	800d740 <__lshift+0xb4>
 800d75e:	46c0      	nop			; (mov r8, r8)
 800d760:	08010245 	.word	0x08010245
 800d764:	08010256 	.word	0x08010256

0800d768 <__mcmp>:
 800d768:	b530      	push	{r4, r5, lr}
 800d76a:	690b      	ldr	r3, [r1, #16]
 800d76c:	6904      	ldr	r4, [r0, #16]
 800d76e:	0002      	movs	r2, r0
 800d770:	1ae0      	subs	r0, r4, r3
 800d772:	429c      	cmp	r4, r3
 800d774:	d10e      	bne.n	800d794 <__mcmp+0x2c>
 800d776:	3214      	adds	r2, #20
 800d778:	009b      	lsls	r3, r3, #2
 800d77a:	3114      	adds	r1, #20
 800d77c:	0014      	movs	r4, r2
 800d77e:	18c9      	adds	r1, r1, r3
 800d780:	18d2      	adds	r2, r2, r3
 800d782:	3a04      	subs	r2, #4
 800d784:	3904      	subs	r1, #4
 800d786:	6815      	ldr	r5, [r2, #0]
 800d788:	680b      	ldr	r3, [r1, #0]
 800d78a:	429d      	cmp	r5, r3
 800d78c:	d003      	beq.n	800d796 <__mcmp+0x2e>
 800d78e:	2001      	movs	r0, #1
 800d790:	429d      	cmp	r5, r3
 800d792:	d303      	bcc.n	800d79c <__mcmp+0x34>
 800d794:	bd30      	pop	{r4, r5, pc}
 800d796:	4294      	cmp	r4, r2
 800d798:	d3f3      	bcc.n	800d782 <__mcmp+0x1a>
 800d79a:	e7fb      	b.n	800d794 <__mcmp+0x2c>
 800d79c:	4240      	negs	r0, r0
 800d79e:	e7f9      	b.n	800d794 <__mcmp+0x2c>

0800d7a0 <__mdiff>:
 800d7a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d7a2:	000e      	movs	r6, r1
 800d7a4:	0007      	movs	r7, r0
 800d7a6:	0011      	movs	r1, r2
 800d7a8:	0030      	movs	r0, r6
 800d7aa:	b087      	sub	sp, #28
 800d7ac:	0014      	movs	r4, r2
 800d7ae:	f7ff ffdb 	bl	800d768 <__mcmp>
 800d7b2:	1e05      	subs	r5, r0, #0
 800d7b4:	d110      	bne.n	800d7d8 <__mdiff+0x38>
 800d7b6:	0001      	movs	r1, r0
 800d7b8:	0038      	movs	r0, r7
 800d7ba:	f7ff fd03 	bl	800d1c4 <_Balloc>
 800d7be:	1e02      	subs	r2, r0, #0
 800d7c0:	d104      	bne.n	800d7cc <__mdiff+0x2c>
 800d7c2:	4b3f      	ldr	r3, [pc, #252]	; (800d8c0 <__mdiff+0x120>)
 800d7c4:	483f      	ldr	r0, [pc, #252]	; (800d8c4 <__mdiff+0x124>)
 800d7c6:	4940      	ldr	r1, [pc, #256]	; (800d8c8 <__mdiff+0x128>)
 800d7c8:	f001 faca 	bl	800ed60 <__assert_func>
 800d7cc:	2301      	movs	r3, #1
 800d7ce:	6145      	str	r5, [r0, #20]
 800d7d0:	6103      	str	r3, [r0, #16]
 800d7d2:	0010      	movs	r0, r2
 800d7d4:	b007      	add	sp, #28
 800d7d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d7d8:	2301      	movs	r3, #1
 800d7da:	9301      	str	r3, [sp, #4]
 800d7dc:	2800      	cmp	r0, #0
 800d7de:	db04      	blt.n	800d7ea <__mdiff+0x4a>
 800d7e0:	0023      	movs	r3, r4
 800d7e2:	0034      	movs	r4, r6
 800d7e4:	001e      	movs	r6, r3
 800d7e6:	2300      	movs	r3, #0
 800d7e8:	9301      	str	r3, [sp, #4]
 800d7ea:	0038      	movs	r0, r7
 800d7ec:	6861      	ldr	r1, [r4, #4]
 800d7ee:	f7ff fce9 	bl	800d1c4 <_Balloc>
 800d7f2:	1e02      	subs	r2, r0, #0
 800d7f4:	d103      	bne.n	800d7fe <__mdiff+0x5e>
 800d7f6:	4b32      	ldr	r3, [pc, #200]	; (800d8c0 <__mdiff+0x120>)
 800d7f8:	4832      	ldr	r0, [pc, #200]	; (800d8c4 <__mdiff+0x124>)
 800d7fa:	4934      	ldr	r1, [pc, #208]	; (800d8cc <__mdiff+0x12c>)
 800d7fc:	e7e4      	b.n	800d7c8 <__mdiff+0x28>
 800d7fe:	9b01      	ldr	r3, [sp, #4]
 800d800:	2700      	movs	r7, #0
 800d802:	60c3      	str	r3, [r0, #12]
 800d804:	6920      	ldr	r0, [r4, #16]
 800d806:	3414      	adds	r4, #20
 800d808:	0083      	lsls	r3, r0, #2
 800d80a:	18e3      	adds	r3, r4, r3
 800d80c:	0021      	movs	r1, r4
 800d80e:	9401      	str	r4, [sp, #4]
 800d810:	0034      	movs	r4, r6
 800d812:	9302      	str	r3, [sp, #8]
 800d814:	6933      	ldr	r3, [r6, #16]
 800d816:	3414      	adds	r4, #20
 800d818:	009b      	lsls	r3, r3, #2
 800d81a:	18e3      	adds	r3, r4, r3
 800d81c:	9303      	str	r3, [sp, #12]
 800d81e:	0013      	movs	r3, r2
 800d820:	3314      	adds	r3, #20
 800d822:	469c      	mov	ip, r3
 800d824:	9305      	str	r3, [sp, #20]
 800d826:	9104      	str	r1, [sp, #16]
 800d828:	9b04      	ldr	r3, [sp, #16]
 800d82a:	cc02      	ldmia	r4!, {r1}
 800d82c:	cb20      	ldmia	r3!, {r5}
 800d82e:	9304      	str	r3, [sp, #16]
 800d830:	b2ab      	uxth	r3, r5
 800d832:	19df      	adds	r7, r3, r7
 800d834:	b28b      	uxth	r3, r1
 800d836:	1afb      	subs	r3, r7, r3
 800d838:	0c09      	lsrs	r1, r1, #16
 800d83a:	0c2d      	lsrs	r5, r5, #16
 800d83c:	1a6d      	subs	r5, r5, r1
 800d83e:	1419      	asrs	r1, r3, #16
 800d840:	1869      	adds	r1, r5, r1
 800d842:	b29b      	uxth	r3, r3
 800d844:	140f      	asrs	r7, r1, #16
 800d846:	0409      	lsls	r1, r1, #16
 800d848:	4319      	orrs	r1, r3
 800d84a:	4663      	mov	r3, ip
 800d84c:	c302      	stmia	r3!, {r1}
 800d84e:	469c      	mov	ip, r3
 800d850:	9b03      	ldr	r3, [sp, #12]
 800d852:	42a3      	cmp	r3, r4
 800d854:	d8e8      	bhi.n	800d828 <__mdiff+0x88>
 800d856:	0031      	movs	r1, r6
 800d858:	9c03      	ldr	r4, [sp, #12]
 800d85a:	3115      	adds	r1, #21
 800d85c:	2304      	movs	r3, #4
 800d85e:	428c      	cmp	r4, r1
 800d860:	d304      	bcc.n	800d86c <__mdiff+0xcc>
 800d862:	1ba3      	subs	r3, r4, r6
 800d864:	3b15      	subs	r3, #21
 800d866:	089b      	lsrs	r3, r3, #2
 800d868:	3301      	adds	r3, #1
 800d86a:	009b      	lsls	r3, r3, #2
 800d86c:	9901      	ldr	r1, [sp, #4]
 800d86e:	18cd      	adds	r5, r1, r3
 800d870:	9905      	ldr	r1, [sp, #20]
 800d872:	002e      	movs	r6, r5
 800d874:	18cb      	adds	r3, r1, r3
 800d876:	469c      	mov	ip, r3
 800d878:	9902      	ldr	r1, [sp, #8]
 800d87a:	428e      	cmp	r6, r1
 800d87c:	d310      	bcc.n	800d8a0 <__mdiff+0x100>
 800d87e:	9e02      	ldr	r6, [sp, #8]
 800d880:	1ee9      	subs	r1, r5, #3
 800d882:	2400      	movs	r4, #0
 800d884:	428e      	cmp	r6, r1
 800d886:	d304      	bcc.n	800d892 <__mdiff+0xf2>
 800d888:	0031      	movs	r1, r6
 800d88a:	3103      	adds	r1, #3
 800d88c:	1b49      	subs	r1, r1, r5
 800d88e:	0889      	lsrs	r1, r1, #2
 800d890:	008c      	lsls	r4, r1, #2
 800d892:	191b      	adds	r3, r3, r4
 800d894:	3b04      	subs	r3, #4
 800d896:	6819      	ldr	r1, [r3, #0]
 800d898:	2900      	cmp	r1, #0
 800d89a:	d00f      	beq.n	800d8bc <__mdiff+0x11c>
 800d89c:	6110      	str	r0, [r2, #16]
 800d89e:	e798      	b.n	800d7d2 <__mdiff+0x32>
 800d8a0:	ce02      	ldmia	r6!, {r1}
 800d8a2:	b28c      	uxth	r4, r1
 800d8a4:	19e4      	adds	r4, r4, r7
 800d8a6:	0c0f      	lsrs	r7, r1, #16
 800d8a8:	1421      	asrs	r1, r4, #16
 800d8aa:	1879      	adds	r1, r7, r1
 800d8ac:	b2a4      	uxth	r4, r4
 800d8ae:	140f      	asrs	r7, r1, #16
 800d8b0:	0409      	lsls	r1, r1, #16
 800d8b2:	4321      	orrs	r1, r4
 800d8b4:	4664      	mov	r4, ip
 800d8b6:	c402      	stmia	r4!, {r1}
 800d8b8:	46a4      	mov	ip, r4
 800d8ba:	e7dd      	b.n	800d878 <__mdiff+0xd8>
 800d8bc:	3801      	subs	r0, #1
 800d8be:	e7e9      	b.n	800d894 <__mdiff+0xf4>
 800d8c0:	08010245 	.word	0x08010245
 800d8c4:	08010256 	.word	0x08010256
 800d8c8:	00000237 	.word	0x00000237
 800d8cc:	00000245 	.word	0x00000245

0800d8d0 <__ulp>:
 800d8d0:	2000      	movs	r0, #0
 800d8d2:	4b0b      	ldr	r3, [pc, #44]	; (800d900 <__ulp+0x30>)
 800d8d4:	4019      	ands	r1, r3
 800d8d6:	4b0b      	ldr	r3, [pc, #44]	; (800d904 <__ulp+0x34>)
 800d8d8:	18c9      	adds	r1, r1, r3
 800d8da:	4281      	cmp	r1, r0
 800d8dc:	dc06      	bgt.n	800d8ec <__ulp+0x1c>
 800d8de:	4249      	negs	r1, r1
 800d8e0:	150b      	asrs	r3, r1, #20
 800d8e2:	2b13      	cmp	r3, #19
 800d8e4:	dc03      	bgt.n	800d8ee <__ulp+0x1e>
 800d8e6:	2180      	movs	r1, #128	; 0x80
 800d8e8:	0309      	lsls	r1, r1, #12
 800d8ea:	4119      	asrs	r1, r3
 800d8ec:	4770      	bx	lr
 800d8ee:	3b14      	subs	r3, #20
 800d8f0:	2001      	movs	r0, #1
 800d8f2:	2b1e      	cmp	r3, #30
 800d8f4:	dc02      	bgt.n	800d8fc <__ulp+0x2c>
 800d8f6:	2080      	movs	r0, #128	; 0x80
 800d8f8:	0600      	lsls	r0, r0, #24
 800d8fa:	40d8      	lsrs	r0, r3
 800d8fc:	2100      	movs	r1, #0
 800d8fe:	e7f5      	b.n	800d8ec <__ulp+0x1c>
 800d900:	7ff00000 	.word	0x7ff00000
 800d904:	fcc00000 	.word	0xfcc00000

0800d908 <__b2d>:
 800d908:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d90a:	0006      	movs	r6, r0
 800d90c:	6903      	ldr	r3, [r0, #16]
 800d90e:	3614      	adds	r6, #20
 800d910:	009b      	lsls	r3, r3, #2
 800d912:	18f3      	adds	r3, r6, r3
 800d914:	1f1d      	subs	r5, r3, #4
 800d916:	682c      	ldr	r4, [r5, #0]
 800d918:	000f      	movs	r7, r1
 800d91a:	0020      	movs	r0, r4
 800d91c:	9301      	str	r3, [sp, #4]
 800d91e:	f7ff fd49 	bl	800d3b4 <__hi0bits>
 800d922:	2220      	movs	r2, #32
 800d924:	1a12      	subs	r2, r2, r0
 800d926:	603a      	str	r2, [r7, #0]
 800d928:	0003      	movs	r3, r0
 800d92a:	4a1c      	ldr	r2, [pc, #112]	; (800d99c <__b2d+0x94>)
 800d92c:	280a      	cmp	r0, #10
 800d92e:	dc15      	bgt.n	800d95c <__b2d+0x54>
 800d930:	210b      	movs	r1, #11
 800d932:	0027      	movs	r7, r4
 800d934:	1a09      	subs	r1, r1, r0
 800d936:	40cf      	lsrs	r7, r1
 800d938:	433a      	orrs	r2, r7
 800d93a:	468c      	mov	ip, r1
 800d93c:	0011      	movs	r1, r2
 800d93e:	2200      	movs	r2, #0
 800d940:	42ae      	cmp	r6, r5
 800d942:	d202      	bcs.n	800d94a <__b2d+0x42>
 800d944:	9a01      	ldr	r2, [sp, #4]
 800d946:	3a08      	subs	r2, #8
 800d948:	6812      	ldr	r2, [r2, #0]
 800d94a:	3315      	adds	r3, #21
 800d94c:	409c      	lsls	r4, r3
 800d94e:	4663      	mov	r3, ip
 800d950:	0027      	movs	r7, r4
 800d952:	40da      	lsrs	r2, r3
 800d954:	4317      	orrs	r7, r2
 800d956:	0038      	movs	r0, r7
 800d958:	b003      	add	sp, #12
 800d95a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d95c:	2700      	movs	r7, #0
 800d95e:	42ae      	cmp	r6, r5
 800d960:	d202      	bcs.n	800d968 <__b2d+0x60>
 800d962:	9d01      	ldr	r5, [sp, #4]
 800d964:	3d08      	subs	r5, #8
 800d966:	682f      	ldr	r7, [r5, #0]
 800d968:	210b      	movs	r1, #11
 800d96a:	4249      	negs	r1, r1
 800d96c:	468c      	mov	ip, r1
 800d96e:	449c      	add	ip, r3
 800d970:	2b0b      	cmp	r3, #11
 800d972:	d010      	beq.n	800d996 <__b2d+0x8e>
 800d974:	4661      	mov	r1, ip
 800d976:	2320      	movs	r3, #32
 800d978:	408c      	lsls	r4, r1
 800d97a:	1a5b      	subs	r3, r3, r1
 800d97c:	0039      	movs	r1, r7
 800d97e:	40d9      	lsrs	r1, r3
 800d980:	430c      	orrs	r4, r1
 800d982:	4322      	orrs	r2, r4
 800d984:	0011      	movs	r1, r2
 800d986:	2200      	movs	r2, #0
 800d988:	42b5      	cmp	r5, r6
 800d98a:	d901      	bls.n	800d990 <__b2d+0x88>
 800d98c:	3d04      	subs	r5, #4
 800d98e:	682a      	ldr	r2, [r5, #0]
 800d990:	4664      	mov	r4, ip
 800d992:	40a7      	lsls	r7, r4
 800d994:	e7dd      	b.n	800d952 <__b2d+0x4a>
 800d996:	4322      	orrs	r2, r4
 800d998:	0011      	movs	r1, r2
 800d99a:	e7dc      	b.n	800d956 <__b2d+0x4e>
 800d99c:	3ff00000 	.word	0x3ff00000

0800d9a0 <__d2b>:
 800d9a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d9a2:	2101      	movs	r1, #1
 800d9a4:	0014      	movs	r4, r2
 800d9a6:	001d      	movs	r5, r3
 800d9a8:	9f08      	ldr	r7, [sp, #32]
 800d9aa:	f7ff fc0b 	bl	800d1c4 <_Balloc>
 800d9ae:	1e06      	subs	r6, r0, #0
 800d9b0:	d105      	bne.n	800d9be <__d2b+0x1e>
 800d9b2:	0032      	movs	r2, r6
 800d9b4:	4b24      	ldr	r3, [pc, #144]	; (800da48 <__d2b+0xa8>)
 800d9b6:	4825      	ldr	r0, [pc, #148]	; (800da4c <__d2b+0xac>)
 800d9b8:	4925      	ldr	r1, [pc, #148]	; (800da50 <__d2b+0xb0>)
 800d9ba:	f001 f9d1 	bl	800ed60 <__assert_func>
 800d9be:	032b      	lsls	r3, r5, #12
 800d9c0:	006d      	lsls	r5, r5, #1
 800d9c2:	0b1b      	lsrs	r3, r3, #12
 800d9c4:	0d6d      	lsrs	r5, r5, #21
 800d9c6:	d125      	bne.n	800da14 <__d2b+0x74>
 800d9c8:	9301      	str	r3, [sp, #4]
 800d9ca:	2c00      	cmp	r4, #0
 800d9cc:	d028      	beq.n	800da20 <__d2b+0x80>
 800d9ce:	4668      	mov	r0, sp
 800d9d0:	9400      	str	r4, [sp, #0]
 800d9d2:	f7ff fd09 	bl	800d3e8 <__lo0bits>
 800d9d6:	9b01      	ldr	r3, [sp, #4]
 800d9d8:	9900      	ldr	r1, [sp, #0]
 800d9da:	2800      	cmp	r0, #0
 800d9dc:	d01e      	beq.n	800da1c <__d2b+0x7c>
 800d9de:	2220      	movs	r2, #32
 800d9e0:	001c      	movs	r4, r3
 800d9e2:	1a12      	subs	r2, r2, r0
 800d9e4:	4094      	lsls	r4, r2
 800d9e6:	0022      	movs	r2, r4
 800d9e8:	40c3      	lsrs	r3, r0
 800d9ea:	430a      	orrs	r2, r1
 800d9ec:	6172      	str	r2, [r6, #20]
 800d9ee:	9301      	str	r3, [sp, #4]
 800d9f0:	9c01      	ldr	r4, [sp, #4]
 800d9f2:	61b4      	str	r4, [r6, #24]
 800d9f4:	1e63      	subs	r3, r4, #1
 800d9f6:	419c      	sbcs	r4, r3
 800d9f8:	3401      	adds	r4, #1
 800d9fa:	6134      	str	r4, [r6, #16]
 800d9fc:	2d00      	cmp	r5, #0
 800d9fe:	d017      	beq.n	800da30 <__d2b+0x90>
 800da00:	2435      	movs	r4, #53	; 0x35
 800da02:	4b14      	ldr	r3, [pc, #80]	; (800da54 <__d2b+0xb4>)
 800da04:	18ed      	adds	r5, r5, r3
 800da06:	182d      	adds	r5, r5, r0
 800da08:	603d      	str	r5, [r7, #0]
 800da0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da0c:	1a24      	subs	r4, r4, r0
 800da0e:	601c      	str	r4, [r3, #0]
 800da10:	0030      	movs	r0, r6
 800da12:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800da14:	2280      	movs	r2, #128	; 0x80
 800da16:	0352      	lsls	r2, r2, #13
 800da18:	4313      	orrs	r3, r2
 800da1a:	e7d5      	b.n	800d9c8 <__d2b+0x28>
 800da1c:	6171      	str	r1, [r6, #20]
 800da1e:	e7e7      	b.n	800d9f0 <__d2b+0x50>
 800da20:	a801      	add	r0, sp, #4
 800da22:	f7ff fce1 	bl	800d3e8 <__lo0bits>
 800da26:	9b01      	ldr	r3, [sp, #4]
 800da28:	2401      	movs	r4, #1
 800da2a:	6173      	str	r3, [r6, #20]
 800da2c:	3020      	adds	r0, #32
 800da2e:	e7e4      	b.n	800d9fa <__d2b+0x5a>
 800da30:	4b09      	ldr	r3, [pc, #36]	; (800da58 <__d2b+0xb8>)
 800da32:	18c0      	adds	r0, r0, r3
 800da34:	4b09      	ldr	r3, [pc, #36]	; (800da5c <__d2b+0xbc>)
 800da36:	6038      	str	r0, [r7, #0]
 800da38:	18e3      	adds	r3, r4, r3
 800da3a:	009b      	lsls	r3, r3, #2
 800da3c:	18f3      	adds	r3, r6, r3
 800da3e:	6958      	ldr	r0, [r3, #20]
 800da40:	f7ff fcb8 	bl	800d3b4 <__hi0bits>
 800da44:	0164      	lsls	r4, r4, #5
 800da46:	e7e0      	b.n	800da0a <__d2b+0x6a>
 800da48:	08010245 	.word	0x08010245
 800da4c:	08010256 	.word	0x08010256
 800da50:	0000030f 	.word	0x0000030f
 800da54:	fffffbcd 	.word	0xfffffbcd
 800da58:	fffffbce 	.word	0xfffffbce
 800da5c:	3fffffff 	.word	0x3fffffff

0800da60 <__ratio>:
 800da60:	b5f0      	push	{r4, r5, r6, r7, lr}
 800da62:	b087      	sub	sp, #28
 800da64:	000f      	movs	r7, r1
 800da66:	a904      	add	r1, sp, #16
 800da68:	0006      	movs	r6, r0
 800da6a:	f7ff ff4d 	bl	800d908 <__b2d>
 800da6e:	9000      	str	r0, [sp, #0]
 800da70:	9101      	str	r1, [sp, #4]
 800da72:	9c00      	ldr	r4, [sp, #0]
 800da74:	9d01      	ldr	r5, [sp, #4]
 800da76:	0038      	movs	r0, r7
 800da78:	a905      	add	r1, sp, #20
 800da7a:	f7ff ff45 	bl	800d908 <__b2d>
 800da7e:	9002      	str	r0, [sp, #8]
 800da80:	9103      	str	r1, [sp, #12]
 800da82:	9a02      	ldr	r2, [sp, #8]
 800da84:	9b03      	ldr	r3, [sp, #12]
 800da86:	6930      	ldr	r0, [r6, #16]
 800da88:	6939      	ldr	r1, [r7, #16]
 800da8a:	9e04      	ldr	r6, [sp, #16]
 800da8c:	1a40      	subs	r0, r0, r1
 800da8e:	9905      	ldr	r1, [sp, #20]
 800da90:	0140      	lsls	r0, r0, #5
 800da92:	1a71      	subs	r1, r6, r1
 800da94:	1841      	adds	r1, r0, r1
 800da96:	0508      	lsls	r0, r1, #20
 800da98:	2900      	cmp	r1, #0
 800da9a:	dd07      	ble.n	800daac <__ratio+0x4c>
 800da9c:	9901      	ldr	r1, [sp, #4]
 800da9e:	1845      	adds	r5, r0, r1
 800daa0:	0020      	movs	r0, r4
 800daa2:	0029      	movs	r1, r5
 800daa4:	f7f3 fcec 	bl	8001480 <__aeabi_ddiv>
 800daa8:	b007      	add	sp, #28
 800daaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800daac:	9903      	ldr	r1, [sp, #12]
 800daae:	1a0b      	subs	r3, r1, r0
 800dab0:	e7f6      	b.n	800daa0 <__ratio+0x40>

0800dab2 <__copybits>:
 800dab2:	b570      	push	{r4, r5, r6, lr}
 800dab4:	0014      	movs	r4, r2
 800dab6:	0005      	movs	r5, r0
 800dab8:	3901      	subs	r1, #1
 800daba:	6913      	ldr	r3, [r2, #16]
 800dabc:	1149      	asrs	r1, r1, #5
 800dabe:	3101      	adds	r1, #1
 800dac0:	0089      	lsls	r1, r1, #2
 800dac2:	3414      	adds	r4, #20
 800dac4:	009b      	lsls	r3, r3, #2
 800dac6:	1841      	adds	r1, r0, r1
 800dac8:	18e3      	adds	r3, r4, r3
 800daca:	42a3      	cmp	r3, r4
 800dacc:	d80d      	bhi.n	800daea <__copybits+0x38>
 800dace:	0014      	movs	r4, r2
 800dad0:	3411      	adds	r4, #17
 800dad2:	2500      	movs	r5, #0
 800dad4:	429c      	cmp	r4, r3
 800dad6:	d803      	bhi.n	800dae0 <__copybits+0x2e>
 800dad8:	1a9b      	subs	r3, r3, r2
 800dada:	3b11      	subs	r3, #17
 800dadc:	089b      	lsrs	r3, r3, #2
 800dade:	009d      	lsls	r5, r3, #2
 800dae0:	2300      	movs	r3, #0
 800dae2:	1940      	adds	r0, r0, r5
 800dae4:	4281      	cmp	r1, r0
 800dae6:	d803      	bhi.n	800daf0 <__copybits+0x3e>
 800dae8:	bd70      	pop	{r4, r5, r6, pc}
 800daea:	cc40      	ldmia	r4!, {r6}
 800daec:	c540      	stmia	r5!, {r6}
 800daee:	e7ec      	b.n	800daca <__copybits+0x18>
 800daf0:	c008      	stmia	r0!, {r3}
 800daf2:	e7f7      	b.n	800dae4 <__copybits+0x32>

0800daf4 <__any_on>:
 800daf4:	0002      	movs	r2, r0
 800daf6:	6900      	ldr	r0, [r0, #16]
 800daf8:	b510      	push	{r4, lr}
 800dafa:	3214      	adds	r2, #20
 800dafc:	114b      	asrs	r3, r1, #5
 800dafe:	4298      	cmp	r0, r3
 800db00:	db13      	blt.n	800db2a <__any_on+0x36>
 800db02:	dd0c      	ble.n	800db1e <__any_on+0x2a>
 800db04:	241f      	movs	r4, #31
 800db06:	0008      	movs	r0, r1
 800db08:	4020      	ands	r0, r4
 800db0a:	4221      	tst	r1, r4
 800db0c:	d007      	beq.n	800db1e <__any_on+0x2a>
 800db0e:	0099      	lsls	r1, r3, #2
 800db10:	588c      	ldr	r4, [r1, r2]
 800db12:	0021      	movs	r1, r4
 800db14:	40c1      	lsrs	r1, r0
 800db16:	4081      	lsls	r1, r0
 800db18:	2001      	movs	r0, #1
 800db1a:	428c      	cmp	r4, r1
 800db1c:	d104      	bne.n	800db28 <__any_on+0x34>
 800db1e:	009b      	lsls	r3, r3, #2
 800db20:	18d3      	adds	r3, r2, r3
 800db22:	4293      	cmp	r3, r2
 800db24:	d803      	bhi.n	800db2e <__any_on+0x3a>
 800db26:	2000      	movs	r0, #0
 800db28:	bd10      	pop	{r4, pc}
 800db2a:	0003      	movs	r3, r0
 800db2c:	e7f7      	b.n	800db1e <__any_on+0x2a>
 800db2e:	3b04      	subs	r3, #4
 800db30:	6819      	ldr	r1, [r3, #0]
 800db32:	2900      	cmp	r1, #0
 800db34:	d0f5      	beq.n	800db22 <__any_on+0x2e>
 800db36:	2001      	movs	r0, #1
 800db38:	e7f6      	b.n	800db28 <__any_on+0x34>
	...

0800db3c <sulp>:
 800db3c:	b570      	push	{r4, r5, r6, lr}
 800db3e:	0016      	movs	r6, r2
 800db40:	000d      	movs	r5, r1
 800db42:	f7ff fec5 	bl	800d8d0 <__ulp>
 800db46:	2e00      	cmp	r6, #0
 800db48:	d00d      	beq.n	800db66 <sulp+0x2a>
 800db4a:	236b      	movs	r3, #107	; 0x6b
 800db4c:	006a      	lsls	r2, r5, #1
 800db4e:	0d52      	lsrs	r2, r2, #21
 800db50:	1a9b      	subs	r3, r3, r2
 800db52:	2b00      	cmp	r3, #0
 800db54:	dd07      	ble.n	800db66 <sulp+0x2a>
 800db56:	2400      	movs	r4, #0
 800db58:	4a03      	ldr	r2, [pc, #12]	; (800db68 <sulp+0x2c>)
 800db5a:	051b      	lsls	r3, r3, #20
 800db5c:	189d      	adds	r5, r3, r2
 800db5e:	002b      	movs	r3, r5
 800db60:	0022      	movs	r2, r4
 800db62:	f7f4 f887 	bl	8001c74 <__aeabi_dmul>
 800db66:	bd70      	pop	{r4, r5, r6, pc}
 800db68:	3ff00000 	.word	0x3ff00000

0800db6c <_strtod_l>:
 800db6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800db6e:	b0a1      	sub	sp, #132	; 0x84
 800db70:	9219      	str	r2, [sp, #100]	; 0x64
 800db72:	2200      	movs	r2, #0
 800db74:	2600      	movs	r6, #0
 800db76:	2700      	movs	r7, #0
 800db78:	9004      	str	r0, [sp, #16]
 800db7a:	9107      	str	r1, [sp, #28]
 800db7c:	921c      	str	r2, [sp, #112]	; 0x70
 800db7e:	911b      	str	r1, [sp, #108]	; 0x6c
 800db80:	780a      	ldrb	r2, [r1, #0]
 800db82:	2a2b      	cmp	r2, #43	; 0x2b
 800db84:	d055      	beq.n	800dc32 <_strtod_l+0xc6>
 800db86:	d841      	bhi.n	800dc0c <_strtod_l+0xa0>
 800db88:	2a0d      	cmp	r2, #13
 800db8a:	d83b      	bhi.n	800dc04 <_strtod_l+0x98>
 800db8c:	2a08      	cmp	r2, #8
 800db8e:	d83b      	bhi.n	800dc08 <_strtod_l+0x9c>
 800db90:	2a00      	cmp	r2, #0
 800db92:	d044      	beq.n	800dc1e <_strtod_l+0xb2>
 800db94:	2200      	movs	r2, #0
 800db96:	920f      	str	r2, [sp, #60]	; 0x3c
 800db98:	2100      	movs	r1, #0
 800db9a:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800db9c:	9109      	str	r1, [sp, #36]	; 0x24
 800db9e:	782a      	ldrb	r2, [r5, #0]
 800dba0:	2a30      	cmp	r2, #48	; 0x30
 800dba2:	d000      	beq.n	800dba6 <_strtod_l+0x3a>
 800dba4:	e085      	b.n	800dcb2 <_strtod_l+0x146>
 800dba6:	786a      	ldrb	r2, [r5, #1]
 800dba8:	3120      	adds	r1, #32
 800dbaa:	438a      	bics	r2, r1
 800dbac:	2a58      	cmp	r2, #88	; 0x58
 800dbae:	d000      	beq.n	800dbb2 <_strtod_l+0x46>
 800dbb0:	e075      	b.n	800dc9e <_strtod_l+0x132>
 800dbb2:	9302      	str	r3, [sp, #8]
 800dbb4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dbb6:	4a97      	ldr	r2, [pc, #604]	; (800de14 <_strtod_l+0x2a8>)
 800dbb8:	9301      	str	r3, [sp, #4]
 800dbba:	ab1c      	add	r3, sp, #112	; 0x70
 800dbbc:	9300      	str	r3, [sp, #0]
 800dbbe:	9804      	ldr	r0, [sp, #16]
 800dbc0:	ab1d      	add	r3, sp, #116	; 0x74
 800dbc2:	a91b      	add	r1, sp, #108	; 0x6c
 800dbc4:	f001 f982 	bl	800eecc <__gethex>
 800dbc8:	230f      	movs	r3, #15
 800dbca:	0002      	movs	r2, r0
 800dbcc:	401a      	ands	r2, r3
 800dbce:	0004      	movs	r4, r0
 800dbd0:	9205      	str	r2, [sp, #20]
 800dbd2:	4218      	tst	r0, r3
 800dbd4:	d005      	beq.n	800dbe2 <_strtod_l+0x76>
 800dbd6:	2a06      	cmp	r2, #6
 800dbd8:	d12d      	bne.n	800dc36 <_strtod_l+0xca>
 800dbda:	1c6b      	adds	r3, r5, #1
 800dbdc:	931b      	str	r3, [sp, #108]	; 0x6c
 800dbde:	2300      	movs	r3, #0
 800dbe0:	930f      	str	r3, [sp, #60]	; 0x3c
 800dbe2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d002      	beq.n	800dbee <_strtod_l+0x82>
 800dbe8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dbea:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800dbec:	6013      	str	r3, [r2, #0]
 800dbee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d01b      	beq.n	800dc2c <_strtod_l+0xc0>
 800dbf4:	2380      	movs	r3, #128	; 0x80
 800dbf6:	0032      	movs	r2, r6
 800dbf8:	061b      	lsls	r3, r3, #24
 800dbfa:	18fb      	adds	r3, r7, r3
 800dbfc:	0010      	movs	r0, r2
 800dbfe:	0019      	movs	r1, r3
 800dc00:	b021      	add	sp, #132	; 0x84
 800dc02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc04:	2a20      	cmp	r2, #32
 800dc06:	d1c5      	bne.n	800db94 <_strtod_l+0x28>
 800dc08:	3101      	adds	r1, #1
 800dc0a:	e7b8      	b.n	800db7e <_strtod_l+0x12>
 800dc0c:	2a2d      	cmp	r2, #45	; 0x2d
 800dc0e:	d1c1      	bne.n	800db94 <_strtod_l+0x28>
 800dc10:	3a2c      	subs	r2, #44	; 0x2c
 800dc12:	920f      	str	r2, [sp, #60]	; 0x3c
 800dc14:	1c4a      	adds	r2, r1, #1
 800dc16:	921b      	str	r2, [sp, #108]	; 0x6c
 800dc18:	784a      	ldrb	r2, [r1, #1]
 800dc1a:	2a00      	cmp	r2, #0
 800dc1c:	d1bc      	bne.n	800db98 <_strtod_l+0x2c>
 800dc1e:	9b07      	ldr	r3, [sp, #28]
 800dc20:	931b      	str	r3, [sp, #108]	; 0x6c
 800dc22:	2300      	movs	r3, #0
 800dc24:	930f      	str	r3, [sp, #60]	; 0x3c
 800dc26:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d1dd      	bne.n	800dbe8 <_strtod_l+0x7c>
 800dc2c:	0032      	movs	r2, r6
 800dc2e:	003b      	movs	r3, r7
 800dc30:	e7e4      	b.n	800dbfc <_strtod_l+0x90>
 800dc32:	2200      	movs	r2, #0
 800dc34:	e7ed      	b.n	800dc12 <_strtod_l+0xa6>
 800dc36:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800dc38:	2a00      	cmp	r2, #0
 800dc3a:	d007      	beq.n	800dc4c <_strtod_l+0xe0>
 800dc3c:	2135      	movs	r1, #53	; 0x35
 800dc3e:	a81e      	add	r0, sp, #120	; 0x78
 800dc40:	f7ff ff37 	bl	800dab2 <__copybits>
 800dc44:	991c      	ldr	r1, [sp, #112]	; 0x70
 800dc46:	9804      	ldr	r0, [sp, #16]
 800dc48:	f7ff fb00 	bl	800d24c <_Bfree>
 800dc4c:	9805      	ldr	r0, [sp, #20]
 800dc4e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800dc50:	3801      	subs	r0, #1
 800dc52:	2804      	cmp	r0, #4
 800dc54:	d806      	bhi.n	800dc64 <_strtod_l+0xf8>
 800dc56:	f7f2 fa5f 	bl	8000118 <__gnu_thumb1_case_uqi>
 800dc5a:	0312      	.short	0x0312
 800dc5c:	1e1c      	.short	0x1e1c
 800dc5e:	12          	.byte	0x12
 800dc5f:	00          	.byte	0x00
 800dc60:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800dc62:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 800dc64:	05e4      	lsls	r4, r4, #23
 800dc66:	d502      	bpl.n	800dc6e <_strtod_l+0x102>
 800dc68:	2380      	movs	r3, #128	; 0x80
 800dc6a:	061b      	lsls	r3, r3, #24
 800dc6c:	431f      	orrs	r7, r3
 800dc6e:	4b6a      	ldr	r3, [pc, #424]	; (800de18 <_strtod_l+0x2ac>)
 800dc70:	423b      	tst	r3, r7
 800dc72:	d1b6      	bne.n	800dbe2 <_strtod_l+0x76>
 800dc74:	f7fe fac4 	bl	800c200 <__errno>
 800dc78:	2322      	movs	r3, #34	; 0x22
 800dc7a:	6003      	str	r3, [r0, #0]
 800dc7c:	e7b1      	b.n	800dbe2 <_strtod_l+0x76>
 800dc7e:	4967      	ldr	r1, [pc, #412]	; (800de1c <_strtod_l+0x2b0>)
 800dc80:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800dc82:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800dc84:	400a      	ands	r2, r1
 800dc86:	4966      	ldr	r1, [pc, #408]	; (800de20 <_strtod_l+0x2b4>)
 800dc88:	185b      	adds	r3, r3, r1
 800dc8a:	051b      	lsls	r3, r3, #20
 800dc8c:	431a      	orrs	r2, r3
 800dc8e:	0017      	movs	r7, r2
 800dc90:	e7e8      	b.n	800dc64 <_strtod_l+0xf8>
 800dc92:	4f61      	ldr	r7, [pc, #388]	; (800de18 <_strtod_l+0x2ac>)
 800dc94:	e7e6      	b.n	800dc64 <_strtod_l+0xf8>
 800dc96:	2601      	movs	r6, #1
 800dc98:	4f62      	ldr	r7, [pc, #392]	; (800de24 <_strtod_l+0x2b8>)
 800dc9a:	4276      	negs	r6, r6
 800dc9c:	e7e2      	b.n	800dc64 <_strtod_l+0xf8>
 800dc9e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dca0:	1c5a      	adds	r2, r3, #1
 800dca2:	921b      	str	r2, [sp, #108]	; 0x6c
 800dca4:	785b      	ldrb	r3, [r3, #1]
 800dca6:	2b30      	cmp	r3, #48	; 0x30
 800dca8:	d0f9      	beq.n	800dc9e <_strtod_l+0x132>
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d099      	beq.n	800dbe2 <_strtod_l+0x76>
 800dcae:	2301      	movs	r3, #1
 800dcb0:	9309      	str	r3, [sp, #36]	; 0x24
 800dcb2:	2500      	movs	r5, #0
 800dcb4:	220a      	movs	r2, #10
 800dcb6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dcb8:	950d      	str	r5, [sp, #52]	; 0x34
 800dcba:	9310      	str	r3, [sp, #64]	; 0x40
 800dcbc:	9508      	str	r5, [sp, #32]
 800dcbe:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800dcc0:	7804      	ldrb	r4, [r0, #0]
 800dcc2:	0023      	movs	r3, r4
 800dcc4:	3b30      	subs	r3, #48	; 0x30
 800dcc6:	b2d9      	uxtb	r1, r3
 800dcc8:	2909      	cmp	r1, #9
 800dcca:	d927      	bls.n	800dd1c <_strtod_l+0x1b0>
 800dccc:	2201      	movs	r2, #1
 800dcce:	4956      	ldr	r1, [pc, #344]	; (800de28 <_strtod_l+0x2bc>)
 800dcd0:	f001 f812 	bl	800ecf8 <strncmp>
 800dcd4:	2800      	cmp	r0, #0
 800dcd6:	d031      	beq.n	800dd3c <_strtod_l+0x1d0>
 800dcd8:	2000      	movs	r0, #0
 800dcda:	0023      	movs	r3, r4
 800dcdc:	4684      	mov	ip, r0
 800dcde:	9a08      	ldr	r2, [sp, #32]
 800dce0:	900c      	str	r0, [sp, #48]	; 0x30
 800dce2:	9205      	str	r2, [sp, #20]
 800dce4:	2220      	movs	r2, #32
 800dce6:	0019      	movs	r1, r3
 800dce8:	4391      	bics	r1, r2
 800dcea:	000a      	movs	r2, r1
 800dcec:	2100      	movs	r1, #0
 800dcee:	9106      	str	r1, [sp, #24]
 800dcf0:	2a45      	cmp	r2, #69	; 0x45
 800dcf2:	d000      	beq.n	800dcf6 <_strtod_l+0x18a>
 800dcf4:	e0c2      	b.n	800de7c <_strtod_l+0x310>
 800dcf6:	9b05      	ldr	r3, [sp, #20]
 800dcf8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dcfa:	4303      	orrs	r3, r0
 800dcfc:	4313      	orrs	r3, r2
 800dcfe:	428b      	cmp	r3, r1
 800dd00:	d08d      	beq.n	800dc1e <_strtod_l+0xb2>
 800dd02:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dd04:	9307      	str	r3, [sp, #28]
 800dd06:	3301      	adds	r3, #1
 800dd08:	931b      	str	r3, [sp, #108]	; 0x6c
 800dd0a:	9b07      	ldr	r3, [sp, #28]
 800dd0c:	785b      	ldrb	r3, [r3, #1]
 800dd0e:	2b2b      	cmp	r3, #43	; 0x2b
 800dd10:	d071      	beq.n	800ddf6 <_strtod_l+0x28a>
 800dd12:	000c      	movs	r4, r1
 800dd14:	2b2d      	cmp	r3, #45	; 0x2d
 800dd16:	d174      	bne.n	800de02 <_strtod_l+0x296>
 800dd18:	2401      	movs	r4, #1
 800dd1a:	e06d      	b.n	800ddf8 <_strtod_l+0x28c>
 800dd1c:	9908      	ldr	r1, [sp, #32]
 800dd1e:	2908      	cmp	r1, #8
 800dd20:	dc09      	bgt.n	800dd36 <_strtod_l+0x1ca>
 800dd22:	990d      	ldr	r1, [sp, #52]	; 0x34
 800dd24:	4351      	muls	r1, r2
 800dd26:	185b      	adds	r3, r3, r1
 800dd28:	930d      	str	r3, [sp, #52]	; 0x34
 800dd2a:	9b08      	ldr	r3, [sp, #32]
 800dd2c:	3001      	adds	r0, #1
 800dd2e:	3301      	adds	r3, #1
 800dd30:	9308      	str	r3, [sp, #32]
 800dd32:	901b      	str	r0, [sp, #108]	; 0x6c
 800dd34:	e7c3      	b.n	800dcbe <_strtod_l+0x152>
 800dd36:	4355      	muls	r5, r2
 800dd38:	195d      	adds	r5, r3, r5
 800dd3a:	e7f6      	b.n	800dd2a <_strtod_l+0x1be>
 800dd3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dd3e:	1c5a      	adds	r2, r3, #1
 800dd40:	921b      	str	r2, [sp, #108]	; 0x6c
 800dd42:	9a08      	ldr	r2, [sp, #32]
 800dd44:	785b      	ldrb	r3, [r3, #1]
 800dd46:	2a00      	cmp	r2, #0
 800dd48:	d03a      	beq.n	800ddc0 <_strtod_l+0x254>
 800dd4a:	900c      	str	r0, [sp, #48]	; 0x30
 800dd4c:	9205      	str	r2, [sp, #20]
 800dd4e:	001a      	movs	r2, r3
 800dd50:	3a30      	subs	r2, #48	; 0x30
 800dd52:	2a09      	cmp	r2, #9
 800dd54:	d912      	bls.n	800dd7c <_strtod_l+0x210>
 800dd56:	2201      	movs	r2, #1
 800dd58:	4694      	mov	ip, r2
 800dd5a:	e7c3      	b.n	800dce4 <_strtod_l+0x178>
 800dd5c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dd5e:	3001      	adds	r0, #1
 800dd60:	1c5a      	adds	r2, r3, #1
 800dd62:	921b      	str	r2, [sp, #108]	; 0x6c
 800dd64:	785b      	ldrb	r3, [r3, #1]
 800dd66:	2b30      	cmp	r3, #48	; 0x30
 800dd68:	d0f8      	beq.n	800dd5c <_strtod_l+0x1f0>
 800dd6a:	001a      	movs	r2, r3
 800dd6c:	3a31      	subs	r2, #49	; 0x31
 800dd6e:	2a08      	cmp	r2, #8
 800dd70:	d83c      	bhi.n	800ddec <_strtod_l+0x280>
 800dd72:	900c      	str	r0, [sp, #48]	; 0x30
 800dd74:	2000      	movs	r0, #0
 800dd76:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800dd78:	9005      	str	r0, [sp, #20]
 800dd7a:	9210      	str	r2, [sp, #64]	; 0x40
 800dd7c:	001a      	movs	r2, r3
 800dd7e:	1c41      	adds	r1, r0, #1
 800dd80:	3a30      	subs	r2, #48	; 0x30
 800dd82:	2b30      	cmp	r3, #48	; 0x30
 800dd84:	d016      	beq.n	800ddb4 <_strtod_l+0x248>
 800dd86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dd88:	185b      	adds	r3, r3, r1
 800dd8a:	930c      	str	r3, [sp, #48]	; 0x30
 800dd8c:	9b05      	ldr	r3, [sp, #20]
 800dd8e:	210a      	movs	r1, #10
 800dd90:	469c      	mov	ip, r3
 800dd92:	4484      	add	ip, r0
 800dd94:	4563      	cmp	r3, ip
 800dd96:	d115      	bne.n	800ddc4 <_strtod_l+0x258>
 800dd98:	9905      	ldr	r1, [sp, #20]
 800dd9a:	9b05      	ldr	r3, [sp, #20]
 800dd9c:	3101      	adds	r1, #1
 800dd9e:	1809      	adds	r1, r1, r0
 800dda0:	181b      	adds	r3, r3, r0
 800dda2:	9105      	str	r1, [sp, #20]
 800dda4:	2b08      	cmp	r3, #8
 800dda6:	dc19      	bgt.n	800dddc <_strtod_l+0x270>
 800dda8:	230a      	movs	r3, #10
 800ddaa:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ddac:	434b      	muls	r3, r1
 800ddae:	2100      	movs	r1, #0
 800ddb0:	18d3      	adds	r3, r2, r3
 800ddb2:	930d      	str	r3, [sp, #52]	; 0x34
 800ddb4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ddb6:	0008      	movs	r0, r1
 800ddb8:	1c5a      	adds	r2, r3, #1
 800ddba:	921b      	str	r2, [sp, #108]	; 0x6c
 800ddbc:	785b      	ldrb	r3, [r3, #1]
 800ddbe:	e7c6      	b.n	800dd4e <_strtod_l+0x1e2>
 800ddc0:	9808      	ldr	r0, [sp, #32]
 800ddc2:	e7d0      	b.n	800dd66 <_strtod_l+0x1fa>
 800ddc4:	1c5c      	adds	r4, r3, #1
 800ddc6:	2b08      	cmp	r3, #8
 800ddc8:	dc04      	bgt.n	800ddd4 <_strtod_l+0x268>
 800ddca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ddcc:	434b      	muls	r3, r1
 800ddce:	930d      	str	r3, [sp, #52]	; 0x34
 800ddd0:	0023      	movs	r3, r4
 800ddd2:	e7df      	b.n	800dd94 <_strtod_l+0x228>
 800ddd4:	2c10      	cmp	r4, #16
 800ddd6:	dcfb      	bgt.n	800ddd0 <_strtod_l+0x264>
 800ddd8:	434d      	muls	r5, r1
 800ddda:	e7f9      	b.n	800ddd0 <_strtod_l+0x264>
 800dddc:	9b05      	ldr	r3, [sp, #20]
 800ddde:	2100      	movs	r1, #0
 800dde0:	2b10      	cmp	r3, #16
 800dde2:	dce7      	bgt.n	800ddb4 <_strtod_l+0x248>
 800dde4:	230a      	movs	r3, #10
 800dde6:	435d      	muls	r5, r3
 800dde8:	1955      	adds	r5, r2, r5
 800ddea:	e7e3      	b.n	800ddb4 <_strtod_l+0x248>
 800ddec:	2200      	movs	r2, #0
 800ddee:	920c      	str	r2, [sp, #48]	; 0x30
 800ddf0:	9205      	str	r2, [sp, #20]
 800ddf2:	3201      	adds	r2, #1
 800ddf4:	e7b0      	b.n	800dd58 <_strtod_l+0x1ec>
 800ddf6:	2400      	movs	r4, #0
 800ddf8:	9b07      	ldr	r3, [sp, #28]
 800ddfa:	3302      	adds	r3, #2
 800ddfc:	931b      	str	r3, [sp, #108]	; 0x6c
 800ddfe:	9b07      	ldr	r3, [sp, #28]
 800de00:	789b      	ldrb	r3, [r3, #2]
 800de02:	001a      	movs	r2, r3
 800de04:	3a30      	subs	r2, #48	; 0x30
 800de06:	2a09      	cmp	r2, #9
 800de08:	d914      	bls.n	800de34 <_strtod_l+0x2c8>
 800de0a:	9a07      	ldr	r2, [sp, #28]
 800de0c:	921b      	str	r2, [sp, #108]	; 0x6c
 800de0e:	2200      	movs	r2, #0
 800de10:	e033      	b.n	800de7a <_strtod_l+0x30e>
 800de12:	46c0      	nop			; (mov r8, r8)
 800de14:	080103b0 	.word	0x080103b0
 800de18:	7ff00000 	.word	0x7ff00000
 800de1c:	ffefffff 	.word	0xffefffff
 800de20:	00000433 	.word	0x00000433
 800de24:	7fffffff 	.word	0x7fffffff
 800de28:	080103ac 	.word	0x080103ac
 800de2c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800de2e:	1c5a      	adds	r2, r3, #1
 800de30:	921b      	str	r2, [sp, #108]	; 0x6c
 800de32:	785b      	ldrb	r3, [r3, #1]
 800de34:	2b30      	cmp	r3, #48	; 0x30
 800de36:	d0f9      	beq.n	800de2c <_strtod_l+0x2c0>
 800de38:	2200      	movs	r2, #0
 800de3a:	9206      	str	r2, [sp, #24]
 800de3c:	001a      	movs	r2, r3
 800de3e:	3a31      	subs	r2, #49	; 0x31
 800de40:	2a08      	cmp	r2, #8
 800de42:	d81b      	bhi.n	800de7c <_strtod_l+0x310>
 800de44:	3b30      	subs	r3, #48	; 0x30
 800de46:	930e      	str	r3, [sp, #56]	; 0x38
 800de48:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800de4a:	9306      	str	r3, [sp, #24]
 800de4c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800de4e:	1c59      	adds	r1, r3, #1
 800de50:	911b      	str	r1, [sp, #108]	; 0x6c
 800de52:	785b      	ldrb	r3, [r3, #1]
 800de54:	001a      	movs	r2, r3
 800de56:	3a30      	subs	r2, #48	; 0x30
 800de58:	2a09      	cmp	r2, #9
 800de5a:	d93a      	bls.n	800ded2 <_strtod_l+0x366>
 800de5c:	9a06      	ldr	r2, [sp, #24]
 800de5e:	1a8a      	subs	r2, r1, r2
 800de60:	49b2      	ldr	r1, [pc, #712]	; (800e12c <_strtod_l+0x5c0>)
 800de62:	9106      	str	r1, [sp, #24]
 800de64:	2a08      	cmp	r2, #8
 800de66:	dc04      	bgt.n	800de72 <_strtod_l+0x306>
 800de68:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800de6a:	9206      	str	r2, [sp, #24]
 800de6c:	428a      	cmp	r2, r1
 800de6e:	dd00      	ble.n	800de72 <_strtod_l+0x306>
 800de70:	9106      	str	r1, [sp, #24]
 800de72:	2c00      	cmp	r4, #0
 800de74:	d002      	beq.n	800de7c <_strtod_l+0x310>
 800de76:	9a06      	ldr	r2, [sp, #24]
 800de78:	4252      	negs	r2, r2
 800de7a:	9206      	str	r2, [sp, #24]
 800de7c:	9a05      	ldr	r2, [sp, #20]
 800de7e:	2a00      	cmp	r2, #0
 800de80:	d14d      	bne.n	800df1e <_strtod_l+0x3b2>
 800de82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800de84:	4310      	orrs	r0, r2
 800de86:	d000      	beq.n	800de8a <_strtod_l+0x31e>
 800de88:	e6ab      	b.n	800dbe2 <_strtod_l+0x76>
 800de8a:	4662      	mov	r2, ip
 800de8c:	2a00      	cmp	r2, #0
 800de8e:	d000      	beq.n	800de92 <_strtod_l+0x326>
 800de90:	e6c5      	b.n	800dc1e <_strtod_l+0xb2>
 800de92:	2b69      	cmp	r3, #105	; 0x69
 800de94:	d027      	beq.n	800dee6 <_strtod_l+0x37a>
 800de96:	dc23      	bgt.n	800dee0 <_strtod_l+0x374>
 800de98:	2b49      	cmp	r3, #73	; 0x49
 800de9a:	d024      	beq.n	800dee6 <_strtod_l+0x37a>
 800de9c:	2b4e      	cmp	r3, #78	; 0x4e
 800de9e:	d000      	beq.n	800dea2 <_strtod_l+0x336>
 800dea0:	e6bd      	b.n	800dc1e <_strtod_l+0xb2>
 800dea2:	49a3      	ldr	r1, [pc, #652]	; (800e130 <_strtod_l+0x5c4>)
 800dea4:	a81b      	add	r0, sp, #108	; 0x6c
 800dea6:	f001 fa47 	bl	800f338 <__match>
 800deaa:	2800      	cmp	r0, #0
 800deac:	d100      	bne.n	800deb0 <_strtod_l+0x344>
 800deae:	e6b6      	b.n	800dc1e <_strtod_l+0xb2>
 800deb0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800deb2:	781b      	ldrb	r3, [r3, #0]
 800deb4:	2b28      	cmp	r3, #40	; 0x28
 800deb6:	d12c      	bne.n	800df12 <_strtod_l+0x3a6>
 800deb8:	499e      	ldr	r1, [pc, #632]	; (800e134 <_strtod_l+0x5c8>)
 800deba:	aa1e      	add	r2, sp, #120	; 0x78
 800debc:	a81b      	add	r0, sp, #108	; 0x6c
 800debe:	f001 fa4f 	bl	800f360 <__hexnan>
 800dec2:	2805      	cmp	r0, #5
 800dec4:	d125      	bne.n	800df12 <_strtod_l+0x3a6>
 800dec6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800dec8:	4a9b      	ldr	r2, [pc, #620]	; (800e138 <_strtod_l+0x5cc>)
 800deca:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800decc:	431a      	orrs	r2, r3
 800dece:	0017      	movs	r7, r2
 800ded0:	e687      	b.n	800dbe2 <_strtod_l+0x76>
 800ded2:	220a      	movs	r2, #10
 800ded4:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ded6:	434a      	muls	r2, r1
 800ded8:	18d2      	adds	r2, r2, r3
 800deda:	3a30      	subs	r2, #48	; 0x30
 800dedc:	920e      	str	r2, [sp, #56]	; 0x38
 800dede:	e7b5      	b.n	800de4c <_strtod_l+0x2e0>
 800dee0:	2b6e      	cmp	r3, #110	; 0x6e
 800dee2:	d0de      	beq.n	800dea2 <_strtod_l+0x336>
 800dee4:	e69b      	b.n	800dc1e <_strtod_l+0xb2>
 800dee6:	4995      	ldr	r1, [pc, #596]	; (800e13c <_strtod_l+0x5d0>)
 800dee8:	a81b      	add	r0, sp, #108	; 0x6c
 800deea:	f001 fa25 	bl	800f338 <__match>
 800deee:	2800      	cmp	r0, #0
 800def0:	d100      	bne.n	800def4 <_strtod_l+0x388>
 800def2:	e694      	b.n	800dc1e <_strtod_l+0xb2>
 800def4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800def6:	4992      	ldr	r1, [pc, #584]	; (800e140 <_strtod_l+0x5d4>)
 800def8:	3b01      	subs	r3, #1
 800defa:	a81b      	add	r0, sp, #108	; 0x6c
 800defc:	931b      	str	r3, [sp, #108]	; 0x6c
 800defe:	f001 fa1b 	bl	800f338 <__match>
 800df02:	2800      	cmp	r0, #0
 800df04:	d102      	bne.n	800df0c <_strtod_l+0x3a0>
 800df06:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800df08:	3301      	adds	r3, #1
 800df0a:	931b      	str	r3, [sp, #108]	; 0x6c
 800df0c:	2600      	movs	r6, #0
 800df0e:	4f8a      	ldr	r7, [pc, #552]	; (800e138 <_strtod_l+0x5cc>)
 800df10:	e667      	b.n	800dbe2 <_strtod_l+0x76>
 800df12:	488c      	ldr	r0, [pc, #560]	; (800e144 <_strtod_l+0x5d8>)
 800df14:	f000 ff1e 	bl	800ed54 <nan>
 800df18:	0006      	movs	r6, r0
 800df1a:	000f      	movs	r7, r1
 800df1c:	e661      	b.n	800dbe2 <_strtod_l+0x76>
 800df1e:	9b06      	ldr	r3, [sp, #24]
 800df20:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800df22:	1a9b      	subs	r3, r3, r2
 800df24:	9309      	str	r3, [sp, #36]	; 0x24
 800df26:	9b08      	ldr	r3, [sp, #32]
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d101      	bne.n	800df30 <_strtod_l+0x3c4>
 800df2c:	9b05      	ldr	r3, [sp, #20]
 800df2e:	9308      	str	r3, [sp, #32]
 800df30:	9c05      	ldr	r4, [sp, #20]
 800df32:	2c10      	cmp	r4, #16
 800df34:	dd00      	ble.n	800df38 <_strtod_l+0x3cc>
 800df36:	2410      	movs	r4, #16
 800df38:	980d      	ldr	r0, [sp, #52]	; 0x34
 800df3a:	f7f4 fd63 	bl	8002a04 <__aeabi_ui2d>
 800df3e:	9b05      	ldr	r3, [sp, #20]
 800df40:	0006      	movs	r6, r0
 800df42:	000f      	movs	r7, r1
 800df44:	2b09      	cmp	r3, #9
 800df46:	dd15      	ble.n	800df74 <_strtod_l+0x408>
 800df48:	0022      	movs	r2, r4
 800df4a:	4b7f      	ldr	r3, [pc, #508]	; (800e148 <_strtod_l+0x5dc>)
 800df4c:	3a09      	subs	r2, #9
 800df4e:	00d2      	lsls	r2, r2, #3
 800df50:	189b      	adds	r3, r3, r2
 800df52:	681a      	ldr	r2, [r3, #0]
 800df54:	685b      	ldr	r3, [r3, #4]
 800df56:	f7f3 fe8d 	bl	8001c74 <__aeabi_dmul>
 800df5a:	0006      	movs	r6, r0
 800df5c:	0028      	movs	r0, r5
 800df5e:	000f      	movs	r7, r1
 800df60:	f7f4 fd50 	bl	8002a04 <__aeabi_ui2d>
 800df64:	0002      	movs	r2, r0
 800df66:	000b      	movs	r3, r1
 800df68:	0030      	movs	r0, r6
 800df6a:	0039      	movs	r1, r7
 800df6c:	f7f2 ff28 	bl	8000dc0 <__aeabi_dadd>
 800df70:	0006      	movs	r6, r0
 800df72:	000f      	movs	r7, r1
 800df74:	9b05      	ldr	r3, [sp, #20]
 800df76:	2b0f      	cmp	r3, #15
 800df78:	dc39      	bgt.n	800dfee <_strtod_l+0x482>
 800df7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d100      	bne.n	800df82 <_strtod_l+0x416>
 800df80:	e62f      	b.n	800dbe2 <_strtod_l+0x76>
 800df82:	dd24      	ble.n	800dfce <_strtod_l+0x462>
 800df84:	2b16      	cmp	r3, #22
 800df86:	dc09      	bgt.n	800df9c <_strtod_l+0x430>
 800df88:	496f      	ldr	r1, [pc, #444]	; (800e148 <_strtod_l+0x5dc>)
 800df8a:	00db      	lsls	r3, r3, #3
 800df8c:	18c9      	adds	r1, r1, r3
 800df8e:	0032      	movs	r2, r6
 800df90:	6808      	ldr	r0, [r1, #0]
 800df92:	6849      	ldr	r1, [r1, #4]
 800df94:	003b      	movs	r3, r7
 800df96:	f7f3 fe6d 	bl	8001c74 <__aeabi_dmul>
 800df9a:	e7bd      	b.n	800df18 <_strtod_l+0x3ac>
 800df9c:	2325      	movs	r3, #37	; 0x25
 800df9e:	9a05      	ldr	r2, [sp, #20]
 800dfa0:	1a9b      	subs	r3, r3, r2
 800dfa2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dfa4:	4293      	cmp	r3, r2
 800dfa6:	db22      	blt.n	800dfee <_strtod_l+0x482>
 800dfa8:	240f      	movs	r4, #15
 800dfaa:	9b05      	ldr	r3, [sp, #20]
 800dfac:	4d66      	ldr	r5, [pc, #408]	; (800e148 <_strtod_l+0x5dc>)
 800dfae:	1ae4      	subs	r4, r4, r3
 800dfb0:	00e1      	lsls	r1, r4, #3
 800dfb2:	1869      	adds	r1, r5, r1
 800dfb4:	0032      	movs	r2, r6
 800dfb6:	6808      	ldr	r0, [r1, #0]
 800dfb8:	6849      	ldr	r1, [r1, #4]
 800dfba:	003b      	movs	r3, r7
 800dfbc:	f7f3 fe5a 	bl	8001c74 <__aeabi_dmul>
 800dfc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dfc2:	1b1c      	subs	r4, r3, r4
 800dfc4:	00e4      	lsls	r4, r4, #3
 800dfc6:	192d      	adds	r5, r5, r4
 800dfc8:	682a      	ldr	r2, [r5, #0]
 800dfca:	686b      	ldr	r3, [r5, #4]
 800dfcc:	e7e3      	b.n	800df96 <_strtod_l+0x42a>
 800dfce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dfd0:	3316      	adds	r3, #22
 800dfd2:	db0c      	blt.n	800dfee <_strtod_l+0x482>
 800dfd4:	9906      	ldr	r1, [sp, #24]
 800dfd6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dfd8:	4b5b      	ldr	r3, [pc, #364]	; (800e148 <_strtod_l+0x5dc>)
 800dfda:	1a52      	subs	r2, r2, r1
 800dfdc:	00d2      	lsls	r2, r2, #3
 800dfde:	189b      	adds	r3, r3, r2
 800dfe0:	0030      	movs	r0, r6
 800dfe2:	681a      	ldr	r2, [r3, #0]
 800dfe4:	685b      	ldr	r3, [r3, #4]
 800dfe6:	0039      	movs	r1, r7
 800dfe8:	f7f3 fa4a 	bl	8001480 <__aeabi_ddiv>
 800dfec:	e794      	b.n	800df18 <_strtod_l+0x3ac>
 800dfee:	9b05      	ldr	r3, [sp, #20]
 800dff0:	1b1c      	subs	r4, r3, r4
 800dff2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dff4:	18e4      	adds	r4, r4, r3
 800dff6:	2c00      	cmp	r4, #0
 800dff8:	dd72      	ble.n	800e0e0 <_strtod_l+0x574>
 800dffa:	220f      	movs	r2, #15
 800dffc:	0023      	movs	r3, r4
 800dffe:	4013      	ands	r3, r2
 800e000:	4214      	tst	r4, r2
 800e002:	d00a      	beq.n	800e01a <_strtod_l+0x4ae>
 800e004:	4950      	ldr	r1, [pc, #320]	; (800e148 <_strtod_l+0x5dc>)
 800e006:	00db      	lsls	r3, r3, #3
 800e008:	18c9      	adds	r1, r1, r3
 800e00a:	0032      	movs	r2, r6
 800e00c:	6808      	ldr	r0, [r1, #0]
 800e00e:	6849      	ldr	r1, [r1, #4]
 800e010:	003b      	movs	r3, r7
 800e012:	f7f3 fe2f 	bl	8001c74 <__aeabi_dmul>
 800e016:	0006      	movs	r6, r0
 800e018:	000f      	movs	r7, r1
 800e01a:	230f      	movs	r3, #15
 800e01c:	439c      	bics	r4, r3
 800e01e:	d04a      	beq.n	800e0b6 <_strtod_l+0x54a>
 800e020:	3326      	adds	r3, #38	; 0x26
 800e022:	33ff      	adds	r3, #255	; 0xff
 800e024:	429c      	cmp	r4, r3
 800e026:	dd22      	ble.n	800e06e <_strtod_l+0x502>
 800e028:	2300      	movs	r3, #0
 800e02a:	9305      	str	r3, [sp, #20]
 800e02c:	9306      	str	r3, [sp, #24]
 800e02e:	930d      	str	r3, [sp, #52]	; 0x34
 800e030:	9308      	str	r3, [sp, #32]
 800e032:	2322      	movs	r3, #34	; 0x22
 800e034:	2600      	movs	r6, #0
 800e036:	9a04      	ldr	r2, [sp, #16]
 800e038:	4f3f      	ldr	r7, [pc, #252]	; (800e138 <_strtod_l+0x5cc>)
 800e03a:	6013      	str	r3, [r2, #0]
 800e03c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e03e:	42b3      	cmp	r3, r6
 800e040:	d100      	bne.n	800e044 <_strtod_l+0x4d8>
 800e042:	e5ce      	b.n	800dbe2 <_strtod_l+0x76>
 800e044:	991c      	ldr	r1, [sp, #112]	; 0x70
 800e046:	9804      	ldr	r0, [sp, #16]
 800e048:	f7ff f900 	bl	800d24c <_Bfree>
 800e04c:	9908      	ldr	r1, [sp, #32]
 800e04e:	9804      	ldr	r0, [sp, #16]
 800e050:	f7ff f8fc 	bl	800d24c <_Bfree>
 800e054:	9906      	ldr	r1, [sp, #24]
 800e056:	9804      	ldr	r0, [sp, #16]
 800e058:	f7ff f8f8 	bl	800d24c <_Bfree>
 800e05c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e05e:	9804      	ldr	r0, [sp, #16]
 800e060:	f7ff f8f4 	bl	800d24c <_Bfree>
 800e064:	9905      	ldr	r1, [sp, #20]
 800e066:	9804      	ldr	r0, [sp, #16]
 800e068:	f7ff f8f0 	bl	800d24c <_Bfree>
 800e06c:	e5b9      	b.n	800dbe2 <_strtod_l+0x76>
 800e06e:	2300      	movs	r3, #0
 800e070:	0030      	movs	r0, r6
 800e072:	0039      	movs	r1, r7
 800e074:	4d35      	ldr	r5, [pc, #212]	; (800e14c <_strtod_l+0x5e0>)
 800e076:	1124      	asrs	r4, r4, #4
 800e078:	9307      	str	r3, [sp, #28]
 800e07a:	2c01      	cmp	r4, #1
 800e07c:	dc1e      	bgt.n	800e0bc <_strtod_l+0x550>
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d001      	beq.n	800e086 <_strtod_l+0x51a>
 800e082:	0006      	movs	r6, r0
 800e084:	000f      	movs	r7, r1
 800e086:	4b32      	ldr	r3, [pc, #200]	; (800e150 <_strtod_l+0x5e4>)
 800e088:	9a07      	ldr	r2, [sp, #28]
 800e08a:	18ff      	adds	r7, r7, r3
 800e08c:	4b2f      	ldr	r3, [pc, #188]	; (800e14c <_strtod_l+0x5e0>)
 800e08e:	00d2      	lsls	r2, r2, #3
 800e090:	189d      	adds	r5, r3, r2
 800e092:	6828      	ldr	r0, [r5, #0]
 800e094:	6869      	ldr	r1, [r5, #4]
 800e096:	0032      	movs	r2, r6
 800e098:	003b      	movs	r3, r7
 800e09a:	f7f3 fdeb 	bl	8001c74 <__aeabi_dmul>
 800e09e:	4b26      	ldr	r3, [pc, #152]	; (800e138 <_strtod_l+0x5cc>)
 800e0a0:	4a2c      	ldr	r2, [pc, #176]	; (800e154 <_strtod_l+0x5e8>)
 800e0a2:	0006      	movs	r6, r0
 800e0a4:	400b      	ands	r3, r1
 800e0a6:	4293      	cmp	r3, r2
 800e0a8:	d8be      	bhi.n	800e028 <_strtod_l+0x4bc>
 800e0aa:	4a2b      	ldr	r2, [pc, #172]	; (800e158 <_strtod_l+0x5ec>)
 800e0ac:	4293      	cmp	r3, r2
 800e0ae:	d913      	bls.n	800e0d8 <_strtod_l+0x56c>
 800e0b0:	2601      	movs	r6, #1
 800e0b2:	4f2a      	ldr	r7, [pc, #168]	; (800e15c <_strtod_l+0x5f0>)
 800e0b4:	4276      	negs	r6, r6
 800e0b6:	2300      	movs	r3, #0
 800e0b8:	9307      	str	r3, [sp, #28]
 800e0ba:	e088      	b.n	800e1ce <_strtod_l+0x662>
 800e0bc:	2201      	movs	r2, #1
 800e0be:	4214      	tst	r4, r2
 800e0c0:	d004      	beq.n	800e0cc <_strtod_l+0x560>
 800e0c2:	682a      	ldr	r2, [r5, #0]
 800e0c4:	686b      	ldr	r3, [r5, #4]
 800e0c6:	f7f3 fdd5 	bl	8001c74 <__aeabi_dmul>
 800e0ca:	2301      	movs	r3, #1
 800e0cc:	9a07      	ldr	r2, [sp, #28]
 800e0ce:	1064      	asrs	r4, r4, #1
 800e0d0:	3201      	adds	r2, #1
 800e0d2:	9207      	str	r2, [sp, #28]
 800e0d4:	3508      	adds	r5, #8
 800e0d6:	e7d0      	b.n	800e07a <_strtod_l+0x50e>
 800e0d8:	23d4      	movs	r3, #212	; 0xd4
 800e0da:	049b      	lsls	r3, r3, #18
 800e0dc:	18cf      	adds	r7, r1, r3
 800e0de:	e7ea      	b.n	800e0b6 <_strtod_l+0x54a>
 800e0e0:	2c00      	cmp	r4, #0
 800e0e2:	d0e8      	beq.n	800e0b6 <_strtod_l+0x54a>
 800e0e4:	4264      	negs	r4, r4
 800e0e6:	230f      	movs	r3, #15
 800e0e8:	0022      	movs	r2, r4
 800e0ea:	401a      	ands	r2, r3
 800e0ec:	421c      	tst	r4, r3
 800e0ee:	d00a      	beq.n	800e106 <_strtod_l+0x59a>
 800e0f0:	4b15      	ldr	r3, [pc, #84]	; (800e148 <_strtod_l+0x5dc>)
 800e0f2:	00d2      	lsls	r2, r2, #3
 800e0f4:	189b      	adds	r3, r3, r2
 800e0f6:	0030      	movs	r0, r6
 800e0f8:	681a      	ldr	r2, [r3, #0]
 800e0fa:	685b      	ldr	r3, [r3, #4]
 800e0fc:	0039      	movs	r1, r7
 800e0fe:	f7f3 f9bf 	bl	8001480 <__aeabi_ddiv>
 800e102:	0006      	movs	r6, r0
 800e104:	000f      	movs	r7, r1
 800e106:	1124      	asrs	r4, r4, #4
 800e108:	d0d5      	beq.n	800e0b6 <_strtod_l+0x54a>
 800e10a:	2c1f      	cmp	r4, #31
 800e10c:	dd28      	ble.n	800e160 <_strtod_l+0x5f4>
 800e10e:	2300      	movs	r3, #0
 800e110:	9305      	str	r3, [sp, #20]
 800e112:	9306      	str	r3, [sp, #24]
 800e114:	930d      	str	r3, [sp, #52]	; 0x34
 800e116:	9308      	str	r3, [sp, #32]
 800e118:	2322      	movs	r3, #34	; 0x22
 800e11a:	9a04      	ldr	r2, [sp, #16]
 800e11c:	2600      	movs	r6, #0
 800e11e:	6013      	str	r3, [r2, #0]
 800e120:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e122:	2700      	movs	r7, #0
 800e124:	2b00      	cmp	r3, #0
 800e126:	d18d      	bne.n	800e044 <_strtod_l+0x4d8>
 800e128:	e55b      	b.n	800dbe2 <_strtod_l+0x76>
 800e12a:	46c0      	nop			; (mov r8, r8)
 800e12c:	00004e1f 	.word	0x00004e1f
 800e130:	0801019d 	.word	0x0801019d
 800e134:	080103c4 	.word	0x080103c4
 800e138:	7ff00000 	.word	0x7ff00000
 800e13c:	08010195 	.word	0x08010195
 800e140:	080101cc 	.word	0x080101cc
 800e144:	08010555 	.word	0x08010555
 800e148:	080102d8 	.word	0x080102d8
 800e14c:	080102b0 	.word	0x080102b0
 800e150:	fcb00000 	.word	0xfcb00000
 800e154:	7ca00000 	.word	0x7ca00000
 800e158:	7c900000 	.word	0x7c900000
 800e15c:	7fefffff 	.word	0x7fefffff
 800e160:	2310      	movs	r3, #16
 800e162:	0022      	movs	r2, r4
 800e164:	401a      	ands	r2, r3
 800e166:	9207      	str	r2, [sp, #28]
 800e168:	421c      	tst	r4, r3
 800e16a:	d001      	beq.n	800e170 <_strtod_l+0x604>
 800e16c:	335a      	adds	r3, #90	; 0x5a
 800e16e:	9307      	str	r3, [sp, #28]
 800e170:	0030      	movs	r0, r6
 800e172:	0039      	movs	r1, r7
 800e174:	2300      	movs	r3, #0
 800e176:	4dc4      	ldr	r5, [pc, #784]	; (800e488 <_strtod_l+0x91c>)
 800e178:	2201      	movs	r2, #1
 800e17a:	4214      	tst	r4, r2
 800e17c:	d004      	beq.n	800e188 <_strtod_l+0x61c>
 800e17e:	682a      	ldr	r2, [r5, #0]
 800e180:	686b      	ldr	r3, [r5, #4]
 800e182:	f7f3 fd77 	bl	8001c74 <__aeabi_dmul>
 800e186:	2301      	movs	r3, #1
 800e188:	1064      	asrs	r4, r4, #1
 800e18a:	3508      	adds	r5, #8
 800e18c:	2c00      	cmp	r4, #0
 800e18e:	d1f3      	bne.n	800e178 <_strtod_l+0x60c>
 800e190:	2b00      	cmp	r3, #0
 800e192:	d001      	beq.n	800e198 <_strtod_l+0x62c>
 800e194:	0006      	movs	r6, r0
 800e196:	000f      	movs	r7, r1
 800e198:	9b07      	ldr	r3, [sp, #28]
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d00f      	beq.n	800e1be <_strtod_l+0x652>
 800e19e:	236b      	movs	r3, #107	; 0x6b
 800e1a0:	007a      	lsls	r2, r7, #1
 800e1a2:	0d52      	lsrs	r2, r2, #21
 800e1a4:	0039      	movs	r1, r7
 800e1a6:	1a9b      	subs	r3, r3, r2
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	dd08      	ble.n	800e1be <_strtod_l+0x652>
 800e1ac:	2b1f      	cmp	r3, #31
 800e1ae:	dc00      	bgt.n	800e1b2 <_strtod_l+0x646>
 800e1b0:	e121      	b.n	800e3f6 <_strtod_l+0x88a>
 800e1b2:	2600      	movs	r6, #0
 800e1b4:	2b34      	cmp	r3, #52	; 0x34
 800e1b6:	dc00      	bgt.n	800e1ba <_strtod_l+0x64e>
 800e1b8:	e116      	b.n	800e3e8 <_strtod_l+0x87c>
 800e1ba:	27dc      	movs	r7, #220	; 0xdc
 800e1bc:	04bf      	lsls	r7, r7, #18
 800e1be:	2200      	movs	r2, #0
 800e1c0:	2300      	movs	r3, #0
 800e1c2:	0030      	movs	r0, r6
 800e1c4:	0039      	movs	r1, r7
 800e1c6:	f7f2 f941 	bl	800044c <__aeabi_dcmpeq>
 800e1ca:	2800      	cmp	r0, #0
 800e1cc:	d19f      	bne.n	800e10e <_strtod_l+0x5a2>
 800e1ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e1d0:	9a08      	ldr	r2, [sp, #32]
 800e1d2:	9300      	str	r3, [sp, #0]
 800e1d4:	9910      	ldr	r1, [sp, #64]	; 0x40
 800e1d6:	9b05      	ldr	r3, [sp, #20]
 800e1d8:	9804      	ldr	r0, [sp, #16]
 800e1da:	f7ff f89f 	bl	800d31c <__s2b>
 800e1de:	900d      	str	r0, [sp, #52]	; 0x34
 800e1e0:	2800      	cmp	r0, #0
 800e1e2:	d100      	bne.n	800e1e6 <_strtod_l+0x67a>
 800e1e4:	e720      	b.n	800e028 <_strtod_l+0x4bc>
 800e1e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e1e8:	9906      	ldr	r1, [sp, #24]
 800e1ea:	17da      	asrs	r2, r3, #31
 800e1ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e1ee:	1a5b      	subs	r3, r3, r1
 800e1f0:	401a      	ands	r2, r3
 800e1f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e1f4:	9215      	str	r2, [sp, #84]	; 0x54
 800e1f6:	43db      	mvns	r3, r3
 800e1f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e1fa:	17db      	asrs	r3, r3, #31
 800e1fc:	401a      	ands	r2, r3
 800e1fe:	2300      	movs	r3, #0
 800e200:	9218      	str	r2, [sp, #96]	; 0x60
 800e202:	9305      	str	r3, [sp, #20]
 800e204:	9306      	str	r3, [sp, #24]
 800e206:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e208:	9804      	ldr	r0, [sp, #16]
 800e20a:	6859      	ldr	r1, [r3, #4]
 800e20c:	f7fe ffda 	bl	800d1c4 <_Balloc>
 800e210:	9008      	str	r0, [sp, #32]
 800e212:	2800      	cmp	r0, #0
 800e214:	d100      	bne.n	800e218 <_strtod_l+0x6ac>
 800e216:	e70c      	b.n	800e032 <_strtod_l+0x4c6>
 800e218:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e21a:	300c      	adds	r0, #12
 800e21c:	0019      	movs	r1, r3
 800e21e:	691a      	ldr	r2, [r3, #16]
 800e220:	310c      	adds	r1, #12
 800e222:	3202      	adds	r2, #2
 800e224:	0092      	lsls	r2, r2, #2
 800e226:	f000 fd8b 	bl	800ed40 <memcpy>
 800e22a:	ab1e      	add	r3, sp, #120	; 0x78
 800e22c:	9301      	str	r3, [sp, #4]
 800e22e:	ab1d      	add	r3, sp, #116	; 0x74
 800e230:	9300      	str	r3, [sp, #0]
 800e232:	0032      	movs	r2, r6
 800e234:	003b      	movs	r3, r7
 800e236:	9804      	ldr	r0, [sp, #16]
 800e238:	9610      	str	r6, [sp, #64]	; 0x40
 800e23a:	9711      	str	r7, [sp, #68]	; 0x44
 800e23c:	f7ff fbb0 	bl	800d9a0 <__d2b>
 800e240:	901c      	str	r0, [sp, #112]	; 0x70
 800e242:	2800      	cmp	r0, #0
 800e244:	d100      	bne.n	800e248 <_strtod_l+0x6dc>
 800e246:	e6f4      	b.n	800e032 <_strtod_l+0x4c6>
 800e248:	2101      	movs	r1, #1
 800e24a:	9804      	ldr	r0, [sp, #16]
 800e24c:	f7ff f8fa 	bl	800d444 <__i2b>
 800e250:	9006      	str	r0, [sp, #24]
 800e252:	2800      	cmp	r0, #0
 800e254:	d100      	bne.n	800e258 <_strtod_l+0x6ec>
 800e256:	e6ec      	b.n	800e032 <_strtod_l+0x4c6>
 800e258:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e25a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800e25c:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800e25e:	1ad4      	subs	r4, r2, r3
 800e260:	2b00      	cmp	r3, #0
 800e262:	db01      	blt.n	800e268 <_strtod_l+0x6fc>
 800e264:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800e266:	195d      	adds	r5, r3, r5
 800e268:	9907      	ldr	r1, [sp, #28]
 800e26a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e26c:	1a5b      	subs	r3, r3, r1
 800e26e:	2136      	movs	r1, #54	; 0x36
 800e270:	189b      	adds	r3, r3, r2
 800e272:	1a8a      	subs	r2, r1, r2
 800e274:	4985      	ldr	r1, [pc, #532]	; (800e48c <_strtod_l+0x920>)
 800e276:	2001      	movs	r0, #1
 800e278:	468c      	mov	ip, r1
 800e27a:	2100      	movs	r1, #0
 800e27c:	3b01      	subs	r3, #1
 800e27e:	9114      	str	r1, [sp, #80]	; 0x50
 800e280:	9012      	str	r0, [sp, #72]	; 0x48
 800e282:	4563      	cmp	r3, ip
 800e284:	da07      	bge.n	800e296 <_strtod_l+0x72a>
 800e286:	4661      	mov	r1, ip
 800e288:	1ac9      	subs	r1, r1, r3
 800e28a:	1a52      	subs	r2, r2, r1
 800e28c:	291f      	cmp	r1, #31
 800e28e:	dd00      	ble.n	800e292 <_strtod_l+0x726>
 800e290:	e0b6      	b.n	800e400 <_strtod_l+0x894>
 800e292:	4088      	lsls	r0, r1
 800e294:	9012      	str	r0, [sp, #72]	; 0x48
 800e296:	18ab      	adds	r3, r5, r2
 800e298:	930c      	str	r3, [sp, #48]	; 0x30
 800e29a:	18a4      	adds	r4, r4, r2
 800e29c:	9b07      	ldr	r3, [sp, #28]
 800e29e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e2a0:	191c      	adds	r4, r3, r4
 800e2a2:	002b      	movs	r3, r5
 800e2a4:	4295      	cmp	r5, r2
 800e2a6:	dd00      	ble.n	800e2aa <_strtod_l+0x73e>
 800e2a8:	0013      	movs	r3, r2
 800e2aa:	42a3      	cmp	r3, r4
 800e2ac:	dd00      	ble.n	800e2b0 <_strtod_l+0x744>
 800e2ae:	0023      	movs	r3, r4
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	dd04      	ble.n	800e2be <_strtod_l+0x752>
 800e2b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e2b6:	1ae4      	subs	r4, r4, r3
 800e2b8:	1ad2      	subs	r2, r2, r3
 800e2ba:	920c      	str	r2, [sp, #48]	; 0x30
 800e2bc:	1aed      	subs	r5, r5, r3
 800e2be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	dd17      	ble.n	800e2f4 <_strtod_l+0x788>
 800e2c4:	001a      	movs	r2, r3
 800e2c6:	9906      	ldr	r1, [sp, #24]
 800e2c8:	9804      	ldr	r0, [sp, #16]
 800e2ca:	f7ff f983 	bl	800d5d4 <__pow5mult>
 800e2ce:	9006      	str	r0, [sp, #24]
 800e2d0:	2800      	cmp	r0, #0
 800e2d2:	d100      	bne.n	800e2d6 <_strtod_l+0x76a>
 800e2d4:	e6ad      	b.n	800e032 <_strtod_l+0x4c6>
 800e2d6:	0001      	movs	r1, r0
 800e2d8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800e2da:	9804      	ldr	r0, [sp, #16]
 800e2dc:	f7ff f8ca 	bl	800d474 <__multiply>
 800e2e0:	900e      	str	r0, [sp, #56]	; 0x38
 800e2e2:	2800      	cmp	r0, #0
 800e2e4:	d100      	bne.n	800e2e8 <_strtod_l+0x77c>
 800e2e6:	e6a4      	b.n	800e032 <_strtod_l+0x4c6>
 800e2e8:	991c      	ldr	r1, [sp, #112]	; 0x70
 800e2ea:	9804      	ldr	r0, [sp, #16]
 800e2ec:	f7fe ffae 	bl	800d24c <_Bfree>
 800e2f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e2f2:	931c      	str	r3, [sp, #112]	; 0x70
 800e2f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	dd00      	ble.n	800e2fc <_strtod_l+0x790>
 800e2fa:	e087      	b.n	800e40c <_strtod_l+0x8a0>
 800e2fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	dd08      	ble.n	800e314 <_strtod_l+0x7a8>
 800e302:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800e304:	9908      	ldr	r1, [sp, #32]
 800e306:	9804      	ldr	r0, [sp, #16]
 800e308:	f7ff f964 	bl	800d5d4 <__pow5mult>
 800e30c:	9008      	str	r0, [sp, #32]
 800e30e:	2800      	cmp	r0, #0
 800e310:	d100      	bne.n	800e314 <_strtod_l+0x7a8>
 800e312:	e68e      	b.n	800e032 <_strtod_l+0x4c6>
 800e314:	2c00      	cmp	r4, #0
 800e316:	dd08      	ble.n	800e32a <_strtod_l+0x7be>
 800e318:	0022      	movs	r2, r4
 800e31a:	9908      	ldr	r1, [sp, #32]
 800e31c:	9804      	ldr	r0, [sp, #16]
 800e31e:	f7ff f9b5 	bl	800d68c <__lshift>
 800e322:	9008      	str	r0, [sp, #32]
 800e324:	2800      	cmp	r0, #0
 800e326:	d100      	bne.n	800e32a <_strtod_l+0x7be>
 800e328:	e683      	b.n	800e032 <_strtod_l+0x4c6>
 800e32a:	2d00      	cmp	r5, #0
 800e32c:	dd08      	ble.n	800e340 <_strtod_l+0x7d4>
 800e32e:	002a      	movs	r2, r5
 800e330:	9906      	ldr	r1, [sp, #24]
 800e332:	9804      	ldr	r0, [sp, #16]
 800e334:	f7ff f9aa 	bl	800d68c <__lshift>
 800e338:	9006      	str	r0, [sp, #24]
 800e33a:	2800      	cmp	r0, #0
 800e33c:	d100      	bne.n	800e340 <_strtod_l+0x7d4>
 800e33e:	e678      	b.n	800e032 <_strtod_l+0x4c6>
 800e340:	9a08      	ldr	r2, [sp, #32]
 800e342:	991c      	ldr	r1, [sp, #112]	; 0x70
 800e344:	9804      	ldr	r0, [sp, #16]
 800e346:	f7ff fa2b 	bl	800d7a0 <__mdiff>
 800e34a:	9005      	str	r0, [sp, #20]
 800e34c:	2800      	cmp	r0, #0
 800e34e:	d100      	bne.n	800e352 <_strtod_l+0x7e6>
 800e350:	e66f      	b.n	800e032 <_strtod_l+0x4c6>
 800e352:	2200      	movs	r2, #0
 800e354:	68c3      	ldr	r3, [r0, #12]
 800e356:	9906      	ldr	r1, [sp, #24]
 800e358:	60c2      	str	r2, [r0, #12]
 800e35a:	930c      	str	r3, [sp, #48]	; 0x30
 800e35c:	f7ff fa04 	bl	800d768 <__mcmp>
 800e360:	2800      	cmp	r0, #0
 800e362:	da5d      	bge.n	800e420 <_strtod_l+0x8b4>
 800e364:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e366:	4333      	orrs	r3, r6
 800e368:	d000      	beq.n	800e36c <_strtod_l+0x800>
 800e36a:	e088      	b.n	800e47e <_strtod_l+0x912>
 800e36c:	033b      	lsls	r3, r7, #12
 800e36e:	d000      	beq.n	800e372 <_strtod_l+0x806>
 800e370:	e085      	b.n	800e47e <_strtod_l+0x912>
 800e372:	22d6      	movs	r2, #214	; 0xd6
 800e374:	4b46      	ldr	r3, [pc, #280]	; (800e490 <_strtod_l+0x924>)
 800e376:	04d2      	lsls	r2, r2, #19
 800e378:	403b      	ands	r3, r7
 800e37a:	4293      	cmp	r3, r2
 800e37c:	d97f      	bls.n	800e47e <_strtod_l+0x912>
 800e37e:	9b05      	ldr	r3, [sp, #20]
 800e380:	695b      	ldr	r3, [r3, #20]
 800e382:	2b00      	cmp	r3, #0
 800e384:	d103      	bne.n	800e38e <_strtod_l+0x822>
 800e386:	9b05      	ldr	r3, [sp, #20]
 800e388:	691b      	ldr	r3, [r3, #16]
 800e38a:	2b01      	cmp	r3, #1
 800e38c:	dd77      	ble.n	800e47e <_strtod_l+0x912>
 800e38e:	9905      	ldr	r1, [sp, #20]
 800e390:	2201      	movs	r2, #1
 800e392:	9804      	ldr	r0, [sp, #16]
 800e394:	f7ff f97a 	bl	800d68c <__lshift>
 800e398:	9906      	ldr	r1, [sp, #24]
 800e39a:	9005      	str	r0, [sp, #20]
 800e39c:	f7ff f9e4 	bl	800d768 <__mcmp>
 800e3a0:	2800      	cmp	r0, #0
 800e3a2:	dd6c      	ble.n	800e47e <_strtod_l+0x912>
 800e3a4:	9907      	ldr	r1, [sp, #28]
 800e3a6:	003b      	movs	r3, r7
 800e3a8:	4a39      	ldr	r2, [pc, #228]	; (800e490 <_strtod_l+0x924>)
 800e3aa:	2900      	cmp	r1, #0
 800e3ac:	d100      	bne.n	800e3b0 <_strtod_l+0x844>
 800e3ae:	e094      	b.n	800e4da <_strtod_l+0x96e>
 800e3b0:	0011      	movs	r1, r2
 800e3b2:	20d6      	movs	r0, #214	; 0xd6
 800e3b4:	4039      	ands	r1, r7
 800e3b6:	04c0      	lsls	r0, r0, #19
 800e3b8:	4281      	cmp	r1, r0
 800e3ba:	dd00      	ble.n	800e3be <_strtod_l+0x852>
 800e3bc:	e08d      	b.n	800e4da <_strtod_l+0x96e>
 800e3be:	23dc      	movs	r3, #220	; 0xdc
 800e3c0:	049b      	lsls	r3, r3, #18
 800e3c2:	4299      	cmp	r1, r3
 800e3c4:	dc00      	bgt.n	800e3c8 <_strtod_l+0x85c>
 800e3c6:	e6a7      	b.n	800e118 <_strtod_l+0x5ac>
 800e3c8:	0030      	movs	r0, r6
 800e3ca:	0039      	movs	r1, r7
 800e3cc:	4b31      	ldr	r3, [pc, #196]	; (800e494 <_strtod_l+0x928>)
 800e3ce:	2200      	movs	r2, #0
 800e3d0:	f7f3 fc50 	bl	8001c74 <__aeabi_dmul>
 800e3d4:	4b2e      	ldr	r3, [pc, #184]	; (800e490 <_strtod_l+0x924>)
 800e3d6:	0006      	movs	r6, r0
 800e3d8:	000f      	movs	r7, r1
 800e3da:	420b      	tst	r3, r1
 800e3dc:	d000      	beq.n	800e3e0 <_strtod_l+0x874>
 800e3de:	e631      	b.n	800e044 <_strtod_l+0x4d8>
 800e3e0:	2322      	movs	r3, #34	; 0x22
 800e3e2:	9a04      	ldr	r2, [sp, #16]
 800e3e4:	6013      	str	r3, [r2, #0]
 800e3e6:	e62d      	b.n	800e044 <_strtod_l+0x4d8>
 800e3e8:	234b      	movs	r3, #75	; 0x4b
 800e3ea:	1a9a      	subs	r2, r3, r2
 800e3ec:	3b4c      	subs	r3, #76	; 0x4c
 800e3ee:	4093      	lsls	r3, r2
 800e3f0:	4019      	ands	r1, r3
 800e3f2:	000f      	movs	r7, r1
 800e3f4:	e6e3      	b.n	800e1be <_strtod_l+0x652>
 800e3f6:	2201      	movs	r2, #1
 800e3f8:	4252      	negs	r2, r2
 800e3fa:	409a      	lsls	r2, r3
 800e3fc:	4016      	ands	r6, r2
 800e3fe:	e6de      	b.n	800e1be <_strtod_l+0x652>
 800e400:	4925      	ldr	r1, [pc, #148]	; (800e498 <_strtod_l+0x92c>)
 800e402:	1acb      	subs	r3, r1, r3
 800e404:	0001      	movs	r1, r0
 800e406:	4099      	lsls	r1, r3
 800e408:	9114      	str	r1, [sp, #80]	; 0x50
 800e40a:	e743      	b.n	800e294 <_strtod_l+0x728>
 800e40c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e40e:	991c      	ldr	r1, [sp, #112]	; 0x70
 800e410:	9804      	ldr	r0, [sp, #16]
 800e412:	f7ff f93b 	bl	800d68c <__lshift>
 800e416:	901c      	str	r0, [sp, #112]	; 0x70
 800e418:	2800      	cmp	r0, #0
 800e41a:	d000      	beq.n	800e41e <_strtod_l+0x8b2>
 800e41c:	e76e      	b.n	800e2fc <_strtod_l+0x790>
 800e41e:	e608      	b.n	800e032 <_strtod_l+0x4c6>
 800e420:	970e      	str	r7, [sp, #56]	; 0x38
 800e422:	2800      	cmp	r0, #0
 800e424:	d177      	bne.n	800e516 <_strtod_l+0x9aa>
 800e426:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e428:	033b      	lsls	r3, r7, #12
 800e42a:	0b1b      	lsrs	r3, r3, #12
 800e42c:	2a00      	cmp	r2, #0
 800e42e:	d039      	beq.n	800e4a4 <_strtod_l+0x938>
 800e430:	4a1a      	ldr	r2, [pc, #104]	; (800e49c <_strtod_l+0x930>)
 800e432:	4293      	cmp	r3, r2
 800e434:	d139      	bne.n	800e4aa <_strtod_l+0x93e>
 800e436:	2101      	movs	r1, #1
 800e438:	9b07      	ldr	r3, [sp, #28]
 800e43a:	4249      	negs	r1, r1
 800e43c:	0032      	movs	r2, r6
 800e43e:	0008      	movs	r0, r1
 800e440:	2b00      	cmp	r3, #0
 800e442:	d00b      	beq.n	800e45c <_strtod_l+0x8f0>
 800e444:	24d4      	movs	r4, #212	; 0xd4
 800e446:	4b12      	ldr	r3, [pc, #72]	; (800e490 <_strtod_l+0x924>)
 800e448:	0008      	movs	r0, r1
 800e44a:	403b      	ands	r3, r7
 800e44c:	04e4      	lsls	r4, r4, #19
 800e44e:	42a3      	cmp	r3, r4
 800e450:	d804      	bhi.n	800e45c <_strtod_l+0x8f0>
 800e452:	306c      	adds	r0, #108	; 0x6c
 800e454:	0d1b      	lsrs	r3, r3, #20
 800e456:	1ac3      	subs	r3, r0, r3
 800e458:	4099      	lsls	r1, r3
 800e45a:	0008      	movs	r0, r1
 800e45c:	4282      	cmp	r2, r0
 800e45e:	d124      	bne.n	800e4aa <_strtod_l+0x93e>
 800e460:	4b0f      	ldr	r3, [pc, #60]	; (800e4a0 <_strtod_l+0x934>)
 800e462:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e464:	4299      	cmp	r1, r3
 800e466:	d102      	bne.n	800e46e <_strtod_l+0x902>
 800e468:	3201      	adds	r2, #1
 800e46a:	d100      	bne.n	800e46e <_strtod_l+0x902>
 800e46c:	e5e1      	b.n	800e032 <_strtod_l+0x4c6>
 800e46e:	4b08      	ldr	r3, [pc, #32]	; (800e490 <_strtod_l+0x924>)
 800e470:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e472:	2600      	movs	r6, #0
 800e474:	401a      	ands	r2, r3
 800e476:	0013      	movs	r3, r2
 800e478:	2280      	movs	r2, #128	; 0x80
 800e47a:	0352      	lsls	r2, r2, #13
 800e47c:	189f      	adds	r7, r3, r2
 800e47e:	9b07      	ldr	r3, [sp, #28]
 800e480:	2b00      	cmp	r3, #0
 800e482:	d1a1      	bne.n	800e3c8 <_strtod_l+0x85c>
 800e484:	e5de      	b.n	800e044 <_strtod_l+0x4d8>
 800e486:	46c0      	nop			; (mov r8, r8)
 800e488:	080103d8 	.word	0x080103d8
 800e48c:	fffffc02 	.word	0xfffffc02
 800e490:	7ff00000 	.word	0x7ff00000
 800e494:	39500000 	.word	0x39500000
 800e498:	fffffbe2 	.word	0xfffffbe2
 800e49c:	000fffff 	.word	0x000fffff
 800e4a0:	7fefffff 	.word	0x7fefffff
 800e4a4:	4333      	orrs	r3, r6
 800e4a6:	d100      	bne.n	800e4aa <_strtod_l+0x93e>
 800e4a8:	e77c      	b.n	800e3a4 <_strtod_l+0x838>
 800e4aa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	d01d      	beq.n	800e4ec <_strtod_l+0x980>
 800e4b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e4b2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e4b4:	4213      	tst	r3, r2
 800e4b6:	d0e2      	beq.n	800e47e <_strtod_l+0x912>
 800e4b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e4ba:	0030      	movs	r0, r6
 800e4bc:	0039      	movs	r1, r7
 800e4be:	9a07      	ldr	r2, [sp, #28]
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d017      	beq.n	800e4f4 <_strtod_l+0x988>
 800e4c4:	f7ff fb3a 	bl	800db3c <sulp>
 800e4c8:	0002      	movs	r2, r0
 800e4ca:	000b      	movs	r3, r1
 800e4cc:	9810      	ldr	r0, [sp, #64]	; 0x40
 800e4ce:	9911      	ldr	r1, [sp, #68]	; 0x44
 800e4d0:	f7f2 fc76 	bl	8000dc0 <__aeabi_dadd>
 800e4d4:	0006      	movs	r6, r0
 800e4d6:	000f      	movs	r7, r1
 800e4d8:	e7d1      	b.n	800e47e <_strtod_l+0x912>
 800e4da:	2601      	movs	r6, #1
 800e4dc:	4013      	ands	r3, r2
 800e4de:	4a98      	ldr	r2, [pc, #608]	; (800e740 <_strtod_l+0xbd4>)
 800e4e0:	4276      	negs	r6, r6
 800e4e2:	189b      	adds	r3, r3, r2
 800e4e4:	4a97      	ldr	r2, [pc, #604]	; (800e744 <_strtod_l+0xbd8>)
 800e4e6:	431a      	orrs	r2, r3
 800e4e8:	0017      	movs	r7, r2
 800e4ea:	e7c8      	b.n	800e47e <_strtod_l+0x912>
 800e4ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e4ee:	4233      	tst	r3, r6
 800e4f0:	d0c5      	beq.n	800e47e <_strtod_l+0x912>
 800e4f2:	e7e1      	b.n	800e4b8 <_strtod_l+0x94c>
 800e4f4:	f7ff fb22 	bl	800db3c <sulp>
 800e4f8:	0002      	movs	r2, r0
 800e4fa:	000b      	movs	r3, r1
 800e4fc:	9810      	ldr	r0, [sp, #64]	; 0x40
 800e4fe:	9911      	ldr	r1, [sp, #68]	; 0x44
 800e500:	f7f3 fe7a 	bl	80021f8 <__aeabi_dsub>
 800e504:	2200      	movs	r2, #0
 800e506:	2300      	movs	r3, #0
 800e508:	0006      	movs	r6, r0
 800e50a:	000f      	movs	r7, r1
 800e50c:	f7f1 ff9e 	bl	800044c <__aeabi_dcmpeq>
 800e510:	2800      	cmp	r0, #0
 800e512:	d0b4      	beq.n	800e47e <_strtod_l+0x912>
 800e514:	e600      	b.n	800e118 <_strtod_l+0x5ac>
 800e516:	9906      	ldr	r1, [sp, #24]
 800e518:	9805      	ldr	r0, [sp, #20]
 800e51a:	f7ff faa1 	bl	800da60 <__ratio>
 800e51e:	2380      	movs	r3, #128	; 0x80
 800e520:	2200      	movs	r2, #0
 800e522:	05db      	lsls	r3, r3, #23
 800e524:	0004      	movs	r4, r0
 800e526:	000d      	movs	r5, r1
 800e528:	f7f1 ffa0 	bl	800046c <__aeabi_dcmple>
 800e52c:	2800      	cmp	r0, #0
 800e52e:	d06d      	beq.n	800e60c <_strtod_l+0xaa0>
 800e530:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e532:	2b00      	cmp	r3, #0
 800e534:	d000      	beq.n	800e538 <_strtod_l+0x9cc>
 800e536:	e07e      	b.n	800e636 <_strtod_l+0xaca>
 800e538:	2e00      	cmp	r6, #0
 800e53a:	d158      	bne.n	800e5ee <_strtod_l+0xa82>
 800e53c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e53e:	031b      	lsls	r3, r3, #12
 800e540:	d000      	beq.n	800e544 <_strtod_l+0x9d8>
 800e542:	e07f      	b.n	800e644 <_strtod_l+0xad8>
 800e544:	2200      	movs	r2, #0
 800e546:	0020      	movs	r0, r4
 800e548:	0029      	movs	r1, r5
 800e54a:	4b7f      	ldr	r3, [pc, #508]	; (800e748 <_strtod_l+0xbdc>)
 800e54c:	f7f1 ff84 	bl	8000458 <__aeabi_dcmplt>
 800e550:	2800      	cmp	r0, #0
 800e552:	d158      	bne.n	800e606 <_strtod_l+0xa9a>
 800e554:	0020      	movs	r0, r4
 800e556:	0029      	movs	r1, r5
 800e558:	2200      	movs	r2, #0
 800e55a:	4b7c      	ldr	r3, [pc, #496]	; (800e74c <_strtod_l+0xbe0>)
 800e55c:	f7f3 fb8a 	bl	8001c74 <__aeabi_dmul>
 800e560:	0004      	movs	r4, r0
 800e562:	000d      	movs	r5, r1
 800e564:	2380      	movs	r3, #128	; 0x80
 800e566:	061b      	lsls	r3, r3, #24
 800e568:	940a      	str	r4, [sp, #40]	; 0x28
 800e56a:	18eb      	adds	r3, r5, r3
 800e56c:	930b      	str	r3, [sp, #44]	; 0x2c
 800e56e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e570:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e572:	9212      	str	r2, [sp, #72]	; 0x48
 800e574:	9313      	str	r3, [sp, #76]	; 0x4c
 800e576:	4a76      	ldr	r2, [pc, #472]	; (800e750 <_strtod_l+0xbe4>)
 800e578:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e57a:	4013      	ands	r3, r2
 800e57c:	9314      	str	r3, [sp, #80]	; 0x50
 800e57e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e580:	4b74      	ldr	r3, [pc, #464]	; (800e754 <_strtod_l+0xbe8>)
 800e582:	429a      	cmp	r2, r3
 800e584:	d000      	beq.n	800e588 <_strtod_l+0xa1c>
 800e586:	e091      	b.n	800e6ac <_strtod_l+0xb40>
 800e588:	4a73      	ldr	r2, [pc, #460]	; (800e758 <_strtod_l+0xbec>)
 800e58a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e58c:	4694      	mov	ip, r2
 800e58e:	4463      	add	r3, ip
 800e590:	001f      	movs	r7, r3
 800e592:	0030      	movs	r0, r6
 800e594:	0019      	movs	r1, r3
 800e596:	f7ff f99b 	bl	800d8d0 <__ulp>
 800e59a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e59c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e59e:	f7f3 fb69 	bl	8001c74 <__aeabi_dmul>
 800e5a2:	0032      	movs	r2, r6
 800e5a4:	003b      	movs	r3, r7
 800e5a6:	f7f2 fc0b 	bl	8000dc0 <__aeabi_dadd>
 800e5aa:	4a69      	ldr	r2, [pc, #420]	; (800e750 <_strtod_l+0xbe4>)
 800e5ac:	4b6b      	ldr	r3, [pc, #428]	; (800e75c <_strtod_l+0xbf0>)
 800e5ae:	0006      	movs	r6, r0
 800e5b0:	400a      	ands	r2, r1
 800e5b2:	429a      	cmp	r2, r3
 800e5b4:	d949      	bls.n	800e64a <_strtod_l+0xade>
 800e5b6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800e5b8:	4b69      	ldr	r3, [pc, #420]	; (800e760 <_strtod_l+0xbf4>)
 800e5ba:	429a      	cmp	r2, r3
 800e5bc:	d103      	bne.n	800e5c6 <_strtod_l+0xa5a>
 800e5be:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e5c0:	3301      	adds	r3, #1
 800e5c2:	d100      	bne.n	800e5c6 <_strtod_l+0xa5a>
 800e5c4:	e535      	b.n	800e032 <_strtod_l+0x4c6>
 800e5c6:	2601      	movs	r6, #1
 800e5c8:	4f65      	ldr	r7, [pc, #404]	; (800e760 <_strtod_l+0xbf4>)
 800e5ca:	4276      	negs	r6, r6
 800e5cc:	991c      	ldr	r1, [sp, #112]	; 0x70
 800e5ce:	9804      	ldr	r0, [sp, #16]
 800e5d0:	f7fe fe3c 	bl	800d24c <_Bfree>
 800e5d4:	9908      	ldr	r1, [sp, #32]
 800e5d6:	9804      	ldr	r0, [sp, #16]
 800e5d8:	f7fe fe38 	bl	800d24c <_Bfree>
 800e5dc:	9906      	ldr	r1, [sp, #24]
 800e5de:	9804      	ldr	r0, [sp, #16]
 800e5e0:	f7fe fe34 	bl	800d24c <_Bfree>
 800e5e4:	9905      	ldr	r1, [sp, #20]
 800e5e6:	9804      	ldr	r0, [sp, #16]
 800e5e8:	f7fe fe30 	bl	800d24c <_Bfree>
 800e5ec:	e60b      	b.n	800e206 <_strtod_l+0x69a>
 800e5ee:	2e01      	cmp	r6, #1
 800e5f0:	d103      	bne.n	800e5fa <_strtod_l+0xa8e>
 800e5f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	d100      	bne.n	800e5fa <_strtod_l+0xa8e>
 800e5f8:	e58e      	b.n	800e118 <_strtod_l+0x5ac>
 800e5fa:	2300      	movs	r3, #0
 800e5fc:	4c59      	ldr	r4, [pc, #356]	; (800e764 <_strtod_l+0xbf8>)
 800e5fe:	930a      	str	r3, [sp, #40]	; 0x28
 800e600:	940b      	str	r4, [sp, #44]	; 0x2c
 800e602:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800e604:	e01c      	b.n	800e640 <_strtod_l+0xad4>
 800e606:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800e608:	4d50      	ldr	r5, [pc, #320]	; (800e74c <_strtod_l+0xbe0>)
 800e60a:	e7ab      	b.n	800e564 <_strtod_l+0x9f8>
 800e60c:	2200      	movs	r2, #0
 800e60e:	0020      	movs	r0, r4
 800e610:	0029      	movs	r1, r5
 800e612:	4b4e      	ldr	r3, [pc, #312]	; (800e74c <_strtod_l+0xbe0>)
 800e614:	f7f3 fb2e 	bl	8001c74 <__aeabi_dmul>
 800e618:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e61a:	0004      	movs	r4, r0
 800e61c:	000b      	movs	r3, r1
 800e61e:	000d      	movs	r5, r1
 800e620:	2a00      	cmp	r2, #0
 800e622:	d104      	bne.n	800e62e <_strtod_l+0xac2>
 800e624:	2280      	movs	r2, #128	; 0x80
 800e626:	0612      	lsls	r2, r2, #24
 800e628:	900a      	str	r0, [sp, #40]	; 0x28
 800e62a:	188b      	adds	r3, r1, r2
 800e62c:	e79e      	b.n	800e56c <_strtod_l+0xa00>
 800e62e:	0002      	movs	r2, r0
 800e630:	920a      	str	r2, [sp, #40]	; 0x28
 800e632:	930b      	str	r3, [sp, #44]	; 0x2c
 800e634:	e79b      	b.n	800e56e <_strtod_l+0xa02>
 800e636:	2300      	movs	r3, #0
 800e638:	4c43      	ldr	r4, [pc, #268]	; (800e748 <_strtod_l+0xbdc>)
 800e63a:	930a      	str	r3, [sp, #40]	; 0x28
 800e63c:	940b      	str	r4, [sp, #44]	; 0x2c
 800e63e:	2400      	movs	r4, #0
 800e640:	4d41      	ldr	r5, [pc, #260]	; (800e748 <_strtod_l+0xbdc>)
 800e642:	e794      	b.n	800e56e <_strtod_l+0xa02>
 800e644:	2300      	movs	r3, #0
 800e646:	4c47      	ldr	r4, [pc, #284]	; (800e764 <_strtod_l+0xbf8>)
 800e648:	e7f7      	b.n	800e63a <_strtod_l+0xace>
 800e64a:	23d4      	movs	r3, #212	; 0xd4
 800e64c:	049b      	lsls	r3, r3, #18
 800e64e:	18cf      	adds	r7, r1, r3
 800e650:	9b07      	ldr	r3, [sp, #28]
 800e652:	970e      	str	r7, [sp, #56]	; 0x38
 800e654:	2b00      	cmp	r3, #0
 800e656:	d1b9      	bne.n	800e5cc <_strtod_l+0xa60>
 800e658:	4b3d      	ldr	r3, [pc, #244]	; (800e750 <_strtod_l+0xbe4>)
 800e65a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e65c:	403b      	ands	r3, r7
 800e65e:	429a      	cmp	r2, r3
 800e660:	d1b4      	bne.n	800e5cc <_strtod_l+0xa60>
 800e662:	0020      	movs	r0, r4
 800e664:	0029      	movs	r1, r5
 800e666:	f7f1 ff8b 	bl	8000580 <__aeabi_d2lz>
 800e66a:	f7f1 ffc5 	bl	80005f8 <__aeabi_l2d>
 800e66e:	0002      	movs	r2, r0
 800e670:	000b      	movs	r3, r1
 800e672:	0020      	movs	r0, r4
 800e674:	0029      	movs	r1, r5
 800e676:	f7f3 fdbf 	bl	80021f8 <__aeabi_dsub>
 800e67a:	033b      	lsls	r3, r7, #12
 800e67c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e67e:	0b1b      	lsrs	r3, r3, #12
 800e680:	4333      	orrs	r3, r6
 800e682:	4313      	orrs	r3, r2
 800e684:	0004      	movs	r4, r0
 800e686:	000d      	movs	r5, r1
 800e688:	4a37      	ldr	r2, [pc, #220]	; (800e768 <_strtod_l+0xbfc>)
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	d054      	beq.n	800e738 <_strtod_l+0xbcc>
 800e68e:	4b37      	ldr	r3, [pc, #220]	; (800e76c <_strtod_l+0xc00>)
 800e690:	f7f1 fee2 	bl	8000458 <__aeabi_dcmplt>
 800e694:	2800      	cmp	r0, #0
 800e696:	d000      	beq.n	800e69a <_strtod_l+0xb2e>
 800e698:	e4d4      	b.n	800e044 <_strtod_l+0x4d8>
 800e69a:	0020      	movs	r0, r4
 800e69c:	0029      	movs	r1, r5
 800e69e:	4a34      	ldr	r2, [pc, #208]	; (800e770 <_strtod_l+0xc04>)
 800e6a0:	4b2a      	ldr	r3, [pc, #168]	; (800e74c <_strtod_l+0xbe0>)
 800e6a2:	f7f1 feed 	bl	8000480 <__aeabi_dcmpgt>
 800e6a6:	2800      	cmp	r0, #0
 800e6a8:	d090      	beq.n	800e5cc <_strtod_l+0xa60>
 800e6aa:	e4cb      	b.n	800e044 <_strtod_l+0x4d8>
 800e6ac:	9b07      	ldr	r3, [sp, #28]
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	d02b      	beq.n	800e70a <_strtod_l+0xb9e>
 800e6b2:	23d4      	movs	r3, #212	; 0xd4
 800e6b4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e6b6:	04db      	lsls	r3, r3, #19
 800e6b8:	429a      	cmp	r2, r3
 800e6ba:	d826      	bhi.n	800e70a <_strtod_l+0xb9e>
 800e6bc:	0020      	movs	r0, r4
 800e6be:	0029      	movs	r1, r5
 800e6c0:	4a2c      	ldr	r2, [pc, #176]	; (800e774 <_strtod_l+0xc08>)
 800e6c2:	4b2d      	ldr	r3, [pc, #180]	; (800e778 <_strtod_l+0xc0c>)
 800e6c4:	f7f1 fed2 	bl	800046c <__aeabi_dcmple>
 800e6c8:	2800      	cmp	r0, #0
 800e6ca:	d017      	beq.n	800e6fc <_strtod_l+0xb90>
 800e6cc:	0020      	movs	r0, r4
 800e6ce:	0029      	movs	r1, r5
 800e6d0:	f7f1 ff38 	bl	8000544 <__aeabi_d2uiz>
 800e6d4:	2800      	cmp	r0, #0
 800e6d6:	d100      	bne.n	800e6da <_strtod_l+0xb6e>
 800e6d8:	3001      	adds	r0, #1
 800e6da:	f7f4 f993 	bl	8002a04 <__aeabi_ui2d>
 800e6de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e6e0:	0004      	movs	r4, r0
 800e6e2:	000b      	movs	r3, r1
 800e6e4:	000d      	movs	r5, r1
 800e6e6:	2a00      	cmp	r2, #0
 800e6e8:	d122      	bne.n	800e730 <_strtod_l+0xbc4>
 800e6ea:	2280      	movs	r2, #128	; 0x80
 800e6ec:	0612      	lsls	r2, r2, #24
 800e6ee:	188b      	adds	r3, r1, r2
 800e6f0:	9016      	str	r0, [sp, #88]	; 0x58
 800e6f2:	9317      	str	r3, [sp, #92]	; 0x5c
 800e6f4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e6f6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e6f8:	9212      	str	r2, [sp, #72]	; 0x48
 800e6fa:	9313      	str	r3, [sp, #76]	; 0x4c
 800e6fc:	22d6      	movs	r2, #214	; 0xd6
 800e6fe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e700:	04d2      	lsls	r2, r2, #19
 800e702:	189b      	adds	r3, r3, r2
 800e704:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e706:	1a9b      	subs	r3, r3, r2
 800e708:	9313      	str	r3, [sp, #76]	; 0x4c
 800e70a:	9810      	ldr	r0, [sp, #64]	; 0x40
 800e70c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800e70e:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800e710:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800e712:	f7ff f8dd 	bl	800d8d0 <__ulp>
 800e716:	0002      	movs	r2, r0
 800e718:	000b      	movs	r3, r1
 800e71a:	0030      	movs	r0, r6
 800e71c:	0039      	movs	r1, r7
 800e71e:	f7f3 faa9 	bl	8001c74 <__aeabi_dmul>
 800e722:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e724:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e726:	f7f2 fb4b 	bl	8000dc0 <__aeabi_dadd>
 800e72a:	0006      	movs	r6, r0
 800e72c:	000f      	movs	r7, r1
 800e72e:	e78f      	b.n	800e650 <_strtod_l+0xae4>
 800e730:	0002      	movs	r2, r0
 800e732:	9216      	str	r2, [sp, #88]	; 0x58
 800e734:	9317      	str	r3, [sp, #92]	; 0x5c
 800e736:	e7dd      	b.n	800e6f4 <_strtod_l+0xb88>
 800e738:	4b10      	ldr	r3, [pc, #64]	; (800e77c <_strtod_l+0xc10>)
 800e73a:	f7f1 fe8d 	bl	8000458 <__aeabi_dcmplt>
 800e73e:	e7b2      	b.n	800e6a6 <_strtod_l+0xb3a>
 800e740:	fff00000 	.word	0xfff00000
 800e744:	000fffff 	.word	0x000fffff
 800e748:	3ff00000 	.word	0x3ff00000
 800e74c:	3fe00000 	.word	0x3fe00000
 800e750:	7ff00000 	.word	0x7ff00000
 800e754:	7fe00000 	.word	0x7fe00000
 800e758:	fcb00000 	.word	0xfcb00000
 800e75c:	7c9fffff 	.word	0x7c9fffff
 800e760:	7fefffff 	.word	0x7fefffff
 800e764:	bff00000 	.word	0xbff00000
 800e768:	94a03595 	.word	0x94a03595
 800e76c:	3fdfffff 	.word	0x3fdfffff
 800e770:	35afe535 	.word	0x35afe535
 800e774:	ffc00000 	.word	0xffc00000
 800e778:	41dfffff 	.word	0x41dfffff
 800e77c:	3fcfffff 	.word	0x3fcfffff

0800e780 <_strtod_r>:
 800e780:	b510      	push	{r4, lr}
 800e782:	4b02      	ldr	r3, [pc, #8]	; (800e78c <_strtod_r+0xc>)
 800e784:	f7ff f9f2 	bl	800db6c <_strtod_l>
 800e788:	bd10      	pop	{r4, pc}
 800e78a:	46c0      	nop			; (mov r8, r8)
 800e78c:	20000080 	.word	0x20000080

0800e790 <_strtol_l.constprop.0>:
 800e790:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e792:	b087      	sub	sp, #28
 800e794:	001e      	movs	r6, r3
 800e796:	9005      	str	r0, [sp, #20]
 800e798:	9101      	str	r1, [sp, #4]
 800e79a:	9202      	str	r2, [sp, #8]
 800e79c:	2b01      	cmp	r3, #1
 800e79e:	d048      	beq.n	800e832 <_strtol_l.constprop.0+0xa2>
 800e7a0:	000b      	movs	r3, r1
 800e7a2:	2e24      	cmp	r6, #36	; 0x24
 800e7a4:	d845      	bhi.n	800e832 <_strtol_l.constprop.0+0xa2>
 800e7a6:	4a3b      	ldr	r2, [pc, #236]	; (800e894 <_strtol_l.constprop.0+0x104>)
 800e7a8:	2108      	movs	r1, #8
 800e7aa:	4694      	mov	ip, r2
 800e7ac:	001a      	movs	r2, r3
 800e7ae:	4660      	mov	r0, ip
 800e7b0:	7814      	ldrb	r4, [r2, #0]
 800e7b2:	3301      	adds	r3, #1
 800e7b4:	5d00      	ldrb	r0, [r0, r4]
 800e7b6:	001d      	movs	r5, r3
 800e7b8:	0007      	movs	r7, r0
 800e7ba:	400f      	ands	r7, r1
 800e7bc:	4208      	tst	r0, r1
 800e7be:	d1f5      	bne.n	800e7ac <_strtol_l.constprop.0+0x1c>
 800e7c0:	2c2d      	cmp	r4, #45	; 0x2d
 800e7c2:	d13d      	bne.n	800e840 <_strtol_l.constprop.0+0xb0>
 800e7c4:	2701      	movs	r7, #1
 800e7c6:	781c      	ldrb	r4, [r3, #0]
 800e7c8:	1c95      	adds	r5, r2, #2
 800e7ca:	2e00      	cmp	r6, #0
 800e7cc:	d05e      	beq.n	800e88c <_strtol_l.constprop.0+0xfc>
 800e7ce:	2e10      	cmp	r6, #16
 800e7d0:	d109      	bne.n	800e7e6 <_strtol_l.constprop.0+0x56>
 800e7d2:	2c30      	cmp	r4, #48	; 0x30
 800e7d4:	d107      	bne.n	800e7e6 <_strtol_l.constprop.0+0x56>
 800e7d6:	2220      	movs	r2, #32
 800e7d8:	782b      	ldrb	r3, [r5, #0]
 800e7da:	4393      	bics	r3, r2
 800e7dc:	2b58      	cmp	r3, #88	; 0x58
 800e7de:	d150      	bne.n	800e882 <_strtol_l.constprop.0+0xf2>
 800e7e0:	2610      	movs	r6, #16
 800e7e2:	786c      	ldrb	r4, [r5, #1]
 800e7e4:	3502      	adds	r5, #2
 800e7e6:	4b2c      	ldr	r3, [pc, #176]	; (800e898 <_strtol_l.constprop.0+0x108>)
 800e7e8:	0031      	movs	r1, r6
 800e7ea:	18fb      	adds	r3, r7, r3
 800e7ec:	0018      	movs	r0, r3
 800e7ee:	9303      	str	r3, [sp, #12]
 800e7f0:	f7f1 fd2c 	bl	800024c <__aeabi_uidivmod>
 800e7f4:	2200      	movs	r2, #0
 800e7f6:	9104      	str	r1, [sp, #16]
 800e7f8:	2101      	movs	r1, #1
 800e7fa:	4684      	mov	ip, r0
 800e7fc:	0010      	movs	r0, r2
 800e7fe:	4249      	negs	r1, r1
 800e800:	0023      	movs	r3, r4
 800e802:	3b30      	subs	r3, #48	; 0x30
 800e804:	2b09      	cmp	r3, #9
 800e806:	d903      	bls.n	800e810 <_strtol_l.constprop.0+0x80>
 800e808:	3b11      	subs	r3, #17
 800e80a:	2b19      	cmp	r3, #25
 800e80c:	d81d      	bhi.n	800e84a <_strtol_l.constprop.0+0xba>
 800e80e:	330a      	adds	r3, #10
 800e810:	429e      	cmp	r6, r3
 800e812:	dd1e      	ble.n	800e852 <_strtol_l.constprop.0+0xc2>
 800e814:	1c54      	adds	r4, r2, #1
 800e816:	d009      	beq.n	800e82c <_strtol_l.constprop.0+0x9c>
 800e818:	000a      	movs	r2, r1
 800e81a:	4584      	cmp	ip, r0
 800e81c:	d306      	bcc.n	800e82c <_strtol_l.constprop.0+0x9c>
 800e81e:	d102      	bne.n	800e826 <_strtol_l.constprop.0+0x96>
 800e820:	9c04      	ldr	r4, [sp, #16]
 800e822:	429c      	cmp	r4, r3
 800e824:	db02      	blt.n	800e82c <_strtol_l.constprop.0+0x9c>
 800e826:	2201      	movs	r2, #1
 800e828:	4370      	muls	r0, r6
 800e82a:	1818      	adds	r0, r3, r0
 800e82c:	782c      	ldrb	r4, [r5, #0]
 800e82e:	3501      	adds	r5, #1
 800e830:	e7e6      	b.n	800e800 <_strtol_l.constprop.0+0x70>
 800e832:	f7fd fce5 	bl	800c200 <__errno>
 800e836:	2316      	movs	r3, #22
 800e838:	6003      	str	r3, [r0, #0]
 800e83a:	2000      	movs	r0, #0
 800e83c:	b007      	add	sp, #28
 800e83e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e840:	2c2b      	cmp	r4, #43	; 0x2b
 800e842:	d1c2      	bne.n	800e7ca <_strtol_l.constprop.0+0x3a>
 800e844:	781c      	ldrb	r4, [r3, #0]
 800e846:	1c95      	adds	r5, r2, #2
 800e848:	e7bf      	b.n	800e7ca <_strtol_l.constprop.0+0x3a>
 800e84a:	0023      	movs	r3, r4
 800e84c:	3b61      	subs	r3, #97	; 0x61
 800e84e:	2b19      	cmp	r3, #25
 800e850:	d9dd      	bls.n	800e80e <_strtol_l.constprop.0+0x7e>
 800e852:	1c53      	adds	r3, r2, #1
 800e854:	d109      	bne.n	800e86a <_strtol_l.constprop.0+0xda>
 800e856:	2322      	movs	r3, #34	; 0x22
 800e858:	9a05      	ldr	r2, [sp, #20]
 800e85a:	9803      	ldr	r0, [sp, #12]
 800e85c:	6013      	str	r3, [r2, #0]
 800e85e:	9b02      	ldr	r3, [sp, #8]
 800e860:	2b00      	cmp	r3, #0
 800e862:	d0eb      	beq.n	800e83c <_strtol_l.constprop.0+0xac>
 800e864:	1e6b      	subs	r3, r5, #1
 800e866:	9301      	str	r3, [sp, #4]
 800e868:	e007      	b.n	800e87a <_strtol_l.constprop.0+0xea>
 800e86a:	2f00      	cmp	r7, #0
 800e86c:	d000      	beq.n	800e870 <_strtol_l.constprop.0+0xe0>
 800e86e:	4240      	negs	r0, r0
 800e870:	9b02      	ldr	r3, [sp, #8]
 800e872:	2b00      	cmp	r3, #0
 800e874:	d0e2      	beq.n	800e83c <_strtol_l.constprop.0+0xac>
 800e876:	2a00      	cmp	r2, #0
 800e878:	d1f4      	bne.n	800e864 <_strtol_l.constprop.0+0xd4>
 800e87a:	9b02      	ldr	r3, [sp, #8]
 800e87c:	9a01      	ldr	r2, [sp, #4]
 800e87e:	601a      	str	r2, [r3, #0]
 800e880:	e7dc      	b.n	800e83c <_strtol_l.constprop.0+0xac>
 800e882:	2430      	movs	r4, #48	; 0x30
 800e884:	2e00      	cmp	r6, #0
 800e886:	d1ae      	bne.n	800e7e6 <_strtol_l.constprop.0+0x56>
 800e888:	3608      	adds	r6, #8
 800e88a:	e7ac      	b.n	800e7e6 <_strtol_l.constprop.0+0x56>
 800e88c:	2c30      	cmp	r4, #48	; 0x30
 800e88e:	d0a2      	beq.n	800e7d6 <_strtol_l.constprop.0+0x46>
 800e890:	260a      	movs	r6, #10
 800e892:	e7a8      	b.n	800e7e6 <_strtol_l.constprop.0+0x56>
 800e894:	08010401 	.word	0x08010401
 800e898:	7fffffff 	.word	0x7fffffff

0800e89c <_strtol_r>:
 800e89c:	b510      	push	{r4, lr}
 800e89e:	f7ff ff77 	bl	800e790 <_strtol_l.constprop.0>
 800e8a2:	bd10      	pop	{r4, pc}

0800e8a4 <__ssputs_r>:
 800e8a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e8a6:	b085      	sub	sp, #20
 800e8a8:	9301      	str	r3, [sp, #4]
 800e8aa:	9203      	str	r2, [sp, #12]
 800e8ac:	688e      	ldr	r6, [r1, #8]
 800e8ae:	9a01      	ldr	r2, [sp, #4]
 800e8b0:	0007      	movs	r7, r0
 800e8b2:	000c      	movs	r4, r1
 800e8b4:	680b      	ldr	r3, [r1, #0]
 800e8b6:	4296      	cmp	r6, r2
 800e8b8:	d831      	bhi.n	800e91e <__ssputs_r+0x7a>
 800e8ba:	898a      	ldrh	r2, [r1, #12]
 800e8bc:	2190      	movs	r1, #144	; 0x90
 800e8be:	00c9      	lsls	r1, r1, #3
 800e8c0:	420a      	tst	r2, r1
 800e8c2:	d029      	beq.n	800e918 <__ssputs_r+0x74>
 800e8c4:	2003      	movs	r0, #3
 800e8c6:	6921      	ldr	r1, [r4, #16]
 800e8c8:	1a5b      	subs	r3, r3, r1
 800e8ca:	9302      	str	r3, [sp, #8]
 800e8cc:	6963      	ldr	r3, [r4, #20]
 800e8ce:	4343      	muls	r3, r0
 800e8d0:	0fdd      	lsrs	r5, r3, #31
 800e8d2:	18ed      	adds	r5, r5, r3
 800e8d4:	9b01      	ldr	r3, [sp, #4]
 800e8d6:	9802      	ldr	r0, [sp, #8]
 800e8d8:	3301      	adds	r3, #1
 800e8da:	181b      	adds	r3, r3, r0
 800e8dc:	106d      	asrs	r5, r5, #1
 800e8de:	42ab      	cmp	r3, r5
 800e8e0:	d900      	bls.n	800e8e4 <__ssputs_r+0x40>
 800e8e2:	001d      	movs	r5, r3
 800e8e4:	0552      	lsls	r2, r2, #21
 800e8e6:	d529      	bpl.n	800e93c <__ssputs_r+0x98>
 800e8e8:	0029      	movs	r1, r5
 800e8ea:	0038      	movs	r0, r7
 800e8ec:	f7fe fbd8 	bl	800d0a0 <_malloc_r>
 800e8f0:	1e06      	subs	r6, r0, #0
 800e8f2:	d02d      	beq.n	800e950 <__ssputs_r+0xac>
 800e8f4:	9a02      	ldr	r2, [sp, #8]
 800e8f6:	6921      	ldr	r1, [r4, #16]
 800e8f8:	f000 fa22 	bl	800ed40 <memcpy>
 800e8fc:	89a2      	ldrh	r2, [r4, #12]
 800e8fe:	4b19      	ldr	r3, [pc, #100]	; (800e964 <__ssputs_r+0xc0>)
 800e900:	401a      	ands	r2, r3
 800e902:	2380      	movs	r3, #128	; 0x80
 800e904:	4313      	orrs	r3, r2
 800e906:	81a3      	strh	r3, [r4, #12]
 800e908:	9b02      	ldr	r3, [sp, #8]
 800e90a:	6126      	str	r6, [r4, #16]
 800e90c:	18f6      	adds	r6, r6, r3
 800e90e:	6026      	str	r6, [r4, #0]
 800e910:	6165      	str	r5, [r4, #20]
 800e912:	9e01      	ldr	r6, [sp, #4]
 800e914:	1aed      	subs	r5, r5, r3
 800e916:	60a5      	str	r5, [r4, #8]
 800e918:	9b01      	ldr	r3, [sp, #4]
 800e91a:	429e      	cmp	r6, r3
 800e91c:	d900      	bls.n	800e920 <__ssputs_r+0x7c>
 800e91e:	9e01      	ldr	r6, [sp, #4]
 800e920:	0032      	movs	r2, r6
 800e922:	9903      	ldr	r1, [sp, #12]
 800e924:	6820      	ldr	r0, [r4, #0]
 800e926:	f000 f9d4 	bl	800ecd2 <memmove>
 800e92a:	2000      	movs	r0, #0
 800e92c:	68a3      	ldr	r3, [r4, #8]
 800e92e:	1b9b      	subs	r3, r3, r6
 800e930:	60a3      	str	r3, [r4, #8]
 800e932:	6823      	ldr	r3, [r4, #0]
 800e934:	199b      	adds	r3, r3, r6
 800e936:	6023      	str	r3, [r4, #0]
 800e938:	b005      	add	sp, #20
 800e93a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e93c:	002a      	movs	r2, r5
 800e93e:	0038      	movs	r0, r7
 800e940:	f000 fdc8 	bl	800f4d4 <_realloc_r>
 800e944:	1e06      	subs	r6, r0, #0
 800e946:	d1df      	bne.n	800e908 <__ssputs_r+0x64>
 800e948:	0038      	movs	r0, r7
 800e94a:	6921      	ldr	r1, [r4, #16]
 800e94c:	f7fe fb32 	bl	800cfb4 <_free_r>
 800e950:	230c      	movs	r3, #12
 800e952:	2001      	movs	r0, #1
 800e954:	603b      	str	r3, [r7, #0]
 800e956:	89a2      	ldrh	r2, [r4, #12]
 800e958:	3334      	adds	r3, #52	; 0x34
 800e95a:	4313      	orrs	r3, r2
 800e95c:	81a3      	strh	r3, [r4, #12]
 800e95e:	4240      	negs	r0, r0
 800e960:	e7ea      	b.n	800e938 <__ssputs_r+0x94>
 800e962:	46c0      	nop			; (mov r8, r8)
 800e964:	fffffb7f 	.word	0xfffffb7f

0800e968 <_svfiprintf_r>:
 800e968:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e96a:	b0a1      	sub	sp, #132	; 0x84
 800e96c:	9003      	str	r0, [sp, #12]
 800e96e:	001d      	movs	r5, r3
 800e970:	898b      	ldrh	r3, [r1, #12]
 800e972:	000f      	movs	r7, r1
 800e974:	0016      	movs	r6, r2
 800e976:	061b      	lsls	r3, r3, #24
 800e978:	d511      	bpl.n	800e99e <_svfiprintf_r+0x36>
 800e97a:	690b      	ldr	r3, [r1, #16]
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d10e      	bne.n	800e99e <_svfiprintf_r+0x36>
 800e980:	2140      	movs	r1, #64	; 0x40
 800e982:	f7fe fb8d 	bl	800d0a0 <_malloc_r>
 800e986:	6038      	str	r0, [r7, #0]
 800e988:	6138      	str	r0, [r7, #16]
 800e98a:	2800      	cmp	r0, #0
 800e98c:	d105      	bne.n	800e99a <_svfiprintf_r+0x32>
 800e98e:	230c      	movs	r3, #12
 800e990:	9a03      	ldr	r2, [sp, #12]
 800e992:	3801      	subs	r0, #1
 800e994:	6013      	str	r3, [r2, #0]
 800e996:	b021      	add	sp, #132	; 0x84
 800e998:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e99a:	2340      	movs	r3, #64	; 0x40
 800e99c:	617b      	str	r3, [r7, #20]
 800e99e:	2300      	movs	r3, #0
 800e9a0:	ac08      	add	r4, sp, #32
 800e9a2:	6163      	str	r3, [r4, #20]
 800e9a4:	3320      	adds	r3, #32
 800e9a6:	7663      	strb	r3, [r4, #25]
 800e9a8:	3310      	adds	r3, #16
 800e9aa:	76a3      	strb	r3, [r4, #26]
 800e9ac:	9507      	str	r5, [sp, #28]
 800e9ae:	0035      	movs	r5, r6
 800e9b0:	782b      	ldrb	r3, [r5, #0]
 800e9b2:	2b00      	cmp	r3, #0
 800e9b4:	d001      	beq.n	800e9ba <_svfiprintf_r+0x52>
 800e9b6:	2b25      	cmp	r3, #37	; 0x25
 800e9b8:	d148      	bne.n	800ea4c <_svfiprintf_r+0xe4>
 800e9ba:	1bab      	subs	r3, r5, r6
 800e9bc:	9305      	str	r3, [sp, #20]
 800e9be:	42b5      	cmp	r5, r6
 800e9c0:	d00b      	beq.n	800e9da <_svfiprintf_r+0x72>
 800e9c2:	0032      	movs	r2, r6
 800e9c4:	0039      	movs	r1, r7
 800e9c6:	9803      	ldr	r0, [sp, #12]
 800e9c8:	f7ff ff6c 	bl	800e8a4 <__ssputs_r>
 800e9cc:	3001      	adds	r0, #1
 800e9ce:	d100      	bne.n	800e9d2 <_svfiprintf_r+0x6a>
 800e9d0:	e0af      	b.n	800eb32 <_svfiprintf_r+0x1ca>
 800e9d2:	6963      	ldr	r3, [r4, #20]
 800e9d4:	9a05      	ldr	r2, [sp, #20]
 800e9d6:	189b      	adds	r3, r3, r2
 800e9d8:	6163      	str	r3, [r4, #20]
 800e9da:	782b      	ldrb	r3, [r5, #0]
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	d100      	bne.n	800e9e2 <_svfiprintf_r+0x7a>
 800e9e0:	e0a7      	b.n	800eb32 <_svfiprintf_r+0x1ca>
 800e9e2:	2201      	movs	r2, #1
 800e9e4:	2300      	movs	r3, #0
 800e9e6:	4252      	negs	r2, r2
 800e9e8:	6062      	str	r2, [r4, #4]
 800e9ea:	a904      	add	r1, sp, #16
 800e9ec:	3254      	adds	r2, #84	; 0x54
 800e9ee:	1852      	adds	r2, r2, r1
 800e9f0:	1c6e      	adds	r6, r5, #1
 800e9f2:	6023      	str	r3, [r4, #0]
 800e9f4:	60e3      	str	r3, [r4, #12]
 800e9f6:	60a3      	str	r3, [r4, #8]
 800e9f8:	7013      	strb	r3, [r2, #0]
 800e9fa:	65a3      	str	r3, [r4, #88]	; 0x58
 800e9fc:	4b55      	ldr	r3, [pc, #340]	; (800eb54 <_svfiprintf_r+0x1ec>)
 800e9fe:	2205      	movs	r2, #5
 800ea00:	0018      	movs	r0, r3
 800ea02:	7831      	ldrb	r1, [r6, #0]
 800ea04:	9305      	str	r3, [sp, #20]
 800ea06:	f7fd fc28 	bl	800c25a <memchr>
 800ea0a:	1c75      	adds	r5, r6, #1
 800ea0c:	2800      	cmp	r0, #0
 800ea0e:	d11f      	bne.n	800ea50 <_svfiprintf_r+0xe8>
 800ea10:	6822      	ldr	r2, [r4, #0]
 800ea12:	06d3      	lsls	r3, r2, #27
 800ea14:	d504      	bpl.n	800ea20 <_svfiprintf_r+0xb8>
 800ea16:	2353      	movs	r3, #83	; 0x53
 800ea18:	a904      	add	r1, sp, #16
 800ea1a:	185b      	adds	r3, r3, r1
 800ea1c:	2120      	movs	r1, #32
 800ea1e:	7019      	strb	r1, [r3, #0]
 800ea20:	0713      	lsls	r3, r2, #28
 800ea22:	d504      	bpl.n	800ea2e <_svfiprintf_r+0xc6>
 800ea24:	2353      	movs	r3, #83	; 0x53
 800ea26:	a904      	add	r1, sp, #16
 800ea28:	185b      	adds	r3, r3, r1
 800ea2a:	212b      	movs	r1, #43	; 0x2b
 800ea2c:	7019      	strb	r1, [r3, #0]
 800ea2e:	7833      	ldrb	r3, [r6, #0]
 800ea30:	2b2a      	cmp	r3, #42	; 0x2a
 800ea32:	d016      	beq.n	800ea62 <_svfiprintf_r+0xfa>
 800ea34:	0035      	movs	r5, r6
 800ea36:	2100      	movs	r1, #0
 800ea38:	200a      	movs	r0, #10
 800ea3a:	68e3      	ldr	r3, [r4, #12]
 800ea3c:	782a      	ldrb	r2, [r5, #0]
 800ea3e:	1c6e      	adds	r6, r5, #1
 800ea40:	3a30      	subs	r2, #48	; 0x30
 800ea42:	2a09      	cmp	r2, #9
 800ea44:	d94e      	bls.n	800eae4 <_svfiprintf_r+0x17c>
 800ea46:	2900      	cmp	r1, #0
 800ea48:	d111      	bne.n	800ea6e <_svfiprintf_r+0x106>
 800ea4a:	e017      	b.n	800ea7c <_svfiprintf_r+0x114>
 800ea4c:	3501      	adds	r5, #1
 800ea4e:	e7af      	b.n	800e9b0 <_svfiprintf_r+0x48>
 800ea50:	9b05      	ldr	r3, [sp, #20]
 800ea52:	6822      	ldr	r2, [r4, #0]
 800ea54:	1ac0      	subs	r0, r0, r3
 800ea56:	2301      	movs	r3, #1
 800ea58:	4083      	lsls	r3, r0
 800ea5a:	4313      	orrs	r3, r2
 800ea5c:	002e      	movs	r6, r5
 800ea5e:	6023      	str	r3, [r4, #0]
 800ea60:	e7cc      	b.n	800e9fc <_svfiprintf_r+0x94>
 800ea62:	9b07      	ldr	r3, [sp, #28]
 800ea64:	1d19      	adds	r1, r3, #4
 800ea66:	681b      	ldr	r3, [r3, #0]
 800ea68:	9107      	str	r1, [sp, #28]
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	db01      	blt.n	800ea72 <_svfiprintf_r+0x10a>
 800ea6e:	930b      	str	r3, [sp, #44]	; 0x2c
 800ea70:	e004      	b.n	800ea7c <_svfiprintf_r+0x114>
 800ea72:	425b      	negs	r3, r3
 800ea74:	60e3      	str	r3, [r4, #12]
 800ea76:	2302      	movs	r3, #2
 800ea78:	4313      	orrs	r3, r2
 800ea7a:	6023      	str	r3, [r4, #0]
 800ea7c:	782b      	ldrb	r3, [r5, #0]
 800ea7e:	2b2e      	cmp	r3, #46	; 0x2e
 800ea80:	d10a      	bne.n	800ea98 <_svfiprintf_r+0x130>
 800ea82:	786b      	ldrb	r3, [r5, #1]
 800ea84:	2b2a      	cmp	r3, #42	; 0x2a
 800ea86:	d135      	bne.n	800eaf4 <_svfiprintf_r+0x18c>
 800ea88:	9b07      	ldr	r3, [sp, #28]
 800ea8a:	3502      	adds	r5, #2
 800ea8c:	1d1a      	adds	r2, r3, #4
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	9207      	str	r2, [sp, #28]
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	db2b      	blt.n	800eaee <_svfiprintf_r+0x186>
 800ea96:	9309      	str	r3, [sp, #36]	; 0x24
 800ea98:	4e2f      	ldr	r6, [pc, #188]	; (800eb58 <_svfiprintf_r+0x1f0>)
 800ea9a:	2203      	movs	r2, #3
 800ea9c:	0030      	movs	r0, r6
 800ea9e:	7829      	ldrb	r1, [r5, #0]
 800eaa0:	f7fd fbdb 	bl	800c25a <memchr>
 800eaa4:	2800      	cmp	r0, #0
 800eaa6:	d006      	beq.n	800eab6 <_svfiprintf_r+0x14e>
 800eaa8:	2340      	movs	r3, #64	; 0x40
 800eaaa:	1b80      	subs	r0, r0, r6
 800eaac:	4083      	lsls	r3, r0
 800eaae:	6822      	ldr	r2, [r4, #0]
 800eab0:	3501      	adds	r5, #1
 800eab2:	4313      	orrs	r3, r2
 800eab4:	6023      	str	r3, [r4, #0]
 800eab6:	7829      	ldrb	r1, [r5, #0]
 800eab8:	2206      	movs	r2, #6
 800eaba:	4828      	ldr	r0, [pc, #160]	; (800eb5c <_svfiprintf_r+0x1f4>)
 800eabc:	1c6e      	adds	r6, r5, #1
 800eabe:	7621      	strb	r1, [r4, #24]
 800eac0:	f7fd fbcb 	bl	800c25a <memchr>
 800eac4:	2800      	cmp	r0, #0
 800eac6:	d03c      	beq.n	800eb42 <_svfiprintf_r+0x1da>
 800eac8:	4b25      	ldr	r3, [pc, #148]	; (800eb60 <_svfiprintf_r+0x1f8>)
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	d125      	bne.n	800eb1a <_svfiprintf_r+0x1b2>
 800eace:	2207      	movs	r2, #7
 800ead0:	9b07      	ldr	r3, [sp, #28]
 800ead2:	3307      	adds	r3, #7
 800ead4:	4393      	bics	r3, r2
 800ead6:	3308      	adds	r3, #8
 800ead8:	9307      	str	r3, [sp, #28]
 800eada:	6963      	ldr	r3, [r4, #20]
 800eadc:	9a04      	ldr	r2, [sp, #16]
 800eade:	189b      	adds	r3, r3, r2
 800eae0:	6163      	str	r3, [r4, #20]
 800eae2:	e764      	b.n	800e9ae <_svfiprintf_r+0x46>
 800eae4:	4343      	muls	r3, r0
 800eae6:	0035      	movs	r5, r6
 800eae8:	2101      	movs	r1, #1
 800eaea:	189b      	adds	r3, r3, r2
 800eaec:	e7a6      	b.n	800ea3c <_svfiprintf_r+0xd4>
 800eaee:	2301      	movs	r3, #1
 800eaf0:	425b      	negs	r3, r3
 800eaf2:	e7d0      	b.n	800ea96 <_svfiprintf_r+0x12e>
 800eaf4:	2300      	movs	r3, #0
 800eaf6:	200a      	movs	r0, #10
 800eaf8:	001a      	movs	r2, r3
 800eafa:	3501      	adds	r5, #1
 800eafc:	6063      	str	r3, [r4, #4]
 800eafe:	7829      	ldrb	r1, [r5, #0]
 800eb00:	1c6e      	adds	r6, r5, #1
 800eb02:	3930      	subs	r1, #48	; 0x30
 800eb04:	2909      	cmp	r1, #9
 800eb06:	d903      	bls.n	800eb10 <_svfiprintf_r+0x1a8>
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	d0c5      	beq.n	800ea98 <_svfiprintf_r+0x130>
 800eb0c:	9209      	str	r2, [sp, #36]	; 0x24
 800eb0e:	e7c3      	b.n	800ea98 <_svfiprintf_r+0x130>
 800eb10:	4342      	muls	r2, r0
 800eb12:	0035      	movs	r5, r6
 800eb14:	2301      	movs	r3, #1
 800eb16:	1852      	adds	r2, r2, r1
 800eb18:	e7f1      	b.n	800eafe <_svfiprintf_r+0x196>
 800eb1a:	aa07      	add	r2, sp, #28
 800eb1c:	9200      	str	r2, [sp, #0]
 800eb1e:	0021      	movs	r1, r4
 800eb20:	003a      	movs	r2, r7
 800eb22:	4b10      	ldr	r3, [pc, #64]	; (800eb64 <_svfiprintf_r+0x1fc>)
 800eb24:	9803      	ldr	r0, [sp, #12]
 800eb26:	f7fc fbcf 	bl	800b2c8 <_printf_float>
 800eb2a:	9004      	str	r0, [sp, #16]
 800eb2c:	9b04      	ldr	r3, [sp, #16]
 800eb2e:	3301      	adds	r3, #1
 800eb30:	d1d3      	bne.n	800eada <_svfiprintf_r+0x172>
 800eb32:	89bb      	ldrh	r3, [r7, #12]
 800eb34:	980d      	ldr	r0, [sp, #52]	; 0x34
 800eb36:	065b      	lsls	r3, r3, #25
 800eb38:	d400      	bmi.n	800eb3c <_svfiprintf_r+0x1d4>
 800eb3a:	e72c      	b.n	800e996 <_svfiprintf_r+0x2e>
 800eb3c:	2001      	movs	r0, #1
 800eb3e:	4240      	negs	r0, r0
 800eb40:	e729      	b.n	800e996 <_svfiprintf_r+0x2e>
 800eb42:	aa07      	add	r2, sp, #28
 800eb44:	9200      	str	r2, [sp, #0]
 800eb46:	0021      	movs	r1, r4
 800eb48:	003a      	movs	r2, r7
 800eb4a:	4b06      	ldr	r3, [pc, #24]	; (800eb64 <_svfiprintf_r+0x1fc>)
 800eb4c:	9803      	ldr	r0, [sp, #12]
 800eb4e:	f7fc fe81 	bl	800b854 <_printf_i>
 800eb52:	e7ea      	b.n	800eb2a <_svfiprintf_r+0x1c2>
 800eb54:	08010501 	.word	0x08010501
 800eb58:	08010507 	.word	0x08010507
 800eb5c:	0801050b 	.word	0x0801050b
 800eb60:	0800b2c9 	.word	0x0800b2c9
 800eb64:	0800e8a5 	.word	0x0800e8a5

0800eb68 <__sflush_r>:
 800eb68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eb6a:	898b      	ldrh	r3, [r1, #12]
 800eb6c:	0005      	movs	r5, r0
 800eb6e:	000c      	movs	r4, r1
 800eb70:	071a      	lsls	r2, r3, #28
 800eb72:	d45c      	bmi.n	800ec2e <__sflush_r+0xc6>
 800eb74:	684a      	ldr	r2, [r1, #4]
 800eb76:	2a00      	cmp	r2, #0
 800eb78:	dc04      	bgt.n	800eb84 <__sflush_r+0x1c>
 800eb7a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800eb7c:	2a00      	cmp	r2, #0
 800eb7e:	dc01      	bgt.n	800eb84 <__sflush_r+0x1c>
 800eb80:	2000      	movs	r0, #0
 800eb82:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800eb84:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800eb86:	2f00      	cmp	r7, #0
 800eb88:	d0fa      	beq.n	800eb80 <__sflush_r+0x18>
 800eb8a:	2200      	movs	r2, #0
 800eb8c:	2080      	movs	r0, #128	; 0x80
 800eb8e:	682e      	ldr	r6, [r5, #0]
 800eb90:	602a      	str	r2, [r5, #0]
 800eb92:	001a      	movs	r2, r3
 800eb94:	0140      	lsls	r0, r0, #5
 800eb96:	6a21      	ldr	r1, [r4, #32]
 800eb98:	4002      	ands	r2, r0
 800eb9a:	4203      	tst	r3, r0
 800eb9c:	d034      	beq.n	800ec08 <__sflush_r+0xa0>
 800eb9e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800eba0:	89a3      	ldrh	r3, [r4, #12]
 800eba2:	075b      	lsls	r3, r3, #29
 800eba4:	d506      	bpl.n	800ebb4 <__sflush_r+0x4c>
 800eba6:	6863      	ldr	r3, [r4, #4]
 800eba8:	1ac0      	subs	r0, r0, r3
 800ebaa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d001      	beq.n	800ebb4 <__sflush_r+0x4c>
 800ebb0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ebb2:	1ac0      	subs	r0, r0, r3
 800ebb4:	0002      	movs	r2, r0
 800ebb6:	2300      	movs	r3, #0
 800ebb8:	0028      	movs	r0, r5
 800ebba:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800ebbc:	6a21      	ldr	r1, [r4, #32]
 800ebbe:	47b8      	blx	r7
 800ebc0:	89a2      	ldrh	r2, [r4, #12]
 800ebc2:	1c43      	adds	r3, r0, #1
 800ebc4:	d106      	bne.n	800ebd4 <__sflush_r+0x6c>
 800ebc6:	6829      	ldr	r1, [r5, #0]
 800ebc8:	291d      	cmp	r1, #29
 800ebca:	d82c      	bhi.n	800ec26 <__sflush_r+0xbe>
 800ebcc:	4b2a      	ldr	r3, [pc, #168]	; (800ec78 <__sflush_r+0x110>)
 800ebce:	410b      	asrs	r3, r1
 800ebd0:	07db      	lsls	r3, r3, #31
 800ebd2:	d428      	bmi.n	800ec26 <__sflush_r+0xbe>
 800ebd4:	2300      	movs	r3, #0
 800ebd6:	6063      	str	r3, [r4, #4]
 800ebd8:	6923      	ldr	r3, [r4, #16]
 800ebda:	6023      	str	r3, [r4, #0]
 800ebdc:	04d2      	lsls	r2, r2, #19
 800ebde:	d505      	bpl.n	800ebec <__sflush_r+0x84>
 800ebe0:	1c43      	adds	r3, r0, #1
 800ebe2:	d102      	bne.n	800ebea <__sflush_r+0x82>
 800ebe4:	682b      	ldr	r3, [r5, #0]
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d100      	bne.n	800ebec <__sflush_r+0x84>
 800ebea:	6560      	str	r0, [r4, #84]	; 0x54
 800ebec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ebee:	602e      	str	r6, [r5, #0]
 800ebf0:	2900      	cmp	r1, #0
 800ebf2:	d0c5      	beq.n	800eb80 <__sflush_r+0x18>
 800ebf4:	0023      	movs	r3, r4
 800ebf6:	3344      	adds	r3, #68	; 0x44
 800ebf8:	4299      	cmp	r1, r3
 800ebfa:	d002      	beq.n	800ec02 <__sflush_r+0x9a>
 800ebfc:	0028      	movs	r0, r5
 800ebfe:	f7fe f9d9 	bl	800cfb4 <_free_r>
 800ec02:	2000      	movs	r0, #0
 800ec04:	6360      	str	r0, [r4, #52]	; 0x34
 800ec06:	e7bc      	b.n	800eb82 <__sflush_r+0x1a>
 800ec08:	2301      	movs	r3, #1
 800ec0a:	0028      	movs	r0, r5
 800ec0c:	47b8      	blx	r7
 800ec0e:	1c43      	adds	r3, r0, #1
 800ec10:	d1c6      	bne.n	800eba0 <__sflush_r+0x38>
 800ec12:	682b      	ldr	r3, [r5, #0]
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d0c3      	beq.n	800eba0 <__sflush_r+0x38>
 800ec18:	2b1d      	cmp	r3, #29
 800ec1a:	d001      	beq.n	800ec20 <__sflush_r+0xb8>
 800ec1c:	2b16      	cmp	r3, #22
 800ec1e:	d101      	bne.n	800ec24 <__sflush_r+0xbc>
 800ec20:	602e      	str	r6, [r5, #0]
 800ec22:	e7ad      	b.n	800eb80 <__sflush_r+0x18>
 800ec24:	89a2      	ldrh	r2, [r4, #12]
 800ec26:	2340      	movs	r3, #64	; 0x40
 800ec28:	4313      	orrs	r3, r2
 800ec2a:	81a3      	strh	r3, [r4, #12]
 800ec2c:	e7a9      	b.n	800eb82 <__sflush_r+0x1a>
 800ec2e:	690e      	ldr	r6, [r1, #16]
 800ec30:	2e00      	cmp	r6, #0
 800ec32:	d0a5      	beq.n	800eb80 <__sflush_r+0x18>
 800ec34:	680f      	ldr	r7, [r1, #0]
 800ec36:	600e      	str	r6, [r1, #0]
 800ec38:	1bba      	subs	r2, r7, r6
 800ec3a:	9201      	str	r2, [sp, #4]
 800ec3c:	2200      	movs	r2, #0
 800ec3e:	079b      	lsls	r3, r3, #30
 800ec40:	d100      	bne.n	800ec44 <__sflush_r+0xdc>
 800ec42:	694a      	ldr	r2, [r1, #20]
 800ec44:	60a2      	str	r2, [r4, #8]
 800ec46:	9b01      	ldr	r3, [sp, #4]
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	dd99      	ble.n	800eb80 <__sflush_r+0x18>
 800ec4c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800ec4e:	0032      	movs	r2, r6
 800ec50:	001f      	movs	r7, r3
 800ec52:	0028      	movs	r0, r5
 800ec54:	9b01      	ldr	r3, [sp, #4]
 800ec56:	6a21      	ldr	r1, [r4, #32]
 800ec58:	47b8      	blx	r7
 800ec5a:	2800      	cmp	r0, #0
 800ec5c:	dc06      	bgt.n	800ec6c <__sflush_r+0x104>
 800ec5e:	2340      	movs	r3, #64	; 0x40
 800ec60:	2001      	movs	r0, #1
 800ec62:	89a2      	ldrh	r2, [r4, #12]
 800ec64:	4240      	negs	r0, r0
 800ec66:	4313      	orrs	r3, r2
 800ec68:	81a3      	strh	r3, [r4, #12]
 800ec6a:	e78a      	b.n	800eb82 <__sflush_r+0x1a>
 800ec6c:	9b01      	ldr	r3, [sp, #4]
 800ec6e:	1836      	adds	r6, r6, r0
 800ec70:	1a1b      	subs	r3, r3, r0
 800ec72:	9301      	str	r3, [sp, #4]
 800ec74:	e7e7      	b.n	800ec46 <__sflush_r+0xde>
 800ec76:	46c0      	nop			; (mov r8, r8)
 800ec78:	dfbffffe 	.word	0xdfbffffe

0800ec7c <_fflush_r>:
 800ec7c:	690b      	ldr	r3, [r1, #16]
 800ec7e:	b570      	push	{r4, r5, r6, lr}
 800ec80:	0005      	movs	r5, r0
 800ec82:	000c      	movs	r4, r1
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	d102      	bne.n	800ec8e <_fflush_r+0x12>
 800ec88:	2500      	movs	r5, #0
 800ec8a:	0028      	movs	r0, r5
 800ec8c:	bd70      	pop	{r4, r5, r6, pc}
 800ec8e:	2800      	cmp	r0, #0
 800ec90:	d004      	beq.n	800ec9c <_fflush_r+0x20>
 800ec92:	6a03      	ldr	r3, [r0, #32]
 800ec94:	2b00      	cmp	r3, #0
 800ec96:	d101      	bne.n	800ec9c <_fflush_r+0x20>
 800ec98:	f7fd f984 	bl	800bfa4 <__sinit>
 800ec9c:	220c      	movs	r2, #12
 800ec9e:	5ea3      	ldrsh	r3, [r4, r2]
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	d0f1      	beq.n	800ec88 <_fflush_r+0xc>
 800eca4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800eca6:	07d2      	lsls	r2, r2, #31
 800eca8:	d404      	bmi.n	800ecb4 <_fflush_r+0x38>
 800ecaa:	059b      	lsls	r3, r3, #22
 800ecac:	d402      	bmi.n	800ecb4 <_fflush_r+0x38>
 800ecae:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ecb0:	f7fd fad1 	bl	800c256 <__retarget_lock_acquire_recursive>
 800ecb4:	0028      	movs	r0, r5
 800ecb6:	0021      	movs	r1, r4
 800ecb8:	f7ff ff56 	bl	800eb68 <__sflush_r>
 800ecbc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ecbe:	0005      	movs	r5, r0
 800ecc0:	07db      	lsls	r3, r3, #31
 800ecc2:	d4e2      	bmi.n	800ec8a <_fflush_r+0xe>
 800ecc4:	89a3      	ldrh	r3, [r4, #12]
 800ecc6:	059b      	lsls	r3, r3, #22
 800ecc8:	d4df      	bmi.n	800ec8a <_fflush_r+0xe>
 800ecca:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800eccc:	f7fd fac4 	bl	800c258 <__retarget_lock_release_recursive>
 800ecd0:	e7db      	b.n	800ec8a <_fflush_r+0xe>

0800ecd2 <memmove>:
 800ecd2:	b510      	push	{r4, lr}
 800ecd4:	4288      	cmp	r0, r1
 800ecd6:	d902      	bls.n	800ecde <memmove+0xc>
 800ecd8:	188b      	adds	r3, r1, r2
 800ecda:	4298      	cmp	r0, r3
 800ecdc:	d303      	bcc.n	800ece6 <memmove+0x14>
 800ecde:	2300      	movs	r3, #0
 800ece0:	e007      	b.n	800ecf2 <memmove+0x20>
 800ece2:	5c8b      	ldrb	r3, [r1, r2]
 800ece4:	5483      	strb	r3, [r0, r2]
 800ece6:	3a01      	subs	r2, #1
 800ece8:	d2fb      	bcs.n	800ece2 <memmove+0x10>
 800ecea:	bd10      	pop	{r4, pc}
 800ecec:	5ccc      	ldrb	r4, [r1, r3]
 800ecee:	54c4      	strb	r4, [r0, r3]
 800ecf0:	3301      	adds	r3, #1
 800ecf2:	429a      	cmp	r2, r3
 800ecf4:	d1fa      	bne.n	800ecec <memmove+0x1a>
 800ecf6:	e7f8      	b.n	800ecea <memmove+0x18>

0800ecf8 <strncmp>:
 800ecf8:	b530      	push	{r4, r5, lr}
 800ecfa:	0005      	movs	r5, r0
 800ecfc:	1e10      	subs	r0, r2, #0
 800ecfe:	d00b      	beq.n	800ed18 <strncmp+0x20>
 800ed00:	2400      	movs	r4, #0
 800ed02:	3a01      	subs	r2, #1
 800ed04:	5d2b      	ldrb	r3, [r5, r4]
 800ed06:	5d08      	ldrb	r0, [r1, r4]
 800ed08:	4283      	cmp	r3, r0
 800ed0a:	d104      	bne.n	800ed16 <strncmp+0x1e>
 800ed0c:	42a2      	cmp	r2, r4
 800ed0e:	d002      	beq.n	800ed16 <strncmp+0x1e>
 800ed10:	3401      	adds	r4, #1
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d1f6      	bne.n	800ed04 <strncmp+0xc>
 800ed16:	1a18      	subs	r0, r3, r0
 800ed18:	bd30      	pop	{r4, r5, pc}
	...

0800ed1c <_sbrk_r>:
 800ed1c:	2300      	movs	r3, #0
 800ed1e:	b570      	push	{r4, r5, r6, lr}
 800ed20:	4d06      	ldr	r5, [pc, #24]	; (800ed3c <_sbrk_r+0x20>)
 800ed22:	0004      	movs	r4, r0
 800ed24:	0008      	movs	r0, r1
 800ed26:	602b      	str	r3, [r5, #0]
 800ed28:	f7f5 fe60 	bl	80049ec <_sbrk>
 800ed2c:	1c43      	adds	r3, r0, #1
 800ed2e:	d103      	bne.n	800ed38 <_sbrk_r+0x1c>
 800ed30:	682b      	ldr	r3, [r5, #0]
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d000      	beq.n	800ed38 <_sbrk_r+0x1c>
 800ed36:	6023      	str	r3, [r4, #0]
 800ed38:	bd70      	pop	{r4, r5, r6, pc}
 800ed3a:	46c0      	nop			; (mov r8, r8)
 800ed3c:	200006f8 	.word	0x200006f8

0800ed40 <memcpy>:
 800ed40:	2300      	movs	r3, #0
 800ed42:	b510      	push	{r4, lr}
 800ed44:	429a      	cmp	r2, r3
 800ed46:	d100      	bne.n	800ed4a <memcpy+0xa>
 800ed48:	bd10      	pop	{r4, pc}
 800ed4a:	5ccc      	ldrb	r4, [r1, r3]
 800ed4c:	54c4      	strb	r4, [r0, r3]
 800ed4e:	3301      	adds	r3, #1
 800ed50:	e7f8      	b.n	800ed44 <memcpy+0x4>
	...

0800ed54 <nan>:
 800ed54:	2000      	movs	r0, #0
 800ed56:	4901      	ldr	r1, [pc, #4]	; (800ed5c <nan+0x8>)
 800ed58:	4770      	bx	lr
 800ed5a:	46c0      	nop			; (mov r8, r8)
 800ed5c:	7ff80000 	.word	0x7ff80000

0800ed60 <__assert_func>:
 800ed60:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800ed62:	0014      	movs	r4, r2
 800ed64:	001a      	movs	r2, r3
 800ed66:	4b09      	ldr	r3, [pc, #36]	; (800ed8c <__assert_func+0x2c>)
 800ed68:	0005      	movs	r5, r0
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	000e      	movs	r6, r1
 800ed6e:	68d8      	ldr	r0, [r3, #12]
 800ed70:	4b07      	ldr	r3, [pc, #28]	; (800ed90 <__assert_func+0x30>)
 800ed72:	2c00      	cmp	r4, #0
 800ed74:	d101      	bne.n	800ed7a <__assert_func+0x1a>
 800ed76:	4b07      	ldr	r3, [pc, #28]	; (800ed94 <__assert_func+0x34>)
 800ed78:	001c      	movs	r4, r3
 800ed7a:	4907      	ldr	r1, [pc, #28]	; (800ed98 <__assert_func+0x38>)
 800ed7c:	9301      	str	r3, [sp, #4]
 800ed7e:	9402      	str	r4, [sp, #8]
 800ed80:	002b      	movs	r3, r5
 800ed82:	9600      	str	r6, [sp, #0]
 800ed84:	f000 fbe2 	bl	800f54c <fiprintf>
 800ed88:	f000 fbf0 	bl	800f56c <abort>
 800ed8c:	2000007c 	.word	0x2000007c
 800ed90:	0801051a 	.word	0x0801051a
 800ed94:	08010555 	.word	0x08010555
 800ed98:	08010527 	.word	0x08010527

0800ed9c <_calloc_r>:
 800ed9c:	b570      	push	{r4, r5, r6, lr}
 800ed9e:	0c0b      	lsrs	r3, r1, #16
 800eda0:	0c15      	lsrs	r5, r2, #16
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	d11e      	bne.n	800ede4 <_calloc_r+0x48>
 800eda6:	2d00      	cmp	r5, #0
 800eda8:	d10c      	bne.n	800edc4 <_calloc_r+0x28>
 800edaa:	b289      	uxth	r1, r1
 800edac:	b294      	uxth	r4, r2
 800edae:	434c      	muls	r4, r1
 800edb0:	0021      	movs	r1, r4
 800edb2:	f7fe f975 	bl	800d0a0 <_malloc_r>
 800edb6:	1e05      	subs	r5, r0, #0
 800edb8:	d01b      	beq.n	800edf2 <_calloc_r+0x56>
 800edba:	0022      	movs	r2, r4
 800edbc:	2100      	movs	r1, #0
 800edbe:	f7fd f9c5 	bl	800c14c <memset>
 800edc2:	e016      	b.n	800edf2 <_calloc_r+0x56>
 800edc4:	1c2b      	adds	r3, r5, #0
 800edc6:	1c0c      	adds	r4, r1, #0
 800edc8:	b289      	uxth	r1, r1
 800edca:	b292      	uxth	r2, r2
 800edcc:	434a      	muls	r2, r1
 800edce:	b2a1      	uxth	r1, r4
 800edd0:	b29c      	uxth	r4, r3
 800edd2:	434c      	muls	r4, r1
 800edd4:	0c13      	lsrs	r3, r2, #16
 800edd6:	18e4      	adds	r4, r4, r3
 800edd8:	0c23      	lsrs	r3, r4, #16
 800edda:	d107      	bne.n	800edec <_calloc_r+0x50>
 800eddc:	0424      	lsls	r4, r4, #16
 800edde:	b292      	uxth	r2, r2
 800ede0:	4314      	orrs	r4, r2
 800ede2:	e7e5      	b.n	800edb0 <_calloc_r+0x14>
 800ede4:	2d00      	cmp	r5, #0
 800ede6:	d101      	bne.n	800edec <_calloc_r+0x50>
 800ede8:	1c14      	adds	r4, r2, #0
 800edea:	e7ed      	b.n	800edc8 <_calloc_r+0x2c>
 800edec:	230c      	movs	r3, #12
 800edee:	2500      	movs	r5, #0
 800edf0:	6003      	str	r3, [r0, #0]
 800edf2:	0028      	movs	r0, r5
 800edf4:	bd70      	pop	{r4, r5, r6, pc}

0800edf6 <rshift>:
 800edf6:	0002      	movs	r2, r0
 800edf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800edfa:	6904      	ldr	r4, [r0, #16]
 800edfc:	114b      	asrs	r3, r1, #5
 800edfe:	b085      	sub	sp, #20
 800ee00:	3214      	adds	r2, #20
 800ee02:	9302      	str	r3, [sp, #8]
 800ee04:	114d      	asrs	r5, r1, #5
 800ee06:	0013      	movs	r3, r2
 800ee08:	42ac      	cmp	r4, r5
 800ee0a:	dd32      	ble.n	800ee72 <rshift+0x7c>
 800ee0c:	261f      	movs	r6, #31
 800ee0e:	000f      	movs	r7, r1
 800ee10:	114b      	asrs	r3, r1, #5
 800ee12:	009b      	lsls	r3, r3, #2
 800ee14:	00a5      	lsls	r5, r4, #2
 800ee16:	18d3      	adds	r3, r2, r3
 800ee18:	4037      	ands	r7, r6
 800ee1a:	1955      	adds	r5, r2, r5
 800ee1c:	9300      	str	r3, [sp, #0]
 800ee1e:	9701      	str	r7, [sp, #4]
 800ee20:	4231      	tst	r1, r6
 800ee22:	d10d      	bne.n	800ee40 <rshift+0x4a>
 800ee24:	0016      	movs	r6, r2
 800ee26:	0019      	movs	r1, r3
 800ee28:	428d      	cmp	r5, r1
 800ee2a:	d836      	bhi.n	800ee9a <rshift+0xa4>
 800ee2c:	9900      	ldr	r1, [sp, #0]
 800ee2e:	2300      	movs	r3, #0
 800ee30:	3903      	subs	r1, #3
 800ee32:	428d      	cmp	r5, r1
 800ee34:	d302      	bcc.n	800ee3c <rshift+0x46>
 800ee36:	9b02      	ldr	r3, [sp, #8]
 800ee38:	1ae4      	subs	r4, r4, r3
 800ee3a:	00a3      	lsls	r3, r4, #2
 800ee3c:	18d3      	adds	r3, r2, r3
 800ee3e:	e018      	b.n	800ee72 <rshift+0x7c>
 800ee40:	2120      	movs	r1, #32
 800ee42:	9e01      	ldr	r6, [sp, #4]
 800ee44:	9f01      	ldr	r7, [sp, #4]
 800ee46:	1b89      	subs	r1, r1, r6
 800ee48:	9e00      	ldr	r6, [sp, #0]
 800ee4a:	9103      	str	r1, [sp, #12]
 800ee4c:	ce02      	ldmia	r6!, {r1}
 800ee4e:	4694      	mov	ip, r2
 800ee50:	40f9      	lsrs	r1, r7
 800ee52:	42b5      	cmp	r5, r6
 800ee54:	d816      	bhi.n	800ee84 <rshift+0x8e>
 800ee56:	9e00      	ldr	r6, [sp, #0]
 800ee58:	2300      	movs	r3, #0
 800ee5a:	3601      	adds	r6, #1
 800ee5c:	42b5      	cmp	r5, r6
 800ee5e:	d303      	bcc.n	800ee68 <rshift+0x72>
 800ee60:	9b02      	ldr	r3, [sp, #8]
 800ee62:	1ae3      	subs	r3, r4, r3
 800ee64:	009b      	lsls	r3, r3, #2
 800ee66:	3b04      	subs	r3, #4
 800ee68:	18d3      	adds	r3, r2, r3
 800ee6a:	6019      	str	r1, [r3, #0]
 800ee6c:	2900      	cmp	r1, #0
 800ee6e:	d000      	beq.n	800ee72 <rshift+0x7c>
 800ee70:	3304      	adds	r3, #4
 800ee72:	1a99      	subs	r1, r3, r2
 800ee74:	1089      	asrs	r1, r1, #2
 800ee76:	6101      	str	r1, [r0, #16]
 800ee78:	4293      	cmp	r3, r2
 800ee7a:	d101      	bne.n	800ee80 <rshift+0x8a>
 800ee7c:	2300      	movs	r3, #0
 800ee7e:	6143      	str	r3, [r0, #20]
 800ee80:	b005      	add	sp, #20
 800ee82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ee84:	6837      	ldr	r7, [r6, #0]
 800ee86:	9b03      	ldr	r3, [sp, #12]
 800ee88:	409f      	lsls	r7, r3
 800ee8a:	430f      	orrs	r7, r1
 800ee8c:	4661      	mov	r1, ip
 800ee8e:	c180      	stmia	r1!, {r7}
 800ee90:	468c      	mov	ip, r1
 800ee92:	9b01      	ldr	r3, [sp, #4]
 800ee94:	ce02      	ldmia	r6!, {r1}
 800ee96:	40d9      	lsrs	r1, r3
 800ee98:	e7db      	b.n	800ee52 <rshift+0x5c>
 800ee9a:	c980      	ldmia	r1!, {r7}
 800ee9c:	c680      	stmia	r6!, {r7}
 800ee9e:	e7c3      	b.n	800ee28 <rshift+0x32>

0800eea0 <__hexdig_fun>:
 800eea0:	0002      	movs	r2, r0
 800eea2:	3a30      	subs	r2, #48	; 0x30
 800eea4:	0003      	movs	r3, r0
 800eea6:	2a09      	cmp	r2, #9
 800eea8:	d802      	bhi.n	800eeb0 <__hexdig_fun+0x10>
 800eeaa:	3b20      	subs	r3, #32
 800eeac:	b2d8      	uxtb	r0, r3
 800eeae:	4770      	bx	lr
 800eeb0:	0002      	movs	r2, r0
 800eeb2:	3a61      	subs	r2, #97	; 0x61
 800eeb4:	2a05      	cmp	r2, #5
 800eeb6:	d801      	bhi.n	800eebc <__hexdig_fun+0x1c>
 800eeb8:	3b47      	subs	r3, #71	; 0x47
 800eeba:	e7f7      	b.n	800eeac <__hexdig_fun+0xc>
 800eebc:	001a      	movs	r2, r3
 800eebe:	3a41      	subs	r2, #65	; 0x41
 800eec0:	2000      	movs	r0, #0
 800eec2:	2a05      	cmp	r2, #5
 800eec4:	d8f3      	bhi.n	800eeae <__hexdig_fun+0xe>
 800eec6:	3b27      	subs	r3, #39	; 0x27
 800eec8:	e7f0      	b.n	800eeac <__hexdig_fun+0xc>
	...

0800eecc <__gethex>:
 800eecc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eece:	b089      	sub	sp, #36	; 0x24
 800eed0:	9307      	str	r3, [sp, #28]
 800eed2:	2302      	movs	r3, #2
 800eed4:	9201      	str	r2, [sp, #4]
 800eed6:	680a      	ldr	r2, [r1, #0]
 800eed8:	425b      	negs	r3, r3
 800eeda:	9003      	str	r0, [sp, #12]
 800eedc:	9106      	str	r1, [sp, #24]
 800eede:	1c96      	adds	r6, r2, #2
 800eee0:	1a9b      	subs	r3, r3, r2
 800eee2:	199a      	adds	r2, r3, r6
 800eee4:	9600      	str	r6, [sp, #0]
 800eee6:	9205      	str	r2, [sp, #20]
 800eee8:	9a00      	ldr	r2, [sp, #0]
 800eeea:	3601      	adds	r6, #1
 800eeec:	7810      	ldrb	r0, [r2, #0]
 800eeee:	2830      	cmp	r0, #48	; 0x30
 800eef0:	d0f7      	beq.n	800eee2 <__gethex+0x16>
 800eef2:	f7ff ffd5 	bl	800eea0 <__hexdig_fun>
 800eef6:	2300      	movs	r3, #0
 800eef8:	001d      	movs	r5, r3
 800eefa:	9302      	str	r3, [sp, #8]
 800eefc:	4298      	cmp	r0, r3
 800eefe:	d11d      	bne.n	800ef3c <__gethex+0x70>
 800ef00:	2201      	movs	r2, #1
 800ef02:	49a6      	ldr	r1, [pc, #664]	; (800f19c <__gethex+0x2d0>)
 800ef04:	9800      	ldr	r0, [sp, #0]
 800ef06:	f7ff fef7 	bl	800ecf8 <strncmp>
 800ef0a:	0007      	movs	r7, r0
 800ef0c:	42a8      	cmp	r0, r5
 800ef0e:	d169      	bne.n	800efe4 <__gethex+0x118>
 800ef10:	9b00      	ldr	r3, [sp, #0]
 800ef12:	0034      	movs	r4, r6
 800ef14:	7858      	ldrb	r0, [r3, #1]
 800ef16:	f7ff ffc3 	bl	800eea0 <__hexdig_fun>
 800ef1a:	2301      	movs	r3, #1
 800ef1c:	9302      	str	r3, [sp, #8]
 800ef1e:	42a8      	cmp	r0, r5
 800ef20:	d02f      	beq.n	800ef82 <__gethex+0xb6>
 800ef22:	9600      	str	r6, [sp, #0]
 800ef24:	9b00      	ldr	r3, [sp, #0]
 800ef26:	7818      	ldrb	r0, [r3, #0]
 800ef28:	2830      	cmp	r0, #48	; 0x30
 800ef2a:	d009      	beq.n	800ef40 <__gethex+0x74>
 800ef2c:	f7ff ffb8 	bl	800eea0 <__hexdig_fun>
 800ef30:	4242      	negs	r2, r0
 800ef32:	4142      	adcs	r2, r0
 800ef34:	2301      	movs	r3, #1
 800ef36:	0035      	movs	r5, r6
 800ef38:	9202      	str	r2, [sp, #8]
 800ef3a:	9305      	str	r3, [sp, #20]
 800ef3c:	9c00      	ldr	r4, [sp, #0]
 800ef3e:	e004      	b.n	800ef4a <__gethex+0x7e>
 800ef40:	9b00      	ldr	r3, [sp, #0]
 800ef42:	3301      	adds	r3, #1
 800ef44:	9300      	str	r3, [sp, #0]
 800ef46:	e7ed      	b.n	800ef24 <__gethex+0x58>
 800ef48:	3401      	adds	r4, #1
 800ef4a:	7820      	ldrb	r0, [r4, #0]
 800ef4c:	f7ff ffa8 	bl	800eea0 <__hexdig_fun>
 800ef50:	1e07      	subs	r7, r0, #0
 800ef52:	d1f9      	bne.n	800ef48 <__gethex+0x7c>
 800ef54:	2201      	movs	r2, #1
 800ef56:	0020      	movs	r0, r4
 800ef58:	4990      	ldr	r1, [pc, #576]	; (800f19c <__gethex+0x2d0>)
 800ef5a:	f7ff fecd 	bl	800ecf8 <strncmp>
 800ef5e:	2800      	cmp	r0, #0
 800ef60:	d10d      	bne.n	800ef7e <__gethex+0xb2>
 800ef62:	2d00      	cmp	r5, #0
 800ef64:	d106      	bne.n	800ef74 <__gethex+0xa8>
 800ef66:	3401      	adds	r4, #1
 800ef68:	0025      	movs	r5, r4
 800ef6a:	7820      	ldrb	r0, [r4, #0]
 800ef6c:	f7ff ff98 	bl	800eea0 <__hexdig_fun>
 800ef70:	2800      	cmp	r0, #0
 800ef72:	d102      	bne.n	800ef7a <__gethex+0xae>
 800ef74:	1b2d      	subs	r5, r5, r4
 800ef76:	00af      	lsls	r7, r5, #2
 800ef78:	e003      	b.n	800ef82 <__gethex+0xb6>
 800ef7a:	3401      	adds	r4, #1
 800ef7c:	e7f5      	b.n	800ef6a <__gethex+0x9e>
 800ef7e:	2d00      	cmp	r5, #0
 800ef80:	d1f8      	bne.n	800ef74 <__gethex+0xa8>
 800ef82:	2220      	movs	r2, #32
 800ef84:	7823      	ldrb	r3, [r4, #0]
 800ef86:	0026      	movs	r6, r4
 800ef88:	4393      	bics	r3, r2
 800ef8a:	2b50      	cmp	r3, #80	; 0x50
 800ef8c:	d11d      	bne.n	800efca <__gethex+0xfe>
 800ef8e:	7863      	ldrb	r3, [r4, #1]
 800ef90:	2b2b      	cmp	r3, #43	; 0x2b
 800ef92:	d02c      	beq.n	800efee <__gethex+0x122>
 800ef94:	2b2d      	cmp	r3, #45	; 0x2d
 800ef96:	d02e      	beq.n	800eff6 <__gethex+0x12a>
 800ef98:	2300      	movs	r3, #0
 800ef9a:	1c66      	adds	r6, r4, #1
 800ef9c:	9304      	str	r3, [sp, #16]
 800ef9e:	7830      	ldrb	r0, [r6, #0]
 800efa0:	f7ff ff7e 	bl	800eea0 <__hexdig_fun>
 800efa4:	1e43      	subs	r3, r0, #1
 800efa6:	b2db      	uxtb	r3, r3
 800efa8:	2b18      	cmp	r3, #24
 800efaa:	d82b      	bhi.n	800f004 <__gethex+0x138>
 800efac:	3810      	subs	r0, #16
 800efae:	0005      	movs	r5, r0
 800efb0:	7870      	ldrb	r0, [r6, #1]
 800efb2:	f7ff ff75 	bl	800eea0 <__hexdig_fun>
 800efb6:	1e43      	subs	r3, r0, #1
 800efb8:	b2db      	uxtb	r3, r3
 800efba:	3601      	adds	r6, #1
 800efbc:	2b18      	cmp	r3, #24
 800efbe:	d91c      	bls.n	800effa <__gethex+0x12e>
 800efc0:	9b04      	ldr	r3, [sp, #16]
 800efc2:	2b00      	cmp	r3, #0
 800efc4:	d000      	beq.n	800efc8 <__gethex+0xfc>
 800efc6:	426d      	negs	r5, r5
 800efc8:	197f      	adds	r7, r7, r5
 800efca:	9b06      	ldr	r3, [sp, #24]
 800efcc:	601e      	str	r6, [r3, #0]
 800efce:	9b02      	ldr	r3, [sp, #8]
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d019      	beq.n	800f008 <__gethex+0x13c>
 800efd4:	2600      	movs	r6, #0
 800efd6:	9b05      	ldr	r3, [sp, #20]
 800efd8:	42b3      	cmp	r3, r6
 800efda:	d100      	bne.n	800efde <__gethex+0x112>
 800efdc:	3606      	adds	r6, #6
 800efde:	0030      	movs	r0, r6
 800efe0:	b009      	add	sp, #36	; 0x24
 800efe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800efe4:	2301      	movs	r3, #1
 800efe6:	2700      	movs	r7, #0
 800efe8:	9c00      	ldr	r4, [sp, #0]
 800efea:	9302      	str	r3, [sp, #8]
 800efec:	e7c9      	b.n	800ef82 <__gethex+0xb6>
 800efee:	2300      	movs	r3, #0
 800eff0:	9304      	str	r3, [sp, #16]
 800eff2:	1ca6      	adds	r6, r4, #2
 800eff4:	e7d3      	b.n	800ef9e <__gethex+0xd2>
 800eff6:	2301      	movs	r3, #1
 800eff8:	e7fa      	b.n	800eff0 <__gethex+0x124>
 800effa:	230a      	movs	r3, #10
 800effc:	435d      	muls	r5, r3
 800effe:	182d      	adds	r5, r5, r0
 800f000:	3d10      	subs	r5, #16
 800f002:	e7d5      	b.n	800efb0 <__gethex+0xe4>
 800f004:	0026      	movs	r6, r4
 800f006:	e7e0      	b.n	800efca <__gethex+0xfe>
 800f008:	9b00      	ldr	r3, [sp, #0]
 800f00a:	9902      	ldr	r1, [sp, #8]
 800f00c:	1ae3      	subs	r3, r4, r3
 800f00e:	3b01      	subs	r3, #1
 800f010:	2b07      	cmp	r3, #7
 800f012:	dc0a      	bgt.n	800f02a <__gethex+0x15e>
 800f014:	9803      	ldr	r0, [sp, #12]
 800f016:	f7fe f8d5 	bl	800d1c4 <_Balloc>
 800f01a:	1e05      	subs	r5, r0, #0
 800f01c:	d108      	bne.n	800f030 <__gethex+0x164>
 800f01e:	002a      	movs	r2, r5
 800f020:	21e4      	movs	r1, #228	; 0xe4
 800f022:	4b5f      	ldr	r3, [pc, #380]	; (800f1a0 <__gethex+0x2d4>)
 800f024:	485f      	ldr	r0, [pc, #380]	; (800f1a4 <__gethex+0x2d8>)
 800f026:	f7ff fe9b 	bl	800ed60 <__assert_func>
 800f02a:	3101      	adds	r1, #1
 800f02c:	105b      	asrs	r3, r3, #1
 800f02e:	e7ef      	b.n	800f010 <__gethex+0x144>
 800f030:	0003      	movs	r3, r0
 800f032:	3314      	adds	r3, #20
 800f034:	9302      	str	r3, [sp, #8]
 800f036:	9305      	str	r3, [sp, #20]
 800f038:	2300      	movs	r3, #0
 800f03a:	001e      	movs	r6, r3
 800f03c:	9304      	str	r3, [sp, #16]
 800f03e:	9b00      	ldr	r3, [sp, #0]
 800f040:	42a3      	cmp	r3, r4
 800f042:	d33f      	bcc.n	800f0c4 <__gethex+0x1f8>
 800f044:	9c05      	ldr	r4, [sp, #20]
 800f046:	9b02      	ldr	r3, [sp, #8]
 800f048:	c440      	stmia	r4!, {r6}
 800f04a:	1ae4      	subs	r4, r4, r3
 800f04c:	10a4      	asrs	r4, r4, #2
 800f04e:	0030      	movs	r0, r6
 800f050:	612c      	str	r4, [r5, #16]
 800f052:	f7fe f9af 	bl	800d3b4 <__hi0bits>
 800f056:	9b01      	ldr	r3, [sp, #4]
 800f058:	0164      	lsls	r4, r4, #5
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	1a26      	subs	r6, r4, r0
 800f05e:	9300      	str	r3, [sp, #0]
 800f060:	429e      	cmp	r6, r3
 800f062:	dd51      	ble.n	800f108 <__gethex+0x23c>
 800f064:	1af6      	subs	r6, r6, r3
 800f066:	0031      	movs	r1, r6
 800f068:	0028      	movs	r0, r5
 800f06a:	f7fe fd43 	bl	800daf4 <__any_on>
 800f06e:	1e04      	subs	r4, r0, #0
 800f070:	d016      	beq.n	800f0a0 <__gethex+0x1d4>
 800f072:	2401      	movs	r4, #1
 800f074:	231f      	movs	r3, #31
 800f076:	0020      	movs	r0, r4
 800f078:	1e72      	subs	r2, r6, #1
 800f07a:	4013      	ands	r3, r2
 800f07c:	4098      	lsls	r0, r3
 800f07e:	0003      	movs	r3, r0
 800f080:	1151      	asrs	r1, r2, #5
 800f082:	9802      	ldr	r0, [sp, #8]
 800f084:	0089      	lsls	r1, r1, #2
 800f086:	5809      	ldr	r1, [r1, r0]
 800f088:	4219      	tst	r1, r3
 800f08a:	d009      	beq.n	800f0a0 <__gethex+0x1d4>
 800f08c:	42a2      	cmp	r2, r4
 800f08e:	dd06      	ble.n	800f09e <__gethex+0x1d2>
 800f090:	0028      	movs	r0, r5
 800f092:	1eb1      	subs	r1, r6, #2
 800f094:	f7fe fd2e 	bl	800daf4 <__any_on>
 800f098:	3402      	adds	r4, #2
 800f09a:	2800      	cmp	r0, #0
 800f09c:	d100      	bne.n	800f0a0 <__gethex+0x1d4>
 800f09e:	2402      	movs	r4, #2
 800f0a0:	0031      	movs	r1, r6
 800f0a2:	0028      	movs	r0, r5
 800f0a4:	f7ff fea7 	bl	800edf6 <rshift>
 800f0a8:	19bf      	adds	r7, r7, r6
 800f0aa:	9b01      	ldr	r3, [sp, #4]
 800f0ac:	689b      	ldr	r3, [r3, #8]
 800f0ae:	42bb      	cmp	r3, r7
 800f0b0:	da3a      	bge.n	800f128 <__gethex+0x25c>
 800f0b2:	0029      	movs	r1, r5
 800f0b4:	9803      	ldr	r0, [sp, #12]
 800f0b6:	f7fe f8c9 	bl	800d24c <_Bfree>
 800f0ba:	2300      	movs	r3, #0
 800f0bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f0be:	26a3      	movs	r6, #163	; 0xa3
 800f0c0:	6013      	str	r3, [r2, #0]
 800f0c2:	e78c      	b.n	800efde <__gethex+0x112>
 800f0c4:	3c01      	subs	r4, #1
 800f0c6:	7823      	ldrb	r3, [r4, #0]
 800f0c8:	2b2e      	cmp	r3, #46	; 0x2e
 800f0ca:	d012      	beq.n	800f0f2 <__gethex+0x226>
 800f0cc:	9b04      	ldr	r3, [sp, #16]
 800f0ce:	2b20      	cmp	r3, #32
 800f0d0:	d104      	bne.n	800f0dc <__gethex+0x210>
 800f0d2:	9b05      	ldr	r3, [sp, #20]
 800f0d4:	c340      	stmia	r3!, {r6}
 800f0d6:	2600      	movs	r6, #0
 800f0d8:	9305      	str	r3, [sp, #20]
 800f0da:	9604      	str	r6, [sp, #16]
 800f0dc:	7820      	ldrb	r0, [r4, #0]
 800f0de:	f7ff fedf 	bl	800eea0 <__hexdig_fun>
 800f0e2:	230f      	movs	r3, #15
 800f0e4:	4018      	ands	r0, r3
 800f0e6:	9b04      	ldr	r3, [sp, #16]
 800f0e8:	4098      	lsls	r0, r3
 800f0ea:	3304      	adds	r3, #4
 800f0ec:	4306      	orrs	r6, r0
 800f0ee:	9304      	str	r3, [sp, #16]
 800f0f0:	e7a5      	b.n	800f03e <__gethex+0x172>
 800f0f2:	9b00      	ldr	r3, [sp, #0]
 800f0f4:	42a3      	cmp	r3, r4
 800f0f6:	d8e9      	bhi.n	800f0cc <__gethex+0x200>
 800f0f8:	2201      	movs	r2, #1
 800f0fa:	0020      	movs	r0, r4
 800f0fc:	4927      	ldr	r1, [pc, #156]	; (800f19c <__gethex+0x2d0>)
 800f0fe:	f7ff fdfb 	bl	800ecf8 <strncmp>
 800f102:	2800      	cmp	r0, #0
 800f104:	d1e2      	bne.n	800f0cc <__gethex+0x200>
 800f106:	e79a      	b.n	800f03e <__gethex+0x172>
 800f108:	9b00      	ldr	r3, [sp, #0]
 800f10a:	2400      	movs	r4, #0
 800f10c:	429e      	cmp	r6, r3
 800f10e:	dacc      	bge.n	800f0aa <__gethex+0x1de>
 800f110:	1b9e      	subs	r6, r3, r6
 800f112:	0029      	movs	r1, r5
 800f114:	0032      	movs	r2, r6
 800f116:	9803      	ldr	r0, [sp, #12]
 800f118:	f7fe fab8 	bl	800d68c <__lshift>
 800f11c:	0003      	movs	r3, r0
 800f11e:	3314      	adds	r3, #20
 800f120:	0005      	movs	r5, r0
 800f122:	1bbf      	subs	r7, r7, r6
 800f124:	9302      	str	r3, [sp, #8]
 800f126:	e7c0      	b.n	800f0aa <__gethex+0x1de>
 800f128:	9b01      	ldr	r3, [sp, #4]
 800f12a:	685e      	ldr	r6, [r3, #4]
 800f12c:	42be      	cmp	r6, r7
 800f12e:	dd70      	ble.n	800f212 <__gethex+0x346>
 800f130:	9b00      	ldr	r3, [sp, #0]
 800f132:	1bf6      	subs	r6, r6, r7
 800f134:	42b3      	cmp	r3, r6
 800f136:	dc37      	bgt.n	800f1a8 <__gethex+0x2dc>
 800f138:	9b01      	ldr	r3, [sp, #4]
 800f13a:	68db      	ldr	r3, [r3, #12]
 800f13c:	2b02      	cmp	r3, #2
 800f13e:	d024      	beq.n	800f18a <__gethex+0x2be>
 800f140:	2b03      	cmp	r3, #3
 800f142:	d026      	beq.n	800f192 <__gethex+0x2c6>
 800f144:	2b01      	cmp	r3, #1
 800f146:	d117      	bne.n	800f178 <__gethex+0x2ac>
 800f148:	9b00      	ldr	r3, [sp, #0]
 800f14a:	42b3      	cmp	r3, r6
 800f14c:	d114      	bne.n	800f178 <__gethex+0x2ac>
 800f14e:	2b01      	cmp	r3, #1
 800f150:	d10b      	bne.n	800f16a <__gethex+0x29e>
 800f152:	9b01      	ldr	r3, [sp, #4]
 800f154:	9a07      	ldr	r2, [sp, #28]
 800f156:	685b      	ldr	r3, [r3, #4]
 800f158:	2662      	movs	r6, #98	; 0x62
 800f15a:	6013      	str	r3, [r2, #0]
 800f15c:	2301      	movs	r3, #1
 800f15e:	9a02      	ldr	r2, [sp, #8]
 800f160:	612b      	str	r3, [r5, #16]
 800f162:	6013      	str	r3, [r2, #0]
 800f164:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f166:	601d      	str	r5, [r3, #0]
 800f168:	e739      	b.n	800efde <__gethex+0x112>
 800f16a:	9900      	ldr	r1, [sp, #0]
 800f16c:	0028      	movs	r0, r5
 800f16e:	3901      	subs	r1, #1
 800f170:	f7fe fcc0 	bl	800daf4 <__any_on>
 800f174:	2800      	cmp	r0, #0
 800f176:	d1ec      	bne.n	800f152 <__gethex+0x286>
 800f178:	0029      	movs	r1, r5
 800f17a:	9803      	ldr	r0, [sp, #12]
 800f17c:	f7fe f866 	bl	800d24c <_Bfree>
 800f180:	2300      	movs	r3, #0
 800f182:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f184:	2650      	movs	r6, #80	; 0x50
 800f186:	6013      	str	r3, [r2, #0]
 800f188:	e729      	b.n	800efde <__gethex+0x112>
 800f18a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d1f3      	bne.n	800f178 <__gethex+0x2ac>
 800f190:	e7df      	b.n	800f152 <__gethex+0x286>
 800f192:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f194:	2b00      	cmp	r3, #0
 800f196:	d1dc      	bne.n	800f152 <__gethex+0x286>
 800f198:	e7ee      	b.n	800f178 <__gethex+0x2ac>
 800f19a:	46c0      	nop			; (mov r8, r8)
 800f19c:	080103ac 	.word	0x080103ac
 800f1a0:	08010245 	.word	0x08010245
 800f1a4:	08010556 	.word	0x08010556
 800f1a8:	1e77      	subs	r7, r6, #1
 800f1aa:	2c00      	cmp	r4, #0
 800f1ac:	d12f      	bne.n	800f20e <__gethex+0x342>
 800f1ae:	2f00      	cmp	r7, #0
 800f1b0:	d004      	beq.n	800f1bc <__gethex+0x2f0>
 800f1b2:	0039      	movs	r1, r7
 800f1b4:	0028      	movs	r0, r5
 800f1b6:	f7fe fc9d 	bl	800daf4 <__any_on>
 800f1ba:	0004      	movs	r4, r0
 800f1bc:	231f      	movs	r3, #31
 800f1be:	117a      	asrs	r2, r7, #5
 800f1c0:	401f      	ands	r7, r3
 800f1c2:	3b1e      	subs	r3, #30
 800f1c4:	40bb      	lsls	r3, r7
 800f1c6:	9902      	ldr	r1, [sp, #8]
 800f1c8:	0092      	lsls	r2, r2, #2
 800f1ca:	5852      	ldr	r2, [r2, r1]
 800f1cc:	421a      	tst	r2, r3
 800f1ce:	d001      	beq.n	800f1d4 <__gethex+0x308>
 800f1d0:	2302      	movs	r3, #2
 800f1d2:	431c      	orrs	r4, r3
 800f1d4:	9b00      	ldr	r3, [sp, #0]
 800f1d6:	0031      	movs	r1, r6
 800f1d8:	1b9b      	subs	r3, r3, r6
 800f1da:	2602      	movs	r6, #2
 800f1dc:	0028      	movs	r0, r5
 800f1de:	9300      	str	r3, [sp, #0]
 800f1e0:	f7ff fe09 	bl	800edf6 <rshift>
 800f1e4:	9b01      	ldr	r3, [sp, #4]
 800f1e6:	685f      	ldr	r7, [r3, #4]
 800f1e8:	2c00      	cmp	r4, #0
 800f1ea:	d041      	beq.n	800f270 <__gethex+0x3a4>
 800f1ec:	9b01      	ldr	r3, [sp, #4]
 800f1ee:	68db      	ldr	r3, [r3, #12]
 800f1f0:	2b02      	cmp	r3, #2
 800f1f2:	d010      	beq.n	800f216 <__gethex+0x34a>
 800f1f4:	2b03      	cmp	r3, #3
 800f1f6:	d012      	beq.n	800f21e <__gethex+0x352>
 800f1f8:	2b01      	cmp	r3, #1
 800f1fa:	d106      	bne.n	800f20a <__gethex+0x33e>
 800f1fc:	07a2      	lsls	r2, r4, #30
 800f1fe:	d504      	bpl.n	800f20a <__gethex+0x33e>
 800f200:	9a02      	ldr	r2, [sp, #8]
 800f202:	6812      	ldr	r2, [r2, #0]
 800f204:	4314      	orrs	r4, r2
 800f206:	421c      	tst	r4, r3
 800f208:	d10c      	bne.n	800f224 <__gethex+0x358>
 800f20a:	2310      	movs	r3, #16
 800f20c:	e02f      	b.n	800f26e <__gethex+0x3a2>
 800f20e:	2401      	movs	r4, #1
 800f210:	e7d4      	b.n	800f1bc <__gethex+0x2f0>
 800f212:	2601      	movs	r6, #1
 800f214:	e7e8      	b.n	800f1e8 <__gethex+0x31c>
 800f216:	2301      	movs	r3, #1
 800f218:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f21a:	1a9b      	subs	r3, r3, r2
 800f21c:	930f      	str	r3, [sp, #60]	; 0x3c
 800f21e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f220:	2b00      	cmp	r3, #0
 800f222:	d0f2      	beq.n	800f20a <__gethex+0x33e>
 800f224:	692b      	ldr	r3, [r5, #16]
 800f226:	2000      	movs	r0, #0
 800f228:	9302      	str	r3, [sp, #8]
 800f22a:	009b      	lsls	r3, r3, #2
 800f22c:	9304      	str	r3, [sp, #16]
 800f22e:	002b      	movs	r3, r5
 800f230:	9a04      	ldr	r2, [sp, #16]
 800f232:	3314      	adds	r3, #20
 800f234:	1899      	adds	r1, r3, r2
 800f236:	681a      	ldr	r2, [r3, #0]
 800f238:	1c54      	adds	r4, r2, #1
 800f23a:	d01e      	beq.n	800f27a <__gethex+0x3ae>
 800f23c:	3201      	adds	r2, #1
 800f23e:	601a      	str	r2, [r3, #0]
 800f240:	002b      	movs	r3, r5
 800f242:	3314      	adds	r3, #20
 800f244:	2e02      	cmp	r6, #2
 800f246:	d141      	bne.n	800f2cc <__gethex+0x400>
 800f248:	9a01      	ldr	r2, [sp, #4]
 800f24a:	9900      	ldr	r1, [sp, #0]
 800f24c:	6812      	ldr	r2, [r2, #0]
 800f24e:	3a01      	subs	r2, #1
 800f250:	428a      	cmp	r2, r1
 800f252:	d10b      	bne.n	800f26c <__gethex+0x3a0>
 800f254:	221f      	movs	r2, #31
 800f256:	9800      	ldr	r0, [sp, #0]
 800f258:	1149      	asrs	r1, r1, #5
 800f25a:	4002      	ands	r2, r0
 800f25c:	2001      	movs	r0, #1
 800f25e:	0004      	movs	r4, r0
 800f260:	4094      	lsls	r4, r2
 800f262:	0089      	lsls	r1, r1, #2
 800f264:	58cb      	ldr	r3, [r1, r3]
 800f266:	4223      	tst	r3, r4
 800f268:	d000      	beq.n	800f26c <__gethex+0x3a0>
 800f26a:	2601      	movs	r6, #1
 800f26c:	2320      	movs	r3, #32
 800f26e:	431e      	orrs	r6, r3
 800f270:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f272:	601d      	str	r5, [r3, #0]
 800f274:	9b07      	ldr	r3, [sp, #28]
 800f276:	601f      	str	r7, [r3, #0]
 800f278:	e6b1      	b.n	800efde <__gethex+0x112>
 800f27a:	c301      	stmia	r3!, {r0}
 800f27c:	4299      	cmp	r1, r3
 800f27e:	d8da      	bhi.n	800f236 <__gethex+0x36a>
 800f280:	68ab      	ldr	r3, [r5, #8]
 800f282:	9a02      	ldr	r2, [sp, #8]
 800f284:	429a      	cmp	r2, r3
 800f286:	db18      	blt.n	800f2ba <__gethex+0x3ee>
 800f288:	6869      	ldr	r1, [r5, #4]
 800f28a:	9803      	ldr	r0, [sp, #12]
 800f28c:	3101      	adds	r1, #1
 800f28e:	f7fd ff99 	bl	800d1c4 <_Balloc>
 800f292:	1e04      	subs	r4, r0, #0
 800f294:	d104      	bne.n	800f2a0 <__gethex+0x3d4>
 800f296:	0022      	movs	r2, r4
 800f298:	2184      	movs	r1, #132	; 0x84
 800f29a:	4b1c      	ldr	r3, [pc, #112]	; (800f30c <__gethex+0x440>)
 800f29c:	481c      	ldr	r0, [pc, #112]	; (800f310 <__gethex+0x444>)
 800f29e:	e6c2      	b.n	800f026 <__gethex+0x15a>
 800f2a0:	0029      	movs	r1, r5
 800f2a2:	692a      	ldr	r2, [r5, #16]
 800f2a4:	310c      	adds	r1, #12
 800f2a6:	3202      	adds	r2, #2
 800f2a8:	0092      	lsls	r2, r2, #2
 800f2aa:	300c      	adds	r0, #12
 800f2ac:	f7ff fd48 	bl	800ed40 <memcpy>
 800f2b0:	0029      	movs	r1, r5
 800f2b2:	9803      	ldr	r0, [sp, #12]
 800f2b4:	f7fd ffca 	bl	800d24c <_Bfree>
 800f2b8:	0025      	movs	r5, r4
 800f2ba:	692b      	ldr	r3, [r5, #16]
 800f2bc:	1c5a      	adds	r2, r3, #1
 800f2be:	612a      	str	r2, [r5, #16]
 800f2c0:	2201      	movs	r2, #1
 800f2c2:	3304      	adds	r3, #4
 800f2c4:	009b      	lsls	r3, r3, #2
 800f2c6:	18eb      	adds	r3, r5, r3
 800f2c8:	605a      	str	r2, [r3, #4]
 800f2ca:	e7b9      	b.n	800f240 <__gethex+0x374>
 800f2cc:	692a      	ldr	r2, [r5, #16]
 800f2ce:	9902      	ldr	r1, [sp, #8]
 800f2d0:	428a      	cmp	r2, r1
 800f2d2:	dd09      	ble.n	800f2e8 <__gethex+0x41c>
 800f2d4:	2101      	movs	r1, #1
 800f2d6:	0028      	movs	r0, r5
 800f2d8:	f7ff fd8d 	bl	800edf6 <rshift>
 800f2dc:	9b01      	ldr	r3, [sp, #4]
 800f2de:	3701      	adds	r7, #1
 800f2e0:	689b      	ldr	r3, [r3, #8]
 800f2e2:	42bb      	cmp	r3, r7
 800f2e4:	dac1      	bge.n	800f26a <__gethex+0x39e>
 800f2e6:	e6e4      	b.n	800f0b2 <__gethex+0x1e6>
 800f2e8:	221f      	movs	r2, #31
 800f2ea:	9c00      	ldr	r4, [sp, #0]
 800f2ec:	9900      	ldr	r1, [sp, #0]
 800f2ee:	2601      	movs	r6, #1
 800f2f0:	4014      	ands	r4, r2
 800f2f2:	4211      	tst	r1, r2
 800f2f4:	d0ba      	beq.n	800f26c <__gethex+0x3a0>
 800f2f6:	9a04      	ldr	r2, [sp, #16]
 800f2f8:	189b      	adds	r3, r3, r2
 800f2fa:	3b04      	subs	r3, #4
 800f2fc:	6818      	ldr	r0, [r3, #0]
 800f2fe:	f7fe f859 	bl	800d3b4 <__hi0bits>
 800f302:	2320      	movs	r3, #32
 800f304:	1b1b      	subs	r3, r3, r4
 800f306:	4298      	cmp	r0, r3
 800f308:	dbe4      	blt.n	800f2d4 <__gethex+0x408>
 800f30a:	e7af      	b.n	800f26c <__gethex+0x3a0>
 800f30c:	08010245 	.word	0x08010245
 800f310:	08010556 	.word	0x08010556

0800f314 <L_shift>:
 800f314:	2308      	movs	r3, #8
 800f316:	b570      	push	{r4, r5, r6, lr}
 800f318:	2520      	movs	r5, #32
 800f31a:	1a9a      	subs	r2, r3, r2
 800f31c:	0092      	lsls	r2, r2, #2
 800f31e:	1aad      	subs	r5, r5, r2
 800f320:	6843      	ldr	r3, [r0, #4]
 800f322:	6804      	ldr	r4, [r0, #0]
 800f324:	001e      	movs	r6, r3
 800f326:	40ae      	lsls	r6, r5
 800f328:	40d3      	lsrs	r3, r2
 800f32a:	4334      	orrs	r4, r6
 800f32c:	6004      	str	r4, [r0, #0]
 800f32e:	6043      	str	r3, [r0, #4]
 800f330:	3004      	adds	r0, #4
 800f332:	4288      	cmp	r0, r1
 800f334:	d3f4      	bcc.n	800f320 <L_shift+0xc>
 800f336:	bd70      	pop	{r4, r5, r6, pc}

0800f338 <__match>:
 800f338:	b530      	push	{r4, r5, lr}
 800f33a:	6803      	ldr	r3, [r0, #0]
 800f33c:	780c      	ldrb	r4, [r1, #0]
 800f33e:	3301      	adds	r3, #1
 800f340:	2c00      	cmp	r4, #0
 800f342:	d102      	bne.n	800f34a <__match+0x12>
 800f344:	6003      	str	r3, [r0, #0]
 800f346:	2001      	movs	r0, #1
 800f348:	bd30      	pop	{r4, r5, pc}
 800f34a:	781a      	ldrb	r2, [r3, #0]
 800f34c:	0015      	movs	r5, r2
 800f34e:	3d41      	subs	r5, #65	; 0x41
 800f350:	2d19      	cmp	r5, #25
 800f352:	d800      	bhi.n	800f356 <__match+0x1e>
 800f354:	3220      	adds	r2, #32
 800f356:	3101      	adds	r1, #1
 800f358:	42a2      	cmp	r2, r4
 800f35a:	d0ef      	beq.n	800f33c <__match+0x4>
 800f35c:	2000      	movs	r0, #0
 800f35e:	e7f3      	b.n	800f348 <__match+0x10>

0800f360 <__hexnan>:
 800f360:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f362:	680b      	ldr	r3, [r1, #0]
 800f364:	b08b      	sub	sp, #44	; 0x2c
 800f366:	9201      	str	r2, [sp, #4]
 800f368:	9901      	ldr	r1, [sp, #4]
 800f36a:	115a      	asrs	r2, r3, #5
 800f36c:	0092      	lsls	r2, r2, #2
 800f36e:	188a      	adds	r2, r1, r2
 800f370:	9202      	str	r2, [sp, #8]
 800f372:	0019      	movs	r1, r3
 800f374:	221f      	movs	r2, #31
 800f376:	4011      	ands	r1, r2
 800f378:	9008      	str	r0, [sp, #32]
 800f37a:	9106      	str	r1, [sp, #24]
 800f37c:	4213      	tst	r3, r2
 800f37e:	d002      	beq.n	800f386 <__hexnan+0x26>
 800f380:	9b02      	ldr	r3, [sp, #8]
 800f382:	3304      	adds	r3, #4
 800f384:	9302      	str	r3, [sp, #8]
 800f386:	9b02      	ldr	r3, [sp, #8]
 800f388:	2500      	movs	r5, #0
 800f38a:	1f1f      	subs	r7, r3, #4
 800f38c:	003e      	movs	r6, r7
 800f38e:	003c      	movs	r4, r7
 800f390:	9b08      	ldr	r3, [sp, #32]
 800f392:	603d      	str	r5, [r7, #0]
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	9507      	str	r5, [sp, #28]
 800f398:	9305      	str	r3, [sp, #20]
 800f39a:	9503      	str	r5, [sp, #12]
 800f39c:	9b05      	ldr	r3, [sp, #20]
 800f39e:	3301      	adds	r3, #1
 800f3a0:	9309      	str	r3, [sp, #36]	; 0x24
 800f3a2:	9b05      	ldr	r3, [sp, #20]
 800f3a4:	785b      	ldrb	r3, [r3, #1]
 800f3a6:	9304      	str	r3, [sp, #16]
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d028      	beq.n	800f3fe <__hexnan+0x9e>
 800f3ac:	9804      	ldr	r0, [sp, #16]
 800f3ae:	f7ff fd77 	bl	800eea0 <__hexdig_fun>
 800f3b2:	2800      	cmp	r0, #0
 800f3b4:	d154      	bne.n	800f460 <__hexnan+0x100>
 800f3b6:	9b04      	ldr	r3, [sp, #16]
 800f3b8:	2b20      	cmp	r3, #32
 800f3ba:	d819      	bhi.n	800f3f0 <__hexnan+0x90>
 800f3bc:	9b03      	ldr	r3, [sp, #12]
 800f3be:	9a07      	ldr	r2, [sp, #28]
 800f3c0:	4293      	cmp	r3, r2
 800f3c2:	dd12      	ble.n	800f3ea <__hexnan+0x8a>
 800f3c4:	42b4      	cmp	r4, r6
 800f3c6:	d206      	bcs.n	800f3d6 <__hexnan+0x76>
 800f3c8:	2d07      	cmp	r5, #7
 800f3ca:	dc04      	bgt.n	800f3d6 <__hexnan+0x76>
 800f3cc:	002a      	movs	r2, r5
 800f3ce:	0031      	movs	r1, r6
 800f3d0:	0020      	movs	r0, r4
 800f3d2:	f7ff ff9f 	bl	800f314 <L_shift>
 800f3d6:	9b01      	ldr	r3, [sp, #4]
 800f3d8:	2508      	movs	r5, #8
 800f3da:	429c      	cmp	r4, r3
 800f3dc:	d905      	bls.n	800f3ea <__hexnan+0x8a>
 800f3de:	1f26      	subs	r6, r4, #4
 800f3e0:	2500      	movs	r5, #0
 800f3e2:	0034      	movs	r4, r6
 800f3e4:	9b03      	ldr	r3, [sp, #12]
 800f3e6:	6035      	str	r5, [r6, #0]
 800f3e8:	9307      	str	r3, [sp, #28]
 800f3ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f3ec:	9305      	str	r3, [sp, #20]
 800f3ee:	e7d5      	b.n	800f39c <__hexnan+0x3c>
 800f3f0:	9b04      	ldr	r3, [sp, #16]
 800f3f2:	2b29      	cmp	r3, #41	; 0x29
 800f3f4:	d159      	bne.n	800f4aa <__hexnan+0x14a>
 800f3f6:	9b05      	ldr	r3, [sp, #20]
 800f3f8:	9a08      	ldr	r2, [sp, #32]
 800f3fa:	3302      	adds	r3, #2
 800f3fc:	6013      	str	r3, [r2, #0]
 800f3fe:	9b03      	ldr	r3, [sp, #12]
 800f400:	2b00      	cmp	r3, #0
 800f402:	d052      	beq.n	800f4aa <__hexnan+0x14a>
 800f404:	42b4      	cmp	r4, r6
 800f406:	d206      	bcs.n	800f416 <__hexnan+0xb6>
 800f408:	2d07      	cmp	r5, #7
 800f40a:	dc04      	bgt.n	800f416 <__hexnan+0xb6>
 800f40c:	002a      	movs	r2, r5
 800f40e:	0031      	movs	r1, r6
 800f410:	0020      	movs	r0, r4
 800f412:	f7ff ff7f 	bl	800f314 <L_shift>
 800f416:	9b01      	ldr	r3, [sp, #4]
 800f418:	429c      	cmp	r4, r3
 800f41a:	d935      	bls.n	800f488 <__hexnan+0x128>
 800f41c:	001a      	movs	r2, r3
 800f41e:	0023      	movs	r3, r4
 800f420:	cb02      	ldmia	r3!, {r1}
 800f422:	c202      	stmia	r2!, {r1}
 800f424:	429f      	cmp	r7, r3
 800f426:	d2fb      	bcs.n	800f420 <__hexnan+0xc0>
 800f428:	9b02      	ldr	r3, [sp, #8]
 800f42a:	1c62      	adds	r2, r4, #1
 800f42c:	1ed9      	subs	r1, r3, #3
 800f42e:	2304      	movs	r3, #4
 800f430:	4291      	cmp	r1, r2
 800f432:	d305      	bcc.n	800f440 <__hexnan+0xe0>
 800f434:	9b02      	ldr	r3, [sp, #8]
 800f436:	3b04      	subs	r3, #4
 800f438:	1b1b      	subs	r3, r3, r4
 800f43a:	089b      	lsrs	r3, r3, #2
 800f43c:	3301      	adds	r3, #1
 800f43e:	009b      	lsls	r3, r3, #2
 800f440:	9a01      	ldr	r2, [sp, #4]
 800f442:	18d3      	adds	r3, r2, r3
 800f444:	2200      	movs	r2, #0
 800f446:	c304      	stmia	r3!, {r2}
 800f448:	429f      	cmp	r7, r3
 800f44a:	d2fc      	bcs.n	800f446 <__hexnan+0xe6>
 800f44c:	683b      	ldr	r3, [r7, #0]
 800f44e:	2b00      	cmp	r3, #0
 800f450:	d104      	bne.n	800f45c <__hexnan+0xfc>
 800f452:	9b01      	ldr	r3, [sp, #4]
 800f454:	429f      	cmp	r7, r3
 800f456:	d126      	bne.n	800f4a6 <__hexnan+0x146>
 800f458:	2301      	movs	r3, #1
 800f45a:	603b      	str	r3, [r7, #0]
 800f45c:	2005      	movs	r0, #5
 800f45e:	e025      	b.n	800f4ac <__hexnan+0x14c>
 800f460:	9b03      	ldr	r3, [sp, #12]
 800f462:	3501      	adds	r5, #1
 800f464:	3301      	adds	r3, #1
 800f466:	9303      	str	r3, [sp, #12]
 800f468:	2d08      	cmp	r5, #8
 800f46a:	dd06      	ble.n	800f47a <__hexnan+0x11a>
 800f46c:	9b01      	ldr	r3, [sp, #4]
 800f46e:	429c      	cmp	r4, r3
 800f470:	d9bb      	bls.n	800f3ea <__hexnan+0x8a>
 800f472:	2300      	movs	r3, #0
 800f474:	2501      	movs	r5, #1
 800f476:	3c04      	subs	r4, #4
 800f478:	6023      	str	r3, [r4, #0]
 800f47a:	220f      	movs	r2, #15
 800f47c:	6823      	ldr	r3, [r4, #0]
 800f47e:	4010      	ands	r0, r2
 800f480:	011b      	lsls	r3, r3, #4
 800f482:	4303      	orrs	r3, r0
 800f484:	6023      	str	r3, [r4, #0]
 800f486:	e7b0      	b.n	800f3ea <__hexnan+0x8a>
 800f488:	9b06      	ldr	r3, [sp, #24]
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	d0de      	beq.n	800f44c <__hexnan+0xec>
 800f48e:	2320      	movs	r3, #32
 800f490:	9a06      	ldr	r2, [sp, #24]
 800f492:	9902      	ldr	r1, [sp, #8]
 800f494:	1a9b      	subs	r3, r3, r2
 800f496:	2201      	movs	r2, #1
 800f498:	4252      	negs	r2, r2
 800f49a:	40da      	lsrs	r2, r3
 800f49c:	3904      	subs	r1, #4
 800f49e:	680b      	ldr	r3, [r1, #0]
 800f4a0:	4013      	ands	r3, r2
 800f4a2:	600b      	str	r3, [r1, #0]
 800f4a4:	e7d2      	b.n	800f44c <__hexnan+0xec>
 800f4a6:	3f04      	subs	r7, #4
 800f4a8:	e7d0      	b.n	800f44c <__hexnan+0xec>
 800f4aa:	2004      	movs	r0, #4
 800f4ac:	b00b      	add	sp, #44	; 0x2c
 800f4ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f4b0 <__ascii_mbtowc>:
 800f4b0:	b082      	sub	sp, #8
 800f4b2:	2900      	cmp	r1, #0
 800f4b4:	d100      	bne.n	800f4b8 <__ascii_mbtowc+0x8>
 800f4b6:	a901      	add	r1, sp, #4
 800f4b8:	1e10      	subs	r0, r2, #0
 800f4ba:	d006      	beq.n	800f4ca <__ascii_mbtowc+0x1a>
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	d006      	beq.n	800f4ce <__ascii_mbtowc+0x1e>
 800f4c0:	7813      	ldrb	r3, [r2, #0]
 800f4c2:	600b      	str	r3, [r1, #0]
 800f4c4:	7810      	ldrb	r0, [r2, #0]
 800f4c6:	1e43      	subs	r3, r0, #1
 800f4c8:	4198      	sbcs	r0, r3
 800f4ca:	b002      	add	sp, #8
 800f4cc:	4770      	bx	lr
 800f4ce:	2002      	movs	r0, #2
 800f4d0:	4240      	negs	r0, r0
 800f4d2:	e7fa      	b.n	800f4ca <__ascii_mbtowc+0x1a>

0800f4d4 <_realloc_r>:
 800f4d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f4d6:	0007      	movs	r7, r0
 800f4d8:	000e      	movs	r6, r1
 800f4da:	0014      	movs	r4, r2
 800f4dc:	2900      	cmp	r1, #0
 800f4de:	d105      	bne.n	800f4ec <_realloc_r+0x18>
 800f4e0:	0011      	movs	r1, r2
 800f4e2:	f7fd fddd 	bl	800d0a0 <_malloc_r>
 800f4e6:	0005      	movs	r5, r0
 800f4e8:	0028      	movs	r0, r5
 800f4ea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f4ec:	2a00      	cmp	r2, #0
 800f4ee:	d103      	bne.n	800f4f8 <_realloc_r+0x24>
 800f4f0:	f7fd fd60 	bl	800cfb4 <_free_r>
 800f4f4:	0025      	movs	r5, r4
 800f4f6:	e7f7      	b.n	800f4e8 <_realloc_r+0x14>
 800f4f8:	f000 f83f 	bl	800f57a <_malloc_usable_size_r>
 800f4fc:	9001      	str	r0, [sp, #4]
 800f4fe:	4284      	cmp	r4, r0
 800f500:	d803      	bhi.n	800f50a <_realloc_r+0x36>
 800f502:	0035      	movs	r5, r6
 800f504:	0843      	lsrs	r3, r0, #1
 800f506:	42a3      	cmp	r3, r4
 800f508:	d3ee      	bcc.n	800f4e8 <_realloc_r+0x14>
 800f50a:	0021      	movs	r1, r4
 800f50c:	0038      	movs	r0, r7
 800f50e:	f7fd fdc7 	bl	800d0a0 <_malloc_r>
 800f512:	1e05      	subs	r5, r0, #0
 800f514:	d0e8      	beq.n	800f4e8 <_realloc_r+0x14>
 800f516:	9b01      	ldr	r3, [sp, #4]
 800f518:	0022      	movs	r2, r4
 800f51a:	429c      	cmp	r4, r3
 800f51c:	d900      	bls.n	800f520 <_realloc_r+0x4c>
 800f51e:	001a      	movs	r2, r3
 800f520:	0031      	movs	r1, r6
 800f522:	0028      	movs	r0, r5
 800f524:	f7ff fc0c 	bl	800ed40 <memcpy>
 800f528:	0031      	movs	r1, r6
 800f52a:	0038      	movs	r0, r7
 800f52c:	f7fd fd42 	bl	800cfb4 <_free_r>
 800f530:	e7da      	b.n	800f4e8 <_realloc_r+0x14>

0800f532 <__ascii_wctomb>:
 800f532:	0003      	movs	r3, r0
 800f534:	1e08      	subs	r0, r1, #0
 800f536:	d005      	beq.n	800f544 <__ascii_wctomb+0x12>
 800f538:	2aff      	cmp	r2, #255	; 0xff
 800f53a:	d904      	bls.n	800f546 <__ascii_wctomb+0x14>
 800f53c:	228a      	movs	r2, #138	; 0x8a
 800f53e:	2001      	movs	r0, #1
 800f540:	601a      	str	r2, [r3, #0]
 800f542:	4240      	negs	r0, r0
 800f544:	4770      	bx	lr
 800f546:	2001      	movs	r0, #1
 800f548:	700a      	strb	r2, [r1, #0]
 800f54a:	e7fb      	b.n	800f544 <__ascii_wctomb+0x12>

0800f54c <fiprintf>:
 800f54c:	b40e      	push	{r1, r2, r3}
 800f54e:	b517      	push	{r0, r1, r2, r4, lr}
 800f550:	4c05      	ldr	r4, [pc, #20]	; (800f568 <fiprintf+0x1c>)
 800f552:	ab05      	add	r3, sp, #20
 800f554:	cb04      	ldmia	r3!, {r2}
 800f556:	0001      	movs	r1, r0
 800f558:	6820      	ldr	r0, [r4, #0]
 800f55a:	9301      	str	r3, [sp, #4]
 800f55c:	f000 f83c 	bl	800f5d8 <_vfiprintf_r>
 800f560:	bc1e      	pop	{r1, r2, r3, r4}
 800f562:	bc08      	pop	{r3}
 800f564:	b003      	add	sp, #12
 800f566:	4718      	bx	r3
 800f568:	2000007c 	.word	0x2000007c

0800f56c <abort>:
 800f56c:	2006      	movs	r0, #6
 800f56e:	b510      	push	{r4, lr}
 800f570:	f000 fa1e 	bl	800f9b0 <raise>
 800f574:	2001      	movs	r0, #1
 800f576:	f7f5 f9c8 	bl	800490a <_exit>

0800f57a <_malloc_usable_size_r>:
 800f57a:	1f0b      	subs	r3, r1, #4
 800f57c:	681b      	ldr	r3, [r3, #0]
 800f57e:	1f18      	subs	r0, r3, #4
 800f580:	2b00      	cmp	r3, #0
 800f582:	da01      	bge.n	800f588 <_malloc_usable_size_r+0xe>
 800f584:	580b      	ldr	r3, [r1, r0]
 800f586:	18c0      	adds	r0, r0, r3
 800f588:	4770      	bx	lr

0800f58a <__sfputc_r>:
 800f58a:	6893      	ldr	r3, [r2, #8]
 800f58c:	b510      	push	{r4, lr}
 800f58e:	3b01      	subs	r3, #1
 800f590:	6093      	str	r3, [r2, #8]
 800f592:	2b00      	cmp	r3, #0
 800f594:	da04      	bge.n	800f5a0 <__sfputc_r+0x16>
 800f596:	6994      	ldr	r4, [r2, #24]
 800f598:	42a3      	cmp	r3, r4
 800f59a:	db07      	blt.n	800f5ac <__sfputc_r+0x22>
 800f59c:	290a      	cmp	r1, #10
 800f59e:	d005      	beq.n	800f5ac <__sfputc_r+0x22>
 800f5a0:	6813      	ldr	r3, [r2, #0]
 800f5a2:	1c58      	adds	r0, r3, #1
 800f5a4:	6010      	str	r0, [r2, #0]
 800f5a6:	7019      	strb	r1, [r3, #0]
 800f5a8:	0008      	movs	r0, r1
 800f5aa:	bd10      	pop	{r4, pc}
 800f5ac:	f000 f930 	bl	800f810 <__swbuf_r>
 800f5b0:	0001      	movs	r1, r0
 800f5b2:	e7f9      	b.n	800f5a8 <__sfputc_r+0x1e>

0800f5b4 <__sfputs_r>:
 800f5b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5b6:	0006      	movs	r6, r0
 800f5b8:	000f      	movs	r7, r1
 800f5ba:	0014      	movs	r4, r2
 800f5bc:	18d5      	adds	r5, r2, r3
 800f5be:	42ac      	cmp	r4, r5
 800f5c0:	d101      	bne.n	800f5c6 <__sfputs_r+0x12>
 800f5c2:	2000      	movs	r0, #0
 800f5c4:	e007      	b.n	800f5d6 <__sfputs_r+0x22>
 800f5c6:	7821      	ldrb	r1, [r4, #0]
 800f5c8:	003a      	movs	r2, r7
 800f5ca:	0030      	movs	r0, r6
 800f5cc:	f7ff ffdd 	bl	800f58a <__sfputc_r>
 800f5d0:	3401      	adds	r4, #1
 800f5d2:	1c43      	adds	r3, r0, #1
 800f5d4:	d1f3      	bne.n	800f5be <__sfputs_r+0xa>
 800f5d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f5d8 <_vfiprintf_r>:
 800f5d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f5da:	b0a1      	sub	sp, #132	; 0x84
 800f5dc:	000f      	movs	r7, r1
 800f5de:	0015      	movs	r5, r2
 800f5e0:	001e      	movs	r6, r3
 800f5e2:	9003      	str	r0, [sp, #12]
 800f5e4:	2800      	cmp	r0, #0
 800f5e6:	d004      	beq.n	800f5f2 <_vfiprintf_r+0x1a>
 800f5e8:	6a03      	ldr	r3, [r0, #32]
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	d101      	bne.n	800f5f2 <_vfiprintf_r+0x1a>
 800f5ee:	f7fc fcd9 	bl	800bfa4 <__sinit>
 800f5f2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f5f4:	07db      	lsls	r3, r3, #31
 800f5f6:	d405      	bmi.n	800f604 <_vfiprintf_r+0x2c>
 800f5f8:	89bb      	ldrh	r3, [r7, #12]
 800f5fa:	059b      	lsls	r3, r3, #22
 800f5fc:	d402      	bmi.n	800f604 <_vfiprintf_r+0x2c>
 800f5fe:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800f600:	f7fc fe29 	bl	800c256 <__retarget_lock_acquire_recursive>
 800f604:	89bb      	ldrh	r3, [r7, #12]
 800f606:	071b      	lsls	r3, r3, #28
 800f608:	d502      	bpl.n	800f610 <_vfiprintf_r+0x38>
 800f60a:	693b      	ldr	r3, [r7, #16]
 800f60c:	2b00      	cmp	r3, #0
 800f60e:	d113      	bne.n	800f638 <_vfiprintf_r+0x60>
 800f610:	0039      	movs	r1, r7
 800f612:	9803      	ldr	r0, [sp, #12]
 800f614:	f000 f93e 	bl	800f894 <__swsetup_r>
 800f618:	2800      	cmp	r0, #0
 800f61a:	d00d      	beq.n	800f638 <_vfiprintf_r+0x60>
 800f61c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f61e:	07db      	lsls	r3, r3, #31
 800f620:	d503      	bpl.n	800f62a <_vfiprintf_r+0x52>
 800f622:	2001      	movs	r0, #1
 800f624:	4240      	negs	r0, r0
 800f626:	b021      	add	sp, #132	; 0x84
 800f628:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f62a:	89bb      	ldrh	r3, [r7, #12]
 800f62c:	059b      	lsls	r3, r3, #22
 800f62e:	d4f8      	bmi.n	800f622 <_vfiprintf_r+0x4a>
 800f630:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800f632:	f7fc fe11 	bl	800c258 <__retarget_lock_release_recursive>
 800f636:	e7f4      	b.n	800f622 <_vfiprintf_r+0x4a>
 800f638:	2300      	movs	r3, #0
 800f63a:	ac08      	add	r4, sp, #32
 800f63c:	6163      	str	r3, [r4, #20]
 800f63e:	3320      	adds	r3, #32
 800f640:	7663      	strb	r3, [r4, #25]
 800f642:	3310      	adds	r3, #16
 800f644:	76a3      	strb	r3, [r4, #26]
 800f646:	9607      	str	r6, [sp, #28]
 800f648:	002e      	movs	r6, r5
 800f64a:	7833      	ldrb	r3, [r6, #0]
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	d001      	beq.n	800f654 <_vfiprintf_r+0x7c>
 800f650:	2b25      	cmp	r3, #37	; 0x25
 800f652:	d148      	bne.n	800f6e6 <_vfiprintf_r+0x10e>
 800f654:	1b73      	subs	r3, r6, r5
 800f656:	9305      	str	r3, [sp, #20]
 800f658:	42ae      	cmp	r6, r5
 800f65a:	d00b      	beq.n	800f674 <_vfiprintf_r+0x9c>
 800f65c:	002a      	movs	r2, r5
 800f65e:	0039      	movs	r1, r7
 800f660:	9803      	ldr	r0, [sp, #12]
 800f662:	f7ff ffa7 	bl	800f5b4 <__sfputs_r>
 800f666:	3001      	adds	r0, #1
 800f668:	d100      	bne.n	800f66c <_vfiprintf_r+0x94>
 800f66a:	e0af      	b.n	800f7cc <_vfiprintf_r+0x1f4>
 800f66c:	6963      	ldr	r3, [r4, #20]
 800f66e:	9a05      	ldr	r2, [sp, #20]
 800f670:	189b      	adds	r3, r3, r2
 800f672:	6163      	str	r3, [r4, #20]
 800f674:	7833      	ldrb	r3, [r6, #0]
 800f676:	2b00      	cmp	r3, #0
 800f678:	d100      	bne.n	800f67c <_vfiprintf_r+0xa4>
 800f67a:	e0a7      	b.n	800f7cc <_vfiprintf_r+0x1f4>
 800f67c:	2201      	movs	r2, #1
 800f67e:	2300      	movs	r3, #0
 800f680:	4252      	negs	r2, r2
 800f682:	6062      	str	r2, [r4, #4]
 800f684:	a904      	add	r1, sp, #16
 800f686:	3254      	adds	r2, #84	; 0x54
 800f688:	1852      	adds	r2, r2, r1
 800f68a:	1c75      	adds	r5, r6, #1
 800f68c:	6023      	str	r3, [r4, #0]
 800f68e:	60e3      	str	r3, [r4, #12]
 800f690:	60a3      	str	r3, [r4, #8]
 800f692:	7013      	strb	r3, [r2, #0]
 800f694:	65a3      	str	r3, [r4, #88]	; 0x58
 800f696:	4b59      	ldr	r3, [pc, #356]	; (800f7fc <_vfiprintf_r+0x224>)
 800f698:	2205      	movs	r2, #5
 800f69a:	0018      	movs	r0, r3
 800f69c:	7829      	ldrb	r1, [r5, #0]
 800f69e:	9305      	str	r3, [sp, #20]
 800f6a0:	f7fc fddb 	bl	800c25a <memchr>
 800f6a4:	1c6e      	adds	r6, r5, #1
 800f6a6:	2800      	cmp	r0, #0
 800f6a8:	d11f      	bne.n	800f6ea <_vfiprintf_r+0x112>
 800f6aa:	6822      	ldr	r2, [r4, #0]
 800f6ac:	06d3      	lsls	r3, r2, #27
 800f6ae:	d504      	bpl.n	800f6ba <_vfiprintf_r+0xe2>
 800f6b0:	2353      	movs	r3, #83	; 0x53
 800f6b2:	a904      	add	r1, sp, #16
 800f6b4:	185b      	adds	r3, r3, r1
 800f6b6:	2120      	movs	r1, #32
 800f6b8:	7019      	strb	r1, [r3, #0]
 800f6ba:	0713      	lsls	r3, r2, #28
 800f6bc:	d504      	bpl.n	800f6c8 <_vfiprintf_r+0xf0>
 800f6be:	2353      	movs	r3, #83	; 0x53
 800f6c0:	a904      	add	r1, sp, #16
 800f6c2:	185b      	adds	r3, r3, r1
 800f6c4:	212b      	movs	r1, #43	; 0x2b
 800f6c6:	7019      	strb	r1, [r3, #0]
 800f6c8:	782b      	ldrb	r3, [r5, #0]
 800f6ca:	2b2a      	cmp	r3, #42	; 0x2a
 800f6cc:	d016      	beq.n	800f6fc <_vfiprintf_r+0x124>
 800f6ce:	002e      	movs	r6, r5
 800f6d0:	2100      	movs	r1, #0
 800f6d2:	200a      	movs	r0, #10
 800f6d4:	68e3      	ldr	r3, [r4, #12]
 800f6d6:	7832      	ldrb	r2, [r6, #0]
 800f6d8:	1c75      	adds	r5, r6, #1
 800f6da:	3a30      	subs	r2, #48	; 0x30
 800f6dc:	2a09      	cmp	r2, #9
 800f6de:	d94e      	bls.n	800f77e <_vfiprintf_r+0x1a6>
 800f6e0:	2900      	cmp	r1, #0
 800f6e2:	d111      	bne.n	800f708 <_vfiprintf_r+0x130>
 800f6e4:	e017      	b.n	800f716 <_vfiprintf_r+0x13e>
 800f6e6:	3601      	adds	r6, #1
 800f6e8:	e7af      	b.n	800f64a <_vfiprintf_r+0x72>
 800f6ea:	9b05      	ldr	r3, [sp, #20]
 800f6ec:	6822      	ldr	r2, [r4, #0]
 800f6ee:	1ac0      	subs	r0, r0, r3
 800f6f0:	2301      	movs	r3, #1
 800f6f2:	4083      	lsls	r3, r0
 800f6f4:	4313      	orrs	r3, r2
 800f6f6:	0035      	movs	r5, r6
 800f6f8:	6023      	str	r3, [r4, #0]
 800f6fa:	e7cc      	b.n	800f696 <_vfiprintf_r+0xbe>
 800f6fc:	9b07      	ldr	r3, [sp, #28]
 800f6fe:	1d19      	adds	r1, r3, #4
 800f700:	681b      	ldr	r3, [r3, #0]
 800f702:	9107      	str	r1, [sp, #28]
 800f704:	2b00      	cmp	r3, #0
 800f706:	db01      	blt.n	800f70c <_vfiprintf_r+0x134>
 800f708:	930b      	str	r3, [sp, #44]	; 0x2c
 800f70a:	e004      	b.n	800f716 <_vfiprintf_r+0x13e>
 800f70c:	425b      	negs	r3, r3
 800f70e:	60e3      	str	r3, [r4, #12]
 800f710:	2302      	movs	r3, #2
 800f712:	4313      	orrs	r3, r2
 800f714:	6023      	str	r3, [r4, #0]
 800f716:	7833      	ldrb	r3, [r6, #0]
 800f718:	2b2e      	cmp	r3, #46	; 0x2e
 800f71a:	d10a      	bne.n	800f732 <_vfiprintf_r+0x15a>
 800f71c:	7873      	ldrb	r3, [r6, #1]
 800f71e:	2b2a      	cmp	r3, #42	; 0x2a
 800f720:	d135      	bne.n	800f78e <_vfiprintf_r+0x1b6>
 800f722:	9b07      	ldr	r3, [sp, #28]
 800f724:	3602      	adds	r6, #2
 800f726:	1d1a      	adds	r2, r3, #4
 800f728:	681b      	ldr	r3, [r3, #0]
 800f72a:	9207      	str	r2, [sp, #28]
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	db2b      	blt.n	800f788 <_vfiprintf_r+0x1b0>
 800f730:	9309      	str	r3, [sp, #36]	; 0x24
 800f732:	4d33      	ldr	r5, [pc, #204]	; (800f800 <_vfiprintf_r+0x228>)
 800f734:	2203      	movs	r2, #3
 800f736:	0028      	movs	r0, r5
 800f738:	7831      	ldrb	r1, [r6, #0]
 800f73a:	f7fc fd8e 	bl	800c25a <memchr>
 800f73e:	2800      	cmp	r0, #0
 800f740:	d006      	beq.n	800f750 <_vfiprintf_r+0x178>
 800f742:	2340      	movs	r3, #64	; 0x40
 800f744:	1b40      	subs	r0, r0, r5
 800f746:	4083      	lsls	r3, r0
 800f748:	6822      	ldr	r2, [r4, #0]
 800f74a:	3601      	adds	r6, #1
 800f74c:	4313      	orrs	r3, r2
 800f74e:	6023      	str	r3, [r4, #0]
 800f750:	7831      	ldrb	r1, [r6, #0]
 800f752:	2206      	movs	r2, #6
 800f754:	482b      	ldr	r0, [pc, #172]	; (800f804 <_vfiprintf_r+0x22c>)
 800f756:	1c75      	adds	r5, r6, #1
 800f758:	7621      	strb	r1, [r4, #24]
 800f75a:	f7fc fd7e 	bl	800c25a <memchr>
 800f75e:	2800      	cmp	r0, #0
 800f760:	d043      	beq.n	800f7ea <_vfiprintf_r+0x212>
 800f762:	4b29      	ldr	r3, [pc, #164]	; (800f808 <_vfiprintf_r+0x230>)
 800f764:	2b00      	cmp	r3, #0
 800f766:	d125      	bne.n	800f7b4 <_vfiprintf_r+0x1dc>
 800f768:	2207      	movs	r2, #7
 800f76a:	9b07      	ldr	r3, [sp, #28]
 800f76c:	3307      	adds	r3, #7
 800f76e:	4393      	bics	r3, r2
 800f770:	3308      	adds	r3, #8
 800f772:	9307      	str	r3, [sp, #28]
 800f774:	6963      	ldr	r3, [r4, #20]
 800f776:	9a04      	ldr	r2, [sp, #16]
 800f778:	189b      	adds	r3, r3, r2
 800f77a:	6163      	str	r3, [r4, #20]
 800f77c:	e764      	b.n	800f648 <_vfiprintf_r+0x70>
 800f77e:	4343      	muls	r3, r0
 800f780:	002e      	movs	r6, r5
 800f782:	2101      	movs	r1, #1
 800f784:	189b      	adds	r3, r3, r2
 800f786:	e7a6      	b.n	800f6d6 <_vfiprintf_r+0xfe>
 800f788:	2301      	movs	r3, #1
 800f78a:	425b      	negs	r3, r3
 800f78c:	e7d0      	b.n	800f730 <_vfiprintf_r+0x158>
 800f78e:	2300      	movs	r3, #0
 800f790:	200a      	movs	r0, #10
 800f792:	001a      	movs	r2, r3
 800f794:	3601      	adds	r6, #1
 800f796:	6063      	str	r3, [r4, #4]
 800f798:	7831      	ldrb	r1, [r6, #0]
 800f79a:	1c75      	adds	r5, r6, #1
 800f79c:	3930      	subs	r1, #48	; 0x30
 800f79e:	2909      	cmp	r1, #9
 800f7a0:	d903      	bls.n	800f7aa <_vfiprintf_r+0x1d2>
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d0c5      	beq.n	800f732 <_vfiprintf_r+0x15a>
 800f7a6:	9209      	str	r2, [sp, #36]	; 0x24
 800f7a8:	e7c3      	b.n	800f732 <_vfiprintf_r+0x15a>
 800f7aa:	4342      	muls	r2, r0
 800f7ac:	002e      	movs	r6, r5
 800f7ae:	2301      	movs	r3, #1
 800f7b0:	1852      	adds	r2, r2, r1
 800f7b2:	e7f1      	b.n	800f798 <_vfiprintf_r+0x1c0>
 800f7b4:	aa07      	add	r2, sp, #28
 800f7b6:	9200      	str	r2, [sp, #0]
 800f7b8:	0021      	movs	r1, r4
 800f7ba:	003a      	movs	r2, r7
 800f7bc:	4b13      	ldr	r3, [pc, #76]	; (800f80c <_vfiprintf_r+0x234>)
 800f7be:	9803      	ldr	r0, [sp, #12]
 800f7c0:	f7fb fd82 	bl	800b2c8 <_printf_float>
 800f7c4:	9004      	str	r0, [sp, #16]
 800f7c6:	9b04      	ldr	r3, [sp, #16]
 800f7c8:	3301      	adds	r3, #1
 800f7ca:	d1d3      	bne.n	800f774 <_vfiprintf_r+0x19c>
 800f7cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f7ce:	07db      	lsls	r3, r3, #31
 800f7d0:	d405      	bmi.n	800f7de <_vfiprintf_r+0x206>
 800f7d2:	89bb      	ldrh	r3, [r7, #12]
 800f7d4:	059b      	lsls	r3, r3, #22
 800f7d6:	d402      	bmi.n	800f7de <_vfiprintf_r+0x206>
 800f7d8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800f7da:	f7fc fd3d 	bl	800c258 <__retarget_lock_release_recursive>
 800f7de:	89bb      	ldrh	r3, [r7, #12]
 800f7e0:	065b      	lsls	r3, r3, #25
 800f7e2:	d500      	bpl.n	800f7e6 <_vfiprintf_r+0x20e>
 800f7e4:	e71d      	b.n	800f622 <_vfiprintf_r+0x4a>
 800f7e6:	980d      	ldr	r0, [sp, #52]	; 0x34
 800f7e8:	e71d      	b.n	800f626 <_vfiprintf_r+0x4e>
 800f7ea:	aa07      	add	r2, sp, #28
 800f7ec:	9200      	str	r2, [sp, #0]
 800f7ee:	0021      	movs	r1, r4
 800f7f0:	003a      	movs	r2, r7
 800f7f2:	4b06      	ldr	r3, [pc, #24]	; (800f80c <_vfiprintf_r+0x234>)
 800f7f4:	9803      	ldr	r0, [sp, #12]
 800f7f6:	f7fc f82d 	bl	800b854 <_printf_i>
 800f7fa:	e7e3      	b.n	800f7c4 <_vfiprintf_r+0x1ec>
 800f7fc:	08010501 	.word	0x08010501
 800f800:	08010507 	.word	0x08010507
 800f804:	0801050b 	.word	0x0801050b
 800f808:	0800b2c9 	.word	0x0800b2c9
 800f80c:	0800f5b5 	.word	0x0800f5b5

0800f810 <__swbuf_r>:
 800f810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f812:	0006      	movs	r6, r0
 800f814:	000d      	movs	r5, r1
 800f816:	0014      	movs	r4, r2
 800f818:	2800      	cmp	r0, #0
 800f81a:	d004      	beq.n	800f826 <__swbuf_r+0x16>
 800f81c:	6a03      	ldr	r3, [r0, #32]
 800f81e:	2b00      	cmp	r3, #0
 800f820:	d101      	bne.n	800f826 <__swbuf_r+0x16>
 800f822:	f7fc fbbf 	bl	800bfa4 <__sinit>
 800f826:	69a3      	ldr	r3, [r4, #24]
 800f828:	60a3      	str	r3, [r4, #8]
 800f82a:	89a3      	ldrh	r3, [r4, #12]
 800f82c:	071b      	lsls	r3, r3, #28
 800f82e:	d528      	bpl.n	800f882 <__swbuf_r+0x72>
 800f830:	6923      	ldr	r3, [r4, #16]
 800f832:	2b00      	cmp	r3, #0
 800f834:	d025      	beq.n	800f882 <__swbuf_r+0x72>
 800f836:	6923      	ldr	r3, [r4, #16]
 800f838:	6820      	ldr	r0, [r4, #0]
 800f83a:	b2ef      	uxtb	r7, r5
 800f83c:	1ac0      	subs	r0, r0, r3
 800f83e:	6963      	ldr	r3, [r4, #20]
 800f840:	b2ed      	uxtb	r5, r5
 800f842:	4283      	cmp	r3, r0
 800f844:	dc05      	bgt.n	800f852 <__swbuf_r+0x42>
 800f846:	0021      	movs	r1, r4
 800f848:	0030      	movs	r0, r6
 800f84a:	f7ff fa17 	bl	800ec7c <_fflush_r>
 800f84e:	2800      	cmp	r0, #0
 800f850:	d11d      	bne.n	800f88e <__swbuf_r+0x7e>
 800f852:	68a3      	ldr	r3, [r4, #8]
 800f854:	3001      	adds	r0, #1
 800f856:	3b01      	subs	r3, #1
 800f858:	60a3      	str	r3, [r4, #8]
 800f85a:	6823      	ldr	r3, [r4, #0]
 800f85c:	1c5a      	adds	r2, r3, #1
 800f85e:	6022      	str	r2, [r4, #0]
 800f860:	701f      	strb	r7, [r3, #0]
 800f862:	6963      	ldr	r3, [r4, #20]
 800f864:	4283      	cmp	r3, r0
 800f866:	d004      	beq.n	800f872 <__swbuf_r+0x62>
 800f868:	89a3      	ldrh	r3, [r4, #12]
 800f86a:	07db      	lsls	r3, r3, #31
 800f86c:	d507      	bpl.n	800f87e <__swbuf_r+0x6e>
 800f86e:	2d0a      	cmp	r5, #10
 800f870:	d105      	bne.n	800f87e <__swbuf_r+0x6e>
 800f872:	0021      	movs	r1, r4
 800f874:	0030      	movs	r0, r6
 800f876:	f7ff fa01 	bl	800ec7c <_fflush_r>
 800f87a:	2800      	cmp	r0, #0
 800f87c:	d107      	bne.n	800f88e <__swbuf_r+0x7e>
 800f87e:	0028      	movs	r0, r5
 800f880:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f882:	0021      	movs	r1, r4
 800f884:	0030      	movs	r0, r6
 800f886:	f000 f805 	bl	800f894 <__swsetup_r>
 800f88a:	2800      	cmp	r0, #0
 800f88c:	d0d3      	beq.n	800f836 <__swbuf_r+0x26>
 800f88e:	2501      	movs	r5, #1
 800f890:	426d      	negs	r5, r5
 800f892:	e7f4      	b.n	800f87e <__swbuf_r+0x6e>

0800f894 <__swsetup_r>:
 800f894:	4b30      	ldr	r3, [pc, #192]	; (800f958 <__swsetup_r+0xc4>)
 800f896:	b570      	push	{r4, r5, r6, lr}
 800f898:	0005      	movs	r5, r0
 800f89a:	6818      	ldr	r0, [r3, #0]
 800f89c:	000c      	movs	r4, r1
 800f89e:	2800      	cmp	r0, #0
 800f8a0:	d004      	beq.n	800f8ac <__swsetup_r+0x18>
 800f8a2:	6a03      	ldr	r3, [r0, #32]
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d101      	bne.n	800f8ac <__swsetup_r+0x18>
 800f8a8:	f7fc fb7c 	bl	800bfa4 <__sinit>
 800f8ac:	230c      	movs	r3, #12
 800f8ae:	5ee2      	ldrsh	r2, [r4, r3]
 800f8b0:	b293      	uxth	r3, r2
 800f8b2:	0711      	lsls	r1, r2, #28
 800f8b4:	d423      	bmi.n	800f8fe <__swsetup_r+0x6a>
 800f8b6:	06d9      	lsls	r1, r3, #27
 800f8b8:	d407      	bmi.n	800f8ca <__swsetup_r+0x36>
 800f8ba:	2309      	movs	r3, #9
 800f8bc:	2001      	movs	r0, #1
 800f8be:	602b      	str	r3, [r5, #0]
 800f8c0:	3337      	adds	r3, #55	; 0x37
 800f8c2:	4313      	orrs	r3, r2
 800f8c4:	81a3      	strh	r3, [r4, #12]
 800f8c6:	4240      	negs	r0, r0
 800f8c8:	bd70      	pop	{r4, r5, r6, pc}
 800f8ca:	075b      	lsls	r3, r3, #29
 800f8cc:	d513      	bpl.n	800f8f6 <__swsetup_r+0x62>
 800f8ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f8d0:	2900      	cmp	r1, #0
 800f8d2:	d008      	beq.n	800f8e6 <__swsetup_r+0x52>
 800f8d4:	0023      	movs	r3, r4
 800f8d6:	3344      	adds	r3, #68	; 0x44
 800f8d8:	4299      	cmp	r1, r3
 800f8da:	d002      	beq.n	800f8e2 <__swsetup_r+0x4e>
 800f8dc:	0028      	movs	r0, r5
 800f8de:	f7fd fb69 	bl	800cfb4 <_free_r>
 800f8e2:	2300      	movs	r3, #0
 800f8e4:	6363      	str	r3, [r4, #52]	; 0x34
 800f8e6:	2224      	movs	r2, #36	; 0x24
 800f8e8:	89a3      	ldrh	r3, [r4, #12]
 800f8ea:	4393      	bics	r3, r2
 800f8ec:	81a3      	strh	r3, [r4, #12]
 800f8ee:	2300      	movs	r3, #0
 800f8f0:	6063      	str	r3, [r4, #4]
 800f8f2:	6923      	ldr	r3, [r4, #16]
 800f8f4:	6023      	str	r3, [r4, #0]
 800f8f6:	2308      	movs	r3, #8
 800f8f8:	89a2      	ldrh	r2, [r4, #12]
 800f8fa:	4313      	orrs	r3, r2
 800f8fc:	81a3      	strh	r3, [r4, #12]
 800f8fe:	6923      	ldr	r3, [r4, #16]
 800f900:	2b00      	cmp	r3, #0
 800f902:	d10b      	bne.n	800f91c <__swsetup_r+0x88>
 800f904:	21a0      	movs	r1, #160	; 0xa0
 800f906:	2280      	movs	r2, #128	; 0x80
 800f908:	89a3      	ldrh	r3, [r4, #12]
 800f90a:	0089      	lsls	r1, r1, #2
 800f90c:	0092      	lsls	r2, r2, #2
 800f90e:	400b      	ands	r3, r1
 800f910:	4293      	cmp	r3, r2
 800f912:	d003      	beq.n	800f91c <__swsetup_r+0x88>
 800f914:	0021      	movs	r1, r4
 800f916:	0028      	movs	r0, r5
 800f918:	f000 f892 	bl	800fa40 <__smakebuf_r>
 800f91c:	220c      	movs	r2, #12
 800f91e:	5ea3      	ldrsh	r3, [r4, r2]
 800f920:	2001      	movs	r0, #1
 800f922:	001a      	movs	r2, r3
 800f924:	b299      	uxth	r1, r3
 800f926:	4002      	ands	r2, r0
 800f928:	4203      	tst	r3, r0
 800f92a:	d00f      	beq.n	800f94c <__swsetup_r+0xb8>
 800f92c:	2200      	movs	r2, #0
 800f92e:	60a2      	str	r2, [r4, #8]
 800f930:	6962      	ldr	r2, [r4, #20]
 800f932:	4252      	negs	r2, r2
 800f934:	61a2      	str	r2, [r4, #24]
 800f936:	2000      	movs	r0, #0
 800f938:	6922      	ldr	r2, [r4, #16]
 800f93a:	4282      	cmp	r2, r0
 800f93c:	d1c4      	bne.n	800f8c8 <__swsetup_r+0x34>
 800f93e:	0609      	lsls	r1, r1, #24
 800f940:	d5c2      	bpl.n	800f8c8 <__swsetup_r+0x34>
 800f942:	2240      	movs	r2, #64	; 0x40
 800f944:	4313      	orrs	r3, r2
 800f946:	81a3      	strh	r3, [r4, #12]
 800f948:	3801      	subs	r0, #1
 800f94a:	e7bd      	b.n	800f8c8 <__swsetup_r+0x34>
 800f94c:	0788      	lsls	r0, r1, #30
 800f94e:	d400      	bmi.n	800f952 <__swsetup_r+0xbe>
 800f950:	6962      	ldr	r2, [r4, #20]
 800f952:	60a2      	str	r2, [r4, #8]
 800f954:	e7ef      	b.n	800f936 <__swsetup_r+0xa2>
 800f956:	46c0      	nop			; (mov r8, r8)
 800f958:	2000007c 	.word	0x2000007c

0800f95c <_raise_r>:
 800f95c:	b570      	push	{r4, r5, r6, lr}
 800f95e:	0004      	movs	r4, r0
 800f960:	000d      	movs	r5, r1
 800f962:	291f      	cmp	r1, #31
 800f964:	d904      	bls.n	800f970 <_raise_r+0x14>
 800f966:	2316      	movs	r3, #22
 800f968:	6003      	str	r3, [r0, #0]
 800f96a:	2001      	movs	r0, #1
 800f96c:	4240      	negs	r0, r0
 800f96e:	bd70      	pop	{r4, r5, r6, pc}
 800f970:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800f972:	2b00      	cmp	r3, #0
 800f974:	d004      	beq.n	800f980 <_raise_r+0x24>
 800f976:	008a      	lsls	r2, r1, #2
 800f978:	189b      	adds	r3, r3, r2
 800f97a:	681a      	ldr	r2, [r3, #0]
 800f97c:	2a00      	cmp	r2, #0
 800f97e:	d108      	bne.n	800f992 <_raise_r+0x36>
 800f980:	0020      	movs	r0, r4
 800f982:	f000 f831 	bl	800f9e8 <_getpid_r>
 800f986:	002a      	movs	r2, r5
 800f988:	0001      	movs	r1, r0
 800f98a:	0020      	movs	r0, r4
 800f98c:	f000 f81a 	bl	800f9c4 <_kill_r>
 800f990:	e7ed      	b.n	800f96e <_raise_r+0x12>
 800f992:	2000      	movs	r0, #0
 800f994:	2a01      	cmp	r2, #1
 800f996:	d0ea      	beq.n	800f96e <_raise_r+0x12>
 800f998:	1c51      	adds	r1, r2, #1
 800f99a:	d103      	bne.n	800f9a4 <_raise_r+0x48>
 800f99c:	2316      	movs	r3, #22
 800f99e:	3001      	adds	r0, #1
 800f9a0:	6023      	str	r3, [r4, #0]
 800f9a2:	e7e4      	b.n	800f96e <_raise_r+0x12>
 800f9a4:	2400      	movs	r4, #0
 800f9a6:	0028      	movs	r0, r5
 800f9a8:	601c      	str	r4, [r3, #0]
 800f9aa:	4790      	blx	r2
 800f9ac:	0020      	movs	r0, r4
 800f9ae:	e7de      	b.n	800f96e <_raise_r+0x12>

0800f9b0 <raise>:
 800f9b0:	b510      	push	{r4, lr}
 800f9b2:	4b03      	ldr	r3, [pc, #12]	; (800f9c0 <raise+0x10>)
 800f9b4:	0001      	movs	r1, r0
 800f9b6:	6818      	ldr	r0, [r3, #0]
 800f9b8:	f7ff ffd0 	bl	800f95c <_raise_r>
 800f9bc:	bd10      	pop	{r4, pc}
 800f9be:	46c0      	nop			; (mov r8, r8)
 800f9c0:	2000007c 	.word	0x2000007c

0800f9c4 <_kill_r>:
 800f9c4:	2300      	movs	r3, #0
 800f9c6:	b570      	push	{r4, r5, r6, lr}
 800f9c8:	4d06      	ldr	r5, [pc, #24]	; (800f9e4 <_kill_r+0x20>)
 800f9ca:	0004      	movs	r4, r0
 800f9cc:	0008      	movs	r0, r1
 800f9ce:	0011      	movs	r1, r2
 800f9d0:	602b      	str	r3, [r5, #0]
 800f9d2:	f7f4 ff8a 	bl	80048ea <_kill>
 800f9d6:	1c43      	adds	r3, r0, #1
 800f9d8:	d103      	bne.n	800f9e2 <_kill_r+0x1e>
 800f9da:	682b      	ldr	r3, [r5, #0]
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d000      	beq.n	800f9e2 <_kill_r+0x1e>
 800f9e0:	6023      	str	r3, [r4, #0]
 800f9e2:	bd70      	pop	{r4, r5, r6, pc}
 800f9e4:	200006f8 	.word	0x200006f8

0800f9e8 <_getpid_r>:
 800f9e8:	b510      	push	{r4, lr}
 800f9ea:	f7f4 ff78 	bl	80048de <_getpid>
 800f9ee:	bd10      	pop	{r4, pc}

0800f9f0 <__swhatbuf_r>:
 800f9f0:	b570      	push	{r4, r5, r6, lr}
 800f9f2:	000e      	movs	r6, r1
 800f9f4:	001d      	movs	r5, r3
 800f9f6:	230e      	movs	r3, #14
 800f9f8:	5ec9      	ldrsh	r1, [r1, r3]
 800f9fa:	0014      	movs	r4, r2
 800f9fc:	b096      	sub	sp, #88	; 0x58
 800f9fe:	2900      	cmp	r1, #0
 800fa00:	da0c      	bge.n	800fa1c <__swhatbuf_r+0x2c>
 800fa02:	89b2      	ldrh	r2, [r6, #12]
 800fa04:	2380      	movs	r3, #128	; 0x80
 800fa06:	0011      	movs	r1, r2
 800fa08:	4019      	ands	r1, r3
 800fa0a:	421a      	tst	r2, r3
 800fa0c:	d013      	beq.n	800fa36 <__swhatbuf_r+0x46>
 800fa0e:	2100      	movs	r1, #0
 800fa10:	3b40      	subs	r3, #64	; 0x40
 800fa12:	2000      	movs	r0, #0
 800fa14:	6029      	str	r1, [r5, #0]
 800fa16:	6023      	str	r3, [r4, #0]
 800fa18:	b016      	add	sp, #88	; 0x58
 800fa1a:	bd70      	pop	{r4, r5, r6, pc}
 800fa1c:	466a      	mov	r2, sp
 800fa1e:	f000 f84d 	bl	800fabc <_fstat_r>
 800fa22:	2800      	cmp	r0, #0
 800fa24:	dbed      	blt.n	800fa02 <__swhatbuf_r+0x12>
 800fa26:	23f0      	movs	r3, #240	; 0xf0
 800fa28:	9901      	ldr	r1, [sp, #4]
 800fa2a:	021b      	lsls	r3, r3, #8
 800fa2c:	4019      	ands	r1, r3
 800fa2e:	4b03      	ldr	r3, [pc, #12]	; (800fa3c <__swhatbuf_r+0x4c>)
 800fa30:	18c9      	adds	r1, r1, r3
 800fa32:	424b      	negs	r3, r1
 800fa34:	4159      	adcs	r1, r3
 800fa36:	2380      	movs	r3, #128	; 0x80
 800fa38:	00db      	lsls	r3, r3, #3
 800fa3a:	e7ea      	b.n	800fa12 <__swhatbuf_r+0x22>
 800fa3c:	ffffe000 	.word	0xffffe000

0800fa40 <__smakebuf_r>:
 800fa40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fa42:	2602      	movs	r6, #2
 800fa44:	898b      	ldrh	r3, [r1, #12]
 800fa46:	0005      	movs	r5, r0
 800fa48:	000c      	movs	r4, r1
 800fa4a:	4233      	tst	r3, r6
 800fa4c:	d006      	beq.n	800fa5c <__smakebuf_r+0x1c>
 800fa4e:	0023      	movs	r3, r4
 800fa50:	3347      	adds	r3, #71	; 0x47
 800fa52:	6023      	str	r3, [r4, #0]
 800fa54:	6123      	str	r3, [r4, #16]
 800fa56:	2301      	movs	r3, #1
 800fa58:	6163      	str	r3, [r4, #20]
 800fa5a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800fa5c:	466a      	mov	r2, sp
 800fa5e:	ab01      	add	r3, sp, #4
 800fa60:	f7ff ffc6 	bl	800f9f0 <__swhatbuf_r>
 800fa64:	9900      	ldr	r1, [sp, #0]
 800fa66:	0007      	movs	r7, r0
 800fa68:	0028      	movs	r0, r5
 800fa6a:	f7fd fb19 	bl	800d0a0 <_malloc_r>
 800fa6e:	2800      	cmp	r0, #0
 800fa70:	d108      	bne.n	800fa84 <__smakebuf_r+0x44>
 800fa72:	220c      	movs	r2, #12
 800fa74:	5ea3      	ldrsh	r3, [r4, r2]
 800fa76:	059a      	lsls	r2, r3, #22
 800fa78:	d4ef      	bmi.n	800fa5a <__smakebuf_r+0x1a>
 800fa7a:	2203      	movs	r2, #3
 800fa7c:	4393      	bics	r3, r2
 800fa7e:	431e      	orrs	r6, r3
 800fa80:	81a6      	strh	r6, [r4, #12]
 800fa82:	e7e4      	b.n	800fa4e <__smakebuf_r+0xe>
 800fa84:	2380      	movs	r3, #128	; 0x80
 800fa86:	89a2      	ldrh	r2, [r4, #12]
 800fa88:	6020      	str	r0, [r4, #0]
 800fa8a:	4313      	orrs	r3, r2
 800fa8c:	81a3      	strh	r3, [r4, #12]
 800fa8e:	9b00      	ldr	r3, [sp, #0]
 800fa90:	6120      	str	r0, [r4, #16]
 800fa92:	6163      	str	r3, [r4, #20]
 800fa94:	9b01      	ldr	r3, [sp, #4]
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	d00c      	beq.n	800fab4 <__smakebuf_r+0x74>
 800fa9a:	0028      	movs	r0, r5
 800fa9c:	230e      	movs	r3, #14
 800fa9e:	5ee1      	ldrsh	r1, [r4, r3]
 800faa0:	f000 f81e 	bl	800fae0 <_isatty_r>
 800faa4:	2800      	cmp	r0, #0
 800faa6:	d005      	beq.n	800fab4 <__smakebuf_r+0x74>
 800faa8:	2303      	movs	r3, #3
 800faaa:	89a2      	ldrh	r2, [r4, #12]
 800faac:	439a      	bics	r2, r3
 800faae:	3b02      	subs	r3, #2
 800fab0:	4313      	orrs	r3, r2
 800fab2:	81a3      	strh	r3, [r4, #12]
 800fab4:	89a3      	ldrh	r3, [r4, #12]
 800fab6:	433b      	orrs	r3, r7
 800fab8:	81a3      	strh	r3, [r4, #12]
 800faba:	e7ce      	b.n	800fa5a <__smakebuf_r+0x1a>

0800fabc <_fstat_r>:
 800fabc:	2300      	movs	r3, #0
 800fabe:	b570      	push	{r4, r5, r6, lr}
 800fac0:	4d06      	ldr	r5, [pc, #24]	; (800fadc <_fstat_r+0x20>)
 800fac2:	0004      	movs	r4, r0
 800fac4:	0008      	movs	r0, r1
 800fac6:	0011      	movs	r1, r2
 800fac8:	602b      	str	r3, [r5, #0]
 800faca:	f7f4 ff6d 	bl	80049a8 <_fstat>
 800face:	1c43      	adds	r3, r0, #1
 800fad0:	d103      	bne.n	800fada <_fstat_r+0x1e>
 800fad2:	682b      	ldr	r3, [r5, #0]
 800fad4:	2b00      	cmp	r3, #0
 800fad6:	d000      	beq.n	800fada <_fstat_r+0x1e>
 800fad8:	6023      	str	r3, [r4, #0]
 800fada:	bd70      	pop	{r4, r5, r6, pc}
 800fadc:	200006f8 	.word	0x200006f8

0800fae0 <_isatty_r>:
 800fae0:	2300      	movs	r3, #0
 800fae2:	b570      	push	{r4, r5, r6, lr}
 800fae4:	4d06      	ldr	r5, [pc, #24]	; (800fb00 <_isatty_r+0x20>)
 800fae6:	0004      	movs	r4, r0
 800fae8:	0008      	movs	r0, r1
 800faea:	602b      	str	r3, [r5, #0]
 800faec:	f7f4 ff6a 	bl	80049c4 <_isatty>
 800faf0:	1c43      	adds	r3, r0, #1
 800faf2:	d103      	bne.n	800fafc <_isatty_r+0x1c>
 800faf4:	682b      	ldr	r3, [r5, #0]
 800faf6:	2b00      	cmp	r3, #0
 800faf8:	d000      	beq.n	800fafc <_isatty_r+0x1c>
 800fafa:	6023      	str	r3, [r4, #0]
 800fafc:	bd70      	pop	{r4, r5, r6, pc}
 800fafe:	46c0      	nop			; (mov r8, r8)
 800fb00:	200006f8 	.word	0x200006f8

0800fb04 <_init>:
 800fb04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb06:	46c0      	nop			; (mov r8, r8)
 800fb08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fb0a:	bc08      	pop	{r3}
 800fb0c:	469e      	mov	lr, r3
 800fb0e:	4770      	bx	lr

0800fb10 <_fini>:
 800fb10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb12:	46c0      	nop			; (mov r8, r8)
 800fb14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fb16:	bc08      	pop	{r3}
 800fb18:	469e      	mov	lr, r3
 800fb1a:	4770      	bx	lr
