// Seed: 3135695484
module module_0 ();
  initial @(posedge 1 or 1);
  assign id_1[1] = id_1;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    output logic id_2,
    input  wor   id_3
);
  always_latch begin
    if (1)
      if (1)
        fork
          if ("") $display(1, id_0, id_0);
          id_2 = id_0 == ~^1 || 1'b0;
        join
      else id_1 <= id_0;
    id_2 <= 1;
    $display(id_0, 1, 1, 1'b0, 1, id_0 - 1'b0);
  end
  module_0();
endmodule
