<!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>
        Full
        coverage report
    </title>
    <link rel="stylesheet" type="text/css" href="cov.css">
    <style>
        .container {
            background-color: rgb(169, 169, 169);
            width: 100%;
            min-height: 80%;
            border-radius: 15px;
        }
    </style>
</head>

<body>
    <table class="title-header-shadow">
        <td class="title-container">
            <table class="title-header">
                <td class="title-logo">
                    <a href=index.html>
                        <img src=_static/white.svg></img>
                    </a>
                </td>
                <td class="title">
                    Project
                    Full
                    coverage report
                </td>
            </table>
        </td>
    </table>
    <center>
        <table class="info-table">
            <tr class="info-table-view">
                <td width="10%" class="headerInfo">Current view:</td>
                <td width="40%" class="headerInfoValue">
                    <a href=index.html>Cores-VeeR-EL2</a>—Cores-VeeR-EL2—design—ifu—el2_ifu_ifc_ctl.sv
                </td>
                <td width=auto></td>
                <td width="10%"></td>
                <td width="10%" class="headerCovSummary colTop">Coverage</td>
                <td width="10%" class="headerCovSummary colTop" title="Covered + Uncovered code">Hit</td>
                <td width="10%" class="headerCovSummary colTop" title="Exercised code only">Total</td>
            </tr>
            <tr>
                <td class="headerInfo">Test Date:</td>
                <td class="headerInfoValue">
                    25-11-2024
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Toggle
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #63ff00;">
        80.5%
    </td>
    <td class="headerCovSummaryEntry">
        33
    </td>
    <td class="headerCovSummaryEntry">
        41
    </td>

            </tr>
            <tr>
                <td class="headerInfo">Test:</td>
                <td class="headerInfoValue">
                    riscv-dv__riscv_user_mode_rand_test
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Branch
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #a9a9a9;">
        0.0%
    </td>
    <td class="headerCovSummaryEntry">
        0
    </td>
    <td class="headerCovSummaryEntry">
        0
    </td>

            </tr>
            
        </table>
    </center>

    <table border="0" cellpadding="0" cellspacing="0">
<tr>
<td><br/></td>
</tr>
<tr>
<td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : // SPDX-License-Identifier: Apache-2.0</span>
<span id="L2"><span class="lineNum">       2</span>              : // Copyright 2020 Western Digital Corporation or its affiliates.</span>
<span id="L3"><span class="lineNum">       3</span>              : //</span>
<span id="L4"><span class="lineNum">       4</span>              : // Licensed under the Apache License, Version 2.0 (the "License");</span>
<span id="L5"><span class="lineNum">       5</span>              : // you may not use this file except in compliance with the License.</span>
<span id="L6"><span class="lineNum">       6</span>              : // You may obtain a copy of the License at</span>
<span id="L7"><span class="lineNum">       7</span>              : //</span>
<span id="L8"><span class="lineNum">       8</span>              : // http://www.apache.org/licenses/LICENSE-2.0</span>
<span id="L9"><span class="lineNum">       9</span>              : //</span>
<span id="L10"><span class="lineNum">      10</span>              : // Unless required by applicable law or agreed to in writing, software</span>
<span id="L11"><span class="lineNum">      11</span>              : // distributed under the License is distributed on an "AS IS" BASIS,</span>
<span id="L12"><span class="lineNum">      12</span>              : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span id="L13"><span class="lineNum">      13</span>              : // See the License for the specific language governing permissions and</span>
<span id="L14"><span class="lineNum">      14</span>              : // limitations under the License.</span>
<span id="L15"><span class="lineNum">      15</span>              : </span>
<span id="L16"><span class="lineNum">      16</span>              : //********************************************************************************</span>
<span id="L17"><span class="lineNum">      17</span>              : // el2_ifu_ifc_ctl.sv</span>
<span id="L18"><span class="lineNum">      18</span>              : // Function: Fetch pipe control</span>
<span id="L19"><span class="lineNum">      19</span>              : //</span>
<span id="L20"><span class="lineNum">      20</span>              : // Comments:</span>
<span id="L21"><span class="lineNum">      21</span>              : //********************************************************************************</span>
<span id="L22"><span class="lineNum">      22</span>              : </span>
<span id="L23"><span class="lineNum">      23</span>              : module el2_ifu_ifc_ctl</span>
<span id="L24"><span class="lineNum">      24</span>              : import el2_pkg::*;</span>
<span id="L25"><span class="lineNum">      25</span>              : #(</span>
<span id="L26"><span class="lineNum">      26</span>              : `include "el2_param.vh"</span>
<span id="L27"><span class="lineNum">      27</span>              :  )</span>
<span id="L28"><span class="lineNum">      28</span>              :   (</span>
<span id="L29"><span class="lineNum">      29</span> <span class="tlaGNC tlaBgGNC">      339096 :    input logic clk,                         // Clock only while core active.  Through one clock header.  For flops with    second clock header built in.  Connected to ACTIVE_L2CLK.</span></span>
<span id="L30"><span class="lineNum">      30</span> <span class="tlaGNC">      339096 :    input logic free_l2clk,                  // Clock always.                  Through one clock header.  For flops with    second header built in.</span></span>
<span id="L31"><span class="lineNum">      31</span>              : </span>
<span id="L32"><span class="lineNum">      32</span> <span class="tlaGNC">           6 :    input logic rst_l, // reset enable, from core pin</span></span>
<span id="L33"><span class="lineNum">      33</span>              :    // Excluding scan_mode from coverage as its usage is determined by the integrator of the VeeR core.</span>
<span id="L34"><span class="lineNum">      34</span>              :    /*verilator coverage_off*/</span>
<span id="L35"><span class="lineNum">      35</span>              :    input logic scan_mode, // scan</span>
<span id="L36"><span class="lineNum">      36</span>              :    /*verilator coverage_on*/</span>
<span id="L37"><span class="lineNum">      37</span>              : </span>
<span id="L38"><span class="lineNum">      38</span> <span class="tlaGNC">       52306 :    input logic ic_hit_f,      // Icache hit</span></span>
<span id="L39"><span class="lineNum">      39</span> <span class="tlaGNC">       52726 :    input logic ifu_ic_mb_empty, // Miss buffer empty</span></span>
<span id="L40"><span class="lineNum">      40</span>              : </span>
<span id="L41"><span class="lineNum">      41</span> <span class="tlaGNC">       40736 :    input logic ifu_fb_consume1,  // Aligner consumed 1 fetch buffer</span></span>
<span id="L42"><span class="lineNum">      42</span> <span class="tlaGNC">         464 :    input logic ifu_fb_consume2,  // Aligner consumed 2 fetch buffers</span></span>
<span id="L43"><span class="lineNum">      43</span>              : </span>
<span id="L44"><span class="lineNum">      44</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic dec_tlu_flush_noredir_wb, // Don't fetch on flush</span></span>
<span id="L45"><span class="lineNum">      45</span> <span class="tlaGNC tlaBgGNC">        5404 :    input logic exu_flush_final, // FLush</span></span>
<span id="L46"><span class="lineNum">      46</span> <span class="tlaGNC">        2612 :    input logic [31:1] exu_flush_path_final, // Flush path</span></span>
<span id="L47"><span class="lineNum">      47</span>              : </span>
<span id="L48"><span class="lineNum">      48</span> <span class="tlaGNC">         392 :    input logic ifu_bp_hit_taken_f, // btb hit, select the target path</span></span>
<span id="L49"><span class="lineNum">      49</span> <span class="tlaGNC">         168 :    input logic [31:1] ifu_bp_btb_target_f, //  predicted target PC</span></span>
<span id="L50"><span class="lineNum">      50</span>              : </span>
<span id="L51"><span class="lineNum">      51</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic ic_dma_active, // IC DMA active, stop fetching</span></span>
<span id="L52"><span class="lineNum">      52</span> <span class="tlaGNC tlaBgGNC">       22836 :    input logic ic_write_stall, // IC is writing, stop fetching</span></span>
<span id="L53"><span class="lineNum">      53</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic dma_iccm_stall_any, // force a stall in the fetch pipe for DMA ICCM access</span></span>
<span id="L54"><span class="lineNum">      54</span>              : </span>
<span id="L55"><span class="lineNum">      55</span> <span class="tlaUNC">           0 :    input logic [31:0]  dec_tlu_mrac_ff ,   // side_effect and cacheable for each region</span></span>
<span id="L56"><span class="lineNum">      56</span>              : </span>
<span id="L57"><span class="lineNum">      57</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic [31:1] ifc_fetch_addr_f, // fetch addr F</span></span>
<span id="L58"><span class="lineNum">      58</span> <span class="tlaGNC">           6 :    output logic [31:1] ifc_fetch_addr_bf, // fetch addr BF</span></span>
<span id="L59"><span class="lineNum">      59</span>              : </span>
<span id="L60"><span class="lineNum">      60</span> <span class="tlaGNC">       24098 :    output logic  ifc_fetch_req_f,  // fetch request valid F</span></span>
<span id="L61"><span class="lineNum">      61</span>              : </span>
<span id="L62"><span class="lineNum">      62</span> <span class="tlaGNC">        3978 :    output logic  ifu_pmu_fetch_stall, // pmu event measuring fetch stall</span></span>
<span id="L63"><span class="lineNum">      63</span>              : </span>
<span id="L64"><span class="lineNum">      64</span> <span class="tlaGNC">           6 :    output logic                       ifc_fetch_uncacheable_bf,      // The fetch request is uncacheable space. BF stage</span></span>
<span id="L65"><span class="lineNum">      65</span> <span class="tlaGNC">       24098 :    output logic                      ifc_fetch_req_bf,              // Fetch request. Comes with the address.  BF stage</span></span>
<span id="L66"><span class="lineNum">      66</span> <span class="tlaGNC">           6 :    output logic                       ifc_fetch_req_bf_raw,          // Fetch request without some qualifications. Used for clock-gating. BF stage</span></span>
<span id="L67"><span class="lineNum">      67</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                       ifc_iccm_access_bf,            // This request is to the ICCM. Do not generate misses to the bus.</span></span>
<span id="L68"><span class="lineNum">      68</span> <span class="tlaUNC">           0 :    output logic                       ifc_region_acc_fault_bf,       // Access fault. in ICCM region but offset is outside defined ICCM.</span></span>
<span id="L69"><span class="lineNum">      69</span>              : </span>
<span id="L70"><span class="lineNum">      70</span> <span class="tlaGNC tlaBgGNC">        5410 :    output logic  ifc_dma_access_ok // fetch is not accessing the ICCM, DMA can proceed</span></span>
<span id="L71"><span class="lineNum">      71</span>              : </span>
<span id="L72"><span class="lineNum">      72</span>              : </span>
<span id="L73"><span class="lineNum">      73</span>              :    );</span>
<span id="L74"><span class="lineNum">      74</span>              : </span>
<span id="L75"><span class="lineNum">      75</span> <span class="tlaGNC">           6 :    logic [31:1]  fetch_addr_bf;</span></span>
<span id="L76"><span class="lineNum">      76</span> <span class="tlaGNC">           6 :    logic [31:1]  fetch_addr_next;</span></span>
<span id="L77"><span class="lineNum">      77</span> <span class="tlaGNC">        1260 :    logic [3:0]   fb_write_f, fb_write_ns;</span></span>
<span id="L78"><span class="lineNum">      78</span>              : </span>
<span id="L79"><span class="lineNum">      79</span> <span class="tlaGNC">        1260 :    logic     fb_full_f_ns, fb_full_f;</span></span>
<span id="L80"><span class="lineNum">      80</span> <span class="tlaGNC">          12 :    logic     fb_right, fb_right2, fb_left, wfm, idle;</span></span>
<span id="L81"><span class="lineNum">      81</span> <span class="tlaGNC">       52034 :    logic     sel_last_addr_bf, sel_next_addr_bf;</span></span>
<span id="L82"><span class="lineNum">      82</span> <span class="tlaGNC">       76062 :    logic     miss_f, miss_a;</span></span>
<span id="L83"><span class="lineNum">      83</span> <span class="tlaUNC tlaBgUNC">           0 :    logic     flush_fb, dma_iccm_stall_any_f;</span></span>
<span id="L84"><span class="lineNum">      84</span> <span class="tlaGNC tlaBgGNC">          12 :    logic     mb_empty_mod, goto_idle, leave_idle;</span></span>
<span id="L85"><span class="lineNum">      85</span> <span class="tlaGNC">       23546 :    logic     fetch_bf_en;</span></span>
<span id="L86"><span class="lineNum">      86</span> <span class="tlaGNC">        3548 :    logic         line_wrap;</span></span>
<span id="L87"><span class="lineNum">      87</span> <span class="tlaGNC">        2070 :    logic         fetch_addr_next_1;</span></span>
<span id="L88"><span class="lineNum">      88</span>              : </span>
<span id="L89"><span class="lineNum">      89</span>              :    // FSM assignment</span>
<span id="L90"><span class="lineNum">      90</span>              :     typedef enum logic [1:0] { IDLE  = 2'b00 ,</span>
<span id="L91"><span class="lineNum">      91</span>              :                                FETCH = 2'b01 ,</span>
<span id="L92"><span class="lineNum">      92</span>              :                                STALL = 2'b10 ,</span>
<span id="L93"><span class="lineNum">      93</span>              :                                WFM   = 2'b11   } state_t ;</span>
<span id="L94"><span class="lineNum">      94</span> <span class="tlaGNC">           6 :    state_t state      ;</span></span>
<span id="L95"><span class="lineNum">      95</span> <span class="tlaGNC">           6 :    state_t next_state ;</span></span>
<span id="L96"><span class="lineNum">      96</span>              : </span>
<span id="L97"><span class="lineNum">      97</span> <span class="tlaUNC tlaBgUNC">           0 :    logic     dma_stall;</span></span>
<span id="L98"><span class="lineNum">      98</span>              :    assign dma_stall = ic_dma_active | dma_iccm_stall_any_f;</span>
<span id="L99"><span class="lineNum">      99</span>              : </span>
<span id="L100"><span class="lineNum">     100</span>              : </span>
<span id="L101"><span class="lineNum">     101</span>              : </span>
<span id="L102"><span class="lineNum">     102</span>              :    // Fetch address mux</span>
<span id="L103"><span class="lineNum">     103</span>              :    // - flush</span>
<span id="L104"><span class="lineNum">     104</span>              :    // - Miss *or* flush during WFM (icache miss buffer is blocking)</span>
<span id="L105"><span class="lineNum">     105</span>              :    // - Sequential</span>
<span id="L106"><span class="lineNum">     106</span>              : </span>
<span id="L107"><span class="lineNum">     107</span>              : if(pt.BTB_ENABLE==1) begin : genblock1</span>
<span id="L108"><span class="lineNum">     108</span>              :    logic sel_btb_addr_bf;</span>
<span id="L109"><span class="lineNum">     109</span>              : </span>
<span id="L110"><span class="lineNum">     110</span>              :    assign sel_last_addr_bf = ~exu_flush_final &amp; (~ifc_fetch_req_f | ~ic_hit_f);</span>
<span id="L111"><span class="lineNum">     111</span>              :    assign sel_btb_addr_bf  = ~exu_flush_final &amp; ifc_fetch_req_f &amp; ifu_bp_hit_taken_f &amp; ic_hit_f;</span>
<span id="L112"><span class="lineNum">     112</span>              :    assign sel_next_addr_bf = ~exu_flush_final &amp; ifc_fetch_req_f &amp; ~ifu_bp_hit_taken_f &amp; ic_hit_f;</span>
<span id="L113"><span class="lineNum">     113</span>              : </span>
<span id="L114"><span class="lineNum">     114</span>              : </span>
<span id="L115"><span class="lineNum">     115</span>              :    assign fetch_addr_bf[31:1] = ( ({31{exu_flush_final}} &amp;  exu_flush_path_final[31:1]) | // FLUSH path</span>
<span id="L116"><span class="lineNum">     116</span>              :                   ({31{sel_last_addr_bf}} &amp; ifc_fetch_addr_f[31:1]) | // MISS path</span>
<span id="L117"><span class="lineNum">     117</span>              :                   ({31{sel_btb_addr_bf}} &amp; {ifu_bp_btb_target_f[31:1]})| // BTB target</span>
<span id="L118"><span class="lineNum">     118</span>              :                   ({31{sel_next_addr_bf}} &amp; {fetch_addr_next[31:1]})); // SEQ path</span>
<span id="L119"><span class="lineNum">     119</span>              : </span>
<span id="L120"><span class="lineNum">     120</span>              : </span>
<span id="L121"><span class="lineNum">     121</span>              : end // if (pt.BTB_ENABLE=1)</span>
<span id="L122"><span class="lineNum">     122</span>              :    else begin</span>
<span id="L123"><span class="lineNum">     123</span>              :    assign sel_last_addr_bf = ~exu_flush_final &amp; (~ifc_fetch_req_f | ~ic_hit_f);</span>
<span id="L124"><span class="lineNum">     124</span>              :    assign sel_next_addr_bf = ~exu_flush_final &amp; ifc_fetch_req_f &amp; ic_hit_f;</span>
<span id="L125"><span class="lineNum">     125</span>              : </span>
<span id="L126"><span class="lineNum">     126</span>              : </span>
<span id="L127"><span class="lineNum">     127</span>              :    assign fetch_addr_bf[31:1] = ( ({31{exu_flush_final}} &amp;  exu_flush_path_final[31:1]) | // FLUSH path</span>
<span id="L128"><span class="lineNum">     128</span>              :                   ({31{sel_last_addr_bf}} &amp; ifc_fetch_addr_f[31:1]) | // MISS path</span>
<span id="L129"><span class="lineNum">     129</span>              :                   ({31{sel_next_addr_bf}} &amp; {fetch_addr_next[31:1]})); // SEQ path</span>
<span id="L130"><span class="lineNum">     130</span>              : </span>
<span id="L131"><span class="lineNum">     131</span>              : end</span>
<span id="L132"><span class="lineNum">     132</span>              :    assign fetch_addr_next[31:1] = {({ifc_fetch_addr_f[31:2]} + 30'b1), fetch_addr_next_1 };</span>
<span id="L133"><span class="lineNum">     133</span>              :    assign line_wrap = (fetch_addr_next[pt.ICACHE_TAG_INDEX_LO] ^ ifc_fetch_addr_f[pt.ICACHE_TAG_INDEX_LO]);</span>
<span id="L134"><span class="lineNum">     134</span>              : </span>
<span id="L135"><span class="lineNum">     135</span>              :    assign fetch_addr_next_1 = line_wrap ? 1'b0 : ifc_fetch_addr_f[1];</span>
<span id="L136"><span class="lineNum">     136</span>              : </span>
<span id="L137"><span class="lineNum">     137</span>              :    assign ifc_fetch_req_bf_raw = ~idle;</span>
<span id="L138"><span class="lineNum">     138</span>              :    assign ifc_fetch_req_bf =  ifc_fetch_req_bf_raw &amp;</span>
<span id="L139"><span class="lineNum">     139</span>              : </span>
<span id="L140"><span class="lineNum">     140</span>              :                  ~(fb_full_f_ns &amp; ~(ifu_fb_consume2 | ifu_fb_consume1)) &amp;</span>
<span id="L141"><span class="lineNum">     141</span>              :                  ~dma_stall &amp;</span>
<span id="L142"><span class="lineNum">     142</span>              :                  ~ic_write_stall &amp;</span>
<span id="L143"><span class="lineNum">     143</span>              :                  ~dec_tlu_flush_noredir_wb;</span>
<span id="L144"><span class="lineNum">     144</span>              : </span>
<span id="L145"><span class="lineNum">     145</span>              : </span>
<span id="L146"><span class="lineNum">     146</span>              :    assign fetch_bf_en = exu_flush_final | ifc_fetch_req_f;</span>
<span id="L147"><span class="lineNum">     147</span>              : </span>
<span id="L148"><span class="lineNum">     148</span>              :    assign miss_f = ifc_fetch_req_f &amp; ~ic_hit_f &amp; ~exu_flush_final;</span>
<span id="L149"><span class="lineNum">     149</span>              : </span>
<span id="L150"><span class="lineNum">     150</span>              :    assign mb_empty_mod = (ifu_ic_mb_empty | exu_flush_final) &amp; ~dma_stall &amp; ~miss_f &amp; ~miss_a;</span>
<span id="L151"><span class="lineNum">     151</span>              : </span>
<span id="L152"><span class="lineNum">     152</span>              :    // Halt flushes and takes us to IDLE</span>
<span id="L153"><span class="lineNum">     153</span>              :    assign goto_idle = exu_flush_final &amp; dec_tlu_flush_noredir_wb;</span>
<span id="L154"><span class="lineNum">     154</span>              :    // If we're in IDLE, and we get a flush, goto FETCH</span>
<span id="L155"><span class="lineNum">     155</span>              :    assign leave_idle = exu_flush_final &amp; ~dec_tlu_flush_noredir_wb &amp; idle;</span>
<span id="L156"><span class="lineNum">     156</span>              : </span>
<span id="L157"><span class="lineNum">     157</span>              : //.i 7</span>
<span id="L158"><span class="lineNum">     158</span>              : //.o 2</span>
<span id="L159"><span class="lineNum">     159</span>              : //.ilb state[1] state[0] reset_delayed miss_f mb_empty_mod  goto_idle leave_idle</span>
<span id="L160"><span class="lineNum">     160</span>              : //.ob next_state[1] next_state[0]</span>
<span id="L161"><span class="lineNum">     161</span>              : //.type fr</span>
<span id="L162"><span class="lineNum">     162</span>              : //</span>
<span id="L163"><span class="lineNum">     163</span>              : //# fetch 01, stall 10, wfm 11, idle 00</span>
<span id="L164"><span class="lineNum">     164</span>              : //-- 1---- 01</span>
<span id="L165"><span class="lineNum">     165</span>              : //-- 0--1- 00</span>
<span id="L166"><span class="lineNum">     166</span>              : //00 0--00 00</span>
<span id="L167"><span class="lineNum">     167</span>              : //00 0--01 01</span>
<span id="L168"><span class="lineNum">     168</span>              : //</span>
<span id="L169"><span class="lineNum">     169</span>              : //01 01-0- 11</span>
<span id="L170"><span class="lineNum">     170</span>              : //01 00-0- 01</span>
<span id="L171"><span class="lineNum">     171</span>              : //</span>
<span id="L172"><span class="lineNum">     172</span>              : //11 0-10- 01</span>
<span id="L173"><span class="lineNum">     173</span>              : //11 0-00- 11</span>
<span id="L174"><span class="lineNum">     174</span>              : </span>
<span id="L175"><span class="lineNum">     175</span>              :    assign next_state[1] = (~state[1] &amp; state[0] &amp; miss_f &amp; ~goto_idle) |</span>
<span id="L176"><span class="lineNum">     176</span>              :               (state[1] &amp; ~mb_empty_mod &amp; ~goto_idle);</span>
<span id="L177"><span class="lineNum">     177</span>              : </span>
<span id="L178"><span class="lineNum">     178</span>              :    assign next_state[0] = (~goto_idle &amp; leave_idle) | (state[0] &amp; ~goto_idle);</span>
<span id="L179"><span class="lineNum">     179</span>              : </span>
<span id="L180"><span class="lineNum">     180</span>              :    assign flush_fb = exu_flush_final;</span>
<span id="L181"><span class="lineNum">     181</span>              : </span>
<span id="L182"><span class="lineNum">     182</span>              :    // model fb write logic to mass balance the fetch buffers</span>
<span id="L183"><span class="lineNum">     183</span>              :    assign fb_right = ( ifu_fb_consume1 &amp; ~ifu_fb_consume2 &amp; (~ifc_fetch_req_f | miss_f)) | // Consumed and no new fetch</span>
<span id="L184"><span class="lineNum">     184</span>              :               (ifu_fb_consume2 &amp;  ifc_fetch_req_f); // Consumed 2 and new fetch</span>
<span id="L185"><span class="lineNum">     185</span>              : </span>
<span id="L186"><span class="lineNum">     186</span>              : </span>
<span id="L187"><span class="lineNum">     187</span>              :    assign fb_right2 = (ifu_fb_consume2 &amp; (~ifc_fetch_req_f | miss_f)); // Consumed 2 and no new fetch</span>
<span id="L188"><span class="lineNum">     188</span>              : </span>
<span id="L189"><span class="lineNum">     189</span>              :    assign fb_left = ifc_fetch_req_f &amp; ~(ifu_fb_consume1 | ifu_fb_consume2) &amp; ~miss_f;</span>
<span id="L190"><span class="lineNum">     190</span>              : </span>
<span id="L191"><span class="lineNum">     191</span>              : // CBH</span>
<span id="L192"><span class="lineNum">     192</span>              :    assign fb_write_ns[3:0] = ( ({4{(flush_fb)}} &amp; 4'b0001) |</span>
<span id="L193"><span class="lineNum">     193</span>              :                    ({4{~flush_fb &amp; fb_right }} &amp; {1'b0, fb_write_f[3:1]}) |</span>
<span id="L194"><span class="lineNum">     194</span>              :                    ({4{~flush_fb &amp; fb_right2}} &amp; {2'b0, fb_write_f[3:2]}) |</span>
<span id="L195"><span class="lineNum">     195</span>              :                    ({4{~flush_fb &amp; fb_left  }} &amp; {fb_write_f[2:0], 1'b0}) |</span>
<span id="L196"><span class="lineNum">     196</span>              :                    ({4{~flush_fb &amp; ~fb_right &amp; ~fb_right2 &amp; ~fb_left}}  &amp; fb_write_f[3:0]));</span>
<span id="L197"><span class="lineNum">     197</span>              : </span>
<span id="L198"><span class="lineNum">     198</span>              : </span>
<span id="L199"><span class="lineNum">     199</span>              :    assign fb_full_f_ns = fb_write_ns[3];</span>
<span id="L200"><span class="lineNum">     200</span>              : </span>
<span id="L201"><span class="lineNum">     201</span>              :    assign idle     = state      == IDLE  ;</span>
<span id="L202"><span class="lineNum">     202</span>              :    assign wfm      = state      == WFM   ;</span>
<span id="L203"><span class="lineNum">     203</span>              : </span>
<span id="L204"><span class="lineNum">     204</span>              :    rvdffie #(10) fbwrite_ff (.*, .clk(free_l2clk),</span>
<span id="L205"><span class="lineNum">     205</span>              :                           .din( {dma_iccm_stall_any, miss_f, ifc_fetch_req_bf, next_state[1:0], fb_full_f_ns, fb_write_ns[3:0]}),</span>
<span id="L206"><span class="lineNum">     206</span>              :                           .dout({dma_iccm_stall_any_f, miss_a, ifc_fetch_req_f, state[1:0], fb_full_f, fb_write_f[3:0]}));</span>
<span id="L207"><span class="lineNum">     207</span>              : </span>
<span id="L208"><span class="lineNum">     208</span>              :    assign ifu_pmu_fetch_stall = wfm |</span>
<span id="L209"><span class="lineNum">     209</span>              :                 (ifc_fetch_req_bf_raw &amp;</span>
<span id="L210"><span class="lineNum">     210</span>              :                 ( (fb_full_f &amp; ~(ifu_fb_consume2 | ifu_fb_consume1 | exu_flush_final)) |</span>
<span id="L211"><span class="lineNum">     211</span>              :                   dma_stall));</span>
<span id="L212"><span class="lineNum">     212</span>              : </span>
<span id="L213"><span class="lineNum">     213</span>              : </span>
<span id="L214"><span class="lineNum">     214</span>              : </span>
<span id="L215"><span class="lineNum">     215</span>              :    assign ifc_fetch_addr_bf[31:1] = fetch_addr_bf[31:1];</span>
<span id="L216"><span class="lineNum">     216</span>              : </span>
<span id="L217"><span class="lineNum">     217</span>              :    rvdffpcie #(31) faddrf1_ff  (.*, .en(fetch_bf_en), .din(fetch_addr_bf[31:1]), .dout(ifc_fetch_addr_f[31:1]));</span>
<span id="L218"><span class="lineNum">     218</span>              : </span>
<span id="L219"><span class="lineNum">     219</span>              : </span>
<span id="L220"><span class="lineNum">     220</span>              :  if (pt.ICCM_ENABLE)  begin : genblock2</span>
<span id="L221"><span class="lineNum">     221</span>              :    logic iccm_acc_in_region_bf;</span>
<span id="L222"><span class="lineNum">     222</span>              :    logic iccm_acc_in_range_bf;</span>
<span id="L223"><span class="lineNum">     223</span>              :    rvrangecheck #( .CCM_SADR    (pt.ICCM_SADR),</span>
<span id="L224"><span class="lineNum">     224</span>              :                    .CCM_SIZE    (pt.ICCM_SIZE) ) iccm_rangecheck (</span>
<span id="L225"><span class="lineNum">     225</span>              :                                      .addr     ({ifc_fetch_addr_bf[31:1],1'b0}) ,</span>
<span id="L226"><span class="lineNum">     226</span>              :                                      .in_range (iccm_acc_in_range_bf) ,</span>
<span id="L227"><span class="lineNum">     227</span>              :                                      .in_region(iccm_acc_in_region_bf)</span>
<span id="L228"><span class="lineNum">     228</span>              :                                      );</span>
<span id="L229"><span class="lineNum">     229</span>              : </span>
<span id="L230"><span class="lineNum">     230</span>              :    assign ifc_iccm_access_bf = iccm_acc_in_range_bf ;</span>
<span id="L231"><span class="lineNum">     231</span>              : </span>
<span id="L232"><span class="lineNum">     232</span>              :   assign ifc_dma_access_ok = ( (~ifc_iccm_access_bf |</span>
<span id="L233"><span class="lineNum">     233</span>              :                  (fb_full_f &amp; ~(ifu_fb_consume2 | ifu_fb_consume1)) |</span>
<span id="L234"><span class="lineNum">     234</span>              :                  (wfm  &amp; ~ifc_fetch_req_bf) |</span>
<span id="L235"><span class="lineNum">     235</span>              :                  idle ) &amp; ~exu_flush_final) |</span>
<span id="L236"><span class="lineNum">     236</span>              :                   dma_iccm_stall_any_f;</span>
<span id="L237"><span class="lineNum">     237</span>              : </span>
<span id="L238"><span class="lineNum">     238</span>              :   assign ifc_region_acc_fault_bf = ~iccm_acc_in_range_bf &amp; iccm_acc_in_region_bf ;</span>
<span id="L239"><span class="lineNum">     239</span>              :  end</span>
<span id="L240"><span class="lineNum">     240</span>              :  else  begin</span>
<span id="L241"><span class="lineNum">     241</span>              :    assign ifc_iccm_access_bf = 1'b0 ;</span>
<span id="L242"><span class="lineNum">     242</span>              :    assign ifc_dma_access_ok  = 1'b0 ;</span>
<span id="L243"><span class="lineNum">     243</span>              :    assign ifc_region_acc_fault_bf  = 1'b0 ;</span>
<span id="L244"><span class="lineNum">     244</span>              :  end</span>
<span id="L245"><span class="lineNum">     245</span>              : </span>
<span id="L246"><span class="lineNum">     246</span>              :    assign ifc_fetch_uncacheable_bf =  ~dec_tlu_mrac_ff[{ifc_fetch_addr_bf[31:28] , 1'b0 }]  ; // bit 0 of each region description is the cacheable bit</span>
<span id="L247"><span class="lineNum">     247</span>              : </span>
<span id="L248"><span class="lineNum">     248</span>              : endmodule // el2_ifu_ifc_ctl</span>
<span id="L249"><span class="lineNum">     249</span>              : </span>
        </pre>
</td>
</tr>
</table>

</body>
</html>
