

================================================================
== Vivado HLS Report for 'aes128_add_round_key'
================================================================
* Date:           Tue Apr 10 18:51:50 2018

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.312|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|   17|   17|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   16|   16|         4|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     54|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    126|
|Register         |        -|      -|      47|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      47|    180|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_15_3_fu_165_p2    |     +    |      0|  0|  15|           3|           5|
    |exitcond_fu_137_p2  |   icmp   |      0|  0|  11|           5|           6|
    |i_15_1_fu_171_p2    |    or    |      0|  0|   4|           4|           2|
    |i_15_2_fu_182_p2    |    or    |      0|  0|   4|           4|           2|
    |i_15_s_fu_153_p2    |    or    |      0|  0|   4|           4|           1|
    |grp_fu_115_p2       |    xor   |      0|  0|   8|           8|           8|
    |grp_fu_121_p2       |    xor   |      0|  0|   8|           8|           8|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  54|          36|          32|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  33|          6|    1|          6|
    |i_reg_104           |   9|          2|    5|         10|
    |round_key_address0  |  15|          3|    4|         12|
    |round_key_address1  |  15|          3|    4|         12|
    |state_address0      |  27|          5|    4|         20|
    |state_address1      |  27|          5|    4|         20|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 126|         24|   22|         80|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |ap_CS_fsm              |  5|   0|    5|          0|
    |i_15_3_reg_222         |  5|   0|    5|          0|
    |i_reg_104              |  5|   0|    5|          0|
    |reg_127                |  8|   0|    8|          0|
    |reg_132                |  8|   0|    8|          0|
    |state_addr_34_reg_217  |  3|   0|    4|          1|
    |state_addr_35_reg_232  |  3|   0|    4|          1|
    |state_addr_36_reg_242  |  2|   0|    4|          2|
    |state_addr_reg_201     |  4|   0|    4|          0|
    |tmp_16_reg_206         |  4|   0|    4|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 47|   0|   51|          4|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------+-----+-----+------------+----------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | aes128_add_round_key | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | aes128_add_round_key | return value |
|ap_start            |  in |    1| ap_ctrl_hs | aes128_add_round_key | return value |
|ap_done             | out |    1| ap_ctrl_hs | aes128_add_round_key | return value |
|ap_idle             | out |    1| ap_ctrl_hs | aes128_add_round_key | return value |
|ap_ready            | out |    1| ap_ctrl_hs | aes128_add_round_key | return value |
|state_address0      | out |    4|  ap_memory |         state        |     array    |
|state_ce0           | out |    1|  ap_memory |         state        |     array    |
|state_we0           | out |    1|  ap_memory |         state        |     array    |
|state_d0            | out |    8|  ap_memory |         state        |     array    |
|state_q0            |  in |    8|  ap_memory |         state        |     array    |
|state_address1      | out |    4|  ap_memory |         state        |     array    |
|state_ce1           | out |    1|  ap_memory |         state        |     array    |
|state_we1           | out |    1|  ap_memory |         state        |     array    |
|state_d1            | out |    8|  ap_memory |         state        |     array    |
|state_q1            |  in |    8|  ap_memory |         state        |     array    |
|round_key_address0  | out |    4|  ap_memory |       round_key      |     array    |
|round_key_ce0       | out |    1|  ap_memory |       round_key      |     array    |
|round_key_q0        |  in |    8|  ap_memory |       round_key      |     array    |
|round_key_address1  | out |    4|  ap_memory |       round_key      |     array    |
|round_key_ce1       | out |    1|  ap_memory |       round_key      |     array    |
|round_key_q1        |  in |    8|  ap_memory |       round_key      |     array    |
+--------------------+-----+-----+------------+----------------------+--------------+

