<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN"
   "http://www.w3.org/TR/html4/strict.dtd">
<!--
generated by Pygments <http://pygments.org>
Copyright 2006-2019 by the Pygments team.
Licensed under the BSD license, see LICENSE for details.
-->
<html>
<head>
  <title></title>
  <meta http-equiv="content-type" content="text/html; charset=None">
  <style type="text/css">
/*
generated by Pygments <http://pygments.org>
Copyright 2006-2019 by the Pygments team.
Licensed under the BSD license, see LICENSE for details.
*/
td.linenos { background-color: #f0f0f0; padding-right: 10px; }
span.lineno { background-color: #f0f0f0; padding: 0 5px 0 5px; }
pre { line-height: 125%; }
body .hll { background-color: #ffffcc }
body  { background: #f8f8f8; }
body .c { color: #408080; font-style: italic } /* Comment */
body .err { border: 1px solid #FF0000 } /* Error */
body .k { color: #008000; font-weight: bold } /* Keyword */
body .o { color: #666666 } /* Operator */
body .ch { color: #408080; font-style: italic } /* Comment.Hashbang */
body .cm { color: #408080; font-style: italic } /* Comment.Multiline */
body .cp { color: #BC7A00 } /* Comment.Preproc */
body .cpf { color: #408080; font-style: italic } /* Comment.PreprocFile */
body .c1 { color: #408080; font-style: italic } /* Comment.Single */
body .cs { color: #408080; font-style: italic } /* Comment.Special */
body .gd { color: #A00000 } /* Generic.Deleted */
body .ge { font-style: italic } /* Generic.Emph */
body .gr { color: #FF0000 } /* Generic.Error */
body .gh { color: #000080; font-weight: bold } /* Generic.Heading */
body .gi { color: #00A000 } /* Generic.Inserted */
body .go { color: #888888 } /* Generic.Output */
body .gp { color: #000080; font-weight: bold } /* Generic.Prompt */
body .gs { font-weight: bold } /* Generic.Strong */
body .gu { color: #800080; font-weight: bold } /* Generic.Subheading */
body .gt { color: #0044DD } /* Generic.Traceback */
body .kc { color: #008000; font-weight: bold } /* Keyword.Constant */
body .kd { color: #008000; font-weight: bold } /* Keyword.Declaration */
body .kn { color: #008000; font-weight: bold } /* Keyword.Namespace */
body .kp { color: #008000 } /* Keyword.Pseudo */
body .kr { color: #008000; font-weight: bold } /* Keyword.Reserved */
body .kt { color: #B00040 } /* Keyword.Type */
body .m { color: #666666 } /* Literal.Number */
body .s { color: #BA2121 } /* Literal.String */
body .na { color: #7D9029 } /* Name.Attribute */
body .nb { color: #008000 } /* Name.Builtin */
body .nc { color: #0000FF; font-weight: bold } /* Name.Class */
body .no { color: #880000 } /* Name.Constant */
body .nd { color: #AA22FF } /* Name.Decorator */
body .ni { color: #999999; font-weight: bold } /* Name.Entity */
body .ne { color: #D2413A; font-weight: bold } /* Name.Exception */
body .nf { color: #0000FF } /* Name.Function */
body .nl { color: #A0A000 } /* Name.Label */
body .nn { color: #0000FF; font-weight: bold } /* Name.Namespace */
body .nt { color: #008000; font-weight: bold } /* Name.Tag */
body .nv { color: #19177C } /* Name.Variable */
body .ow { color: #AA22FF; font-weight: bold } /* Operator.Word */
body .w { color: #bbbbbb } /* Text.Whitespace */
body .mb { color: #666666 } /* Literal.Number.Bin */
body .mf { color: #666666 } /* Literal.Number.Float */
body .mh { color: #666666 } /* Literal.Number.Hex */
body .mi { color: #666666 } /* Literal.Number.Integer */
body .mo { color: #666666 } /* Literal.Number.Oct */
body .sa { color: #BA2121 } /* Literal.String.Affix */
body .sb { color: #BA2121 } /* Literal.String.Backtick */
body .sc { color: #BA2121 } /* Literal.String.Char */
body .dl { color: #BA2121 } /* Literal.String.Delimiter */
body .sd { color: #BA2121; font-style: italic } /* Literal.String.Doc */
body .s2 { color: #BA2121 } /* Literal.String.Double */
body .se { color: #BB6622; font-weight: bold } /* Literal.String.Escape */
body .sh { color: #BA2121 } /* Literal.String.Heredoc */
body .si { color: #BB6688; font-weight: bold } /* Literal.String.Interpol */
body .sx { color: #008000 } /* Literal.String.Other */
body .sr { color: #BB6688 } /* Literal.String.Regex */
body .s1 { color: #BA2121 } /* Literal.String.Single */
body .ss { color: #19177C } /* Literal.String.Symbol */
body .bp { color: #008000 } /* Name.Builtin.Pseudo */
body .fm { color: #0000FF } /* Name.Function.Magic */
body .vc { color: #19177C } /* Name.Variable.Class */
body .vg { color: #19177C } /* Name.Variable.Global */
body .vi { color: #19177C } /* Name.Variable.Instance */
body .vm { color: #19177C } /* Name.Variable.Magic */
body .il { color: #666666 } /* Literal.Number.Integer.Long */

  </style>
</head>
<body>
<h2></h2>

<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a>
<a href="#l-275">275</a>
<a href="#l-276">276</a>
<a href="#l-277">277</a>
<a href="#l-278">278</a>
<a href="#l-279">279</a>
<a href="#l-280">280</a>
<a href="#l-281">281</a>
<a href="#l-282">282</a>
<a href="#l-283">283</a>
<a href="#l-284">284</a>
<a href="#l-285">285</a>
<a href="#l-286">286</a>
<a href="#l-287">287</a>
<a href="#l-288">288</a>
<a href="#l-289">289</a>
<a href="#l-290">290</a>
<a href="#l-291">291</a>
<a href="#l-292">292</a>
<a href="#l-293">293</a>
<a href="#l-294">294</a>
<a href="#l-295">295</a>
<a href="#l-296">296</a>
<a href="#l-297">297</a>
<a href="#l-298">298</a>
<a href="#l-299">299</a>
<a href="#l-300">300</a>
<a href="#l-301">301</a>
<a href="#l-302">302</a>
<a href="#l-303">303</a>
<a href="#l-304">304</a>
<a href="#l-305">305</a>
<a href="#l-306">306</a>
<a href="#l-307">307</a>
<a href="#l-308">308</a>
<a href="#l-309">309</a>
<a href="#l-310">310</a>
<a href="#l-311">311</a>
<a href="#l-312">312</a>
<a href="#l-313">313</a>
<a href="#l-314">314</a>
<a href="#l-315">315</a>
<a href="#l-316">316</a>
<a href="#l-317">317</a>
<a href="#l-318">318</a>
<a href="#l-319">319</a>
<a href="#l-320">320</a>
<a href="#l-321">321</a>
<a href="#l-322">322</a>
<a href="#l-323">323</a>
<a href="#l-324">324</a>
<a href="#l-325">325</a>
<a href="#l-326">326</a>
<a href="#l-327">327</a>
<a href="#l-328">328</a>
<a href="#l-329">329</a>
<a href="#l-330">330</a>
<a href="#l-331">331</a>
<a href="#l-332">332</a>
<a href="#l-333">333</a>
<a href="#l-334">334</a>
<a href="#l-335">335</a>
<a href="#l-336">336</a>
<a href="#l-337">337</a>
<a href="#l-338">338</a>
<a href="#l-339">339</a>
<a href="#l-340">340</a>
<a href="#l-341">341</a>
<a href="#l-342">342</a>
<a href="#l-343">343</a>
<a href="#l-344">344</a>
<a href="#l-345">345</a>
<a href="#l-346">346</a>
<a href="#l-347">347</a>
<a href="#l-348">348</a>
<a href="#l-349">349</a>
<a href="#l-350">350</a>
<a href="#l-351">351</a>
<a href="#l-352">352</a>
<a href="#l-353">353</a>
<a href="#l-354">354</a>
<a href="#l-355">355</a>
<a href="#l-356">356</a>
<a href="#l-357">357</a>
<a href="#l-358">358</a>
<a href="#l-359">359</a>
<a href="#l-360">360</a>
<a href="#l-361">361</a>
<a href="#l-362">362</a>
<a href="#l-363">363</a>
<a href="#l-364">364</a>
<a href="#l-365">365</a>
<a href="#l-366">366</a>
<a href="#l-367">367</a>
<a href="#l-368">368</a>
<a href="#l-369">369</a>
<a href="#l-370">370</a>
<a href="#l-371">371</a>
<a href="#l-372">372</a>
<a href="#l-373">373</a>
<a href="#l-374">374</a>
<a href="#l-375">375</a>
<a href="#l-376">376</a>
<a href="#l-377">377</a>
<a href="#l-378">378</a>
<a href="#l-379">379</a>
<a href="#l-380">380</a>
<a href="#l-381">381</a>
<a href="#l-382">382</a>
<a href="#l-383">383</a>
<a href="#l-384">384</a>
<a href="#l-385">385</a>
<a href="#l-386">386</a>
<a href="#l-387">387</a>
<a href="#l-388">388</a>
<a href="#l-389">389</a>
<a href="#l-390">390</a>
<a href="#l-391">391</a>
<a href="#l-392">392</a>
<a href="#l-393">393</a>
<a href="#l-394">394</a>
<a href="#l-395">395</a>
<a href="#l-396">396</a>
<a href="#l-397">397</a>
<a href="#l-398">398</a>
<a href="#l-399">399</a>
<a href="#l-400">400</a>
<a href="#l-401">401</a>
<a href="#l-402">402</a>
<a href="#l-403">403</a>
<a href="#l-404">404</a>
<a href="#l-405">405</a>
<a href="#l-406">406</a>
<a href="#l-407">407</a>
<a href="#l-408">408</a>
<a href="#l-409">409</a>
<a href="#l-410">410</a>
<a href="#l-411">411</a>
<a href="#l-412">412</a>
<a href="#l-413">413</a>
<a href="#l-414">414</a>
<a href="#l-415">415</a>
<a href="#l-416">416</a>
<a href="#l-417">417</a>
<a href="#l-418">418</a>
<a href="#l-419">419</a>
<a href="#l-420">420</a>
<a href="#l-421">421</a>
<a href="#l-422">422</a>
<a href="#l-423">423</a>
<a href="#l-424">424</a>
<a href="#l-425">425</a>
<a href="#l-426">426</a>
<a href="#l-427">427</a>
<a href="#l-428">428</a>
<a href="#l-429">429</a>
<a href="#l-430">430</a>
<a href="#l-431">431</a>
<a href="#l-432">432</a>
<a href="#l-433">433</a>
<a href="#l-434">434</a>
<a href="#l-435">435</a>
<a href="#l-436">436</a>
<a href="#l-437">437</a>
<a href="#l-438">438</a>
<a href="#l-439">439</a></pre></div></td><td class="code"><div class="highlight"><span class="filename">third_party/cores/swerv/design/swerv_wrapper.sv</span><pre><span></span><a name="l-1"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-2"></a><span class="c1">// Copyright 2019 Western Digital Corporation or its affiliates.</span>
<a name="l-3"></a><span class="c1">// </span>
<a name="l-4"></a><span class="c1">// Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span>
<a name="l-5"></a><span class="c1">// you may not use this file except in compliance with the License.</span>
<a name="l-6"></a><span class="c1">// You may obtain a copy of the License at</span>
<a name="l-7"></a><span class="c1">// </span>
<a name="l-8"></a><span class="c1">// http://www.apache.org/licenses/LICENSE-2.0</span>
<a name="l-9"></a><span class="c1">// </span>
<a name="l-10"></a><span class="c1">// Unless required by applicable law or agreed to in writing, software</span>
<a name="l-11"></a><span class="c1">// distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span>
<a name="l-12"></a><span class="c1">// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<a name="l-13"></a><span class="c1">// See the License for the specific language governing permissions and</span>
<a name="l-14"></a><span class="c1">// limitations under the License.</span>
<a name="l-15"></a>
<a name="l-16"></a><span class="c1">//********************************************************************************</span>
<a name="l-17"></a><span class="c1">// $Id$</span>
<a name="l-18"></a><span class="c1">//</span>
<a name="l-19"></a><span class="c1">// Function: Top wrapper file with swerv/mem instantiated inside</span>
<a name="l-20"></a><span class="c1">// Comments: </span>
<a name="l-21"></a><span class="c1">//</span>
<a name="l-22"></a><span class="c1">//********************************************************************************</span>
<a name="l-23"></a><span class="no">`include</span> <span class="s">&quot;build.h&quot;</span>
<a name="l-24"></a><span class="c1">//`include &quot;def.sv&quot;</span>
<a name="l-25"></a><span class="k">module</span> <span class="n">swerv_wrapper</span>  
<a name="l-26"></a>   <span class="k">import</span> <span class="n">swerv_types</span><span class="o">::*</span><span class="p">;</span>
<a name="l-27"></a><span class="p">(</span>
<a name="l-28"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">clk</span><span class="p">,</span>
<a name="l-29"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">rst_l</span><span class="p">,</span>
<a name="l-30"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span>                <span class="n">rst_vec</span><span class="p">,</span>
<a name="l-31"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">nmi_int</span><span class="p">,</span>
<a name="l-32"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span>                <span class="n">nmi_vec</span><span class="p">,</span>                       
<a name="l-33"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span>                <span class="n">jtag_id</span><span class="p">,</span>
<a name="l-34"></a>                       
<a name="l-35"></a>
<a name="l-36"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">trace_rv_i_insn_ip</span><span class="p">,</span>
<a name="l-37"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">trace_rv_i_address_ip</span><span class="p">,</span>
<a name="l-38"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">trace_rv_i_valid_ip</span><span class="p">,</span>
<a name="l-39"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">trace_rv_i_exception_ip</span><span class="p">,</span>
<a name="l-40"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">trace_rv_i_ecause_ip</span><span class="p">,</span>
<a name="l-41"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">trace_rv_i_interrupt_ip</span><span class="p">,</span>
<a name="l-42"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">trace_rv_i_tval_ip</span><span class="p">,</span>
<a name="l-43"></a>
<a name="l-44"></a>   <span class="c1">// Bus signals</span>
<a name="l-45"></a>
<a name="l-46"></a><span class="no">`ifdef</span> <span class="no">RV_BUILD_AXI4</span>
<a name="l-47"></a>   <span class="c1">//-------------------------- LSU AXI signals--------------------------</span>
<a name="l-48"></a>   <span class="c1">// AXI Write Channels</span>
<a name="l-49"></a>   <span class="k">output</span> <span class="k">logic</span>                            <span class="n">lsu_axi_awvalid</span><span class="p">,</span>
<a name="l-50"></a>   <span class="k">input</span>  <span class="k">logic</span>                            <span class="n">lsu_axi_awready</span><span class="p">,</span>
<a name="l-51"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_LSU_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>      <span class="n">lsu_axi_awid</span><span class="p">,</span>
<a name="l-52"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">lsu_axi_awaddr</span><span class="p">,</span>
<a name="l-53"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">lsu_axi_awregion</span><span class="p">,</span>
<a name="l-54"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">lsu_axi_awlen</span><span class="p">,</span>
<a name="l-55"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">lsu_axi_awsize</span><span class="p">,</span>
<a name="l-56"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">lsu_axi_awburst</span><span class="p">,</span>
<a name="l-57"></a>   <span class="k">output</span> <span class="k">logic</span>                            <span class="n">lsu_axi_awlock</span><span class="p">,</span>
<a name="l-58"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">lsu_axi_awcache</span><span class="p">,</span>
<a name="l-59"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">lsu_axi_awprot</span><span class="p">,</span>
<a name="l-60"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">lsu_axi_awqos</span><span class="p">,</span>
<a name="l-61"></a>                                           
<a name="l-62"></a>   <span class="k">output</span> <span class="k">logic</span>                            <span class="n">lsu_axi_wvalid</span><span class="p">,</span>                                       
<a name="l-63"></a>   <span class="k">input</span>  <span class="k">logic</span>                            <span class="n">lsu_axi_wready</span><span class="p">,</span>
<a name="l-64"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">lsu_axi_wdata</span><span class="p">,</span>
<a name="l-65"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">lsu_axi_wstrb</span><span class="p">,</span>
<a name="l-66"></a>   <span class="k">output</span> <span class="k">logic</span>                            <span class="n">lsu_axi_wlast</span><span class="p">,</span>
<a name="l-67"></a>                                           
<a name="l-68"></a>   <span class="k">input</span>  <span class="k">logic</span>                            <span class="n">lsu_axi_bvalid</span><span class="p">,</span>
<a name="l-69"></a>   <span class="k">output</span> <span class="k">logic</span>                            <span class="n">lsu_axi_bready</span><span class="p">,</span>
<a name="l-70"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">lsu_axi_bresp</span><span class="p">,</span>
<a name="l-71"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_LSU_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>      <span class="n">lsu_axi_bid</span><span class="p">,</span>
<a name="l-72"></a>                                           
<a name="l-73"></a>   <span class="c1">// AXI Read Channels                    </span>
<a name="l-74"></a>   <span class="k">output</span> <span class="k">logic</span>                            <span class="n">lsu_axi_arvalid</span><span class="p">,</span>
<a name="l-75"></a>   <span class="k">input</span>  <span class="k">logic</span>                            <span class="n">lsu_axi_arready</span><span class="p">,</span>
<a name="l-76"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_LSU_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>      <span class="n">lsu_axi_arid</span><span class="p">,</span>
<a name="l-77"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">lsu_axi_araddr</span><span class="p">,</span>
<a name="l-78"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">lsu_axi_arregion</span><span class="p">,</span>
<a name="l-79"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">lsu_axi_arlen</span><span class="p">,</span>
<a name="l-80"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">lsu_axi_arsize</span><span class="p">,</span>
<a name="l-81"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">lsu_axi_arburst</span><span class="p">,</span>
<a name="l-82"></a>   <span class="k">output</span> <span class="k">logic</span>                            <span class="n">lsu_axi_arlock</span><span class="p">,</span>
<a name="l-83"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">lsu_axi_arcache</span><span class="p">,</span>
<a name="l-84"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">lsu_axi_arprot</span><span class="p">,</span>
<a name="l-85"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">lsu_axi_arqos</span><span class="p">,</span>
<a name="l-86"></a>                                           
<a name="l-87"></a>   <span class="k">input</span>  <span class="k">logic</span>                            <span class="n">lsu_axi_rvalid</span><span class="p">,</span>
<a name="l-88"></a>   <span class="k">output</span> <span class="k">logic</span>                            <span class="n">lsu_axi_rready</span><span class="p">,</span>
<a name="l-89"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_LSU_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>      <span class="n">lsu_axi_rid</span><span class="p">,</span>
<a name="l-90"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">lsu_axi_rdata</span><span class="p">,</span>
<a name="l-91"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">lsu_axi_rresp</span><span class="p">,</span>
<a name="l-92"></a>   <span class="k">input</span>  <span class="k">logic</span>                            <span class="n">lsu_axi_rlast</span><span class="p">,</span>
<a name="l-93"></a>   
<a name="l-94"></a>   <span class="c1">//-------------------------- IFU AXI signals--------------------------</span>
<a name="l-95"></a>   <span class="c1">// AXI Write Channels</span>
<a name="l-96"></a>   <span class="k">output</span> <span class="k">logic</span>                            <span class="n">ifu_axi_awvalid</span><span class="p">,</span>
<a name="l-97"></a>   <span class="k">input</span>  <span class="k">logic</span>                            <span class="n">ifu_axi_awready</span><span class="p">,</span>
<a name="l-98"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_IFU_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>      <span class="n">ifu_axi_awid</span><span class="p">,</span>
<a name="l-99"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">ifu_axi_awaddr</span><span class="p">,</span>
<a name="l-100"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">ifu_axi_awregion</span><span class="p">,</span>
<a name="l-101"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">ifu_axi_awlen</span><span class="p">,</span>
<a name="l-102"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">ifu_axi_awsize</span><span class="p">,</span>
<a name="l-103"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">ifu_axi_awburst</span><span class="p">,</span>
<a name="l-104"></a>   <span class="k">output</span> <span class="k">logic</span>                            <span class="n">ifu_axi_awlock</span><span class="p">,</span>
<a name="l-105"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">ifu_axi_awcache</span><span class="p">,</span>
<a name="l-106"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">ifu_axi_awprot</span><span class="p">,</span>
<a name="l-107"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">ifu_axi_awqos</span><span class="p">,</span>
<a name="l-108"></a>                                           
<a name="l-109"></a>   <span class="k">output</span> <span class="k">logic</span>                            <span class="n">ifu_axi_wvalid</span><span class="p">,</span>                                       
<a name="l-110"></a>   <span class="k">input</span>  <span class="k">logic</span>                            <span class="n">ifu_axi_wready</span><span class="p">,</span>
<a name="l-111"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">ifu_axi_wdata</span><span class="p">,</span>
<a name="l-112"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">ifu_axi_wstrb</span><span class="p">,</span>
<a name="l-113"></a>   <span class="k">output</span> <span class="k">logic</span>                            <span class="n">ifu_axi_wlast</span><span class="p">,</span>
<a name="l-114"></a>                                           
<a name="l-115"></a>   <span class="k">input</span>  <span class="k">logic</span>                            <span class="n">ifu_axi_bvalid</span><span class="p">,</span>
<a name="l-116"></a>   <span class="k">output</span> <span class="k">logic</span>                            <span class="n">ifu_axi_bready</span><span class="p">,</span>
<a name="l-117"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">ifu_axi_bresp</span><span class="p">,</span>
<a name="l-118"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_IFU_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>      <span class="n">ifu_axi_bid</span><span class="p">,</span>
<a name="l-119"></a>                                           
<a name="l-120"></a>   <span class="c1">// AXI Read Channels                    </span>
<a name="l-121"></a>   <span class="k">output</span> <span class="k">logic</span>                            <span class="n">ifu_axi_arvalid</span><span class="p">,</span>
<a name="l-122"></a>   <span class="k">input</span>  <span class="k">logic</span>                            <span class="n">ifu_axi_arready</span><span class="p">,</span>
<a name="l-123"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_IFU_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>      <span class="n">ifu_axi_arid</span><span class="p">,</span>
<a name="l-124"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">ifu_axi_araddr</span><span class="p">,</span>
<a name="l-125"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">ifu_axi_arregion</span><span class="p">,</span>
<a name="l-126"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">ifu_axi_arlen</span><span class="p">,</span>
<a name="l-127"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">ifu_axi_arsize</span><span class="p">,</span>
<a name="l-128"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">ifu_axi_arburst</span><span class="p">,</span>
<a name="l-129"></a>   <span class="k">output</span> <span class="k">logic</span>                            <span class="n">ifu_axi_arlock</span><span class="p">,</span>
<a name="l-130"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">ifu_axi_arcache</span><span class="p">,</span>
<a name="l-131"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">ifu_axi_arprot</span><span class="p">,</span>
<a name="l-132"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">ifu_axi_arqos</span><span class="p">,</span>
<a name="l-133"></a>                                           
<a name="l-134"></a>   <span class="k">input</span>  <span class="k">logic</span>                            <span class="n">ifu_axi_rvalid</span><span class="p">,</span>
<a name="l-135"></a>   <span class="k">output</span> <span class="k">logic</span>                            <span class="n">ifu_axi_rready</span><span class="p">,</span>
<a name="l-136"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_IFU_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>      <span class="n">ifu_axi_rid</span><span class="p">,</span>
<a name="l-137"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">ifu_axi_rdata</span><span class="p">,</span>
<a name="l-138"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">ifu_axi_rresp</span><span class="p">,</span>
<a name="l-139"></a>   <span class="k">input</span>  <span class="k">logic</span>                            <span class="n">ifu_axi_rlast</span><span class="p">,</span>
<a name="l-140"></a>
<a name="l-141"></a>   <span class="c1">//-------------------------- SB AXI signals--------------------------</span>
<a name="l-142"></a>   <span class="c1">// AXI Write Channels</span>
<a name="l-143"></a>   <span class="k">output</span> <span class="k">logic</span>                            <span class="n">sb_axi_awvalid</span><span class="p">,</span>
<a name="l-144"></a>   <span class="k">input</span>  <span class="k">logic</span>                            <span class="n">sb_axi_awready</span><span class="p">,</span>
<a name="l-145"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_SB_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>       <span class="n">sb_axi_awid</span><span class="p">,</span>
<a name="l-146"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">sb_axi_awaddr</span><span class="p">,</span>
<a name="l-147"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">sb_axi_awregion</span><span class="p">,</span>
<a name="l-148"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">sb_axi_awlen</span><span class="p">,</span>
<a name="l-149"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">sb_axi_awsize</span><span class="p">,</span>
<a name="l-150"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">sb_axi_awburst</span><span class="p">,</span>
<a name="l-151"></a>   <span class="k">output</span> <span class="k">logic</span>                            <span class="n">sb_axi_awlock</span><span class="p">,</span>
<a name="l-152"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">sb_axi_awcache</span><span class="p">,</span>
<a name="l-153"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">sb_axi_awprot</span><span class="p">,</span>
<a name="l-154"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">sb_axi_awqos</span><span class="p">,</span>
<a name="l-155"></a>                                           
<a name="l-156"></a>   <span class="k">output</span> <span class="k">logic</span>                            <span class="n">sb_axi_wvalid</span><span class="p">,</span>                                       
<a name="l-157"></a>   <span class="k">input</span>  <span class="k">logic</span>                            <span class="n">sb_axi_wready</span><span class="p">,</span>
<a name="l-158"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">sb_axi_wdata</span><span class="p">,</span>
<a name="l-159"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">sb_axi_wstrb</span><span class="p">,</span>
<a name="l-160"></a>   <span class="k">output</span> <span class="k">logic</span>                            <span class="n">sb_axi_wlast</span><span class="p">,</span>
<a name="l-161"></a>                                           
<a name="l-162"></a>   <span class="k">input</span>  <span class="k">logic</span>                            <span class="n">sb_axi_bvalid</span><span class="p">,</span>
<a name="l-163"></a>   <span class="k">output</span> <span class="k">logic</span>                            <span class="n">sb_axi_bready</span><span class="p">,</span>
<a name="l-164"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">sb_axi_bresp</span><span class="p">,</span>
<a name="l-165"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_SB_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>       <span class="n">sb_axi_bid</span><span class="p">,</span>
<a name="l-166"></a>                                           
<a name="l-167"></a>   <span class="c1">// AXI Read Channels                    </span>
<a name="l-168"></a>   <span class="k">output</span> <span class="k">logic</span>                            <span class="n">sb_axi_arvalid</span><span class="p">,</span>
<a name="l-169"></a>   <span class="k">input</span>  <span class="k">logic</span>                            <span class="n">sb_axi_arready</span><span class="p">,</span>
<a name="l-170"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_SB_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>       <span class="n">sb_axi_arid</span><span class="p">,</span>
<a name="l-171"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">sb_axi_araddr</span><span class="p">,</span>
<a name="l-172"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">sb_axi_arregion</span><span class="p">,</span>
<a name="l-173"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">sb_axi_arlen</span><span class="p">,</span>
<a name="l-174"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">sb_axi_arsize</span><span class="p">,</span>
<a name="l-175"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">sb_axi_arburst</span><span class="p">,</span>
<a name="l-176"></a>   <span class="k">output</span> <span class="k">logic</span>                            <span class="n">sb_axi_arlock</span><span class="p">,</span>
<a name="l-177"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">sb_axi_arcache</span><span class="p">,</span>
<a name="l-178"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">sb_axi_arprot</span><span class="p">,</span>
<a name="l-179"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">sb_axi_arqos</span><span class="p">,</span>
<a name="l-180"></a>                                           
<a name="l-181"></a>   <span class="k">input</span>  <span class="k">logic</span>                            <span class="n">sb_axi_rvalid</span><span class="p">,</span>
<a name="l-182"></a>   <span class="k">output</span> <span class="k">logic</span>                            <span class="n">sb_axi_rready</span><span class="p">,</span>
<a name="l-183"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_SB_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>       <span class="n">sb_axi_rid</span><span class="p">,</span>
<a name="l-184"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">sb_axi_rdata</span><span class="p">,</span>
<a name="l-185"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                      <span class="n">sb_axi_rresp</span><span class="p">,</span>
<a name="l-186"></a>   <span class="k">input</span>  <span class="k">logic</span>                            <span class="n">sb_axi_rlast</span><span class="p">,</span>
<a name="l-187"></a>
<a name="l-188"></a>   <span class="c1">//-------------------------- DMA AXI signals--------------------------</span>
<a name="l-189"></a>   <span class="c1">// AXI Write Channels</span>
<a name="l-190"></a>   <span class="k">input</span>  <span class="k">logic</span>                         <span class="n">dma_axi_awvalid</span><span class="p">,</span>
<a name="l-191"></a>   <span class="k">output</span> <span class="k">logic</span>                         <span class="n">dma_axi_awready</span><span class="p">,</span>
<a name="l-192"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">dma_axi_awid</span><span class="p">,</span>
<a name="l-193"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                  <span class="n">dma_axi_awaddr</span><span class="p">,</span>
<a name="l-194"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                   <span class="n">dma_axi_awsize</span><span class="p">,</span>
<a name="l-195"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                   <span class="n">dma_axi_awprot</span><span class="p">,</span>
<a name="l-196"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                   <span class="n">dma_axi_awlen</span><span class="p">,</span>
<a name="l-197"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                   <span class="n">dma_axi_awburst</span><span class="p">,</span>
<a name="l-198"></a>
<a name="l-199"></a>
<a name="l-200"></a>   <span class="k">input</span>  <span class="k">logic</span>                         <span class="n">dma_axi_wvalid</span><span class="p">,</span>                                       
<a name="l-201"></a>   <span class="k">output</span> <span class="k">logic</span>                         <span class="n">dma_axi_wready</span><span class="p">,</span>
<a name="l-202"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                  <span class="n">dma_axi_wdata</span><span class="p">,</span>
<a name="l-203"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                   <span class="n">dma_axi_wstrb</span><span class="p">,</span>
<a name="l-204"></a>   <span class="k">input</span>  <span class="k">logic</span>                         <span class="n">dma_axi_wlast</span><span class="p">,</span>
<a name="l-205"></a>                                        
<a name="l-206"></a>   <span class="k">output</span> <span class="k">logic</span>                         <span class="n">dma_axi_bvalid</span><span class="p">,</span>
<a name="l-207"></a>   <span class="k">input</span>  <span class="k">logic</span>                         <span class="n">dma_axi_bready</span><span class="p">,</span>
<a name="l-208"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                   <span class="n">dma_axi_bresp</span><span class="p">,</span>
<a name="l-209"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">dma_axi_bid</span><span class="p">,</span>
<a name="l-210"></a>
<a name="l-211"></a>   <span class="c1">// AXI Read Channels</span>
<a name="l-212"></a>   <span class="k">input</span>  <span class="k">logic</span>                         <span class="n">dma_axi_arvalid</span><span class="p">,</span>
<a name="l-213"></a>   <span class="k">output</span> <span class="k">logic</span>                         <span class="n">dma_axi_arready</span><span class="p">,</span>
<a name="l-214"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">dma_axi_arid</span><span class="p">,</span>
<a name="l-215"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                  <span class="n">dma_axi_araddr</span><span class="p">,</span>                                     
<a name="l-216"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                   <span class="n">dma_axi_arsize</span><span class="p">,</span>
<a name="l-217"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                   <span class="n">dma_axi_arprot</span><span class="p">,</span>
<a name="l-218"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                   <span class="n">dma_axi_arlen</span><span class="p">,</span>
<a name="l-219"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                   <span class="n">dma_axi_arburst</span><span class="p">,</span>
<a name="l-220"></a>
<a name="l-221"></a>   <span class="k">output</span> <span class="k">logic</span>                         <span class="n">dma_axi_rvalid</span><span class="p">,</span>
<a name="l-222"></a>   <span class="k">input</span>  <span class="k">logic</span>                         <span class="n">dma_axi_rready</span><span class="p">,</span>
<a name="l-223"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_DMA_BUS_TAG</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">dma_axi_rid</span><span class="p">,</span>
<a name="l-224"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                  <span class="n">dma_axi_rdata</span><span class="p">,</span>
<a name="l-225"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                   <span class="n">dma_axi_rresp</span><span class="p">,</span>
<a name="l-226"></a>   <span class="k">output</span> <span class="k">logic</span>                         <span class="n">dma_axi_rlast</span><span class="p">,</span>                 
<a name="l-227"></a>                       
<a name="l-228"></a><span class="no">`endif</span>
<a name="l-229"></a>
<a name="l-230"></a><span class="no">`ifdef</span> <span class="no">RV_BUILD_AHB_LITE</span>
<a name="l-231"></a> <span class="c1">//// AHB LITE BUS</span>
<a name="l-232"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>               <span class="n">haddr</span><span class="p">,</span>
<a name="l-233"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                <span class="n">hburst</span><span class="p">,</span>
<a name="l-234"></a>   <span class="k">output</span> <span class="k">logic</span>                      <span class="n">hmastlock</span><span class="p">,</span>
<a name="l-235"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                <span class="n">hprot</span><span class="p">,</span>
<a name="l-236"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                <span class="n">hsize</span><span class="p">,</span>
<a name="l-237"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                <span class="n">htrans</span><span class="p">,</span>
<a name="l-238"></a>   <span class="k">output</span> <span class="k">logic</span>                      <span class="n">hwrite</span><span class="p">,</span>
<a name="l-239"></a>
<a name="l-240"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                <span class="n">hrdata</span><span class="p">,</span>
<a name="l-241"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">hready</span><span class="p">,</span>
<a name="l-242"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">hresp</span><span class="p">,</span>
<a name="l-243"></a>
<a name="l-244"></a>   <span class="c1">// LSU AHB Master</span>
<a name="l-245"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>               <span class="n">lsu_haddr</span><span class="p">,</span>
<a name="l-246"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                <span class="n">lsu_hburst</span><span class="p">,</span>
<a name="l-247"></a>   <span class="k">output</span> <span class="k">logic</span>                      <span class="n">lsu_hmastlock</span><span class="p">,</span>
<a name="l-248"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                <span class="n">lsu_hprot</span><span class="p">,</span>
<a name="l-249"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                <span class="n">lsu_hsize</span><span class="p">,</span>
<a name="l-250"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                <span class="n">lsu_htrans</span><span class="p">,</span>
<a name="l-251"></a>   <span class="k">output</span> <span class="k">logic</span>                      <span class="n">lsu_hwrite</span><span class="p">,</span>
<a name="l-252"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>               <span class="n">lsu_hwdata</span><span class="p">,</span>
<a name="l-253"></a>
<a name="l-254"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                <span class="n">lsu_hrdata</span><span class="p">,</span>
<a name="l-255"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">lsu_hready</span><span class="p">,</span>
<a name="l-256"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">lsu_hresp</span><span class="p">,</span>
<a name="l-257"></a>   <span class="c1">// Debug Syster Bus AHB</span>
<a name="l-258"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>               <span class="n">sb_haddr</span><span class="p">,</span>
<a name="l-259"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                <span class="n">sb_hburst</span><span class="p">,</span>
<a name="l-260"></a>   <span class="k">output</span> <span class="k">logic</span>                      <span class="n">sb_hmastlock</span><span class="p">,</span>
<a name="l-261"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                <span class="n">sb_hprot</span><span class="p">,</span>
<a name="l-262"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                <span class="n">sb_hsize</span><span class="p">,</span>
<a name="l-263"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                <span class="n">sb_htrans</span><span class="p">,</span>
<a name="l-264"></a>   <span class="k">output</span> <span class="k">logic</span>                      <span class="n">sb_hwrite</span><span class="p">,</span>
<a name="l-265"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>               <span class="n">sb_hwdata</span><span class="p">,</span>
<a name="l-266"></a>                                    
<a name="l-267"></a>   <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>               <span class="n">sb_hrdata</span><span class="p">,</span>
<a name="l-268"></a>   <span class="k">input</span>  <span class="k">logic</span>                      <span class="n">sb_hready</span><span class="p">,</span>
<a name="l-269"></a>   <span class="k">input</span>  <span class="k">logic</span>                      <span class="n">sb_hresp</span><span class="p">,</span>
<a name="l-270"></a>   
<a name="l-271"></a>   <span class="c1">// DMA Slave</span>
<a name="l-272"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                <span class="n">dma_haddr</span><span class="p">,</span>
<a name="l-273"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                 <span class="n">dma_hburst</span><span class="p">,</span>
<a name="l-274"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">dma_hmastlock</span><span class="p">,</span>
<a name="l-275"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                 <span class="n">dma_hprot</span><span class="p">,</span>
<a name="l-276"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                 <span class="n">dma_hsize</span><span class="p">,</span>
<a name="l-277"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                 <span class="n">dma_htrans</span><span class="p">,</span>
<a name="l-278"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">dma_hwrite</span><span class="p">,</span>
<a name="l-279"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                <span class="n">dma_hwdata</span><span class="p">,</span>
<a name="l-280"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">dma_hsel</span><span class="p">,</span>
<a name="l-281"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">dma_hreadyin</span><span class="p">,</span>                    
<a name="l-282"></a> 
<a name="l-283"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>               <span class="n">dma_hrdata</span><span class="p">,</span>
<a name="l-284"></a>   <span class="k">output</span> <span class="k">logic</span>                      <span class="n">dma_hreadyout</span><span class="p">,</span>
<a name="l-285"></a>   <span class="k">output</span> <span class="k">logic</span>                      <span class="n">dma_hresp</span><span class="p">,</span>
<a name="l-286"></a>
<a name="l-287"></a><span class="no">`endif</span>
<a name="l-288"></a>
<a name="l-289"></a>
<a name="l-290"></a>   <span class="c1">// clk ratio signals</span>
<a name="l-291"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">lsu_bus_clk_en</span><span class="p">,</span> <span class="c1">// Clock ratio b/w cpu core clk &amp; AHB master interface</span>
<a name="l-292"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">ifu_bus_clk_en</span><span class="p">,</span> <span class="c1">// Clock ratio b/w cpu core clk &amp; AHB master interface</span>
<a name="l-293"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">dbg_bus_clk_en</span><span class="p">,</span> <span class="c1">// Clock ratio b/w cpu core clk &amp; AHB master interface</span>
<a name="l-294"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">dma_bus_clk_en</span><span class="p">,</span> <span class="c1">// Clock ratio b/w cpu core clk &amp; AHB slave interface             </span>
<a name="l-295"></a>
<a name="l-296"></a>   
<a name="l-297"></a><span class="c1">//   input logic                   ext_int,</span>
<a name="l-298"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">timer_int</span><span class="p">,</span>
<a name="l-299"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_PIC_TOTAL_INT</span><span class="o">:</span><span class="mh">1</span><span class="p">]</span> <span class="n">extintsrc_req</span><span class="p">,</span>
<a name="l-300"></a>
<a name="l-301"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dec_tlu_perfcnt0</span><span class="p">,</span> <span class="c1">// toggles when perf counter 0 has an event inc</span>
<a name="l-302"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dec_tlu_perfcnt1</span><span class="p">,</span>
<a name="l-303"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dec_tlu_perfcnt2</span><span class="p">,</span>
<a name="l-304"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dec_tlu_perfcnt3</span><span class="p">,</span>
<a name="l-305"></a>
<a name="l-306"></a>   <span class="c1">// ports added by the soc team              </span>
<a name="l-307"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">jtag_tck</span><span class="p">,</span> <span class="c1">// JTAG clk</span>
<a name="l-308"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">jtag_tms</span><span class="p">,</span> <span class="c1">// JTAG TMS  </span>
<a name="l-309"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">jtag_tdi</span><span class="p">,</span> <span class="c1">// JTAG tdi</span>
<a name="l-310"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">jtag_trst_n</span><span class="p">,</span> <span class="c1">// JTAG Reset</span>
<a name="l-311"></a>   <span class="k">output</span> <span class="k">logic</span>                      <span class="n">jtag_tdo</span><span class="p">,</span> <span class="c1">// JTAG TDO</span>
<a name="l-312"></a>   <span class="c1">// external MPC halt/run interface</span>
<a name="l-313"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="n">mpc_debug_halt_req</span><span class="p">,</span> <span class="c1">// Async halt request</span>
<a name="l-314"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="n">mpc_debug_run_req</span><span class="p">,</span> <span class="c1">// Async run request</span>
<a name="l-315"></a>   <span class="k">input</span> <span class="k">logic</span> <span class="n">mpc_reset_run_req</span><span class="p">,</span> <span class="c1">// Run/halt after reset</span>
<a name="l-316"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="n">mpc_debug_halt_ack</span><span class="p">,</span> <span class="c1">// Halt ack</span>
<a name="l-317"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="n">mpc_debug_run_ack</span><span class="p">,</span> <span class="c1">// Run ack</span>
<a name="l-318"></a>   <span class="k">output</span> <span class="k">logic</span> <span class="n">debug_brkpt_status</span><span class="p">,</span> <span class="c1">// debug breakpoint</span>
<a name="l-319"></a>
<a name="l-320"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">i_cpu_halt_req</span><span class="p">,</span> <span class="c1">// Async halt req to CPU</span>
<a name="l-321"></a>   <span class="k">output</span> <span class="k">logic</span>                      <span class="n">o_cpu_halt_ack</span><span class="p">,</span> <span class="c1">// core response to halt</span>
<a name="l-322"></a>   <span class="k">output</span> <span class="k">logic</span>                      <span class="n">o_cpu_halt_status</span><span class="p">,</span> <span class="c1">// 1&#39;b1 indicates core is halted</span>
<a name="l-323"></a>   <span class="k">output</span> <span class="k">logic</span>                      <span class="n">o_debug_mode_status</span><span class="p">,</span> <span class="c1">// Core to the PMU that core is in debug mode. When core is in debug mode, the PMU should refrain from sendng a halt or run request</span>
<a name="l-324"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">i_cpu_run_req</span><span class="p">,</span> <span class="c1">// Async restart req to CPU</span>
<a name="l-325"></a>   <span class="k">output</span> <span class="k">logic</span>                      <span class="n">o_cpu_run_ack</span><span class="p">,</span> <span class="c1">// Core response to run req</span>
<a name="l-326"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">scan_mode</span><span class="p">,</span> <span class="c1">// To enable scan mode</span>
<a name="l-327"></a>   <span class="k">input</span> <span class="k">logic</span>                       <span class="n">mbist_mode</span> <span class="c1">// to enable mbist </span>
<a name="l-328"></a><span class="p">);</span>
<a name="l-329"></a>
<a name="l-330"></a><span class="no">`include</span> <span class="s">&quot;global.h&quot;</span>   
<a name="l-331"></a>
<a name="l-332"></a>   <span class="c1">// DCCM ports</span>
<a name="l-333"></a>   <span class="k">logic</span>         <span class="n">dccm_wren</span><span class="p">;</span>
<a name="l-334"></a>   <span class="k">logic</span>         <span class="n">dccm_rden</span><span class="p">;</span>
<a name="l-335"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DCCM_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">dccm_wr_addr</span><span class="p">;</span>
<a name="l-336"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DCCM_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">dccm_rd_addr_lo</span><span class="p">;</span>
<a name="l-337"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DCCM_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">dccm_rd_addr_hi</span><span class="p">;</span>
<a name="l-338"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DCCM_FDATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">dccm_wr_data</span><span class="p">;</span>
<a name="l-339"></a>                      
<a name="l-340"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DCCM_FDATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">dccm_rd_data_lo</span><span class="p">;</span>
<a name="l-341"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">DCCM_FDATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">dccm_rd_data_hi</span><span class="p">;</span>
<a name="l-342"></a>
<a name="l-343"></a>   <span class="k">logic</span>         <span class="n">lsu_freeze_dc3</span><span class="p">;</span>
<a name="l-344"></a>
<a name="l-345"></a>   <span class="c1">// PIC ports</span>
<a name="l-346"></a>
<a name="l-347"></a>   <span class="c1">// Icache &amp; Itag ports</span>
<a name="l-348"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">3</span><span class="p">]</span>  <span class="n">ic_rw_addr</span><span class="p">;</span>   
<a name="l-349"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">ic_wr_en</span>  <span class="p">;</span>     <span class="c1">// Which way to write</span>
<a name="l-350"></a>   <span class="k">logic</span>         <span class="n">ic_rd_en</span> <span class="p">;</span>
<a name="l-351"></a>
<a name="l-352"></a>
<a name="l-353"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">ic_tag_valid</span><span class="p">;</span>   <span class="c1">// Valid from the I$ tag valid outside (in flops). </span>
<a name="l-354"></a>
<a name="l-355"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">ic_rd_hit</span><span class="p">;</span>      <span class="c1">// ic_rd_hit[3:0]</span>
<a name="l-356"></a>   <span class="k">logic</span>         <span class="n">ic_tag_perr</span><span class="p">;</span>    <span class="c1">// Ic tag parity error</span>
<a name="l-357"></a>
<a name="l-358"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">2</span><span class="p">]</span>  <span class="n">ic_debug_addr</span><span class="p">;</span>      <span class="c1">// Read/Write addresss to the Icache.   </span>
<a name="l-359"></a>   <span class="k">logic</span>         <span class="n">ic_debug_rd_en</span><span class="p">;</span>     <span class="c1">// Icache debug rd</span>
<a name="l-360"></a>   <span class="k">logic</span>         <span class="n">ic_debug_wr_en</span><span class="p">;</span>     <span class="c1">// Icache debug wr</span>
<a name="l-361"></a>   <span class="k">logic</span>         <span class="n">ic_debug_tag_array</span><span class="p">;</span> <span class="c1">// Debug tag array</span>
<a name="l-362"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">ic_debug_way</span><span class="p">;</span>       <span class="c1">// Debug way. Rd or Wr.</span>
<a name="l-363"></a>
<a name="l-364"></a><span class="no">`ifdef</span> <span class="no">RV_ICACHE_ECC</span>
<a name="l-365"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">24</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">ictag_debug_rd_data</span><span class="p">;</span><span class="c1">// Debug icache tag. </span>
<a name="l-366"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">83</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">ic_wr_data</span><span class="p">;</span>         <span class="c1">// ic_wr_data[135:0]</span>
<a name="l-367"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">167</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ic_rd_data</span><span class="p">;</span>         <span class="c1">// ic_rd_data[135:0]</span>
<a name="l-368"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">41</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">ic_debug_wr_data</span><span class="p">;</span>   <span class="c1">// Debug wr cache. </span>
<a name="l-369"></a><span class="no">`else</span>
<a name="l-370"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">20</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">ictag_debug_rd_data</span><span class="p">;</span><span class="c1">// Debug icache tag. </span>
<a name="l-371"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">67</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">ic_wr_data</span><span class="p">;</span>         <span class="c1">// ic_wr_data[135:0]</span>
<a name="l-372"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">135</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ic_rd_data</span><span class="p">;</span>         <span class="c1">// ic_rd_data[135:0]</span>
<a name="l-373"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">33</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">ic_debug_wr_data</span><span class="p">;</span>   <span class="c1">// Debug wr cache. </span>
<a name="l-374"></a><span class="no">`endif</span>
<a name="l-375"></a>
<a name="l-376"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">127</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">ic_premux_data</span><span class="p">;</span>
<a name="l-377"></a>   <span class="k">logic</span>         <span class="n">ic_sel_premux_data</span><span class="p">;</span>
<a name="l-378"></a>
<a name="l-379"></a><span class="no">`ifdef</span> <span class="no">RV_ICCM_ENABLE</span>  
<a name="l-380"></a>   <span class="c1">// ICCM ports</span>
<a name="l-381"></a>   <span class="k">logic</span> <span class="p">[</span><span class="no">`RV_ICCM_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">2</span><span class="p">]</span>    <span class="n">iccm_rw_addr</span><span class="p">;</span>   
<a name="l-382"></a>   <span class="k">logic</span>           <span class="n">iccm_wren</span><span class="p">;</span>
<a name="l-383"></a>   <span class="k">logic</span>           <span class="n">iccm_rden</span><span class="p">;</span>
<a name="l-384"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>     <span class="n">iccm_wr_size</span><span class="p">;</span>
<a name="l-385"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">77</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="n">iccm_wr_data</span><span class="p">;</span>
<a name="l-386"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">155</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">iccm_rd_data</span><span class="p">;</span>
<a name="l-387"></a><span class="no">`endif</span>
<a name="l-388"></a>
<a name="l-389"></a>   <span class="k">logic</span>        <span class="n">core_rst_l</span><span class="p">;</span>     <span class="c1">// Core reset including rst_l and dbg_rst_l  </span>
<a name="l-390"></a>   <span class="k">logic</span>        <span class="n">jtag_tdoEn</span><span class="p">;</span>
<a name="l-391"></a>   
<a name="l-392"></a>   <span class="k">logic</span>        <span class="n">dccm_clk_override</span><span class="p">;</span>
<a name="l-393"></a>   <span class="k">logic</span>        <span class="n">icm_clk_override</span><span class="p">;</span>
<a name="l-394"></a>   <span class="k">logic</span>        <span class="n">dec_tlu_core_ecc_disable</span><span class="p">;</span>
<a name="l-395"></a>  
<a name="l-396"></a>   <span class="k">logic</span>        <span class="n">dmi_reg_en</span><span class="p">;</span>
<a name="l-397"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">dmi_reg_addr</span><span class="p">;</span>
<a name="l-398"></a>   <span class="k">logic</span>        <span class="n">dmi_reg_wr_en</span><span class="p">;</span>
<a name="l-399"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dmi_reg_wdata</span><span class="p">;</span>
<a name="l-400"></a>   <span class="k">logic</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dmi_reg_rdata</span><span class="p">;</span>
<a name="l-401"></a>   <span class="k">logic</span>        <span class="n">dmi_hard_reset</span><span class="p">;</span>
<a name="l-402"></a>
<a name="l-403"></a>   <span class="c1">// Instantiate the swerv core</span>
<a name="l-404"></a>   <span class="n">swerv</span> <span class="n">swerv</span> <span class="p">(</span>
<a name="l-405"></a>          <span class="p">.</span><span class="o">*</span>
<a name="l-406"></a>          <span class="p">);</span>
<a name="l-407"></a>   
<a name="l-408"></a>   <span class="c1">// Instantiate the mem</span>
<a name="l-409"></a>   <span class="n">mem</span>  <span class="n">mem</span> <span class="p">(</span>
<a name="l-410"></a>        <span class="p">.</span><span class="n">rst_l</span><span class="p">(</span><span class="n">core_rst_l</span><span class="p">),</span>
<a name="l-411"></a>        <span class="p">.</span><span class="o">*</span>
<a name="l-412"></a>        <span class="p">);</span>
<a name="l-413"></a>
<a name="l-414"></a>  <span class="c1">// Instantiate the JTAG/DMI</span>
<a name="l-415"></a>   <span class="n">dmi_wrapper</span>  <span class="n">dmi_wrapper</span> <span class="p">(</span>
<a name="l-416"></a>           <span class="p">.</span><span class="n">scan_mode</span><span class="p">(</span><span class="n">scan_mode</span><span class="p">),</span>           <span class="c1">// scan mode</span>
<a name="l-417"></a>
<a name="l-418"></a>           <span class="c1">// JTAG signals</span>
<a name="l-419"></a>           <span class="p">.</span><span class="n">trst_n</span><span class="p">(</span><span class="n">jtag_trst_n</span><span class="p">),</span>           <span class="c1">// JTAG reset</span>
<a name="l-420"></a>           <span class="p">.</span><span class="n">tck</span>   <span class="p">(</span><span class="n">jtag_tck</span><span class="p">),</span>              <span class="c1">// JTAG clock</span>
<a name="l-421"></a>           <span class="p">.</span><span class="n">tms</span>   <span class="p">(</span><span class="n">jtag_tms</span><span class="p">),</span>              <span class="c1">// Test mode select</span>
<a name="l-422"></a>           <span class="p">.</span><span class="n">tdi</span>   <span class="p">(</span><span class="n">jtag_tdi</span><span class="p">),</span>              <span class="c1">// Test Data Input</span>
<a name="l-423"></a>           <span class="p">.</span><span class="n">tdo</span>   <span class="p">(</span><span class="n">jtag_tdo</span><span class="p">),</span>              <span class="c1">// Test Data Output</span>
<a name="l-424"></a>           <span class="p">.</span><span class="n">tdoEnable</span> <span class="p">(),</span>                  <span class="c1">// Test Data Output enable</span>
<a name="l-425"></a>
<a name="l-426"></a>           <span class="c1">// Processor Signals</span>
<a name="l-427"></a>           <span class="p">.</span><span class="n">core_rst_n</span>  <span class="p">(</span><span class="n">core_rst_l</span><span class="p">),</span>     <span class="c1">// Core reset, active low</span>
<a name="l-428"></a>           <span class="p">.</span><span class="n">core_clk</span>    <span class="p">(</span><span class="n">clk</span><span class="p">),</span>            <span class="c1">// Core clock</span>
<a name="l-429"></a>           <span class="p">.</span><span class="n">jtag_id</span>     <span class="p">(</span><span class="n">jtag_id</span><span class="p">),</span>        <span class="c1">// 32 bit JTAG ID</span>
<a name="l-430"></a>           <span class="p">.</span><span class="n">rd_data</span>     <span class="p">(</span><span class="n">dmi_reg_rdata</span><span class="p">),</span>  <span class="c1">// 32 bit Read data from  Processor</span>
<a name="l-431"></a>           <span class="p">.</span><span class="n">reg_wr_data</span> <span class="p">(</span><span class="n">dmi_reg_wdata</span><span class="p">),</span>  <span class="c1">// 32 bit Write data to Processor</span>
<a name="l-432"></a>           <span class="p">.</span><span class="n">reg_wr_addr</span> <span class="p">(</span><span class="n">dmi_reg_addr</span><span class="p">),</span>   <span class="c1">// 32 bit Write address to Processor</span>
<a name="l-433"></a>           <span class="p">.</span><span class="n">reg_en</span>      <span class="p">(</span><span class="n">dmi_reg_en</span><span class="p">),</span>     <span class="c1">// 1 bit  Write interface bit to Processor</span>
<a name="l-434"></a>           <span class="p">.</span><span class="n">reg_wr_en</span>   <span class="p">(</span><span class="n">dmi_reg_wr_en</span><span class="p">),</span>   <span class="c1">// 1 bit  Write enable to Processor</span>
<a name="l-435"></a>           <span class="p">.</span><span class="n">dmi_hard_reset</span>   <span class="p">(</span><span class="n">dmi_hard_reset</span><span class="p">)</span>   <span class="c1">//a hard reset of the DTM, causing the DTM to forget about any outstanding DMI transactions</span>
<a name="l-436"></a><span class="p">);</span>
<a name="l-437"></a>
<a name="l-438"></a><span class="k">endmodule</span>
<a name="l-439"></a>   
</pre></div>
</td></tr></table></body>
</html>
