<stg><name>divide_Pipeline_ADJUST</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:1 %n_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i6 0, i6 %i_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:1 %i = load i6 %i_6

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln177 = icmp_eq  i6 %i, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln177"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %add_ln177 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln177 = br i1 %icmp_ln177, void %.split10, void %..loopexit_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="6">
<![CDATA[
.split10:0 %zext_ln177 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split10:4 %icmp_ln179 = icmp_ult  i6 %i, i6 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln179"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split10:5 %br_ln179 = br i1 %icmp_ln179, void %.split10..loopexit_crit_edge.exitStub, void %_ZNK6BignumILi32ELi64EE5blockEi.exit156

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit156:0 %w_digits_data_V_addr = getelementptr i64 %w_digits_data_V, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="w_digits_data_V_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="5">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit156:1 %w_digits_data_V_load = load i5 %w_digits_data_V_addr

]]></Node>
<StgValue><ssdm name="w_digits_data_V_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit156:3 %v_addr = getelementptr i64 %v, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="v_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="5">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit156:4 %v_load = load i5 %v_addr

]]></Node>
<StgValue><ssdm name="v_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit156:11 %store_ln177 = store i6 %add_ln177, i6 %i_6

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %k_V = phi i1 0, void %newFuncRoot, i1 %k_V_17, void %_ZNK6BignumILi32ELi64EE5blockEi.exit156

]]></Node>
<StgValue><ssdm name="k_V"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 32, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="65" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
.split10:1 %select_ln177 = select i1 %k_V, i65 36893488147419103231, i65 0

]]></Node>
<StgValue><ssdm name="select_ln177"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split10:2 %specpipeline_ln149 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln149"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:3 %specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="5">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit156:1 %w_digits_data_V_load = load i5 %w_digits_data_V_addr

]]></Node>
<StgValue><ssdm name="w_digits_data_V_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="5">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit156:4 %v_load = load i5 %v_addr

]]></Node>
<StgValue><ssdm name="v_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
<literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split10..loopexit_crit_edge.exitStub:0 %write_ln223 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %k_V_17_out, i1 %k_V

]]></Node>
<StgValue><ssdm name="write_ln223"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
<literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.split10..loopexit_crit_edge.exitStub:1 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
..loopexit_crit_edge.exitStub:0 %write_ln223 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %k_V_17_out, i1 %k_V

]]></Node>
<StgValue><ssdm name="write_ln223"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
..loopexit_crit_edge.exitStub:1 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0">
<![CDATA[
UnifiedReturnBlock:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="65" op_0_bw="64">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit156:2 %zext_ln0 = zext i64 %w_digits_data_V_load

]]></Node>
<StgValue><ssdm name="zext_ln0"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="65" op_0_bw="64">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit156:5 %zext_ln229 = zext i64 %v_load

]]></Node>
<StgValue><ssdm name="zext_ln229"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit156:6 %add_ln229 = add i65 %select_ln177, i65 %zext_ln0

]]></Node>
<StgValue><ssdm name="add_ln229"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit156:7 %k_V_16 = sub i65 %add_ln229, i65 %zext_ln229

]]></Node>
<StgValue><ssdm name="k_V_16"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="65">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit156:8 %trunc_ln223 = trunc i65 %k_V_16

]]></Node>
<StgValue><ssdm name="trunc_ln223"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit156:10 %k_V_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %k_V_16, i32 64

]]></Node>
<StgValue><ssdm name="k_V_17"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="36" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit156:9 %store_ln60 = store i64 %trunc_ln223, i5 %w_digits_data_V_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
<literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit156:12 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
