From 95ccb7ee51aba051c36effafa42ff89c3469f46b Mon Sep 17 00:00:00 2001
From: Yusuke Goda <yusuke.goda.sx@renesas.com>
Date: Wed, 12 Jun 2013 16:21:40 +0900
Subject: [PATCH 598/611] ARM: shmobile: r8a7778: add VPU clock support

Signed-off-by: Yusuke Goda <yusuke.goda.sx@renesas.com>
---
 arch/arm/mach-shmobile/clock-r8a7778.c | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/arch/arm/mach-shmobile/clock-r8a7778.c b/arch/arm/mach-shmobile/clock-r8a7778.c
index 4d49ed5..0150357 100644
--- a/arch/arm/mach-shmobile/clock-r8a7778.c
+++ b/arch/arm/mach-shmobile/clock-r8a7778.c
@@ -116,6 +116,7 @@ static struct clk *main_clks[] = {
 
 enum {
 	MSTP517, MSTP513,
+	MSTP501,
 	MSTP410,
 	MSTP408,
 	MSTP331,
@@ -131,6 +132,7 @@ enum {
 static struct clk mstp_clks[MSTP_NR] = {
 	[MSTP517] = SH_CLK_MSTP32(&s3_clk, MSTPCR5, 17, 0), /* VIO6C */
 	[MSTP513] = SH_CLK_MSTP32(&s3_clk, MSTPCR5, 13, 0), /* MERAM */
+	[MSTP501] = SH_CLK_MSTP32(&s3_clk, MSTPCR5,  1, 0), /* VPU5HD2 */
 	[MSTP410] = SH_CLK_MSTP32(&s3_clk, MSTPCR4, 10, 0), /* ICB */
 	[MSTP408] = SH_CLK_MSTP32(&s3_clk, MSTPCR4,  8, 0), /* VPC */
 	[MSTP331] = SH_CLK_MSTP32(&s4_clk, MSTPCR3, 31, 0), /* MMC */
@@ -180,6 +182,7 @@ static struct clk_lookup lookups[] = {
 	/* MSTP32 clocks */
 	CLKDEV_DEV_ID("uio_dmem_genirq.0",	&mstp_clks[MSTP517]), /* VIO6C */
 	CLKDEV_DEV_ID("uio_pdrv_genirq.2",	&mstp_clks[MSTP513]), /* MERAM */
+	CLKDEV_DEV_ID("uio_dmem_genirq.1",	&mstp_clks[MSTP501]), /* VPU5HD2*/
 	CLKDEV_CON_ID("icb",		&mstp_clks[MSTP410]), /* ICB */
 	CLKDEV_DEV_ID("uio_pdrv_genirq.1",      &mstp_clks[MSTP408]), /* VPC */
 	CLKDEV_DEV_ID("sh_mmcif", &mstp_clks[MSTP331]), /* MMC */
-- 
1.8.2

