Test bench:
module test_lcd;
// Inputs
reg p_clock;
// Outputs
wire lcd_rs;
wire lcd_en;
wire [7:0] p_lcd;
// Instantiate the Unit Under Test (UUT)
lcd uut (
.p_clock(p_clock),
.lcd_rs(lcd_rs),
.lcd_en(lcd_en),
.p_lcd(p_lcd)
);
pg. 12
always #10 p_clock=~p_clock;
 endmodule