{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644781835868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644781835879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 14 01:20:35 2022 " "Processing started: Mon Feb 14 01:20:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644781835879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781835879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALGO -c ALGO " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALGO -c ALGO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781835879 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644781836188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644781836188 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "ref first.v(79) " "Verilog HDL Declaration warning at first.v(79): \"ref\" is SystemVerilog-2005 keyword" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 79 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1644781843913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D first.v(3) " "Verilog HDL Declaration information at first.v(3): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644781843913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i first.v(12) " "Verilog HDL Declaration information at first.v(12): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644781843913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "J j first.v(13) " "Verilog HDL Declaration information at first.v(13): object \"J\" differs only in case from object \"j\" in the same scope" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644781843913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a first.v(4) " "Verilog HDL Declaration information at first.v(4): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644781843913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c first.v(6) " "Verilog HDL Declaration information at first.v(6): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644781843913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first.v 1 1 " "Found 1 design units, including 1 entities, in source file first.v" { { "Info" "ISGN_ENTITY_NAME" "1 for_loop " "Found entity 1: for_loop" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644781843913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781843913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file f_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 f_b " "Found entity 1: f_b" {  } { { "f_b.bdf" "" { Schematic "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/f_b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644781843913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781843913 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "f_b " "Elaborating entity \"f_b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644781843960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "for_loop for_loop:inst " "Elaborating entity \"for_loop\" for hierarchy \"for_loop:inst\"" {  } { { "f_b.bdf" "inst" { Schematic "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/f_b.bdf" { { 144 552 688 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644781843975 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "previous_node first.v(69) " "Verilog HDL or VHDL warning at first.v(69): object \"previous_node\" assigned a value but never read" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644781843975 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "path first.v(70) " "Verilog HDL or VHDL warning at first.v(70): object \"path\" assigned a value but never read" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644781843975 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "path_final first.v(71) " "Verilog HDL or VHDL warning at first.v(71): object \"path_final\" assigned a value but never read" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644781843975 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "end_node first.v(74) " "Verilog HDL or VHDL warning at first.v(74): object \"end_node\" assigned a value but never read" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644781843975 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "array_l first.v(76) " "Verilog HDL or VHDL warning at first.v(76): object \"array_l\" assigned a value but never read" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644781843975 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 first.v(25) " "Verilog HDL assignment warning at first.v(25): truncated value with size 32 to match size of target (14)" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644781843975 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 first.v(23) " "Verilog HDL assignment warning at first.v(23): truncated value with size 32 to match size of target (14)" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644781843975 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "graph first.v(21) " "Verilog HDL warning at first.v(21): initial value for variable graph should be constant" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 21 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1644781844038 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 first.v(93) " "Verilog HDL assignment warning at first.v(93): truncated value with size 32 to match size of target (14)" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644781844038 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 first.v(110) " "Verilog HDL assignment warning at first.v(110): truncated value with size 32 to match size of target (14)" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644781844038 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 first.v(118) " "Verilog HDL assignment warning at first.v(118): truncated value with size 32 to match size of target (14)" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644781844053 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 first.v(107) " "Verilog HDL assignment warning at first.v(107): truncated value with size 32 to match size of target (14)" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644781844053 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 first.v(105) " "Verilog HDL assignment warning at first.v(105): truncated value with size 32 to match size of target (14)" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644781844397 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "graph\[0\]\[0..12\] 0 first.v(19) " "Net \"graph\[0\]\[0..12\]\" at first.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644781916319 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "graph\[1\]\[0..12\] 0 first.v(19) " "Net \"graph\[1\]\[0..12\]\" at first.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644781916319 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "graph\[2\]\[0..12\] 0 first.v(19) " "Net \"graph\[2\]\[0..12\]\" at first.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644781916319 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "graph\[3\]\[0..12\] 0 first.v(19) " "Net \"graph\[3\]\[0..12\]\" at first.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644781916319 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "graph\[4\]\[0..12\] 0 first.v(19) " "Net \"graph\[4\]\[0..12\]\" at first.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644781916319 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "graph\[5\]\[0..12\] 0 first.v(19) " "Net \"graph\[5\]\[0..12\]\" at first.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644781916319 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "graph\[6\]\[0..12\] 0 first.v(19) " "Net \"graph\[6\]\[0..12\]\" at first.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644781916319 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "graph\[7\]\[0..12\] 0 first.v(19) " "Net \"graph\[7\]\[0..12\]\" at first.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644781916319 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "graph\[8\]\[0..12\] 0 first.v(19) " "Net \"graph\[8\]\[0..12\]\" at first.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644781916319 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "graph\[9\]\[0..12\] 0 first.v(19) " "Net \"graph\[9\]\[0..12\]\" at first.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644781916319 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "graph\[10\]\[0..12\] 0 first.v(19) " "Net \"graph\[10\]\[0..12\]\" at first.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644781916319 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "graph\[11\]\[0..12\] 0 first.v(19) " "Net \"graph\[11\]\[0..12\]\" at first.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644781916319 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "graph\[12\]\[0..12\] 0 first.v(19) " "Net \"graph\[12\]\[0..12\]\" at first.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644781916319 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "graph\[13\]\[0..12\] 0 first.v(19) " "Net \"graph\[13\]\[0..12\]\" at first.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644781916319 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "d first.v(3) " "Output port \"d\" at first.v(3) has no driver" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/first.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644781916350 "|f_b|for_loop:inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "graph " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"graph\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1644781958699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u724.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u724.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u724 " "Found entity 1: altsyncram_u724" {  } { { "db/altsyncram_u724.tdf" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/db/altsyncram_u724.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644781961907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781961907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644781962188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781962188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644781962282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781962282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ii " "Found entity 1: cntr_0ii" {  } { { "db/cntr_0ii.tdf" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/db/cntr_0ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644781962407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781962407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644781962438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781962438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644781962501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781962501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644781962594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781962594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644781962641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781962641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644781962704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781962704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644781962751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781962751 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644781963282 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1644781963422 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.02.14.01:22:46 Progress: Loading sld9cb5a04d/alt_sld_fab_wrapper_hw.tcl " "2022.02.14.01:22:46 Progress: Loading sld9cb5a04d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781966843 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781969062 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781969155 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781971419 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781971513 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781971606 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781971731 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781971731 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781971731 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1644781972419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9cb5a04d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9cb5a04d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9cb5a04d/alt_sld_fab.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/db/ip/sld9cb5a04d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644781972622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781972622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644781972700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781972700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644781972700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781972700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644781972762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781972762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644781972856 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644781972856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781972856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644781972918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644781972918 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644782813974 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/output_files/ALGO.map.smsg " "Generated suppressed messages file C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/ALGORITHM - Copy/output_files/ALGO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644782814177 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 293 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 293 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1644782815083 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1644782815114 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644782815114 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2416 " "Implemented 2416 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644782815364 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644782815364 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2280 " "Implemented 2280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1644782815364 ""} { "Info" "ICUT_CUT_TM_RAMS" "130 " "Implemented 130 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1644782815364 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644782815364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5056 " "Peak virtual memory: 5056 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644782815395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 14 01:36:55 2022 " "Processing ended: Mon Feb 14 01:36:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644782815395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:16:20 " "Elapsed time: 00:16:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644782815395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:16:43 " "Total CPU time (on all processors): 00:16:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644782815395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644782815395 ""}
