 
****************************************
Report : qor
Design : vsdbabysoc
Version: T-2022.03-SP5-1
Date   : Wed Sep 27 18:21:42 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          1.51
  Critical Path Slack:          -0.13
  Critical Path Clk Period:      2.00
  Total Negative Slack:        -94.46
  No. of Violating Paths:      979.00
  Worst Hold Violation:         -0.09
  Total Hold Violation:         -5.17
  No. of Hold Violations:       69.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         12
  Leaf Cell Count:               7980
  Buf/Inv Cell Count:            1822
  Buf Cell Count:                 146
  Inv Cell Count:                1676
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      6788
  Sequential Cell Count:         1192
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    34252.850537
  Noncombinational Area: 24209.468092
  Buf/Inv Area:           7280.732599
  Total Buffer Area:           761.98
  Total Inverter Area:        6518.75
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             58462.318629
  Design Area:           58462.318629


  Design Rules
  -----------------------------------
  Total Number of Nets:          7994
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ssirlab03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                 38.52
  Mapping Optimization:               52.57
  -----------------------------------------
  Overall Compile Time:              106.47
  Overall Compile Wall Clock Time:   108.11

  --------------------------------------------------------------------

  Design  WNS: 0.13  TNS: 94.46  Number of Violating Paths: 979


  Design (Hold)  WNS: 0.09  TNS: 5.17  Number of Violating Paths: 69

  --------------------------------------------------------------------


1
