$date
	Wed May 14 11:58:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_lfsr_prng $end
$var wire 16 ! random [15:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 $ feedback $end
$var wire 1 # rst $end
$var wire 4 % seed_in [3:0] $end
$var wire 1 & use_ext_seed $end
$var parameter 4 ' INIT_SEED $end
$var parameter 32 ( WIDTH $end
$var reg 4 ) random [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 (
b1 '
$end
#0
$dumpvars
b1 )
0&
bz %
x$
1#
0"
b1 !
$end
#5000
1"
#10000
0"
0#
#15000
b1x !
b1x )
1"
#20000
0"
#25000
b1xx !
b1xx )
1"
#30000
0"
#35000
b1xxx !
b1xxx )
1"
#40000
0"
#45000
b0xxxx !
bx )
1"
#50000
0"
#55000
1"
#60000
0"
#65000
1"
#70000
0"
#75000
1"
#80000
0"
#85000
1"
#90000
0"
#95000
1"
#100000
0"
#105000
1"
#110000
0"
