-- VHDL test case input
generic map (tpLH => 2ns, tpHL => 3ns)
