// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _mq_process_requests_HH_
#define _mq_process_requests_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct mq_process_requests : public sc_module {
    // Port declarations 85
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > mq_metaRspFifo_V_val_dout;
    sc_in< sc_logic > mq_metaRspFifo_V_val_empty_n;
    sc_out< sc_logic > mq_metaRspFifo_V_val_read;
    sc_in< sc_lv<16> > mq_metaRspFifo_V_nex_dout;
    sc_in< sc_logic > mq_metaRspFifo_V_nex_empty_n;
    sc_out< sc_logic > mq_metaRspFifo_V_nex_read;
    sc_in< sc_lv<1> > mq_metaRspFifo_V_val_1_dout;
    sc_in< sc_logic > mq_metaRspFifo_V_val_1_empty_n;
    sc_out< sc_logic > mq_metaRspFifo_V_val_1_read;
    sc_in< sc_lv<1> > mq_metaRspFifo_V_isT_dout;
    sc_in< sc_logic > mq_metaRspFifo_V_isT_empty_n;
    sc_out< sc_logic > mq_metaRspFifo_V_isT_read;
    sc_in< sc_lv<16> > mq_pointerRspFifo_V_1_dout;
    sc_in< sc_logic > mq_pointerRspFifo_V_1_empty_n;
    sc_out< sc_logic > mq_pointerRspFifo_V_1_read;
    sc_in< sc_lv<16> > mq_pointerRspFifo_V_2_dout;
    sc_in< sc_logic > mq_pointerRspFifo_V_2_empty_n;
    sc_out< sc_logic > mq_pointerRspFifo_V_2_read;
    sc_in< sc_lv<1> > mq_pointerRspFifo_V_s_dout;
    sc_in< sc_logic > mq_pointerRspFifo_V_s_empty_n;
    sc_out< sc_logic > mq_pointerRspFifo_V_s_read;
    sc_in< sc_lv<17> > rx_readReqAddr_pop_r_4_dout;
    sc_in< sc_logic > rx_readReqAddr_pop_r_4_empty_n;
    sc_out< sc_logic > rx_readReqAddr_pop_r_4_read;
    sc_in< sc_lv<16> > mq_freeListFifo_V_V_dout;
    sc_in< sc_logic > mq_freeListFifo_V_V_empty_n;
    sc_out< sc_logic > mq_freeListFifo_V_V_read;
    sc_in< sc_lv<16> > tx_readReqAddr_push_1_1_dout;
    sc_in< sc_logic > tx_readReqAddr_push_1_1_empty_n;
    sc_out< sc_logic > tx_readReqAddr_push_1_1_read;
    sc_in< sc_lv<64> > tx_readReqAddr_push_s_2_dout;
    sc_in< sc_logic > tx_readReqAddr_push_s_2_empty_n;
    sc_out< sc_logic > tx_readReqAddr_push_s_2_read;
    sc_out< sc_lv<64> > rx_readReqAddr_pop_r_1_din;
    sc_in< sc_logic > rx_readReqAddr_pop_r_1_full_n;
    sc_out< sc_logic > rx_readReqAddr_pop_r_1_write;
    sc_out< sc_lv<16> > mq_releaseFifo_V_V_din;
    sc_in< sc_logic > mq_releaseFifo_V_V_full_n;
    sc_out< sc_logic > mq_releaseFifo_V_V_write;
    sc_out< sc_lv<16> > mq_pointerUpdFifo_V_s_din;
    sc_in< sc_logic > mq_pointerUpdFifo_V_s_full_n;
    sc_out< sc_logic > mq_pointerUpdFifo_V_s_write;
    sc_out< sc_lv<16> > mq_pointerUpdFifo_V_1_din;
    sc_in< sc_logic > mq_pointerUpdFifo_V_1_full_n;
    sc_out< sc_logic > mq_pointerUpdFifo_V_1_write;
    sc_out< sc_lv<16> > mq_pointerUpdFifo_V_3_din;
    sc_in< sc_logic > mq_pointerUpdFifo_V_3_full_n;
    sc_out< sc_logic > mq_pointerUpdFifo_V_3_write;
    sc_out< sc_lv<1> > mq_pointerUpdFifo_V_4_din;
    sc_in< sc_logic > mq_pointerUpdFifo_V_4_full_n;
    sc_out< sc_logic > mq_pointerUpdFifo_V_4_write;
    sc_out< sc_lv<16> > mq_metaReqFifo_V_idx_din;
    sc_in< sc_logic > mq_metaReqFifo_V_idx_full_n;
    sc_out< sc_logic > mq_metaReqFifo_V_idx_write;
    sc_out< sc_lv<64> > mq_metaReqFifo_V_ent_din;
    sc_in< sc_logic > mq_metaReqFifo_V_ent_full_n;
    sc_out< sc_logic > mq_metaReqFifo_V_ent_write;
    sc_out< sc_lv<16> > mq_metaReqFifo_V_ent_3_din;
    sc_in< sc_logic > mq_metaReqFifo_V_ent_3_full_n;
    sc_out< sc_logic > mq_metaReqFifo_V_ent_3_write;
    sc_out< sc_lv<1> > mq_metaReqFifo_V_ent_4_din;
    sc_in< sc_logic > mq_metaReqFifo_V_ent_4_full_n;
    sc_out< sc_logic > mq_metaReqFifo_V_ent_4_write;
    sc_out< sc_lv<1> > mq_metaReqFifo_V_ent_1_din;
    sc_in< sc_logic > mq_metaReqFifo_V_ent_1_full_n;
    sc_out< sc_logic > mq_metaReqFifo_V_ent_1_write;
    sc_out< sc_lv<1> > mq_metaReqFifo_V_wri_din;
    sc_in< sc_logic > mq_metaReqFifo_V_wri_full_n;
    sc_out< sc_logic > mq_metaReqFifo_V_wri_write;
    sc_out< sc_lv<1> > mq_metaReqFifo_V_app_din;
    sc_in< sc_logic > mq_metaReqFifo_V_app_full_n;
    sc_out< sc_logic > mq_metaReqFifo_V_app_write;
    sc_out< sc_lv<16> > mq_pointerReqFifo_V_1_din;
    sc_in< sc_logic > mq_pointerReqFifo_V_1_full_n;
    sc_out< sc_logic > mq_pointerReqFifo_V_1_write;
    sc_out< sc_lv<1> > mq_pointerReqFifo_V_s_din;
    sc_in< sc_logic > mq_pointerReqFifo_V_s_full_n;
    sc_out< sc_logic > mq_pointerReqFifo_V_s_write;


    // Module declarations
    mq_process_requests(sc_module_name name);
    SC_HAS_PROCESS(mq_process_requests);

    ~mq_process_requests();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > io_acc_block_signal_op9;
    sc_signal< sc_lv<3> > rt_state_load_load_fu_573_p1;
    sc_signal< sc_lv<1> > tmp_49_nbreadreq_fu_146_p6;
    sc_signal< bool > ap_predicate_op9_read_state1;
    sc_signal< sc_logic > io_acc_block_signal_op21;
    sc_signal< sc_lv<1> > grp_nbreadreq_fu_172_p5;
    sc_signal< bool > ap_predicate_op21_read_state1;
    sc_signal< sc_logic > io_acc_block_signal_op34;
    sc_signal< bool > ap_predicate_op34_read_state1;
    sc_signal< sc_lv<1> > tmp_50_nbreadreq_fu_204_p3;
    sc_signal< sc_lv<1> > tmp_51_nbreadreq_fu_212_p3;
    sc_signal< sc_lv<1> > tmp_nbreadreq_fu_194_p4;
    sc_signal< bool > ap_predicate_op50_read_state1;
    sc_signal< bool > ap_predicate_op56_read_state1;
    sc_signal< sc_logic > io_acc_block_signal_op58;
    sc_signal< bool > ap_predicate_op58_read_state1;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< sc_lv<3> > rt_state_load_reg_734;
    sc_signal< sc_lv<1> > tmp_49_reg_753;
    sc_signal< sc_lv<1> > tmp_valid_2_reg_768;
    sc_signal< bool > ap_predicate_op95_write_state2;
    sc_signal< sc_lv<1> > popRequest_op_load_reg_749;
    sc_signal< bool > ap_predicate_op96_write_state2;
    sc_signal< sc_logic > io_acc_block_signal_op98;
    sc_signal< bool > ap_predicate_op98_write_state2;
    sc_signal< sc_logic > io_acc_block_signal_op102;
    sc_signal< sc_lv<1> > tmp_48_reg_778;
    sc_signal< sc_lv<1> > tmp_valid_1_reg_782;
    sc_signal< bool > ap_predicate_op102_write_state2;
    sc_signal< sc_logic > io_acc_block_signal_op103;
    sc_signal< sc_logic > io_acc_block_signal_op104;
    sc_signal< sc_logic > io_acc_block_signal_op105;
    sc_signal< sc_lv<1> > tmp_47_reg_787;
    sc_signal< sc_lv<1> > tmp_valid_reg_791;
    sc_signal< bool > ap_predicate_op105_write_state2;
    sc_signal< sc_logic > io_acc_block_signal_op106;
    sc_signal< bool > ap_predicate_op106_write_state2;
    sc_signal< sc_logic > io_acc_block_signal_op107;
    sc_signal< bool > ap_predicate_op107_write_state2;
    sc_signal< sc_logic > io_acc_block_signal_op110;
    sc_signal< sc_lv<1> > tmp_50_reg_799;
    sc_signal< sc_lv<1> > tmp_51_reg_803;
    sc_signal< sc_lv<1> > tmp_reg_795;
    sc_signal< bool > ap_predicate_op110_write_state2;
    sc_signal< sc_logic > io_acc_block_signal_op115;
    sc_signal< bool > ap_predicate_op115_write_state2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<3> > rt_state;
    sc_signal< sc_lv<16> > newMetaIdx_V;
    sc_signal< sc_lv<16> > insert_key_V;
    sc_signal< sc_lv<64> > insert_value_V;
    sc_signal< sc_lv<1> > popRequest_op;
    sc_signal< sc_lv<16> > ptrMeta_head_V;
    sc_signal< sc_lv<16> > ptrMeta_tail_V;
    sc_signal< sc_lv<1> > ptrMeta_valid;
    sc_signal< sc_lv<16> > popRequest_key_V;
    sc_signal< sc_logic > tx_readReqAddr_push_1_1_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > tx_readReqAddr_push_s_2_blk_n;
    sc_signal< sc_logic > mq_freeListFifo_V_V_blk_n;
    sc_signal< sc_logic > mq_pointerReqFifo_V_1_blk_n;
    sc_signal< sc_logic > mq_pointerReqFifo_V_s_blk_n;
    sc_signal< sc_logic > rx_readReqAddr_pop_r_4_blk_n;
    sc_signal< sc_logic > mq_pointerRspFifo_V_1_blk_n;
    sc_signal< sc_logic > mq_pointerRspFifo_V_2_blk_n;
    sc_signal< sc_logic > mq_pointerRspFifo_V_s_blk_n;
    sc_signal< sc_logic > mq_metaReqFifo_V_idx_blk_n;
    sc_signal< sc_logic > mq_metaReqFifo_V_ent_blk_n;
    sc_signal< sc_logic > mq_metaReqFifo_V_ent_3_blk_n;
    sc_signal< sc_logic > mq_metaReqFifo_V_ent_4_blk_n;
    sc_signal< sc_logic > mq_metaReqFifo_V_ent_1_blk_n;
    sc_signal< sc_logic > mq_metaReqFifo_V_wri_blk_n;
    sc_signal< sc_logic > mq_metaReqFifo_V_app_blk_n;
    sc_signal< sc_logic > mq_pointerUpdFifo_V_s_blk_n;
    sc_signal< sc_logic > mq_pointerUpdFifo_V_1_blk_n;
    sc_signal< sc_logic > mq_pointerUpdFifo_V_3_blk_n;
    sc_signal< sc_logic > mq_pointerUpdFifo_V_4_blk_n;
    sc_signal< sc_logic > mq_metaRspFifo_V_val_blk_n;
    sc_signal< sc_logic > mq_metaRspFifo_V_nex_blk_n;
    sc_signal< sc_logic > mq_metaRspFifo_V_val_1_blk_n;
    sc_signal< sc_logic > mq_metaRspFifo_V_isT_blk_n;
    sc_signal< sc_logic > rx_readReqAddr_pop_r_1_blk_n;
    sc_signal< sc_logic > mq_releaseFifo_V_V_blk_n;
    sc_signal< sc_lv<16> > reg_560;
    sc_signal< sc_lv<16> > reg_567;
    sc_signal< sc_lv<16> > tmp_idx_V_2_reg_738;
    sc_signal< sc_lv<1> > popRequest_op_load_load_fu_581_p1;
    sc_signal< sc_lv<64> > tmp_value_V_reg_757;
    sc_signal< sc_lv<16> > tmp_next_V_reg_762;
    sc_signal< sc_lv<1> > tmp_valid_2_fu_593_p1;
    sc_signal< sc_lv<1> > tmp_entry_valid_1_fu_601_p2;
    sc_signal< sc_lv<1> > tmp_entry_valid_1_reg_772;
    sc_signal< sc_lv<1> > grp_fu_556_p1;
    sc_signal< sc_lv<16> > tmp_key_V_2_reg_807;
    sc_signal< sc_lv<16> > tmp_key_V_1_reg_812;
    sc_signal< sc_lv<64> > tmp_value_V_1_reg_818;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<3> > ap_phi_mux_storemerge_i_phi_fu_322_p4;
    sc_signal< sc_lv<3> > ap_phi_reg_pp0_iter0_storemerge_i_reg_319;
    sc_signal< sc_lv<2> > ap_phi_mux_storemerge45_i_phi_fu_333_p4;
    sc_signal< sc_lv<2> > ap_phi_reg_pp0_iter0_storemerge45_i_reg_330;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter0_ptrMeta_head_V_flag_s_reg_341;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_s_reg_341;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter0_ptrMeta_valid_new_4_s_reg_357;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter1_ptrMeta_valid_new_4_s_reg_357;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_ptrMeta_head_V_new_0_reg_371;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_0_reg_371;
    sc_signal< sc_lv<1> > ap_phi_mux_ptrMeta_head_V_flag_1_phi_fu_385_p18;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter0_ptrMeta_head_V_flag_1_reg_380;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_1_reg_380;
    sc_signal< sc_lv<16> > ap_phi_mux_ptrMeta_head_V_new_6_phi_fu_418_p18;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_6_reg_414;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_ptrMeta_head_V_new_6_reg_414;
    sc_signal< sc_lv<1> > ap_phi_mux_ptrMeta_tail_V_flag_s_phi_fu_450_p18;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter0_ptrMeta_tail_V_flag_s_reg_445;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_s_reg_445;
    sc_signal< sc_lv<16> > ap_phi_mux_ptrMeta_tail_V_new_3_phi_fu_483_p18;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_ptrMeta_tail_V_new_3_reg_479;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter1_ptrMeta_tail_V_new_3_reg_479;
    sc_signal< sc_lv<1> > ap_phi_mux_ptrMeta_valid_new_6_s_phi_fu_514_p18;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter0_ptrMeta_valid_new_6_s_reg_509;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_s_reg_509;
    sc_signal< sc_lv<3> > zext_ln319_fu_613_p1;
    sc_signal< sc_lv<1> > trunc_ln45_fu_623_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_353;
    sc_signal< bool > ap_condition_638;
    sc_signal< bool > ap_condition_637;
    sc_signal< bool > ap_condition_478;
    sc_signal< bool > ap_condition_482;
    sc_signal< bool > ap_condition_327;
    sc_signal< bool > ap_condition_444;
    sc_signal< bool > ap_condition_600;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_10;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_condition_327();
    void thread_ap_condition_353();
    void thread_ap_condition_444();
    void thread_ap_condition_478();
    void thread_ap_condition_482();
    void thread_ap_condition_600();
    void thread_ap_condition_637();
    void thread_ap_condition_638();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_phi_mux_ptrMeta_head_V_flag_1_phi_fu_385_p18();
    void thread_ap_phi_mux_ptrMeta_head_V_new_6_phi_fu_418_p18();
    void thread_ap_phi_mux_ptrMeta_tail_V_flag_s_phi_fu_450_p18();
    void thread_ap_phi_mux_ptrMeta_tail_V_new_3_phi_fu_483_p18();
    void thread_ap_phi_mux_ptrMeta_valid_new_6_s_phi_fu_514_p18();
    void thread_ap_phi_mux_storemerge45_i_phi_fu_333_p4();
    void thread_ap_phi_mux_storemerge_i_phi_fu_322_p4();
    void thread_ap_phi_reg_pp0_iter0_ptrMeta_head_V_flag_1_reg_380();
    void thread_ap_phi_reg_pp0_iter0_ptrMeta_head_V_flag_s_reg_341();
    void thread_ap_phi_reg_pp0_iter0_ptrMeta_head_V_new_0_reg_371();
    void thread_ap_phi_reg_pp0_iter0_ptrMeta_head_V_new_6_reg_414();
    void thread_ap_phi_reg_pp0_iter0_ptrMeta_tail_V_flag_s_reg_445();
    void thread_ap_phi_reg_pp0_iter0_ptrMeta_tail_V_new_3_reg_479();
    void thread_ap_phi_reg_pp0_iter0_ptrMeta_valid_new_4_s_reg_357();
    void thread_ap_phi_reg_pp0_iter0_ptrMeta_valid_new_6_s_reg_509();
    void thread_ap_phi_reg_pp0_iter0_storemerge45_i_reg_330();
    void thread_ap_phi_reg_pp0_iter0_storemerge_i_reg_319();
    void thread_ap_predicate_op102_write_state2();
    void thread_ap_predicate_op105_write_state2();
    void thread_ap_predicate_op106_write_state2();
    void thread_ap_predicate_op107_write_state2();
    void thread_ap_predicate_op110_write_state2();
    void thread_ap_predicate_op115_write_state2();
    void thread_ap_predicate_op21_read_state1();
    void thread_ap_predicate_op34_read_state1();
    void thread_ap_predicate_op50_read_state1();
    void thread_ap_predicate_op56_read_state1();
    void thread_ap_predicate_op58_read_state1();
    void thread_ap_predicate_op95_write_state2();
    void thread_ap_predicate_op96_write_state2();
    void thread_ap_predicate_op98_write_state2();
    void thread_ap_predicate_op9_read_state1();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_grp_fu_556_p1();
    void thread_grp_nbreadreq_fu_172_p5();
    void thread_io_acc_block_signal_op102();
    void thread_io_acc_block_signal_op103();
    void thread_io_acc_block_signal_op104();
    void thread_io_acc_block_signal_op105();
    void thread_io_acc_block_signal_op106();
    void thread_io_acc_block_signal_op107();
    void thread_io_acc_block_signal_op110();
    void thread_io_acc_block_signal_op115();
    void thread_io_acc_block_signal_op21();
    void thread_io_acc_block_signal_op34();
    void thread_io_acc_block_signal_op58();
    void thread_io_acc_block_signal_op9();
    void thread_io_acc_block_signal_op98();
    void thread_mq_freeListFifo_V_V_blk_n();
    void thread_mq_freeListFifo_V_V_read();
    void thread_mq_metaReqFifo_V_app_blk_n();
    void thread_mq_metaReqFifo_V_app_din();
    void thread_mq_metaReqFifo_V_app_write();
    void thread_mq_metaReqFifo_V_ent_1_blk_n();
    void thread_mq_metaReqFifo_V_ent_1_din();
    void thread_mq_metaReqFifo_V_ent_1_write();
    void thread_mq_metaReqFifo_V_ent_3_blk_n();
    void thread_mq_metaReqFifo_V_ent_3_din();
    void thread_mq_metaReqFifo_V_ent_3_write();
    void thread_mq_metaReqFifo_V_ent_4_blk_n();
    void thread_mq_metaReqFifo_V_ent_4_din();
    void thread_mq_metaReqFifo_V_ent_4_write();
    void thread_mq_metaReqFifo_V_ent_blk_n();
    void thread_mq_metaReqFifo_V_ent_din();
    void thread_mq_metaReqFifo_V_ent_write();
    void thread_mq_metaReqFifo_V_idx_blk_n();
    void thread_mq_metaReqFifo_V_idx_din();
    void thread_mq_metaReqFifo_V_idx_write();
    void thread_mq_metaReqFifo_V_wri_blk_n();
    void thread_mq_metaReqFifo_V_wri_din();
    void thread_mq_metaReqFifo_V_wri_write();
    void thread_mq_metaRspFifo_V_isT_blk_n();
    void thread_mq_metaRspFifo_V_isT_read();
    void thread_mq_metaRspFifo_V_nex_blk_n();
    void thread_mq_metaRspFifo_V_nex_read();
    void thread_mq_metaRspFifo_V_val_1_blk_n();
    void thread_mq_metaRspFifo_V_val_1_read();
    void thread_mq_metaRspFifo_V_val_blk_n();
    void thread_mq_metaRspFifo_V_val_read();
    void thread_mq_pointerReqFifo_V_1_blk_n();
    void thread_mq_pointerReqFifo_V_1_din();
    void thread_mq_pointerReqFifo_V_1_write();
    void thread_mq_pointerReqFifo_V_s_blk_n();
    void thread_mq_pointerReqFifo_V_s_din();
    void thread_mq_pointerReqFifo_V_s_write();
    void thread_mq_pointerRspFifo_V_1_blk_n();
    void thread_mq_pointerRspFifo_V_1_read();
    void thread_mq_pointerRspFifo_V_2_blk_n();
    void thread_mq_pointerRspFifo_V_2_read();
    void thread_mq_pointerRspFifo_V_s_blk_n();
    void thread_mq_pointerRspFifo_V_s_read();
    void thread_mq_pointerUpdFifo_V_1_blk_n();
    void thread_mq_pointerUpdFifo_V_1_din();
    void thread_mq_pointerUpdFifo_V_1_write();
    void thread_mq_pointerUpdFifo_V_3_blk_n();
    void thread_mq_pointerUpdFifo_V_3_din();
    void thread_mq_pointerUpdFifo_V_3_write();
    void thread_mq_pointerUpdFifo_V_4_blk_n();
    void thread_mq_pointerUpdFifo_V_4_din();
    void thread_mq_pointerUpdFifo_V_4_write();
    void thread_mq_pointerUpdFifo_V_s_blk_n();
    void thread_mq_pointerUpdFifo_V_s_din();
    void thread_mq_pointerUpdFifo_V_s_write();
    void thread_mq_releaseFifo_V_V_blk_n();
    void thread_mq_releaseFifo_V_V_din();
    void thread_mq_releaseFifo_V_V_write();
    void thread_popRequest_op_load_load_fu_581_p1();
    void thread_rt_state_load_load_fu_573_p1();
    void thread_rx_readReqAddr_pop_r_1_blk_n();
    void thread_rx_readReqAddr_pop_r_1_din();
    void thread_rx_readReqAddr_pop_r_1_write();
    void thread_rx_readReqAddr_pop_r_4_blk_n();
    void thread_rx_readReqAddr_pop_r_4_read();
    void thread_tmp_49_nbreadreq_fu_146_p6();
    void thread_tmp_50_nbreadreq_fu_204_p3();
    void thread_tmp_51_nbreadreq_fu_212_p3();
    void thread_tmp_entry_valid_1_fu_601_p2();
    void thread_tmp_nbreadreq_fu_194_p4();
    void thread_tmp_valid_2_fu_593_p1();
    void thread_trunc_ln45_fu_623_p1();
    void thread_tx_readReqAddr_push_1_1_blk_n();
    void thread_tx_readReqAddr_push_1_1_read();
    void thread_tx_readReqAddr_push_s_2_blk_n();
    void thread_tx_readReqAddr_push_s_2_read();
    void thread_zext_ln319_fu_613_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
