<?xml version="1.0" encoding="UTF-8"?><module id="TMR" HW_revision="" XML_version="1" description="TMR">
     <register id="REVID" acronym="REVID" offset="0x00" width="32" description="Peripheral ID Register">
<bitfield id="REV" width="32" begin="31" end="0" resetval="1148322316" description="" range="" rwaccess=""/>
</register>
     <register id="EMUMGT" acronym="EMUMGT" offset="0x04" width="32" description="Emulation Management/Clock Speed Registers">
<bitfield id="_RSVD" width="12" begin="31" end="20" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="_RSVD" width="4" begin="19" end="16" resetval="0" description="Divided CPU and VBUS Clock Speed Ratios" range="" rwaccess="N"/>
<bitfield id="_RSVD" width="14" begin="15" end="2" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="SOFT" width="1" begin="1" end="1" resetval="0" description="Determines emulation mode of timer." range="" rwaccess="RW">
<bitenum id="IMMEDIATE" value="0" token="IMMEDIATE" description=""/>
<bitenum id="INCREMENT" value="1" token="INCREMENT" description=""/>
</bitfield>
<bitfield id="FREE" width="1" begin="0" end="0" resetval="0" description="Determines emulation mode of timer." range="" rwaccess="RW">
<bitenum id="SOFT" value="0" token="SOFT" description=""/>
<bitenum id="FREE" value="1" token="FREE" description=""/>
</bitfield>
</register>
     <register id="GPINTGPEN" acronym="GPINTGPEN" offset="0x08" width="32" description="GPIO IO Interrupt Control and Enable Registers">
<bitfield id="_RSVD" width="14" begin="31" end="18" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="GPENO12" width="1" begin="17" end="17" resetval="0" description="Enable TOUTP12 in GPIO mode" range="" rwaccess="RW">
<bitenum id="TIMER" value="0" token="TIMER" description="TOUTP12 functions as timer output"/>
<bitenum id="GPIO" value="1" token="GPIO" description="TOUTP12 is enabled as GPIO"/>
</bitfield>
<bitfield id="GPENI12" width="1" begin="16" end="16" resetval="0" description="Enable TINP12 in GPIO mode" range="" rwaccess="RW">
<bitenum id="TIMER" value="0" token="TIMER" description="TINP12 functions as timer input"/>
<bitenum id="GPIO" value="1" token="GPIO" description="TINP12 is enabled as GPIO"/>
</bitfield>
<bitfield id="_RSVD" width="10" begin="15" end="6" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="GPINT12INVO" width="1" begin="5" end="5" resetval="0" description="Invert bit for TOUTP12 when GPINT12_ENO = 1" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Timer output interrupt or event is not inverted"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Timer output interrupt or event is inverted"/>
</bitfield>
<bitfield id="GPINT12INVI" width="1" begin="4" end="4" resetval="0" description="Invert bit for TINP12 when GPINT12_ENI = 1" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Timer input interrupt or event is not inverted"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Timer input interrupt or event is inverted"/>
</bitfield>
<bitfield id="_RSVD" width="2" begin="3" end="2" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="GPINT12ENO" width="1" begin="1" end="1" resetval="0" description="Enable TOUTP12 to source int or evt in GPIO mode" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt or event sourced normally by timer"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Timer input sources interrupt or event"/>
</bitfield>
<bitfield id="GPINT12ENI" width="1" begin="0" end="0" resetval="0" description="Enable TINP12 to source int or evt in GPIO mode" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Interrupt or event sourced normally by timer"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Timer input sources interrupt or event"/>
</bitfield>
</register>
     <register id="GPDATGPDIR" acronym="GPDATGPDIR" offset="0x0C" width="32" description="General Purpose IO Data and Direction registers">
<bitfield id="_RSVD" width="14" begin="31" end="18" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="GPDIRO12" width="1" begin="17" end="17" resetval="0" description="Controls direction of TOUTP12 in GPIO mode" range="" rwaccess="RW">
<bitenum id="INPUT" value="0" token="INPUT" description="GPIO Input"/>
<bitenum id="OUTPUT" value="1" token="OUTPUT" description="GPIO Output"/>
</bitfield>
<bitfield id="GPDIRI12" width="1" begin="16" end="16" resetval="0" description="Controls direction of TINP12 in GPIO mode" range="" rwaccess="RW">
<bitenum id="INPUT" value="0" token="INPUT" description="GPIO Input"/>
<bitenum id="OUTPUT" value="1" token="OUTPUT" description="GPIO Output"/>
</bitfield>
<bitfield id="_RSVD" width="14" begin="15" end="2" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="GPDATO12" width="1" begin="1" end="1" resetval="0" description="Value present on TOUTP12 when GPIO_DIRO12 = 0; or value to output on TOUTP12 when GPIO_DIRO12 = 1" range="" rwaccess="RW">
<bitenum id="CLR" value="0" token="CLR" description=""/>
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
<bitfield id="GPDATI12" width="1" begin="0" end="0" resetval="0" description="Value present on TINP12 when GPIO_DIRI12 = 0; or value to output on TINP12 when GPIO_DIRI12 = 1" range="" rwaccess="RW">
<bitenum id="CLR" value="0" token="CLR" description=""/>
<bitenum id="SET" value="1" token="SET" description=""/>
</bitfield>
</register>
     <register id="TIM12" acronym="TIM12" offset="0x10" width="32" description="Timer Counter Register 12">
<bitfield id="TIM12" width="32" begin="31" end="0" resetval="0" description="Timer Counter Register 12" range="" rwaccess="RW"/>
</register>
     <register id="TIM34" acronym="TIM34" offset="0x14" width="32" description="Timer Counter Register 34">
<bitfield id="TIM34" width="32" begin="31" end="0" resetval="0" description="Timer Counter Register 34" range="" rwaccess="RW"/>
</register>
     <register id="PRD12" acronym="PRD12" offset="0x18" width="32" description="Timer Period Register 12">
<bitfield id="PRD12" width="32" begin="31" end="0" resetval="0" description="Timer Period Register 12" range="" rwaccess="RW"/>
</register>
     <register id="PRD34" acronym="PRD34" offset="0x1C" width="32" description="Timer Period Register 34">
<bitfield id="PRD34" width="32" begin="31" end="0" resetval="0" description="Timer Period Register 34" range="" rwaccess="RW"/>
</register>
     <register id="TCR" acronym="TCR" offset="0x20" width="32" description="Timer Control Register">
<bitfield id="_RSVD" width="6" begin="31" end="26" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="READRSTMODE34" width="1" begin="26" end="26" resetval="0" description="Determines the effect of a timer counter read on TIMx" range="" rwaccess="RW">
<bitenum id="CONTINUE" value="0" token="CONTINUE" description="No effect of timer counter read"/>
<bitenum id="RESET" value="1" token="RESET" description="Timer counter is reset; If ENAMODE=11, value of PERIOD is restored from RELOAD and timer continues counting"/>
</bitfield>
<bitfield id="TIEN34" width="1" begin="25" end="25" resetval="0" description="Determines if clock is gated by timer input when CLKSRC=0" range="" rwaccess="RW">
<bitenum id="NOTGATED" value="0" token="NOTGATED" description=""/>
<bitenum id="GATED" value="1" token="GATED" description=""/>
</bitfield>
<bitfield id="_RSVD" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="ENAMODE34" width="2" begin="23" end="22" resetval="0" description="Determines enabling modes of the timer" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Timer disabled and maintains current value"/>
<bitenum id="EN_ONCE" value="1" token="EN_ONCE" description="Timer enabled one time; stops upon reaching PRD"/>
<bitenum id="EN_CONT" value="2" token="EN_CONT" description="Timer enabled continuously; TIMx increments until counter matches PRD, resets to 0 on next cycle."/>
<bitenum id="EN_CONTRELOAD" value="3" token="EN_CONTRELOAD" description="Timer enabled continuously; TIMx increments until counter matches PRD, resets to 0, updates PRD with Reload registers and continues."/>
</bitfield>
<bitfield id="_RSVD" width="8" begin="21" end="14" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="CAPEVTMODE12" width="2" begin="13" end="12" resetval="0" description="Determines event generation from TINP12 when CAPMODE12 = 1; INVINP does not effect edge detection." range="" rwaccess="RW">
<bitenum id="RISE" value="0" token="RISE" description="Event on rising edge"/>
<bitenum id="FALL" value="1" token="FALL" description="Event on falling edge"/>
<bitenum id="BOTH" value="2" token="BOTH" description="Event on both edges"/>
</bitfield>
<bitfield id="CAPMODE12" width="1" begin="11" end="11" resetval="0" description="Determines whether the timer is to be run in capture mode or not" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Timer not in capture mode"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Timer in caputre mode when CLKSRC=0, TIEN=0, ENAMODE=1x"/>
</bitfield>
<bitfield id="READRSTMODE12" width="1" begin="10" end="10" resetval="0" description="Determines the effect of a timer counter read on TIMx" range="" rwaccess="RW">
<bitenum id="CONTINUE" value="0" token="CONTINUE" description="No effect of timer counter read"/>
<bitenum id="RESET" value="1" token="RESET" description="Timer counter is reset; If ENAMODE=11, value of PERIOD is restored from RELOAD and timer continues counting"/>
</bitfield>
<bitfield id="TIEN12" width="1" begin="9" end="9" resetval="0" description="Determines if clock is gated by timer input when CLKSRC=0" range="" rwaccess="RW">
<bitenum id="NOTGATED" value="0" token="NOTGATED" description="Timer clock not gated by timer input"/>
<bitenum id="GATED" value="1" token="GATED" description="Timer clock gated by timer input"/>
</bitfield>
<bitfield id="CLKSRC12" width="1" begin="8" end="8" resetval="0" description="Determines the selected clock source for timer" range="" rwaccess="RW">
<bitenum id="INTERNAL" value="0" token="INTERNAL" description="VBUS Clock"/>
<bitenum id="TIMER" value="1" token="TIMER" description="Timer Input pin"/>
</bitfield>
<bitfield id="ENAMODE12" width="2" begin="7" end="6" resetval="0" description="Determines enabling modes of the timer" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Timer disabled and maintains current value"/>
<bitenum id="EN_ONCE" value="1" token="EN_ONCE" description="Timer enabled one time; stops upon reaching PRD"/>
<bitenum id="EN_CONT" value="2" token="EN_CONT" description="Timer enabled continuously; TIMx increments until counter matches PRD, resets to 0 on next cycle."/>
<bitenum id="EN_CONTRELOAD" value="3" token="EN_CONTRELOAD" description="Timer enabled continuously; TIMx increments until counter matches PRD, resets to 0, updates PRD with Reload registers and continues."/>
</bitfield>
<bitfield id="PWID12" width="2" begin="5" end="4" resetval="0" description="Pulse width when CP=0" range="" rwaccess="RW">
<bitenum id="ONE_CLK" value="0" token="ONE_CLK" description="TSTATx goes inactive one timer clock cycle after TIMx reaches period"/>
<bitenum id="TWO_CLK" value="1" token="TWO_CLK" description="TSTATx goes inactive two timer clock cycles after TIMx reaches period"/>
<bitenum id="THREE_CLK" value="2" token="THREE_CLK" description="TSTATx goes inactive three timer clock cycles after TIMx reaches period"/>
<bitenum id="FOUR_CLK" value="3" token="FOUR_CLK" description="TSTATx goes inactive four timer clock cycles after TIMx reaches period"/>
</bitfield>
<bitfield id="CP12" width="1" begin="3" end="3" resetval="0" description="Clock pulse mode for timer output" range="" rwaccess="RW">
<bitenum id="PULSE" value="0" token="PULSE" description="Pulse Mode; TSTATx is active one timer clock after TIMx reaches PRD.  PWID determines when it goes inactive."/>
<bitenum id="CLOCK" value="1" token="CLOCK" description="Clock Mode; TIN/TOUT is 50% duty cycle &amp; toggles when timer reaches zero."/>
</bitfield>
<bitfield id="INVINP12" width="1" begin="2" end="2" resetval="0" description="Timer input inverter control when CLKSRC=1" range="" rwaccess="RW">
<bitenum id="NON_INVERTED" value="0" token="NON_INVERTED" description="Uninverted input drives timer"/>
<bitenum id="INVERTED" value="1" token="INVERTED" description="Inverted input drives timer"/>
</bitfield>
<bitfield id="INVOUTP12" width="1" begin="1" end="1" resetval="0" description="Timer output inverter control" range="" rwaccess="RW">
<bitenum id="NON_INVERTED" value="0" token="NON_INVERTED" description="Uninverted timer output"/>
<bitenum id="INVERTED" value="1" token="INVERTED" description="Inverted timer output"/>
</bitfield>
<bitfield id="TSTAT12" width="1" begin="0" end="0" resetval="0" description="Timer status; Value of timer output; Inverted by INVOUTP" range="" rwaccess="R">
<bitenum id="LOW" value="0" token="LOW" description=""/>
<bitenum id="HIGH" value="1" token="HIGH" description=""/>
</bitfield>
</register>
     <register id="TGCR" acronym="TGCR" offset="0x24" width="32" description="Timer Global Control Register">
<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="TDDR34" width="4" begin="15" end="12" resetval="0" description="Linear divide-down ratio for TIM34" range="" rwaccess="RW"/>
<bitfield id="PSC34" width="4" begin="11" end="8" resetval="0" description="Pre-scalar counter for TIM34" range="" rwaccess="RW"/>
<bitfield id="_RSVD" width="3" begin="7" end="5" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="PLUSEN" width="1" begin="4" end="4" resetval="0" description="Enables Plus features" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Backward compatible with Timer64"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="New Timer64p features used"/>
</bitfield>
<bitfield id="TIMMODE" width="2" begin="3" end="2" resetval="0" description="Determines timer modes" range="" rwaccess="RW">
<bitenum id="64BIT_GPT" value="0" token="64BIT_GPT" description=""/>
<bitenum id="32BIT_UNCHAIN" value="1" token="32BIT_UNCHAIN" description=""/>
<bitenum id="64BIT_WDT" value="2" token="64BIT_WDT" description=""/>
<bitenum id="32_CHAIN" value="3" token="32_CHAIN" description=""/>
</bitfield>
<bitfield id="TIM34RS" width="1" begin="1" end="1" resetval="0" description="TIM34 reset" range="" rwaccess="RW">
<bitenum id="RESET" value="0" token="RESET" description=""/>
<bitenum id="NO_RESET" value="1" token="NO_RESET" description=""/>
</bitfield>
<bitfield id="TIM12RS" width="1" begin="0" end="0" resetval="0" description="TIM12 reset" range="" rwaccess="RW">
<bitenum id="RESET" value="0" token="RESET" description=""/>
<bitenum id="NO_RESET" value="1" token="NO_RESET" description=""/>
</bitfield>
</register>
     <register id="WDTCR" acronym="WDTCR" offset="0x28" width="32" description="Watchdog Timer Control Register">
<bitfield id="WDKEY" width="16" begin="31" end="16" resetval="0" description="Watchdog reset key: 0xA5C6 -&gt; 0xDA7E" range="" rwaccess="RW">
<bitenum id="CMD1" value="271416" token="CMD1" description=""/>
<bitenum id="CMD2" value="350516" token="CMD2" description=""/>
</bitfield>
<bitfield id="WDFLAG" width="1" begin="15" end="15" resetval="0" description="Watchdog flag bit" range="" rwaccess="RW">
<bitenum id="NO_TIMEOUT" value="0" token="NO_TIMEOUT" description=""/>
<bitenum id="TIMEOUT" value="1" token="TIMEOUT" description=""/>
</bitfield>
<bitfield id="WDEN" width="1" begin="14" end="14" resetval="0" description="Watchdog enable bit" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RSVD" width="2" begin="13" end="12" resetval="0" description="Watchdog idle key: 0b01 -&gt; 0b10" range="" rwaccess="N">
<bitenum id="CMD1" value="1" token="CMD1" description=""/>
<bitenum id="CMD2" value="2" token="CMD2" description=""/>
</bitfield>
<bitfield id="_RSVD" width="12" begin="11" end="0" resetval="0" description="" range="" rwaccess="N"/>
</register>
     <register id="REL12" acronym="REL12" offset="0x34" width="32" description="Timer Reload Register 12">
<bitfield id="REL12" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW"/>
</register>
     <register id="REL34" acronym="REL34" offset="0x38" width="32" description="Timer Reload Register 34">
<bitfield id="REL34" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW"/>
</register>
     <register id="CAP12" acronym="CAP12" offset="0x3C" width="32" description="Timer capture (shadow) register 12">
<bitfield id="CAP12" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW"/>
</register>
     <register id="CAP34" acronym="CAP34" offset="0x40" width="32" description="Timer capture (shadow) register 34">
<bitfield id="CAP34" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW"/>
</register>
     <register id="INTCTLSTAT" acronym="INTCTLSTAT" offset="0x44" width="32" description="Timer interrupt control and status register">
<bitfield id="_RSVD" width="1" begin="31" end="31" resetval="0" description="Used for test purposes to pulse the interrupt regardless of interrupt settings" range="" rwaccess="N"/>
<bitfield id="_RSVD" width="1" begin="30" end="30" resetval="0" description="Used to pulse the interrupt only if it is enabled" range="" rwaccess="N"/>
<bitfield id="_RSVD" width="10" begin="29" end="20" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="EVTINTSTAT34" width="1" begin="19" end="19" resetval="0" description="Interrupt status for external event causing a timeout when CAPMODE=1 &amp; BW_COMPATIBLE=1" range="" rwaccess="RW">
<bitenum id="NOPEND" value="0" token="NOPEND" description=""/>
<bitenum id="PEND" value="1" token="PEND" description=""/>
</bitfield>
<bitfield id="EVTINTEN34" width="1" begin="18" end="18" resetval="0" description="Enables interrupt generation for when an external event causes a timeout &amp; CAPMODE=1 &amp; BW_COMPATIBLE=1" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="PRDINTSTAT34" width="1" begin="17" end="17" resetval="0" description="Interrupt status for TIM vs PRD" range="" rwaccess="RW">
<bitenum id="NOPEND" value="0" token="NOPEND" description=""/>
<bitenum id="PEND" value="1" token="PEND" description=""/>
</bitfield>
<bitfield id="PRDINTEN34" width="1" begin="16" end="16" resetval="0" description="Enables interrupt generation for TIM vs PRD when BW_COMPATIBLE=1" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RSVD" width="1" begin="15" end="15" resetval="0" description="Used for test purposes to pulse the interrupt regardless of interrupt settings" range="" rwaccess="N"/>
<bitfield id="_RSVD" width="1" begin="14" end="14" resetval="0" description="Used to pulse the interrupt only if it is enabled" range="" rwaccess="N"/>
<bitfield id="_RSVD" width="10" begin="13" end="4" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="EVTINTSTAT12" width="1" begin="3" end="3" resetval="0" description="Interrupt status for external event causing a timeout when CAPMODE=1 &amp; BW_COMPATIBLE=1" range="" rwaccess="RW">
<bitenum id="NOPEND" value="0" token="NOPEND" description=""/>
<bitenum id="PEND" value="1" token="PEND" description=""/>
</bitfield>
<bitfield id="EVTINTEN12" width="1" begin="2" end="2" resetval="0" description="Enables interrupt generation for when an external event causes a timeout &amp; CAPMODE=1 &amp; BW_COMPATIBLE=1" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="PRDINTSTAT12" width="1" begin="1" end="1" resetval="0" description="Interrupt status for TIM vs PRD" range="" rwaccess="RW">
<bitenum id="NOPEND" value="0" token="NOPEND" description=""/>
<bitenum id="PEND" value="1" token="PEND" description=""/>
</bitfield>
<bitfield id="PRDINTEN12" width="1" begin="0" end="0" resetval="0" description="Enables interrupt generation for TIM vs PRD when BW_COMPATIBLE=1" range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
</register>
     <register id="CMP0" acronym="CMP0" offset="0x60" width="32" description="Timer 12 Compare Register 0">
<bitfield id="CMP0" width="32" begin="31" end="0" resetval="4294967295" description="" range="" rwaccess="RW"/>
</register>
     <register id="CMP1" acronym="CMP1" offset="0x64" width="32" description="Timer 12 Compare Register 1">
<bitfield id="CMP1" width="32" begin="31" end="0" resetval="4294967295" description="" range="" rwaccess="RW"/>
</register>
     <register id="CMP2" acronym="CMP2" offset="0x68" width="32" description="Timer 12 Compare Register 2">
<bitfield id="CMP2" width="32" begin="31" end="0" resetval="4294967295" description="" range="" rwaccess="RW"/>
</register>
     <register id="CMP3" acronym="CMP3" offset="0x6C" width="32" description="Timer 12 Compare Register 3">
<bitfield id="CMP3" width="32" begin="31" end="0" resetval="4294967295" description="" range="" rwaccess="RW"/>
</register>
     <register id="CMP4" acronym="CMP4" offset="0x70" width="32" description="Timer 12 Compare Register 4">
<bitfield id="CMP4" width="32" begin="31" end="0" resetval="4294967295" description="" range="" rwaccess="RW"/>
</register>
     <register id="CMP5" acronym="CMP5" offset="0x74" width="32" description="Timer 12 Compare Register 5">
<bitfield id="CMP5" width="32" begin="31" end="0" resetval="4294967295" description="" range="" rwaccess="RW"/>
</register>
     <register id="CMP6" acronym="CMP6" offset="0x78" width="32" description="Timer 12 Compare Register 6">
<bitfield id="CMP6" width="32" begin="31" end="0" resetval="4294967295" description="" range="" rwaccess="RW"/>
</register>
     <register id="CMP7" acronym="CMP7" offset="0x7C" width="32" description="Timer 12 Compare Register 7">
<bitfield id="CMP7" width="32" begin="31" end="0" resetval="4294967295" description="" range="" rwaccess="RW"/>
</register>
</module>
