<html> 
 			<head> 			<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1" />
			<title>Project Status Summary Page</title>
			<link rel="stylesheet" type="text/css" href="projectstatuspage.css" />
			<script type = "text/javascript" src="projectstatuspage.js"></script>
			</head>

 			<body style="background-color:#f0f0ff;">
 			
<table style="border:none;" width="100%" ><tr> <td class="outline">
<table width="100%" border="0" cellspacing="0" cellpadding="0"> 	     <thead class="tablehead"><tr><th colspan="4">Project Settings</th><tr> 
 <tr> <td class="optionTitle" align="left"> Project Name</td> <td> proj_1</td> <td class="optionTitle" align="left"> Device Name</td> <td> trb3_periph_blank: Lattice ECP3 : LFE3_150EA</td> </tr>
<tr> <td class="optionTitle" align="left"> Implementation Name</td> <td> trb3_periph_blank</td> <td class="optionTitle" align="left"> Top Module</td> <td> trb3_periph_blank</td> </tr>
 		 </thead> 
		 <tbody> <tr> <td class="optionTitle" align="left"> Pipelining</td> <td> 1</td> <td class="optionTitle" align="left"> Retiming</td> <td> 0</td> </tr>
<tr> <td class="optionTitle" align="left"> Resource Sharing</td> <td> 1</td> <td class="optionTitle" align="left"> Fanout Guide</td> <td> 1000</td> </tr>
<tr> <td class="optionTitle" align="left"> Disable I/O Insertion</td> <td> 0</td> <td class="optionTitle" align="left"> Disable Sequential Optimizations</td> <td> 0</td> </tr>
<tr> <td class="optionTitle" align="left"> Clock Conversion</td> <td> 1</td> <td class="optionTitle" align="left"> FSM Compiler</td> <td> 1</td> </tr>
 
</tbody> 
  </table><br>	 <table width="100%" border="1" cellspacing= "0" cellpadding= "0" >
 				   <thead class="tablehead"><tr><th   colspan="9">Run Status</th></tr></thead>
         <tbody>
 		<tr>
 			<th align="left" width="17%">Job Name</th>
			<th align="left">Status</th>
 			<td class="lnote" align="center" title="Notes"></td>
 			<td class="lwarn" align="center" title="Warnings"></td>
 			<td class="lerror" align="center" title="Errors"></td>
 			<th align="left">CPU Time</th>
 			<th align="left">Real Time</th>
 			<th align="left">Memory</th>
 			<th align="left">Date/Time</th>
         </tr>
  <tr>
  <td class="optionTitle"> (compiler)</td><td>Complete</td>
 <td>388</td>
 <td>1731</td>
<td>0</td>
<td>-</td>
<td>00m:07s</td>
<td>-</td>
<td><font size="-1">4/12/2022</font><br/><font size="-2">3:36:26 PM</font></td>
</tr> 

 <tr>
  <td class="optionTitle"> (premap)</td><td>Complete</td>
 <td>139</td>
 <td>114</td>
<td>0</td>
<td>0m:03s</td>
<td>0m:03s</td>
<td>211MB</td>
<td><font size="-1">4/12/2022</font><br/><font size="-2">3:36:31 PM</font></td>
</tr> 

 <tr>
  <td class="optionTitle"> (fpga_mapper)</td><td>Complete</td>
 <td>391</td>
 <td>145</td>
<td>0</td>
<td>01m:03s</td>
<td>01m:05s</td>
<td>338MB</td>
<td><font size="-1">4/12/2022</font><br/><font size="-2">3:37:36 PM</font></td>
</tr> 

<tr>
  <td class="optionTitle">Multi-srs Generator</td>
  <td>Complete</td><td class="empty"></td><td class="empty"></td><td class="empty"></td><td>00m:01s</td><td class="empty"></td><td class="empty"></td><td><font size="-1">4/12/2022</font><br/><font size="-2">3:36:28 PM</font></td> 		</tbody>
     </table>
 <br> 
 <table width="100%" border="1" cellspacing= "0" cellpadding= "0" >
 				   <thead class="tablehead"><tr><th   colspan="4">Area Summary</th></tr></thead>
<tfoot> <tr> <td class="optionTitle" colspan="4"></td></tr> 
 </tfoot> 
 <tbody> <tr> 
<td title ="Total Register bits used" class="optionTitle" align="left">Register bits</td> <td>8925</td>
<td title ="Total I/O cells used" class="optionTitle" align="left">I/O cells</td> <td>97</td>
</tr>
<tr> 
<td title ="Total Block RAMs used" class="optionTitle" align="left">Block RAMs
(v_ram)</td> <td>25</td>
<td title ="Total DSPs used" class="optionTitle" align="left">DSPs
(dsp_used)</td> <td>0</td>
</tr>
<tr> 
<td title ="Total ORCA LUTs used" class="optionTitle" align="left">ORCA LUTs
(total_luts)</td> <td>8437</td>
<td class="optionTitle"></td><td></td></tr> 
</tbody>
    </table><br>
 <table width="100%" border="1" cellspacing= "0" cellpadding= "0" >
 				   <thead class="tablehead"><tr><th   colspan="4">Timing Summary</th></tr></thead>
<tfoot> <tr> <td class="optionTitle" colspan="2"></td></tr> 
 </tfoot> 
<tbody> 
   <tr><th class="optionTitle" align= "left ">Clock Name</th><th class="optionTitle" align= "left ">Req Freq</th><th class="optionTitle" align= "left ">Est Freq</th><th class="optionTitle" align= "left ">Slack</th></tr> 
<tr> <td  align="left">pll_in200_out100|CLKOK_inferred_clock</td><td  align="left">300.4 MHz</td><td  align="left">255.4 MHz</td><td  align="left">-0.587</td></tr> 
<tr> <td  align="left">pll_in200_out100|CLKOP_inferred_clock</td><td  align="left">80.2 MHz</td><td  align="left">68.2 MHz</td><td  align="left">-2.200</td></tr> 
<tr> <td  align="left">positron_absorption|or_all_tmp_1_inferred_clock</td><td  align="left">641.3 MHz</td><td  align="left">545.1 MHz</td><td  align="left">-0.275</td></tr> 
<tr> <td  align="left">positron_absorption|or_all_tmp_inferred_clock</td><td  align="left">641.3 MHz</td><td  align="left">545.1 MHz</td><td  align="left">-0.275</td></tr> 
<tr> <td  align="left">sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock</td><td  align="left">244.7 MHz</td><td  align="left">224.6 MHz</td><td  align="left">-0.365</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[0]</td><td  align="left">615.5 MHz</td><td  align="left">523.2 MHz</td><td  align="left">-0.287</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[1]</td><td  align="left">615.5 MHz</td><td  align="left">523.2 MHz</td><td  align="left">-0.287</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[2]</td><td  align="left">615.5 MHz</td><td  align="left">523.2 MHz</td><td  align="left">-0.287</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[3]</td><td  align="left">615.5 MHz</td><td  align="left">523.2 MHz</td><td  align="left">-0.287</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[4]</td><td  align="left">615.5 MHz</td><td  align="left">523.2 MHz</td><td  align="left">-0.287</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[5]</td><td  align="left">615.5 MHz</td><td  align="left">523.2 MHz</td><td  align="left">-0.287</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[6]</td><td  align="left">615.5 MHz</td><td  align="left">523.2 MHz</td><td  align="left">-0.287</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[7]</td><td  align="left">615.5 MHz</td><td  align="left">523.2 MHz</td><td  align="left">-0.287</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[8]</td><td  align="left">615.5 MHz</td><td  align="left">523.2 MHz</td><td  align="left">-0.287</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[9]</td><td  align="left">615.5 MHz</td><td  align="left">523.2 MHz</td><td  align="left">-0.287</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[10]</td><td  align="left">615.5 MHz</td><td  align="left">523.2 MHz</td><td  align="left">-0.287</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[11]</td><td  align="left">615.5 MHz</td><td  align="left">523.2 MHz</td><td  align="left">-0.287</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[12]</td><td  align="left">615.5 MHz</td><td  align="left">523.2 MHz</td><td  align="left">-0.287</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[13]</td><td  align="left">615.5 MHz</td><td  align="left">523.2 MHz</td><td  align="left">-0.287</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[14]</td><td  align="left">615.5 MHz</td><td  align="left">523.2 MHz</td><td  align="left">-0.287</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[15]</td><td  align="left">615.5 MHz</td><td  align="left">523.2 MHz</td><td  align="left">-0.287</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[16]</td><td  align="left">615.5 MHz</td><td  align="left">523.2 MHz</td><td  align="left">-0.287</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[17]</td><td  align="left">615.5 MHz</td><td  align="left">523.2 MHz</td><td  align="left">-0.287</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[18]</td><td  align="left">615.5 MHz</td><td  align="left">523.2 MHz</td><td  align="left">-0.287</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[19]</td><td  align="left">600.4 MHz</td><td  align="left">510.4 MHz</td><td  align="left">-0.294</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[20]</td><td  align="left">586.1 MHz</td><td  align="left">498.2 MHz</td><td  align="left">-0.301</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[21]</td><td  align="left">586.1 MHz</td><td  align="left">498.2 MHz</td><td  align="left">-0.301</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[22]</td><td  align="left">575.1 MHz</td><td  align="left">488.8 MHz</td><td  align="left">-0.307</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[23]</td><td  align="left">580.5 MHz</td><td  align="left">493.4 MHz</td><td  align="left">-0.304</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[24]</td><td  align="left">580.5 MHz</td><td  align="left">493.4 MHz</td><td  align="left">-0.304</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[25]</td><td  align="left">586.1 MHz</td><td  align="left">498.2 MHz</td><td  align="left">-0.301</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[26]</td><td  align="left">586.1 MHz</td><td  align="left">498.2 MHz</td><td  align="left">-0.301</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[27]</td><td  align="left">586.1 MHz</td><td  align="left">498.2 MHz</td><td  align="left">-0.301</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[28]</td><td  align="left">580.5 MHz</td><td  align="left">493.4 MHz</td><td  align="left">-0.304</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[29]</td><td  align="left">580.5 MHz</td><td  align="left">493.4 MHz</td><td  align="left">-0.304</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[30]</td><td  align="left">575.1 MHz</td><td  align="left">488.8 MHz</td><td  align="left">-0.307</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[31]</td><td  align="left">588.9 MHz</td><td  align="left">500.6 MHz</td><td  align="left">-0.300</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[32]</td><td  align="left">588.9 MHz</td><td  align="left">500.6 MHz</td><td  align="left">-0.300</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[33]</td><td  align="left">588.9 MHz</td><td  align="left">500.6 MHz</td><td  align="left">-0.300</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[34]</td><td  align="left">600.4 MHz</td><td  align="left">510.4 MHz</td><td  align="left">-0.294</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[35]</td><td  align="left">600.4 MHz</td><td  align="left">510.4 MHz</td><td  align="left">-0.294</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[36]</td><td  align="left">588.9 MHz</td><td  align="left">500.6 MHz</td><td  align="left">-0.300</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[37]</td><td  align="left">600.4 MHz</td><td  align="left">510.4 MHz</td><td  align="left">-0.294</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[38]</td><td  align="left">588.9 MHz</td><td  align="left">500.6 MHz</td><td  align="left">-0.300</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[39]</td><td  align="left">586.1 MHz</td><td  align="left">498.2 MHz</td><td  align="left">-0.301</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[40]</td><td  align="left">586.1 MHz</td><td  align="left">498.2 MHz</td><td  align="left">-0.301</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[41]</td><td  align="left">580.5 MHz</td><td  align="left">493.4 MHz</td><td  align="left">-0.304</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[42]</td><td  align="left">586.1 MHz</td><td  align="left">498.2 MHz</td><td  align="left">-0.301</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[43]</td><td  align="left">580.5 MHz</td><td  align="left">493.4 MHz</td><td  align="left">-0.304</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[44]</td><td  align="left">588.9 MHz</td><td  align="left">500.6 MHz</td><td  align="left">-0.300</td></tr> 
<tr> <td  align="left">sps_control|out_sig_inferred_clock[45]</td><td  align="left">600.4 MHz</td><td  align="left">510.4 MHz</td><td  align="left">-0.294</td></tr> 
<tr> <td  align="left">System</td><td  align="left">961.6 MHz</td><td  align="left">817.3 MHz</td><td  align="left">-0.184</td></tr> 
</tbody> 
 </table>
<br>
 <table width="100%" border="1" cellspacing= "0" cellpadding= "0" >
 				   <thead class="tablehead"><tr><th   colspan="4">Optimizations Summary</th></tr></thead>
 <tbody> <tr> 
<td title ="Non-gated/non-generated clock trees / Gated/generated clock trees" class="optionTitle" align="left">Combined Clock Conversion</td> <td>2 / 50</td>
<td class="optionTitle"></td><td></td></tr> 
</tbody>
    </table><br>
<br> 
</td></tr></table></body> 
 </html>