
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/ravi/ACA/pa2-race-of-prefetchers-random/Traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000003 cycles: 2593494 heartbeat IPC: 3.8558 cumulative IPC: 3.8558 (Simulation time: 0 hr 0 min 43 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5182262 heartbeat IPC: 3.86284 cumulative IPC: 3.85932 (Simulation time: 0 hr 1 min 22 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6476975 (Simulation time: 0 hr 1 min 41 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 29989644 heartbeat IPC: 0.403106 cumulative IPC: 0.212651 (Simulation time: 0 hr 4 min 38 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 76971699 heartbeat IPC: 0.212847 cumulative IPC: 0.212782 (Simulation time: 0 hr 8 min 16 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 125009198 heartbeat IPC: 0.208171 cumulative IPC: 0.210913 (Simulation time: 0 hr 11 min 15 sec) 
Finished CPU 0 instructions: 25000000 cycles: 118532223 cumulative IPC: 0.210913 (Simulation time: 0 hr 11 min 15 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.210913 instructions: 25000000 cycles: 118532223
cpu0_DTLB TOTAL     ACCESS:    4451481  HIT:    4417434  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1981285  HIT:    1976664  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2470196  HIT:    2440770  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 512.292 cycles
cpu0_ITLB TOTAL     ACCESS:     471745  HIT:     471745  MISS:          0
cpu0_ITLB LOAD      ACCESS:     471745  HIT:     471745  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     552932  HIT:     552932  MISS:          0
cpu0_L1I LOAD      ACCESS:     552932  HIT:     552932  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 927.31 cycles
cpu0_L1D TOTAL     ACCESS:    5916349  HIT:    3965779  MISS:    1950570
cpu0_L1D LOAD      ACCESS:    1404728  HIT:    1109179  MISS:     295549
cpu0_L1D RFO       ACCESS:    4494092  HIT:    2839080  MISS:    1655012
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17529  HIT:      17520  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 760.452 cycles
cpu0_L2C TOTAL     ACCESS:    3719039  HIT:    2500199  MISS:    1218840
cpu0_L2C LOAD      ACCESS:     295549  HIT:          2  MISS:     295547
cpu0_L2C RFO       ACCESS:    1655012  HIT:     740144  MISS:     914868
cpu0_L2C PREFETCH  ACCESS:     113431  HIT:     105070  MISS:       8361
cpu0_L2C WRITEBACK ACCESS:    1655038  HIT:    1654983  MISS:         55
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     162280  ISSUED:     126635  USEFUL:       8187  USELESS:        176
cpu0_L2C AVERAGE MISS LATENCY: 1208.29 cycles
LLC TOTAL     ACCESS:    2134309  HIT:     943769  MISS:    1190540
LLC LOAD      ACCESS:     295547  HIT:          0  MISS:     295547
LLC RFO       ACCESS:     914829  HIT:      28248  MISS:     886581
LLC PREFETCH  ACCESS:       8969  HIT:        608  MISS:       8361
LLC WRITEBACK ACCESS:     914955  HIT:     914913  MISS:         42
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1216.51 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      35437  ROW_BUFFER_MISS:    1155061
 DBUS AVG_CONGESTED_CYCLE:      4.003
 WQ ROW_BUFFER_HIT:      16099  ROW_BUFFER_MISS:     870687  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 259.276
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

