// Seed: 2996106969
module module_0 (
    input tri id_0
);
endmodule
module module_1 (
    input  wand id_0,
    output tri  id_1,
    input  tri1 id_2
);
  wire id_4;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
  assign id_1 = -1;
  always_comb assign id_1 = -1'd0;
  wire [-1 : ""] id_5;
  assign id_1 = id_5;
endmodule
module module_2 #(
    parameter id_17 = 32'd70,
    parameter id_8  = 32'd27
) (
    input tri id_0,
    input wand id_1,
    input supply1 id_2,
    output logic id_3,
    input supply0 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input uwire _id_8,
    output uwire id_9,
    input wand id_10,
    input supply0 id_11,
    input wire id_12,
    output wor id_13,
    input tri id_14,
    input tri0 id_15
);
  localparam id_17 = 1;
  wire [id_17  ==  1  -  id_8 : 1] id_18;
  wire id_19;
  always id_3 = -1;
  module_0 modCall_1 (id_15);
  assign modCall_1.id_0 = 0;
endmodule
