Early Power Estimator File Generator report for top
Thu Sep 26 13:58:40 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Parallel Compilation
  3. Early Power Estimator File Generator Summary
  4. Early Power Estimator File Generator Settings
  5. Indeterminate Toggle Rates
  6. Early Power Estimator File Generator Generated Files
  7. Confidence Metric Details
  8. Signal Activities
  9. Early Power Estimator File Generator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.0%      ;
;     Processor 3            ;   1.9%      ;
;     Processor 4            ;   1.8%      ;
;     Processor 5            ;   1.8%      ;
;     Processor 6            ;   1.8%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------+
; Early Power Estimator File Generator Summary                                                   ;
+---------------------------------------------+--------------------------------------------------+
; Early Power Estimator File Generator Status ; Successful - Thu Sep 26 13:58:40 2019            ;
; Quartus Prime Version                       ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition  ;
; Revision Name                               ; top                                              ;
; Top-level Entity Name                       ; top                                              ;
; Family                                      ; Cyclone V                                        ;
; Device                                      ; 5CGXFC9D6F27C7                                   ;
; Power Estimation Confidence                 ; Low: user provided insufficient toggle rate data ;
+---------------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Early Power Estimator File Generator Settings                                                                            ;
+------------------------------------------------------------------+---------------------------------------+---------------+
; Option                                                           ; Setting                               ; Default Value ;
+------------------------------------------------------------------+---------------------------------------+---------------+
; Use smart compilation                                            ; Off                                   ; Off           ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                                    ; On            ;
; Enable compact report table                                      ; Off                                   ; Off           ;
; Preset Cooling Solution                                          ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ;               ;
; Board thermal model                                              ; None (CONSERVATIVE)                   ;               ;
; Default Power Toggle Rate                                        ; 12.5%                                 ; 12.5%         ;
; Default Power Input I/O Toggle Rate                              ; 12.5%                                 ; 12.5%         ;
; Use vectorless estimation                                        ; On                                    ; On            ;
; Use Input Files                                                  ; Off                                   ; Off           ;
; Filter Glitches in VCD File Reader                               ; On                                    ; On            ;
; Power Analyzer Report Signal Activity                            ; Off                                   ; Off           ;
; Power Analyzer Report Power Dissipation                          ; Off                                   ; Off           ;
; Device Power Characteristics                                     ; TYPICAL                               ; TYPICAL       ;
; Automatically Compute Junction Temperature                       ; On                                    ; On            ;
; Specified Junction Temperature                                   ; 25                                    ; 25            ;
; Ambient Temperature                                              ; 25                                    ; 25            ;
; Use Custom Cooling Solution                                      ; Off                                   ; Off           ;
; Board Temperature                                                ; 25                                    ; 25            ;
; Enable HPS                                                       ; Off                                   ; Off           ;
; Processor Frequency                                              ; 0.0                                   ; 0.0           ;
+------------------------------------------------------------------+---------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Indeterminate Toggle Rates                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; Node                                                                                                                     ; Reason                      ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; rzqin_1_5v                                                                                                               ; No valid clock domain found ;
; pcie_perstn                                                                                                              ; No valid clock domain found ;
; system:system_inst|system_board:board|system_board_ddr3a:ddr3a|system_board_ddr3a_pll0:pll0|pll3~PLL_DLL_OUTPUT_O_CLKOUT ; No valid clock domain found ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------+


+------------------------------------------------------------------------------------+
; Early Power Estimator File Generator Generated Files                               ;
+----------------------------------------------------------------+-------------------+
; Description                                                    ; Filename          ;
+----------------------------------------------------------------+-------------------+
; Design summary for PowerPlay Early Power Estimator spreadsheet ; top_early_pwr.csv ;
+----------------------------------------------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Confidence Metric Details                                                                                                                             ;
+----------------------------------------------------------------------------------------+----------------+------------+----------------+---------------+
; Data Source                                                                            ; Total          ; Pin        ; Registered     ; Combinational ;
+----------------------------------------------------------------------------------------+----------------+------------+----------------+---------------+
; Simulation (from file)                                                                 ;                ;            ;                ;               ;
;     -- Number of signals with Toggle Rate from Simulation                              ; 0 (0.0%)       ; 0 (0.0%)   ; 0 (0.0%)       ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Simulation                       ; 0 (0.0%)       ; 0 (0.0%)   ; 0 (0.0%)       ; 0 (0.0%)      ;
;                                                                                        ;                ;            ;                ;               ;
; Node, entity or clock assignment                                                       ;                ;            ;                ;               ;
;     -- Number of signals with Toggle Rate from Node, entity or clock assignment        ; 120 (0.1%)     ; 16 (11.1%) ; 5 (0.0%)       ; 99 (0.1%)     ;
;     -- Number of signals with Static Probability from Node, entity or clock assignment ; 120 (0.1%)     ; 16 (11.1%) ; 5 (0.0%)       ; 99 (0.1%)     ;
;                                                                                        ;                ;            ;                ;               ;
; Vectorless estimation                                                                  ;                ;            ;                ;               ;
;     -- Number of signals with Toggle Rate from Vectorless estimation                   ; 140795 (99.9%) ; 83 (57.6%) ; 63971 (100.0%) ; 76741 (99.8%) ;
;     -- Number of signals with Zero toggle rate, from Vectorless estimation             ; 7445 (5.3%)    ; 74 (51.4%) ; 960 (1.5%)     ; 6411 (8.3%)   ;
;     -- Number of signals with Static Probability from Vectorless estimation            ; 140795 (99.9%) ; 83 (57.6%) ; 63971 (100.0%) ; 76741 (99.8%) ;
;                                                                                        ;                ;            ;                ;               ;
; Default assignment                                                                     ;                ;            ;                ;               ;
;     -- Number of signals with Toggle Rate from Default assignment                      ; 56 (0.0%)      ; 35 (24.3%) ; 0 (0.0%)       ; 21 (0.0%)     ;
;     -- Number of signals with Static Probability from Default assignment               ; 67 (0.0%)      ; 45 (31.2%) ; 0 (0.0%)       ; 22 (0.0%)     ;
;                                                                                        ;                ;            ;                ;               ;
; Assumed 0                                                                              ;                ;            ;                ;               ;
;     -- Number of signals with Toggle Rate assumed 0                                    ; 11 (0.0%)      ; 10 (6.9%)  ; 0 (0.0%)       ; 1 (0.0%)      ;
+----------------------------------------------------------------------------------------+----------------+------------+----------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Activities                                                                                                                           ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
; Signal ; Type ; Toggle Rate (millions of transitions / sec) ; Toggle Rate Data Source ; Static Probability ; Static Probability Data Source ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
(1) The "Signal Activity" Table has been hidden. To show this table, please select the "Write signal activities to report file" option under "PowerPlay Power Analyzer Settings".


+-----------------------------------------------+
; Early Power Estimator File Generator Messages ;
+-----------------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Early Power Estimator File Generator
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Sep 26 13:57:46 2019
Info: Command: quartus_pow --read_settings_files=on --write_settings_files=off top -c top --estimate_power=off --output_epe=top_early_pwr.csv
Info: Using INI file /home/lma792/FPGABin/nsk13/nsk/quartus.ini
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_cal_av
        Info (332166): set_disable_timing [get_cells -compatibility_mode *|alt_cal_channel[*]] -to q 
        Info (332166): set_disable_timing [get_cells -compatibility_mode *|alt_cal_busy] -to q 
    Info (332165): Entity alt_cal_edge_detect
        Info (332166): create_clock -name alt_cal_av_edge_detect_clk -period 10 [get_registers *alt_cal_av*|*pd*_det|alt_edge_det_ff?]
        Info (332166): set_clock_groups -exclusive -group [get_clocks {alt_cal_av_edge_detect_clk}]
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_58n1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe13|dffe14a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332173): Ignored filter: *rdptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332173): Ignored filter: *ws_dgrp|dffpipe_3v8:dffpipe16|dffe17a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332048): Ignored set_false_path: Argument <from> is not an object ID
Warning (332048): Ignored set_false_path: Argument <to> is not an object ID
Warning (332173): Ignored filter: *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332173): Ignored filter: *rs_dgwp|dffpipe_2v8:dffpipe13|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332048): Ignored set_false_path: Argument <from> is not an object ID
Warning (332048): Ignored set_false_path: Argument <to> is not an object ID
Info (332104): Reading SDC File: 'top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 0.800 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_cdr|clk90bdes} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_clock -period 0.800 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_cdr|clk90bdes} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_clock -period 0.800 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_cdr|clk90bdes} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_clock -period 0.800 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6up} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6up} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6up} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6up} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t} -divide_by 5 -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6up} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6up} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t} -divide_by 5 -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t} -divide_by 10 -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll|refclk} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6up} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6up} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6up} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6up} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6up} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6up} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.cdr_refclk_mux0|refiqclk3} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.cdr_refclk_mux0|clkout} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.cdr_refclk_mux0|refiqclk0} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.cdr_refclk_mux0|clkout} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.cdr_refclk_mux0|refiqclk0} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.cdr_refclk_mux0|clkout} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|refiqclk0} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_clock -period 8.000 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top|coreclkout} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top|coreclkout}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_pma_deser|clk90b} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_pma_deser|clk90b} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_pma_deser|clk90b} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}
    Info (332110): create_generated_clock -source {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk} {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}
    Info (332110): create_generated_clock -source {system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]} -divide_by 2 -duty_cycle 50.00 -name {system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk} {system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}
    Info (332110): create_generated_clock -source {system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 512 -multiply_by 7787 -duty_cycle 50.00 -name {system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 4 -duty_cycle 50.00 -name {system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {system_inst|board|ddr3a|pll0|pll1~FRACTIONAL_PLL|refclkin} -divide_by 2 -multiply_by 48 -duty_cycle 50.00 -name {system_inst|board|ddr3a|pll0|pll1~FRACTIONAL_PLL|vcoph[0]} {system_inst|board|ddr3a|pll0|pll1~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {system_inst|board|ddr3a|pll0|pll1~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {system_inst|board|ddr3a|pll0|pll1~PLL_OUTPUT_COUNTER|divclk} {system_inst|board|ddr3a|pll0|pll1~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {system_inst|board|ddr3a|pll0|pll6~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 18 -phase 9.98 -duty_cycle 50.00 -name {system_inst|board|ddr3a|pll0|pll6~PLL_OUTPUT_COUNTER|divclk} {system_inst|board|ddr3a|pll0|pll6~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {system_inst|board|ddr3a|pll0|pll7~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 54 -duty_cycle 50.00 -name {system_inst|board|ddr3a|pll0|pll7~PLL_OUTPUT_COUNTER|divclk} {system_inst|board|ddr3a|pll0|pll7~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {system_inst|board|ddr3a|pll0|pll2_phy~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {system_inst|board|ddr3a|pll0|pll2_phy~PLL_OUTPUT_COUNTER|divclk} {system_inst|board|ddr3a|pll0|pll2_phy~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -phase 270.00 -duty_cycle 50.00 -name {system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk} {system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {system_inst|board|ddr3a|pll0|pll6_phy~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 18 -phase 9.98 -duty_cycle 50.00 -name {system_inst|board|ddr3a|pll0|pll6_phy~PLL_OUTPUT_COUNTER|divclk} {system_inst|board|ddr3a|pll0|pll6_phy~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {system_inst|board|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {system_inst|board|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {system_inst|board|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {system_inst|board|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {system_inst|board|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {system_inst|board|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): set_min_delay -from [get_ports { system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT }] -10.000
    Info (332110): set_max_delay -from [get_ports { system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT }] 20.000
    Info (332110): set_min_delay -to [get_ports { system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN }] -10.000
    Info (332110): set_max_delay -to [get_ports { system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN }] 20.000
    Info (332110): set_min_delay -from [get_ports { system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT }] -10.000
    Info (332110): set_max_delay -from [get_ports { system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT }] 20.000
    Info (332110): set_min_delay -to [get_ports { system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN }] -10.000
    Info (332110): set_max_delay -to [get_ports { system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN }] 20.000
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332054): Assignment set_clock_groups is accepted but has some problems at top.sdc(41): Argument -group with value   pcie_refclk_p  [get_clocks {system_inst|board|pcie|*}]   could not match any element of the following types: ( clk ) File: /home/lma792/FPGABin/nsk13/nsk/top.sdc Line: 41
    Info (332050): set_clock_groups -asynchronous \
-group { \
   kernel_pll_refclk \
} -group { \
   pll_ref_clk \
} -group { \
   config_clk \
} -group { \
   pcie_refclk_p \
   [get_clocks {system_inst|board|pcie|*}] \
} File: /home/lma792/FPGABin/nsk13/nsk/top.sdc Line: 41
Warning (332174): Ignored filter at top.sdc(92): *|pll0|pll_afi_clk could not be matched with a clock File: /home/lma792/FPGABin/nsk13/nsk/top.sdc Line: 92
Warning (332049): Ignored set_false_path at top.sdc(92): Argument <to> is an empty collection File: /home/lma792/FPGABin/nsk13/nsk/top.sdc Line: 92
    Info (332050): set_false_path -from [get_clocks {*arriav_hd_altpe2_hip_top|coreclkout}] -to [get_clocks {*|pll0|pll_afi_clk}] File: /home/lma792/FPGABin/nsk13/nsk/top.sdc Line: 92
Warning (332174): Ignored filter at top.sdc(93): *rs_hip|app_rstn could not be matched with a port File: /home/lma792/FPGABin/nsk13/nsk/top.sdc Line: 93
Warning (332049): Ignored set_false_path at top.sdc(93): Argument <from> is an empty collection File: /home/lma792/FPGABin/nsk13/nsk/top.sdc Line: 93
    Info (332050): set_false_path -from [get_ports {*rs_hip|app_rstn}] File: /home/lma792/FPGABin/nsk13/nsk/top.sdc Line: 93
Warning (332174): Ignored filter at top.sdc(94): *|pll0|pll_avl_clk could not be matched with a clock File: /home/lma792/FPGABin/nsk13/nsk/top.sdc Line: 94
Warning (332049): Ignored set_false_path at top.sdc(94): Argument <to> is an empty collection File: /home/lma792/FPGABin/nsk13/nsk/top.sdc Line: 94
    Info (332050): set_false_path -from [get_clocks {*arriav_hd_altpe2_hip_top|coreclkout}] -to [get_clocks {*|pll0|pll_avl_clk}] File: /home/lma792/FPGABin/nsk13/nsk/top.sdc Line: 94
Warning (332174): Ignored filter at top.sdc(95): *|pll0|pll_config_clk could not be matched with a clock File: /home/lma792/FPGABin/nsk13/nsk/top.sdc Line: 95
Warning (332049): Ignored set_false_path at top.sdc(95): Argument <to> is an empty collection File: /home/lma792/FPGABin/nsk13/nsk/top.sdc Line: 95
    Info (332050): set_false_path -from [get_clocks {*arriav_hd_altpe2_hip_top|coreclkout}] -to [get_clocks {*|pll0|pll_config_clk}] File: /home/lma792/FPGABin/nsk13/nsk/top.sdc Line: 95
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/uniphy_status.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_pci_express.sdc'
Warning (332189): derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'system/synthesis/submodules/mem_org_mode.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_board_ddr3a_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing DDR database for CORE system_board_ddr3a_p0
Info: Finding port-to-pin mapping for CORE: system_board_ddr3a_p0 INSTANCE: system_inst|board|ddr3a
Info: Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks
Info (332104): Reading SDC File: 'system/synthesis/submodules/av_xcvr_reconfig.sdc'
Info (332104): Reading SDC File: 'top_post.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332054): Assignment set_clock_groups is accepted but has some problems at top_post.sdc(32): Argument -group with value   pcie_refclk_p  [get_clocks {system_inst|board|pcie|*}]  [get_clocks {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top|coreclkout}]   could not match any element of the following types: ( clk ) File: /home/lma792/FPGABin/nsk13/nsk/top_post.sdc Line: 32
    Info (332050): set_clock_groups -asynchronous \
-group { \
   kernel_pll_refclk \
} -group { \
   pll_ref_clk \
} -group { \
   config_clk \
} -group { \
   pcie_refclk_p \
   [get_clocks {system_inst|board|pcie|*}] \
   [get_clocks {system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top|coreclkout}] \
} -group { \
   [get_clocks {system_inst|board|acl_kernel_clk|kernel_pll|*}] \
} -group { \
   altera_reserved_tck \
} -group { \
    ddr3a_clk_p \
    ddr3a_clk_n \
    ddr3a_dqs_p[0]_IN \
    ddr3a_dqs_p[0]_OUT \
    ddr3a_dqs_p[1]_IN \
    ddr3a_dqs_p[1]_OUT \
    ddr3a_dqs_p[2]_IN \
    ddr3a_dqs_p[2]_OUT \
    ddr3a_dqs_p[3]_IN \
    ddr3a_dqs_p[3]_OUT \
    ddr3a_dqs_n[0]_OUT \
    ddr3a_dqs_n[1]_OUT \
    ddr3a_dqs_n[2]_OUT \
    ddr3a_dqs_n[3]_OUT \
    [get_clocks {system_inst|board|ddr3a|*}] \
} File: /home/lma792/FPGABin/nsk13/nsk/top_post.sdc Line: 32
Warning (332054): Assignment set_clock_groups is accepted but has some problems at top_post.sdc(32): Argument -group with value   [get_clocks {system_inst|board|acl_kernel_clk|kernel_pll|*}]   could not match any element of the following types: ( clk ) File: /home/lma792/FPGABin/nsk13/nsk/top_post.sdc Line: 32
Warning (332054): Assignment set_clock_groups is accepted but has some problems at top_post.sdc(32): Argument -group with value   ddr3a_clk_p  ddr3a_clk_n  ddr3a_dqs_p[0]_IN  ddr3a_dqs_p[0]_OUT  ddr3a_dqs_p[1]_IN  ddr3a_dqs_p[1]_OUT  ddr3a_dqs_p[2]_IN  ddr3a_dqs_p[2]_OUT  ddr3a_dqs_p[3]_IN  ddr3a_dqs_p[3]_OUT  ddr3a_dqs_n[0]_OUT  ddr3a_dqs_n[1]_OUT  ddr3a_dqs_n[2]_OUT  ddr3a_dqs_n[3]_OUT  [get_clocks {system_inst|board|ddr3a|*}]   could not match any element of the following types: ( clk ) File: /home/lma792/FPGABin/nsk13/nsk/top_post.sdc Line: 32
Info (332104): Reading SDC File: 'top_guaranteed_timing.sdc'
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: system_inst|board|ddr3a|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: system_inst|board|ddr3a|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: system_inst|board|ddr3a|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: system_inst|board|ddr3a|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: system_inst|board|ddr3a|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: system_inst|board|ddr3a|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: system_inst|board|ddr3a|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: system_inst|board|ddr3a|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: system_inst|board|ddr3a|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: system_inst|board|ddr3a|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: system_inst|board|ddr3a|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: system_inst|board|ddr3a|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: system_inst|board|ddr3a|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: system_inst|board|ddr3a|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: system_inst|board|ddr3a|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: system_inst|board|ddr3a|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: system_inst|board|ddr3a|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: system_inst|board|ddr3a|pll0|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: system_inst|board|ddr3a|pll0|pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: system_inst|board|ddr3a|pll0|pll1~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: system_inst|board|ddr3a|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[0]  to: lvdsclk
    Info (332098): Cell: system_inst|board|ddr3a|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: system_inst|board|ddr3a|pll0|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: system_inst|board|ddr3a|pll0|pll3~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: system_inst|board|ddr3a|pll0|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: system_inst|board|ddr3a|pll0|pll6~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: system_inst|board|ddr3a|pll0|pll7~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: system_inst|board|kernel_clk_gen|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top|pldclk  to: system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127
    Info (332098): From: system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk  to: system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA357
    Info (332098): From: system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA93
    Info (332098): From: system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk  to: system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA357
    Info (332098): From: system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA93
    Info (332098): From: system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk  to: system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA357
    Info (332098): From: system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA93
    Info (332098): From: system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk  to: system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA357
    Info (332098): From: system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA93
    Info (332098): From: system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_pma_deser|clk90b  to: system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[1].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_pma_deser|clk90b  to: system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[2].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_pma_deser|clk90b  to: system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[3].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst|avmmclk  to: system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44
    Info (332098): From: system_inst|board|pcie|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst|avmmclk  to: system:system_inst|system_board:board|altpcie_cv_hip_avmm_hwtcl:pcie|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44
    Info (332098): Cell: system_inst|board|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: system_inst|board|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: system_inst|board|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
Warning (332070): Port "altera_reserved_tdi" relative to the falling edge of clock "altera_reserved_tck" does not specify a min-fall input delay
Warning (332070): Port "altera_reserved_tdi" relative to the falling edge of clock "altera_reserved_tck" does not specify a min-rise input delay
Warning (332070): Port "altera_reserved_tms" relative to the falling edge of clock "altera_reserved_tck" does not specify a min-fall input delay
Warning (332070): Port "altera_reserved_tms" relative to the falling edge of clock "altera_reserved_tck" does not specify a min-rise input delay
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from ddr3a_dqs_p[0]_IN (Rise) to ddr3a_dqs_p[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from ddr3a_dqs_p[0]_IN (Rise) to ddr3a_dqs_p[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from ddr3a_dqs_p[1]_IN (Rise) to ddr3a_dqs_p[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from ddr3a_dqs_p[1]_IN (Rise) to ddr3a_dqs_p[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from ddr3a_dqs_p[2]_IN (Rise) to ddr3a_dqs_p[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from ddr3a_dqs_p[2]_IN (Rise) to ddr3a_dqs_p[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from ddr3a_dqs_p[3]_IN (Rise) to ddr3a_dqs_p[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from ddr3a_dqs_p[3]_IN (Rise) to ddr3a_dqs_p[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to ddr3a_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to ddr3a_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to ddr3a_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to ddr3a_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|pll0|pll2_phy~PLL_OUTPUT_COUNTER|divclk (Rise) to ddr3a_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|pll0|pll2_phy~PLL_OUTPUT_COUNTER|divclk (Rise) to ddr3a_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|system_board_ddr3a_p0_sampling_clock (Rise) to ddr3a_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|system_board_ddr3a_p0_sampling_clock (Rise) to ddr3a_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|system_board_ddr3a_p0_sampling_clock (Fall) to ddr3a_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|system_board_ddr3a_p0_sampling_clock (Fall) to ddr3a_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to ddr3a_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to ddr3a_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to ddr3a_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to ddr3a_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|pll0|pll2_phy~PLL_OUTPUT_COUNTER|divclk (Rise) to ddr3a_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|pll0|pll2_phy~PLL_OUTPUT_COUNTER|divclk (Rise) to ddr3a_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|system_board_ddr3a_p0_sampling_clock (Rise) to ddr3a_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|system_board_ddr3a_p0_sampling_clock (Rise) to ddr3a_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|system_board_ddr3a_p0_sampling_clock (Fall) to ddr3a_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|system_board_ddr3a_p0_sampling_clock (Fall) to ddr3a_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to ddr3a_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to ddr3a_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to ddr3a_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to ddr3a_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|pll0|pll2_phy~PLL_OUTPUT_COUNTER|divclk (Rise) to ddr3a_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|pll0|pll2_phy~PLL_OUTPUT_COUNTER|divclk (Rise) to ddr3a_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|system_board_ddr3a_p0_sampling_clock (Rise) to ddr3a_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|system_board_ddr3a_p0_sampling_clock (Rise) to ddr3a_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|system_board_ddr3a_p0_sampling_clock (Fall) to ddr3a_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|system_board_ddr3a_p0_sampling_clock (Fall) to ddr3a_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to ddr3a_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to ddr3a_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to ddr3a_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to ddr3a_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|pll0|pll2_phy~PLL_OUTPUT_COUNTER|divclk (Rise) to ddr3a_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|pll0|pll2_phy~PLL_OUTPUT_COUNTER|divclk (Rise) to ddr3a_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|system_board_ddr3a_p0_sampling_clock (Rise) to ddr3a_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|system_board_ddr3a_p0_sampling_clock (Rise) to ddr3a_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|system_board_ddr3a_p0_sampling_clock (Fall) to ddr3a_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|system_board_ddr3a_p0_sampling_clock (Fall) to ddr3a_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to ddr3a_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to ddr3a_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to ddr3a_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to ddr3a_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to ddr3a_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to ddr3a_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to ddr3a_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to ddr3a_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to ddr3a_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to ddr3a_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to ddr3a_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to ddr3a_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to ddr3a_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to ddr3a_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to ddr3a_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from system_inst|board|ddr3a|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to ddr3a_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
Info (223000): Starting Vectorless Power Activity Estimation
Warning (222013): Relative toggle rates could not be calculated because no clock domain could be identified for some nodes
Info (223001): Completed Vectorless Power Activity Estimation
Info (218000): Using Advanced I/O Power to simulate I/O buffers with the specified board trace model
Info: Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks
Info (214002): Created Early Power Estimation file "top_early_pwr.csv"
Info (215029): No power estimate will be produced.
Info (215049): Average toggle rate for this design is 20.240 millions of transitions / sec
Info: Quartus Prime Early Power Estimator File Generator was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 3537 megabytes
    Info: Processing ended: Thu Sep 26 13:58:41 2019
    Info: Elapsed time: 00:00:55
    Info: Total CPU time (on all processors): 00:00:58


