{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667853179215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667853179216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 12:32:59 2022 " "Processing started: Mon Nov 07 12:32:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667853179216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853179216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off craps -c craps " "Command: quartus_map --read_settings_files=on --write_settings_files=off craps -c craps" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853179216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667853179518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667853179518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "counter.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667853186770 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667853186770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "craps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file craps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 craps-rtl " "Found design unit 1: craps-rtl" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667853186772 ""} { "Info" "ISGN_ENTITY_NAME" "1 craps " "Found entity 1: craps" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667853186772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186772 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "craps " "Elaborating entity \"craps\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667853186808 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_clean craps.vhd(50) " "VHDL Process Statement warning at craps.vhd(50): signal \"key_clean\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853186809 "|craps"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "firstRoll craps.vhd(58) " "VHDL Process Statement warning at craps.vhd(58): signal \"firstRoll\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853186809 "|craps"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentSum craps.vhd(59) " "VHDL Process Statement warning at craps.vhd(59): signal \"currentSum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853186809 "|craps"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentSum craps.vhd(61) " "VHDL Process Statement warning at craps.vhd(61): signal \"currentSum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853186809 "|craps"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentSum craps.vhd(68) " "VHDL Process Statement warning at craps.vhd(68): signal \"currentSum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853186810 "|craps"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "previousSum craps.vhd(68) " "VHDL Process Statement warning at craps.vhd(68): signal \"previousSum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853186810 "|craps"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentSum craps.vhd(70) " "VHDL Process Statement warning at craps.vhd(70): signal \"currentSum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853186810 "|craps"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextGame craps.vhd(44) " "VHDL Process Statement warning at craps.vhd(44): inferring latch(es) for signal or variable \"nextGame\", which holds its previous value in one or more paths through the process" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667853186810 "|craps"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1_output craps.vhd(217) " "VHDL Process Statement warning at craps.vhd(217): signal \"seg1_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853186811 "|craps"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2_output craps.vhd(218) " "VHDL Process Statement warning at craps.vhd(218): signal \"seg2_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853186811 "|craps"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1_output craps.vhd(227) " "VHDL Process Statement warning at craps.vhd(227): signal \"seg1_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853186811 "|craps"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2_output craps.vhd(228) " "VHDL Process Statement warning at craps.vhd(228): signal \"seg2_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853186811 "|craps"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg3_output craps.vhd(229) " "VHDL Process Statement warning at craps.vhd(229): signal \"seg3_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853186811 "|craps"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg4_output craps.vhd(230) " "VHDL Process Statement warning at craps.vhd(230): signal \"seg4_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667853186811 "|craps"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "debugLED craps.vhd(211) " "VHDL Process Statement warning at craps.vhd(211): inferring latch(es) for signal or variable \"debugLED\", which holds its previous value in one or more paths through the process" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667853186811 "|craps"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg1 craps.vhd(211) " "VHDL Process Statement warning at craps.vhd(211): inferring latch(es) for signal or variable \"seg1\", which holds its previous value in one or more paths through the process" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667853186811 "|craps"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg2 craps.vhd(211) " "VHDL Process Statement warning at craps.vhd(211): inferring latch(es) for signal or variable \"seg2\", which holds its previous value in one or more paths through the process" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667853186811 "|craps"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg3 craps.vhd(211) " "VHDL Process Statement warning at craps.vhd(211): inferring latch(es) for signal or variable \"seg3\", which holds its previous value in one or more paths through the process" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667853186811 "|craps"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg4 craps.vhd(211) " "VHDL Process Statement warning at craps.vhd(211): inferring latch(es) for signal or variable \"seg4\", which holds its previous value in one or more paths through the process" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667853186811 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[0\] craps.vhd(211) " "Inferred latch for \"seg4\[0\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186812 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[1\] craps.vhd(211) " "Inferred latch for \"seg4\[1\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186812 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[2\] craps.vhd(211) " "Inferred latch for \"seg4\[2\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186812 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[3\] craps.vhd(211) " "Inferred latch for \"seg4\[3\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186812 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[4\] craps.vhd(211) " "Inferred latch for \"seg4\[4\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186812 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[5\] craps.vhd(211) " "Inferred latch for \"seg4\[5\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186813 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[6\] craps.vhd(211) " "Inferred latch for \"seg4\[6\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186813 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[0\] craps.vhd(211) " "Inferred latch for \"seg3\[0\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186813 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[1\] craps.vhd(211) " "Inferred latch for \"seg3\[1\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186813 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[2\] craps.vhd(211) " "Inferred latch for \"seg3\[2\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186813 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[3\] craps.vhd(211) " "Inferred latch for \"seg3\[3\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186813 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[4\] craps.vhd(211) " "Inferred latch for \"seg3\[4\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186813 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[5\] craps.vhd(211) " "Inferred latch for \"seg3\[5\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186813 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[6\] craps.vhd(211) " "Inferred latch for \"seg3\[6\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186813 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[0\] craps.vhd(211) " "Inferred latch for \"seg2\[0\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186813 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[1\] craps.vhd(211) " "Inferred latch for \"seg2\[1\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186813 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[2\] craps.vhd(211) " "Inferred latch for \"seg2\[2\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186813 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[3\] craps.vhd(211) " "Inferred latch for \"seg2\[3\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186813 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[4\] craps.vhd(211) " "Inferred latch for \"seg2\[4\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186813 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[5\] craps.vhd(211) " "Inferred latch for \"seg2\[5\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186813 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[6\] craps.vhd(211) " "Inferred latch for \"seg2\[6\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186813 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[0\] craps.vhd(211) " "Inferred latch for \"seg1\[0\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186814 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[1\] craps.vhd(211) " "Inferred latch for \"seg1\[1\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186814 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[2\] craps.vhd(211) " "Inferred latch for \"seg1\[2\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186814 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[3\] craps.vhd(211) " "Inferred latch for \"seg1\[3\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186814 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[4\] craps.vhd(211) " "Inferred latch for \"seg1\[4\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186814 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[5\] craps.vhd(211) " "Inferred latch for \"seg1\[5\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186814 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[6\] craps.vhd(211) " "Inferred latch for \"seg1\[6\]\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186814 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugLED craps.vhd(211) " "Inferred latch for \"debugLED\" at craps.vhd(211)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186814 "|craps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextGame craps.vhd(44) " "Inferred latch for \"nextGame\" at craps.vhd(44)" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853186814 "|craps"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:slowClock " "Elaborating entity \"counter\" for hierarchy \"counter:slowClock\"" {  } { { "craps.vhd" "slowClock" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667853186824 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "craps.vhd" "Mod0" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667853187026 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1667853187026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 105 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667853187059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667853187059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667853187059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667853187059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667853187059 ""}  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 105 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667853187059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_g9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_g9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_g9m " "Found entity 1: lpm_divide_g9m" {  } { { "db/lpm_divide_g9m.tdf" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/db/lpm_divide_g9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667853187099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853187099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5kh " "Found entity 1: sign_div_unsign_5kh" {  } { { "db/sign_div_unsign_5kh.tdf" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/db/sign_div_unsign_5kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667853187109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853187109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u3f " "Found entity 1: alt_u_div_u3f" {  } { { "db/alt_u_div_u3f.tdf" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/db/alt_u_div_u3f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667853187120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853187120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667853187158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853187158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667853187205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853187205 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "lose_LED 8 " "Ignored assignment(s) for \"lose_LED\[8\]\" because \"lose_LED\" is not a bus or array" {  } { { "craps.vhd" "lose_LED" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1667853187319 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "win_LED 0 " "Ignored assignment(s) for \"win_LED\[0\]\" because \"win_LED\" is not a bus or array" {  } { { "craps.vhd" "win_LED" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1667853187319 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg1\[3\]\$latch seg1\[0\]\$latch " "Duplicate LATCH primitive \"seg1\[3\]\$latch\" merged with LATCH primitive \"seg1\[0\]\$latch\"" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1667853187376 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg2\[3\]\$latch seg2\[0\]\$latch " "Duplicate LATCH primitive \"seg2\[3\]\$latch\" merged with LATCH primitive \"seg2\[0\]\$latch\"" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1667853187376 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg3\[2\]\$latch seg3\[1\]\$latch " "Duplicate LATCH primitive \"seg3\[2\]\$latch\" merged with LATCH primitive \"seg3\[1\]\$latch\"" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1667853187376 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1667853187376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nextGame " "Latch nextGame has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState.pressRecieved " "Ports D and ENA on the latch are fed by the same signal currentState.pressRecieved" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667853187376 ""}  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667853187376 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[0\] VCC " "Pin \"seg3\[0\]\" is stuck at VCC" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667853187413 "|craps|seg3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[3\] VCC " "Pin \"seg3\[3\]\" is stuck at VCC" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667853187413 "|craps|seg3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[4\] VCC " "Pin \"seg3\[4\]\" is stuck at VCC" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667853187413 "|craps|seg3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[5\] VCC " "Pin \"seg3\[5\]\" is stuck at VCC" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667853187413 "|craps|seg3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[6\] VCC " "Pin \"seg3\[6\]\" is stuck at VCC" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667853187413 "|craps|seg3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667853187413 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667853187476 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667853187861 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667853187861 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667853187895 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667853187895 ""} { "Info" "ICUT_CUT_TM_LCELLS" "128 " "Implemented 128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667853187895 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667853187895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667853187909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 12:33:07 2022 " "Processing ended: Mon Nov 07 12:33:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667853187909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667853187909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667853187909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667853187909 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1667853189127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667853189128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 12:33:08 2022 " "Processing started: Mon Nov 07 12:33:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667853189128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1667853189128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off craps -c craps " "Command: quartus_fit --read_settings_files=off --write_settings_files=off craps -c craps" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1667853189128 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1667853189218 ""}
{ "Info" "0" "" "Project  = craps" {  } {  } 0 0 "Project  = craps" 0 0 "Fitter" 0 0 1667853189218 ""}
{ "Info" "0" "" "Revision = craps" {  } {  } 0 0 "Revision = craps" 0 0 "Fitter" 0 0 1667853189218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1667853189272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1667853189272 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "craps EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"craps\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1667853189280 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667853189327 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667853189328 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1667853189619 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1667853189623 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667853189708 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667853189708 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667853189708 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667853189708 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667853189708 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667853189708 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667853189708 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667853189708 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667853189708 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1667853189708 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667853189711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667853189711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667853189711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667853189711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667853189711 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1667853189711 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1667853189712 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 34 " "No exact pin location assignment(s) for 1 pins of 34 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1667853190282 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1667853190465 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "craps.sdc " "Synopsys Design Constraints File file not found: 'craps.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1667853190465 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1667853190465 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1667853190468 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1667853190468 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1667853190468 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MCLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node MCLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667853190491 ""}  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667853190491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seg1~0  " "Automatically promoted node seg1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667853190491 ""}  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667853190491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:slowClock\|\\counter_p:slow_clk_v  " "Automatically promoted node counter:slowClock\|\\counter_p:slow_clk_v " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667853190492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "previousSum\[0\] " "Destination node previousSum\[0\]" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667853190492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "previousSum\[1\] " "Destination node previousSum\[1\]" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667853190492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "previousSum\[2\] " "Destination node previousSum\[2\]" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667853190492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "previousSum\[3\] " "Destination node previousSum\[3\]" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667853190492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "firstRoll " "Destination node firstRoll" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667853190492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "currentState.win " "Destination node currentState.win" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667853190492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "currentSum\[0\] " "Destination node currentSum\[0\]" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667853190492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "currentSum\[1\] " "Destination node currentSum\[1\]" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667853190492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "currentSum\[2\] " "Destination node currentSum\[2\]" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667853190492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "currentSum\[3\] " "Destination node currentSum\[3\]" {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667853190492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1667853190492 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1667853190492 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667853190492 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN AH15 (CLK12, DIFFCLK_7n)) " "Automatically promoted node reset~input (placed in PIN AH15 (CLK12, DIFFCLK_7n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667853190492 ""}  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667853190492 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1667853190701 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1667853190701 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1667853190701 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1667853190702 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1667853190702 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1667853190702 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1667853190702 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1667853190703 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1667853190716 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1667853190716 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1667853190716 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst " "Node \"rst\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1667853190758 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1667853190758 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667853190758 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1667853190762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1667853192681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667853192791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1667853192825 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1667853198794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667853198794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1667853198985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y37 X115_Y48 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48" {  } { { "loc" "" { Generic "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48"} { { 12 { 0 ""} 104 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1667853201674 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1667853201674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1667853202598 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1667853202598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667853202602 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1667853202708 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1667853202716 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1667853202931 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1667853202931 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1667853203103 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667853203417 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1667853203670 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/output_files/craps.fit.smsg " "Generated suppressed messages file C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/output_files/craps.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1667853203722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5853 " "Peak virtual memory: 5853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667853203963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 12:33:23 2022 " "Processing ended: Mon Nov 07 12:33:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667853203963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667853203963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667853203963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1667853203963 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1667853204926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667853204927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 12:33:24 2022 " "Processing started: Mon Nov 07 12:33:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667853204927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1667853204927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off craps -c craps " "Command: quartus_asm --read_settings_files=off --write_settings_files=off craps -c craps" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1667853204927 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1667853205197 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1667853207407 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1667853207507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667853207758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 12:33:27 2022 " "Processing ended: Mon Nov 07 12:33:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667853207758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667853207758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667853207758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1667853207758 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1667853208370 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1667853208890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667853208891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 12:33:28 2022 " "Processing started: Mon Nov 07 12:33:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667853208891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1667853208891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta craps -c craps " "Command: quartus_sta craps -c craps" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1667853208891 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1667853208984 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "lose_LED\[8\] 0 " "Incompatible bus dimensions on node name \"lose_LED\[8\]\", expecting <= 0 dimension(s) " {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 8 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1667853209009 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "win_LED\[0\] 0 " "Incompatible bus dimensions on node name \"win_LED\[0\]\", expecting <= 0 dimension(s) " {  } { { "craps.vhd" "" { Text "C:/Users/gageb/OneDrive - Gonzaga University/Fall 2022/CPEN 430L_01/lab5/craps.vhd" 8 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1667853209010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1667853209108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1667853209108 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667853209156 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667853209156 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1667853209518 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "craps.sdc " "Synopsys Design Constraints File file not found: 'craps.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1667853209531 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1667853209531 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter:slowClock\|\\counter_p:slow_clk_v counter:slowClock\|\\counter_p:slow_clk_v " "create_clock -period 1.000 -name counter:slowClock\|\\counter_p:slow_clk_v counter:slowClock\|\\counter_p:slow_clk_v" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667853209532 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MCLK MCLK " "create_clock -period 1.000 -name MCLK MCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667853209532 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name currentState.lose currentState.lose " "create_clock -period 1.000 -name currentState.lose currentState.lose" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667853209532 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name currentState.pressRecieved currentState.pressRecieved " "create_clock -period 1.000 -name currentState.pressRecieved currentState.pressRecieved" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667853209532 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667853209532 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1667853209533 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667853209534 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1667853209534 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1667853209543 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1667853209559 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667853209559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.370 " "Worst-case setup slack is -4.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.370             -40.486 counter:slowClock\|\\counter_p:slow_clk_v  " "   -4.370             -40.486 counter:slowClock\|\\counter_p:slow_clk_v " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.522             -33.537 MCLK  " "   -3.522             -33.537 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.800             -28.344 currentState.lose  " "   -1.800             -28.344 currentState.lose " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.426              -0.426 currentState.pressRecieved  " "   -0.426              -0.426 currentState.pressRecieved " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667853209561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.059 " "Worst-case hold slack is -0.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059              -0.059 currentState.pressRecieved  " "   -0.059              -0.059 currentState.pressRecieved " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 currentState.lose  " "    0.237               0.000 currentState.lose " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 counter:slowClock\|\\counter_p:slow_clk_v  " "    0.250               0.000 counter:slowClock\|\\counter_p:slow_clk_v " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641               0.000 MCLK  " "    0.641               0.000 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667853209564 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667853209569 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667853209571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.700 MCLK  " "   -3.000             -28.700 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -25.700 counter:slowClock\|\\counter_p:slow_clk_v  " "   -1.285             -25.700 counter:slowClock\|\\counter_p:slow_clk_v " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 currentState.pressRecieved  " "    0.395               0.000 currentState.pressRecieved " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 currentState.lose  " "    0.404               0.000 currentState.lose " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667853209573 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1667853209632 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1667853209651 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1667853209868 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667853209899 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1667853209905 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667853209905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.897 " "Worst-case setup slack is -3.897" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.897             -35.109 counter:slowClock\|\\counter_p:slow_clk_v  " "   -3.897             -35.109 counter:slowClock\|\\counter_p:slow_clk_v " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.144             -28.175 MCLK  " "   -3.144             -28.175 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.607             -24.430 currentState.lose  " "   -1.607             -24.430 currentState.lose " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.408              -0.408 currentState.pressRecieved  " "   -0.408              -0.408 currentState.pressRecieved " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667853209909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.046 " "Worst-case hold slack is -0.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.046              -0.046 currentState.pressRecieved  " "   -0.046              -0.046 currentState.pressRecieved " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 currentState.lose  " "    0.199               0.000 currentState.lose " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 counter:slowClock\|\\counter_p:slow_clk_v  " "    0.222               0.000 counter:slowClock\|\\counter_p:slow_clk_v " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 MCLK  " "    0.585               0.000 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667853209914 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667853209920 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667853209926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.700 MCLK  " "   -3.000             -28.700 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -25.700 counter:slowClock\|\\counter_p:slow_clk_v  " "   -1.285             -25.700 counter:slowClock\|\\counter_p:slow_clk_v " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 currentState.pressRecieved  " "    0.416               0.000 currentState.pressRecieved " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 currentState.lose  " "    0.427               0.000 currentState.lose " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853209931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667853209931 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1667853210008 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667853210069 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1667853210071 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667853210071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.655 " "Worst-case setup slack is -1.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853210075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853210075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.655             -13.908 counter:slowClock\|\\counter_p:slow_clk_v  " "   -1.655             -13.908 counter:slowClock\|\\counter_p:slow_clk_v " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853210075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.308              -7.012 MCLK  " "   -1.308              -7.012 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853210075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.903              -6.722 currentState.lose  " "   -0.903              -6.722 currentState.lose " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853210075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 currentState.pressRecieved  " "    0.106               0.000 currentState.pressRecieved " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853210075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667853210075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.001 " "Worst-case hold slack is 0.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853210080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853210080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001               0.000 currentState.pressRecieved  " "    0.001               0.000 currentState.pressRecieved " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853210080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 counter:slowClock\|\\counter_p:slow_clk_v  " "    0.063               0.000 counter:slowClock\|\\counter_p:slow_clk_v " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853210080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 currentState.lose  " "    0.097               0.000 currentState.lose " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853210080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 MCLK  " "    0.291               0.000 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853210080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667853210080 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667853210085 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667853210090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853210094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853210094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.231 MCLK  " "   -3.000             -24.231 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853210094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -20.000 counter:slowClock\|\\counter_p:slow_clk_v  " "   -1.000             -20.000 counter:slowClock\|\\counter_p:slow_clk_v " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853210094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 currentState.lose  " "    0.353               0.000 currentState.lose " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853210094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 currentState.pressRecieved  " "    0.396               0.000 currentState.pressRecieved " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667853210094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667853210094 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1667853210494 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1667853210495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667853210564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 12:33:30 2022 " "Processing ended: Mon Nov 07 12:33:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667853210564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667853210564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667853210564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1667853210564 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1667853211243 ""}
