<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › vr41xx › common › icu.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>icu.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  icu.c, Interrupt Control Unit routines for the NEC VR4100 series.</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2001-2002  MontaVista Software Inc.</span>
<span class="cm"> *    Author: Yoichi Yuasa &lt;source@mvista.com&gt;</span>
<span class="cm"> *  Copyright (C) 2003-2006  Yoichi Yuasa &lt;yuasa@linux-mips.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *  the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *  (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *  GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License</span>
<span class="cm"> *  along with this program; if not, write to the Free Software</span>
<span class="cm"> *  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>
<span class="cm">/*</span>
<span class="cm"> * Changes:</span>
<span class="cm"> *  MontaVista Software Inc. &lt;source@mvista.com&gt;</span>
<span class="cm"> *  - New creation, NEC VR4122 and VR4131 are supported.</span>
<span class="cm"> *  - Added support for NEC VR4111 and VR4121.</span>
<span class="cm"> *</span>
<span class="cm"> *  Yoichi Yuasa &lt;yuasa@linux-mips.org&gt;</span>
<span class="cm"> *  - Coped with INTASSIGN of NEC VR4133.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cp">#include &lt;asm/cpu.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/vr41xx/irq.h&gt;</span>
<span class="cp">#include &lt;asm/vr41xx/vr41xx.h&gt;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">icu1_base</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">icu2_base</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">sysint1_assign</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">};</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">sysint2_assign</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">};</span>

<span class="cp">#define ICU1_TYPE1_BASE	0x0b000080UL</span>
<span class="cp">#define ICU2_TYPE1_BASE	0x0b000200UL</span>

<span class="cp">#define ICU1_TYPE2_BASE	0x0f000080UL</span>
<span class="cp">#define ICU2_TYPE2_BASE	0x0f0000a0UL</span>

<span class="cp">#define ICU1_SIZE	0x20</span>
<span class="cp">#define ICU2_SIZE	0x1c</span>

<span class="cp">#define SYSINT1REG	0x00</span>
<span class="cp">#define PIUINTREG	0x02</span>
<span class="cp">#define INTASSIGN0	0x04</span>
<span class="cp">#define INTASSIGN1	0x06</span>
<span class="cp">#define GIUINTLREG	0x08</span>
<span class="cp">#define DSIUINTREG	0x0a</span>
<span class="cp">#define MSYSINT1REG	0x0c</span>
<span class="cp">#define MPIUINTREG	0x0e</span>
<span class="cp">#define MAIUINTREG	0x10</span>
<span class="cp">#define MKIUINTREG	0x12</span>
<span class="cp">#define MMACINTREG	0x12</span>
<span class="cp">#define MGIUINTLREG	0x14</span>
<span class="cp">#define MDSIUINTREG	0x16</span>
<span class="cp">#define NMIREG		0x18</span>
<span class="cp">#define SOFTREG		0x1a</span>
<span class="cp">#define INTASSIGN2	0x1c</span>
<span class="cp">#define INTASSIGN3	0x1e</span>

<span class="cp">#define SYSINT2REG	0x00</span>
<span class="cp">#define GIUINTHREG	0x02</span>
<span class="cp">#define FIRINTREG	0x04</span>
<span class="cp">#define MSYSINT2REG	0x06</span>
<span class="cp">#define MGIUINTHREG	0x08</span>
<span class="cp">#define MFIRINTREG	0x0a</span>
<span class="cp">#define PCIINTREG	0x0c</span>
 <span class="cp">#define PCIINT0	0x0001</span>
<span class="cp">#define SCUINTREG	0x0e</span>
 <span class="cp">#define SCUINT0	0x0001</span>
<span class="cp">#define CSIINTREG	0x10</span>
<span class="cp">#define MPCIINTREG	0x12</span>
<span class="cp">#define MSCUINTREG	0x14</span>
<span class="cp">#define MCSIINTREG	0x16</span>
<span class="cp">#define BCUINTREG	0x18</span>
 <span class="cp">#define BCUINTR	0x0001</span>
<span class="cp">#define MBCUINTREG	0x1a</span>

<span class="cp">#define SYSINT1_IRQ_TO_PIN(x)	((x) - SYSINT1_IRQ_BASE)	</span><span class="cm">/* Pin 0-15 */</span><span class="cp"></span>
<span class="cp">#define SYSINT2_IRQ_TO_PIN(x)	((x) - SYSINT2_IRQ_BASE)	</span><span class="cm">/* Pin 0-15 */</span><span class="cp"></span>

<span class="cp">#define INT_TO_IRQ(x)		((x) + 2)	</span><span class="cm">/* Int0-4 -&gt; IRQ2-6 */</span><span class="cp"></span>

<span class="cp">#define icu1_read(offset)		readw(icu1_base + (offset))</span>
<span class="cp">#define icu1_write(offset, value)	writew((value), icu1_base + (offset))</span>

<span class="cp">#define icu2_read(offset)		readw(icu2_base + (offset))</span>
<span class="cp">#define icu2_write(offset, value)	writew((value), icu2_base + (offset))</span>

<span class="cp">#define INTASSIGN_MAX	4</span>
<span class="cp">#define INTASSIGN_MASK	0x0007</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">uint16_t</span> <span class="nf">icu1_set</span><span class="p">(</span><span class="kt">uint8_t</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">uint16_t</span> <span class="n">set</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint16_t</span> <span class="n">data</span><span class="p">;</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">icu1_read</span><span class="p">(</span><span class="n">offset</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">|=</span> <span class="n">set</span><span class="p">;</span>
	<span class="n">icu1_write</span><span class="p">(</span><span class="n">offset</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">data</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">uint16_t</span> <span class="nf">icu1_clear</span><span class="p">(</span><span class="kt">uint8_t</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">uint16_t</span> <span class="n">clear</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint16_t</span> <span class="n">data</span><span class="p">;</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">icu1_read</span><span class="p">(</span><span class="n">offset</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">clear</span><span class="p">;</span>
	<span class="n">icu1_write</span><span class="p">(</span><span class="n">offset</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">data</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">uint16_t</span> <span class="nf">icu2_set</span><span class="p">(</span><span class="kt">uint8_t</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">uint16_t</span> <span class="n">set</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint16_t</span> <span class="n">data</span><span class="p">;</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">icu2_read</span><span class="p">(</span><span class="n">offset</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">|=</span> <span class="n">set</span><span class="p">;</span>
	<span class="n">icu2_write</span><span class="p">(</span><span class="n">offset</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">data</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">uint16_t</span> <span class="nf">icu2_clear</span><span class="p">(</span><span class="kt">uint8_t</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">uint16_t</span> <span class="n">clear</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint16_t</span> <span class="n">data</span><span class="p">;</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">icu2_read</span><span class="p">(</span><span class="n">offset</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">clear</span><span class="p">;</span>
	<span class="n">icu2_write</span><span class="p">(</span><span class="n">offset</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">data</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">vr41xx_enable_piuint</span><span class="p">(</span><span class="kt">uint16_t</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">irq_to_desc</span><span class="p">(</span><span class="n">PIU_IRQ</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4111</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4121</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">icu1_set</span><span class="p">(</span><span class="n">MPIUINTREG</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vr41xx_enable_piuint</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">vr41xx_disable_piuint</span><span class="p">(</span><span class="kt">uint16_t</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">irq_to_desc</span><span class="p">(</span><span class="n">PIU_IRQ</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4111</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4121</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">icu1_clear</span><span class="p">(</span><span class="n">MPIUINTREG</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vr41xx_disable_piuint</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">vr41xx_enable_aiuint</span><span class="p">(</span><span class="kt">uint16_t</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">irq_to_desc</span><span class="p">(</span><span class="n">AIU_IRQ</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4111</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4121</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">icu1_set</span><span class="p">(</span><span class="n">MAIUINTREG</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vr41xx_enable_aiuint</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">vr41xx_disable_aiuint</span><span class="p">(</span><span class="kt">uint16_t</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">irq_to_desc</span><span class="p">(</span><span class="n">AIU_IRQ</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4111</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4121</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">icu1_clear</span><span class="p">(</span><span class="n">MAIUINTREG</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vr41xx_disable_aiuint</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">vr41xx_enable_kiuint</span><span class="p">(</span><span class="kt">uint16_t</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">irq_to_desc</span><span class="p">(</span><span class="n">KIU_IRQ</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4111</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4121</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">icu1_set</span><span class="p">(</span><span class="n">MKIUINTREG</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vr41xx_enable_kiuint</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">vr41xx_disable_kiuint</span><span class="p">(</span><span class="kt">uint16_t</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">irq_to_desc</span><span class="p">(</span><span class="n">KIU_IRQ</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4111</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4121</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">icu1_clear</span><span class="p">(</span><span class="n">MKIUINTREG</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vr41xx_disable_kiuint</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">vr41xx_enable_macint</span><span class="p">(</span><span class="kt">uint16_t</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">irq_to_desc</span><span class="p">(</span><span class="n">ETHERNET_IRQ</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">icu1_set</span><span class="p">(</span><span class="n">MMACINTREG</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vr41xx_enable_macint</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">vr41xx_disable_macint</span><span class="p">(</span><span class="kt">uint16_t</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">irq_to_desc</span><span class="p">(</span><span class="n">ETHERNET_IRQ</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">icu1_clear</span><span class="p">(</span><span class="n">MMACINTREG</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vr41xx_disable_macint</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">vr41xx_enable_dsiuint</span><span class="p">(</span><span class="kt">uint16_t</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">irq_to_desc</span><span class="p">(</span><span class="n">DSIU_IRQ</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">icu1_set</span><span class="p">(</span><span class="n">MDSIUINTREG</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vr41xx_enable_dsiuint</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">vr41xx_disable_dsiuint</span><span class="p">(</span><span class="kt">uint16_t</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">irq_to_desc</span><span class="p">(</span><span class="n">DSIU_IRQ</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">icu1_clear</span><span class="p">(</span><span class="n">MDSIUINTREG</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vr41xx_disable_dsiuint</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">vr41xx_enable_firint</span><span class="p">(</span><span class="kt">uint16_t</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">irq_to_desc</span><span class="p">(</span><span class="n">FIR_IRQ</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">icu2_set</span><span class="p">(</span><span class="n">MFIRINTREG</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vr41xx_enable_firint</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">vr41xx_disable_firint</span><span class="p">(</span><span class="kt">uint16_t</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">irq_to_desc</span><span class="p">(</span><span class="n">FIR_IRQ</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">icu2_clear</span><span class="p">(</span><span class="n">MFIRINTREG</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vr41xx_disable_firint</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">vr41xx_enable_pciint</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">irq_to_desc</span><span class="p">(</span><span class="n">PCI_IRQ</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4122</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4131</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4133</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">icu2_write</span><span class="p">(</span><span class="n">MPCIINTREG</span><span class="p">,</span> <span class="n">PCIINT0</span><span class="p">);</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vr41xx_enable_pciint</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">vr41xx_disable_pciint</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">irq_to_desc</span><span class="p">(</span><span class="n">PCI_IRQ</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4122</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4131</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4133</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">icu2_write</span><span class="p">(</span><span class="n">MPCIINTREG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vr41xx_disable_pciint</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">vr41xx_enable_scuint</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">irq_to_desc</span><span class="p">(</span><span class="n">SCU_IRQ</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4122</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4131</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4133</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">icu2_write</span><span class="p">(</span><span class="n">MSCUINTREG</span><span class="p">,</span> <span class="n">SCUINT0</span><span class="p">);</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vr41xx_enable_scuint</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">vr41xx_disable_scuint</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">irq_to_desc</span><span class="p">(</span><span class="n">SCU_IRQ</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4122</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4131</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4133</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">icu2_write</span><span class="p">(</span><span class="n">MSCUINTREG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vr41xx_disable_scuint</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">vr41xx_enable_csiint</span><span class="p">(</span><span class="kt">uint16_t</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">irq_to_desc</span><span class="p">(</span><span class="n">CSI_IRQ</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4122</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4131</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4133</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">icu2_set</span><span class="p">(</span><span class="n">MCSIINTREG</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vr41xx_enable_csiint</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">vr41xx_disable_csiint</span><span class="p">(</span><span class="kt">uint16_t</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">irq_to_desc</span><span class="p">(</span><span class="n">CSI_IRQ</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4122</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4131</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4133</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">icu2_clear</span><span class="p">(</span><span class="n">MCSIINTREG</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vr41xx_disable_csiint</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">vr41xx_enable_bcuint</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">irq_to_desc</span><span class="p">(</span><span class="n">BCU_IRQ</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4122</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4131</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4133</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">icu2_write</span><span class="p">(</span><span class="n">MBCUINTREG</span><span class="p">,</span> <span class="n">BCUINTR</span><span class="p">);</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vr41xx_enable_bcuint</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">vr41xx_disable_bcuint</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">irq_to_desc</span><span class="p">(</span><span class="n">BCU_IRQ</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4122</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4131</span> <span class="o">||</span>
	    <span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_VR4133</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">icu2_write</span><span class="p">(</span><span class="n">MBCUINTREG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vr41xx_disable_bcuint</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">disable_sysint1_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">icu1_clear</span><span class="p">(</span><span class="n">MSYSINT1REG</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SYSINT1_IRQ_TO_PIN</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">enable_sysint1_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">icu1_set</span><span class="p">(</span><span class="n">MSYSINT1REG</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SYSINT1_IRQ_TO_PIN</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">sysint1_irq_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;SYSINT1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">disable_sysint1_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">enable_sysint1_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">disable_sysint2_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">icu2_clear</span><span class="p">(</span><span class="n">MSYSINT2REG</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SYSINT2_IRQ_TO_PIN</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">enable_sysint2_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">icu2_set</span><span class="p">(</span><span class="n">MSYSINT2REG</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SYSINT2_IRQ_TO_PIN</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">sysint2_irq_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;SYSINT2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">disable_sysint2_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">enable_sysint2_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">set_sysint1_assign</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">assign</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">irq_to_desc</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">uint16_t</span> <span class="n">intassign0</span><span class="p">,</span> <span class="n">intassign1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pin</span><span class="p">;</span>

	<span class="n">pin</span> <span class="o">=</span> <span class="n">SYSINT1_IRQ_TO_PIN</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>

	<span class="n">raw_spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">intassign0</span> <span class="o">=</span> <span class="n">icu1_read</span><span class="p">(</span><span class="n">INTASSIGN0</span><span class="p">);</span>
	<span class="n">intassign1</span> <span class="o">=</span> <span class="n">icu1_read</span><span class="p">(</span><span class="n">INTASSIGN1</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">pin</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="n">intassign0</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">INTASSIGN_MASK</span><span class="p">;</span>
		<span class="n">intassign0</span> <span class="o">|=</span> <span class="p">(</span><span class="kt">uint16_t</span><span class="p">)</span><span class="n">assign</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">intassign0</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">INTASSIGN_MASK</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">);</span>
		<span class="n">intassign0</span> <span class="o">|=</span> <span class="p">(</span><span class="kt">uint16_t</span><span class="p">)</span><span class="n">assign</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">intassign0</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">INTASSIGN_MASK</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>
		<span class="n">intassign0</span> <span class="o">|=</span> <span class="p">(</span><span class="kt">uint16_t</span><span class="p">)</span><span class="n">assign</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">intassign0</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">INTASSIGN_MASK</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">);</span>
		<span class="n">intassign0</span> <span class="o">|=</span> <span class="p">(</span><span class="kt">uint16_t</span><span class="p">)</span><span class="n">assign</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">intassign0</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">INTASSIGN_MASK</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="n">intassign0</span> <span class="o">|=</span> <span class="p">(</span><span class="kt">uint16_t</span><span class="p">)</span><span class="n">assign</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">9</span>:
		<span class="n">intassign1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">INTASSIGN_MASK</span><span class="p">;</span>
		<span class="n">intassign1</span> <span class="o">|=</span> <span class="p">(</span><span class="kt">uint16_t</span><span class="p">)</span><span class="n">assign</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">11</span>:
		<span class="n">intassign1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">INTASSIGN_MASK</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>
		<span class="n">intassign1</span> <span class="o">|=</span> <span class="p">(</span><span class="kt">uint16_t</span><span class="p">)</span><span class="n">assign</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">12</span>:
		<span class="n">intassign1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">INTASSIGN_MASK</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">);</span>
		<span class="n">intassign1</span> <span class="o">|=</span> <span class="p">(</span><span class="kt">uint16_t</span><span class="p">)</span><span class="n">assign</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">raw_spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sysint1_assign</span><span class="p">[</span><span class="n">pin</span><span class="p">]</span> <span class="o">=</span> <span class="n">assign</span><span class="p">;</span>
	<span class="n">icu1_write</span><span class="p">(</span><span class="n">INTASSIGN0</span><span class="p">,</span> <span class="n">intassign0</span><span class="p">);</span>
	<span class="n">icu1_write</span><span class="p">(</span><span class="n">INTASSIGN1</span><span class="p">,</span> <span class="n">intassign1</span><span class="p">);</span>

	<span class="n">raw_spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">set_sysint2_assign</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">assign</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">irq_to_desc</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">uint16_t</span> <span class="n">intassign2</span><span class="p">,</span> <span class="n">intassign3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pin</span><span class="p">;</span>

	<span class="n">pin</span> <span class="o">=</span> <span class="n">SYSINT2_IRQ_TO_PIN</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>

	<span class="n">raw_spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">intassign2</span> <span class="o">=</span> <span class="n">icu1_read</span><span class="p">(</span><span class="n">INTASSIGN2</span><span class="p">);</span>
	<span class="n">intassign3</span> <span class="o">=</span> <span class="n">icu1_read</span><span class="p">(</span><span class="n">INTASSIGN3</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">pin</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="n">intassign2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">INTASSIGN_MASK</span><span class="p">;</span>
		<span class="n">intassign2</span> <span class="o">|=</span> <span class="p">(</span><span class="kt">uint16_t</span><span class="p">)</span><span class="n">assign</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">intassign2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">INTASSIGN_MASK</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">);</span>
		<span class="n">intassign2</span> <span class="o">|=</span> <span class="p">(</span><span class="kt">uint16_t</span><span class="p">)</span><span class="n">assign</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">intassign2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">INTASSIGN_MASK</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>
		<span class="n">intassign2</span> <span class="o">|=</span> <span class="p">(</span><span class="kt">uint16_t</span><span class="p">)</span><span class="n">assign</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">intassign2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">INTASSIGN_MASK</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">);</span>
		<span class="n">intassign2</span> <span class="o">|=</span> <span class="p">(</span><span class="kt">uint16_t</span><span class="p">)</span><span class="n">assign</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">5</span>:
		<span class="n">intassign2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">INTASSIGN_MASK</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="n">intassign2</span> <span class="o">|=</span> <span class="p">(</span><span class="kt">uint16_t</span><span class="p">)</span><span class="n">assign</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">6</span>:
		<span class="n">intassign3</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">INTASSIGN_MASK</span><span class="p">;</span>
		<span class="n">intassign3</span> <span class="o">|=</span> <span class="p">(</span><span class="kt">uint16_t</span><span class="p">)</span><span class="n">assign</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">7</span>:
		<span class="n">intassign3</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">INTASSIGN_MASK</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">);</span>
		<span class="n">intassign3</span> <span class="o">|=</span> <span class="p">(</span><span class="kt">uint16_t</span><span class="p">)</span><span class="n">assign</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">intassign3</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">INTASSIGN_MASK</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>
		<span class="n">intassign3</span> <span class="o">|=</span> <span class="p">(</span><span class="kt">uint16_t</span><span class="p">)</span><span class="n">assign</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">9</span>:
		<span class="n">intassign3</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">INTASSIGN_MASK</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">);</span>
		<span class="n">intassign3</span> <span class="o">|=</span> <span class="p">(</span><span class="kt">uint16_t</span><span class="p">)</span><span class="n">assign</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">10</span>:
		<span class="n">intassign3</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">INTASSIGN_MASK</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="n">intassign3</span> <span class="o">|=</span> <span class="p">(</span><span class="kt">uint16_t</span><span class="p">)</span><span class="n">assign</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">raw_spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sysint2_assign</span><span class="p">[</span><span class="n">pin</span><span class="p">]</span> <span class="o">=</span> <span class="n">assign</span><span class="p">;</span>
	<span class="n">icu1_write</span><span class="p">(</span><span class="n">INTASSIGN2</span><span class="p">,</span> <span class="n">intassign2</span><span class="p">);</span>
	<span class="n">icu1_write</span><span class="p">(</span><span class="n">INTASSIGN3</span><span class="p">,</span> <span class="n">intassign3</span><span class="p">);</span>

	<span class="n">raw_spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">vr41xx_set_intassign</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">intassign</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">retval</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">!=</span> <span class="n">CPU_VR4133</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">intassign</span> <span class="o">&gt;</span> <span class="n">INTASSIGN_MAX</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="n">SYSINT1_IRQ_BASE</span> <span class="o">&amp;&amp;</span> <span class="n">irq</span> <span class="o">&lt;=</span> <span class="n">SYSINT1_IRQ_LAST</span><span class="p">)</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="n">set_sysint1_assign</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">intassign</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="n">SYSINT2_IRQ_BASE</span> <span class="o">&amp;&amp;</span> <span class="n">irq</span> <span class="o">&lt;=</span> <span class="n">SYSINT2_IRQ_LAST</span><span class="p">)</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="n">set_sysint2_assign</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">intassign</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">vr41xx_set_intassign</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">icu_get_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint16_t</span> <span class="n">pend1</span><span class="p">,</span> <span class="n">pend2</span><span class="p">;</span>
	<span class="kt">uint16_t</span> <span class="n">mask1</span><span class="p">,</span> <span class="n">mask2</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">pend1</span> <span class="o">=</span> <span class="n">icu1_read</span><span class="p">(</span><span class="n">SYSINT1REG</span><span class="p">);</span>
	<span class="n">mask1</span> <span class="o">=</span> <span class="n">icu1_read</span><span class="p">(</span><span class="n">MSYSINT1REG</span><span class="p">);</span>

	<span class="n">pend2</span> <span class="o">=</span> <span class="n">icu2_read</span><span class="p">(</span><span class="n">SYSINT2REG</span><span class="p">);</span>
	<span class="n">mask2</span> <span class="o">=</span> <span class="n">icu2_read</span><span class="p">(</span><span class="n">MSYSINT2REG</span><span class="p">);</span>

	<span class="n">mask1</span> <span class="o">&amp;=</span> <span class="n">pend1</span><span class="p">;</span>
	<span class="n">mask2</span> <span class="o">&amp;=</span> <span class="n">pend2</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mask1</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="n">INT_TO_IRQ</span><span class="p">(</span><span class="n">sysint1_assign</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">mask1</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">)))</span>
				<span class="k">return</span> <span class="n">SYSINT1_IRQ</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mask2</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="n">INT_TO_IRQ</span><span class="p">(</span><span class="n">sysint2_assign</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">mask2</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">)))</span>
				<span class="k">return</span> <span class="n">SYSINT2_IRQ</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;spurious ICU interrupt: %04x,%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pend1</span><span class="p">,</span> <span class="n">pend2</span><span class="p">);</span>

	<span class="n">atomic_inc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">irq_err_count</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">vr41xx_icu_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">icu1_start</span><span class="p">,</span> <span class="n">icu2_start</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">())</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPU_VR4111</span>:
	<span class="k">case</span> <span class="n">CPU_VR4121</span>:
		<span class="n">icu1_start</span> <span class="o">=</span> <span class="n">ICU1_TYPE1_BASE</span><span class="p">;</span>
		<span class="n">icu2_start</span> <span class="o">=</span> <span class="n">ICU2_TYPE1_BASE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CPU_VR4122</span>:
	<span class="k">case</span> <span class="n">CPU_VR4131</span>:
	<span class="k">case</span> <span class="n">CPU_VR4133</span>:
		<span class="n">icu1_start</span> <span class="o">=</span> <span class="n">ICU1_TYPE2_BASE</span><span class="p">;</span>
		<span class="n">icu2_start</span> <span class="o">=</span> <span class="n">ICU2_TYPE2_BASE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;ICU: Unexpected CPU of NEC VR4100 series</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">request_mem_region</span><span class="p">(</span><span class="n">icu1_start</span><span class="p">,</span> <span class="n">ICU1_SIZE</span><span class="p">,</span> <span class="s">&quot;ICU&quot;</span><span class="p">)</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">request_mem_region</span><span class="p">(</span><span class="n">icu2_start</span><span class="p">,</span> <span class="n">ICU2_SIZE</span><span class="p">,</span> <span class="s">&quot;ICU&quot;</span><span class="p">)</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">release_mem_region</span><span class="p">(</span><span class="n">icu1_start</span><span class="p">,</span> <span class="n">ICU1_SIZE</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">icu1_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">icu1_start</span><span class="p">,</span> <span class="n">ICU1_SIZE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">icu1_base</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">release_mem_region</span><span class="p">(</span><span class="n">icu1_start</span><span class="p">,</span> <span class="n">ICU1_SIZE</span><span class="p">);</span>
		<span class="n">release_mem_region</span><span class="p">(</span><span class="n">icu2_start</span><span class="p">,</span> <span class="n">ICU2_SIZE</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">icu2_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">icu2_start</span><span class="p">,</span> <span class="n">ICU2_SIZE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">icu2_base</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">icu1_base</span><span class="p">);</span>
		<span class="n">release_mem_region</span><span class="p">(</span><span class="n">icu1_start</span><span class="p">,</span> <span class="n">ICU1_SIZE</span><span class="p">);</span>
		<span class="n">release_mem_region</span><span class="p">(</span><span class="n">icu2_start</span><span class="p">,</span> <span class="n">ICU2_SIZE</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">icu1_write</span><span class="p">(</span><span class="n">MSYSINT1REG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">icu1_write</span><span class="p">(</span><span class="n">MGIUINTLREG</span><span class="p">,</span> <span class="mh">0xffff</span><span class="p">);</span>

	<span class="n">icu2_write</span><span class="p">(</span><span class="n">MSYSINT2REG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">icu2_write</span><span class="p">(</span><span class="n">MGIUINTHREG</span><span class="p">,</span> <span class="mh">0xffff</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">SYSINT1_IRQ_BASE</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">SYSINT1_IRQ_LAST</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sysint1_irq_type</span><span class="p">,</span>
					 <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">SYSINT2_IRQ_BASE</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">SYSINT2_IRQ_LAST</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sysint2_irq_type</span><span class="p">,</span>
					 <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="n">cascade_irq</span><span class="p">(</span><span class="n">INT0_IRQ</span><span class="p">,</span> <span class="n">icu_get_irq</span><span class="p">);</span>
	<span class="n">cascade_irq</span><span class="p">(</span><span class="n">INT1_IRQ</span><span class="p">,</span> <span class="n">icu_get_irq</span><span class="p">);</span>
	<span class="n">cascade_irq</span><span class="p">(</span><span class="n">INT2_IRQ</span><span class="p">,</span> <span class="n">icu_get_irq</span><span class="p">);</span>
	<span class="n">cascade_irq</span><span class="p">(</span><span class="n">INT3_IRQ</span><span class="p">,</span> <span class="n">icu_get_irq</span><span class="p">);</span>
	<span class="n">cascade_irq</span><span class="p">(</span><span class="n">INT4_IRQ</span><span class="p">,</span> <span class="n">icu_get_irq</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">core_initcall</span><span class="p">(</span><span class="n">vr41xx_icu_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
