<stg><name>pool<2u, 20u, 24u></name>


<trans_list>

<trans id="192" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="27" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="33" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="34" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="37" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="38" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %buf = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %buf_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %buf_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %buf_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %buf_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_4"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %buf_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_5"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %buf_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_6"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %buf_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_7"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %buf_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_8"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %buf_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_9"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %buf_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_10"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %buf_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_11"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %acc = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15 %valIn_13 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2

]]></Node>
<StgValue><ssdm name="valIn_13"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:16 %write_ln72 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn_13

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:17 %valIn_14 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2

]]></Node>
<StgValue><ssdm name="valIn_14"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:18 %write_ln76 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn_14

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:19 %valIn_15 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2

]]></Node>
<StgValue><ssdm name="valIn_15"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:20 %write_ln80 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn_15

]]></Node>
<StgValue><ssdm name="write_ln80"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="58" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:21 %valIn_16 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2

]]></Node>
<StgValue><ssdm name="valIn_16"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:22 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn_16

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:23 %valIn = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2

]]></Node>
<StgValue><ssdm name="valIn"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:24 %write_ln88 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn

]]></Node>
<StgValue><ssdm name="write_ln88"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="62" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:25 %valIn_17 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2

]]></Node>
<StgValue><ssdm name="valIn_17"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:26 %write_ln92 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn_17

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="64" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:27 %valIn_18 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2

]]></Node>
<StgValue><ssdm name="valIn_18"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:28 %write_ln96 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn_18

]]></Node>
<StgValue><ssdm name="write_ln96"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:29 %valIn_12 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2

]]></Node>
<StgValue><ssdm name="valIn_12"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:30 %write_ln100 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn_12

]]></Node>
<StgValue><ssdm name="write_ln100"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:31 %icmp_ln109 = icmp_eq  i32 %valIn_13, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:32 %br_ln109 = br i1 %icmp_ln109, void %if.end, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:0 %store_ln111 = store i32 %valIn_17, i32 %IFMCH_curr_1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:1 %store_ln112 = store i32 %valIn_18, i32 %IFMDim_curr_1

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
if.then:2 %br_ln114 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32">
<![CDATA[
if.end:13 %call_ln0 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end:14 %acc_addr = getelementptr i32 %acc, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="acc_addr"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.end:15 %store_ln132 = store i32 4293967297, i5 %acc_addr

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:54 %icmp_ln137 = icmp_eq  i32 %valIn_13, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln137"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="79" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32">
<![CDATA[
if.end:13 %call_ln0 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end:16 %acc_addr_50 = getelementptr i32 %acc, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="acc_addr_50"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.end:17 %store_ln132 = store i32 4293967297, i5 %acc_addr_50

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end:18 %acc_addr_51 = getelementptr i32 %acc, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="acc_addr_51"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.end:19 %store_ln132 = store i32 4293967297, i5 %acc_addr_51

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="84" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end:20 %acc_addr_52 = getelementptr i32 %acc, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="acc_addr_52"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.end:21 %store_ln132 = store i32 4293967297, i5 %acc_addr_52

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end:22 %acc_addr_53 = getelementptr i32 %acc, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="acc_addr_53"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.end:23 %store_ln132 = store i32 4293967297, i5 %acc_addr_53

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="88" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end:24 %acc_addr_54 = getelementptr i32 %acc, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="acc_addr_54"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.end:25 %store_ln132 = store i32 4293967297, i5 %acc_addr_54

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="90" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end:26 %acc_addr_55 = getelementptr i32 %acc, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="acc_addr_55"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.end:27 %store_ln132 = store i32 4293967297, i5 %acc_addr_55

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="92" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end:28 %acc_addr_56 = getelementptr i32 %acc, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="acc_addr_56"/></StgValue>
</operation>

<operation id="93" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.end:29 %store_ln132 = store i32 4293967297, i5 %acc_addr_56

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="94" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end:30 %acc_addr_57 = getelementptr i32 %acc, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="acc_addr_57"/></StgValue>
</operation>

<operation id="95" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.end:31 %store_ln132 = store i32 4293967297, i5 %acc_addr_57

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="96" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end:32 %acc_addr_58 = getelementptr i32 %acc, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="acc_addr_58"/></StgValue>
</operation>

<operation id="97" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.end:33 %store_ln132 = store i32 4293967297, i5 %acc_addr_58

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="98" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end:34 %acc_addr_59 = getelementptr i32 %acc, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="acc_addr_59"/></StgValue>
</operation>

<operation id="99" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.end:35 %store_ln132 = store i32 4293967297, i5 %acc_addr_59

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="100" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end:36 %acc_addr_60 = getelementptr i32 %acc, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="acc_addr_60"/></StgValue>
</operation>

<operation id="101" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.end:37 %store_ln132 = store i32 4293967297, i5 %acc_addr_60

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="102" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end:38 %acc_addr_61 = getelementptr i32 %acc, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="acc_addr_61"/></StgValue>
</operation>

<operation id="103" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.end:39 %store_ln132 = store i32 4293967297, i5 %acc_addr_61

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="104" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end:40 %acc_addr_62 = getelementptr i32 %acc, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="acc_addr_62"/></StgValue>
</operation>

<operation id="105" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.end:41 %store_ln132 = store i32 4293967297, i5 %acc_addr_62

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="106" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end:42 %acc_addr_63 = getelementptr i32 %acc, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="acc_addr_63"/></StgValue>
</operation>

<operation id="107" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.end:43 %store_ln132 = store i32 4293967297, i5 %acc_addr_63

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="108" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end:44 %acc_addr_64 = getelementptr i32 %acc, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="acc_addr_64"/></StgValue>
</operation>

<operation id="109" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.end:45 %store_ln132 = store i32 4293967297, i5 %acc_addr_64

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="110" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end:46 %acc_addr_65 = getelementptr i32 %acc, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="acc_addr_65"/></StgValue>
</operation>

<operation id="111" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.end:47 %store_ln132 = store i32 4293967297, i5 %acc_addr_65

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="112" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end:48 %acc_addr_66 = getelementptr i32 %acc, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="acc_addr_66"/></StgValue>
</operation>

<operation id="113" st_id="25" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.end:49 %store_ln132 = store i32 4293967297, i5 %acc_addr_66

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="114" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end:50 %acc_addr_67 = getelementptr i32 %acc, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="acc_addr_67"/></StgValue>
</operation>

<operation id="115" st_id="26" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.end:51 %store_ln132 = store i32 4293967297, i5 %acc_addr_67

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="116" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.end:0 %specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_11, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln120"/></StgValue>
</operation>

<operation id="117" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.end:1 %specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_10, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln120"/></StgValue>
</operation>

<operation id="118" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.end:2 %specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_9, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln120"/></StgValue>
</operation>

<operation id="119" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.end:3 %specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_8, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln120"/></StgValue>
</operation>

<operation id="120" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.end:4 %specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_7, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln120"/></StgValue>
</operation>

<operation id="121" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.end:5 %specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_6, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln120"/></StgValue>
</operation>

<operation id="122" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.end:6 %specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_5, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln120"/></StgValue>
</operation>

<operation id="123" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.end:7 %specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_4, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln120"/></StgValue>
</operation>

<operation id="124" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.end:8 %specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln120"/></StgValue>
</operation>

<operation id="125" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.end:9 %specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln120"/></StgValue>
</operation>

<operation id="126" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.end:10 %specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln120"/></StgValue>
</operation>

<operation id="127" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.end:11 %specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln120"/></StgValue>
</operation>

<operation id="128" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.end:12 %specmemcore_ln122 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln122"/></StgValue>
</operation>

<operation id="129" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end:52 %acc_addr_68 = getelementptr i32 %acc, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="acc_addr_68"/></StgValue>
</operation>

<operation id="130" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.end:53 %store_ln132 = store i32 4293967297, i5 %acc_addr_68

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="131" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:55 %br_ln137 = br i1 %icmp_ln137, void %fpga_resource_hint.if.else267.22, void %if.then62

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="132" st_id="27" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.else267.22:1 %KER_size_0 = mul i32 %valIn_17, i32 %valIn_15

]]></Node>
<StgValue><ssdm name="KER_size_0"/></StgValue>
</operation>

<operation id="133" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else267.22:2 %specfucore_ln191 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln191"/></StgValue>
</operation>

<operation id="134" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.else267.22:12 %empty_81 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="135" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="63" op_0_bw="32">
<![CDATA[
if.then62:0 %indvar_flatten20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten20"/></StgValue>
</operation>

<operation id="136" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then62:1 %IFMDim_curr_1_load = load i32 %IFMDim_curr_1

]]></Node>
<StgValue><ssdm name="IFMDim_curr_1_load"/></StgValue>
</operation>

<operation id="137" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then62:2 %trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %IFMDim_curr_1_load, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="138" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then62:3 %IFMCH_curr_1_load = load i32 %IFMCH_curr_1

]]></Node>
<StgValue><ssdm name="IFMCH_curr_1_load"/></StgValue>
</operation>

<operation id="139" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="63" op_0_bw="31">
<![CDATA[
if.then62:6 %zext_ln138 = zext i31 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="140" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="63" op_0_bw="32">
<![CDATA[
if.then62:7 %zext_ln138_3 = zext i32 %IFMCH_curr_1_load

]]></Node>
<StgValue><ssdm name="zext_ln138_3"/></StgValue>
</operation>

<operation id="141" st_id="27" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
if.then62:8 %mul_ln138 = mul i63 %zext_ln138, i63 %zext_ln138_3

]]></Node>
<StgValue><ssdm name="mul_ln138"/></StgValue>
</operation>

<operation id="142" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="63" op_0_bw="32">
<![CDATA[
if.then62:9 %zext_ln138_4 = zext i32 %valIn_14

]]></Node>
<StgValue><ssdm name="zext_ln138_4"/></StgValue>
</operation>

<operation id="143" st_id="27" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
if.then62:10 %mul_ln138_2 = mul i63 %zext_ln138_4, i63 %zext_ln138

]]></Node>
<StgValue><ssdm name="mul_ln138_2"/></StgValue>
</operation>

<operation id="144" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="63" op_1_bw="63">
<![CDATA[
if.then62:11 %store_ln0 = store i63 0, i63 %indvar_flatten20

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="145" st_id="28" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.else267.22:5 %KER_size_1 = mul i32 %valIn_15, i32 %KER_size_0

]]></Node>
<StgValue><ssdm name="KER_size_1"/></StgValue>
</operation>

<operation id="146" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else267.22:6 %specfucore_ln192 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln192"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="147" st_id="29" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.else267.22:9 %KER_bound = mul i32 %valIn_16, i32 %KER_size_1

]]></Node>
<StgValue><ssdm name="KER_bound"/></StgValue>
</operation>

<operation id="148" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else267.22:10 %specfucore_ln193 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln193"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="149" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
fpga_resource_hint.if.else267.22:13 %call_ln190 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13, i32 %KER_bound, i32 %connect_2, i32 %connect_3

]]></Node>
<StgValue><ssdm name="call_ln190"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="150" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else267.22:0 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="151" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else267.22:3 %rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend9"/></StgValue>
</operation>

<operation id="152" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else267.22:4 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="153" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else267.22:7 %rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend7"/></StgValue>
</operation>

<operation id="154" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else267.22:8 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="155" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else267.22:11 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="156" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
fpga_resource_hint.if.else267.22:13 %call_ln190 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13, i32 %KER_bound, i32 %connect_2, i32 %connect_3

]]></Node>
<StgValue><ssdm name="call_ln190"/></StgValue>
</operation>

<operation id="157" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.if.else267.22:14 %br_ln0 = br void %if.end279

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="158" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0">
<![CDATA[
if.end279:0 %ret_ln201 = ret

]]></Node>
<StgValue><ssdm name="ret_ln201"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="159" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
if.then62:4 %tmp_5 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %IFMCH_curr_1_load, i1 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="160" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
if.then62:5 %tmp_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln, i1 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="161" st_id="32" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
if.then62:8 %mul_ln138 = mul i63 %zext_ln138, i63 %zext_ln138_3

]]></Node>
<StgValue><ssdm name="mul_ln138"/></StgValue>
</operation>

<operation id="162" st_id="32" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
if.then62:10 %mul_ln138_2 = mul i63 %zext_ln138_4, i63 %zext_ln138

]]></Node>
<StgValue><ssdm name="mul_ln138_2"/></StgValue>
</operation>

<operation id="163" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
if.then62:12 %br_ln139 = br void %VITIS_LOOP_141_6

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="164" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="63" op_0_bw="63" op_1_bw="0">
<![CDATA[
VITIS_LOOP_141_6:0 %indvar_flatten20_load = load i63 %indvar_flatten20

]]></Node>
<StgValue><ssdm name="indvar_flatten20_load"/></StgValue>
</operation>

<operation id="165" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_141_6:1 %icmp_ln139 = icmp_eq  i63 %indvar_flatten20_load, i63 %mul_ln138_2

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="166" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_141_6:2 %add_ln139 = add i63 %indvar_flatten20_load, i63 1

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="167" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_141_6:3 %br_ln139 = br i1 %icmp_ln139, void %for.inc264.loopexit, void %if.end279.loopexit

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="168" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc264.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_139_4_VITIS_LOOP_140_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="169" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
for.inc264.loopexit:1 %br_ln141 = br void %VITIS_LOOP_144_8

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="170" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
if.end279.loopexit:0 %br_ln0 = br void %if.end279

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="171" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_144_8:0 %indvar_flatten6 = phi i32 0, void %for.inc264.loopexit, i32 %add_ln141, void %for.inc171

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="172" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
VITIS_LOOP_144_8:1 %xp = phi i31 0, void %for.inc264.loopexit, i31 %add_ln142, void %for.inc171

]]></Node>
<StgValue><ssdm name="xp"/></StgValue>
</operation>

<operation id="173" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_144_8:2 %icmp_ln141 = icmp_eq  i32 %indvar_flatten6, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="icmp_ln141"/></StgValue>
</operation>

<operation id="174" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_144_8:3 %add_ln141 = add i32 %indvar_flatten6, i32 1

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="175" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_144_8:4 %br_ln141 = br i1 %icmp_ln141, void %for.inc171, void %for.inc255.preheader

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="176" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc171:1 %icmp_ln142 = icmp_eq  i31 %xp, i31 %trunc_ln

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="177" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc171:2 %select_ln141 = select i1 %icmp_ln142, i31 0, i31 %xp

]]></Node>
<StgValue><ssdm name="select_ln141"/></StgValue>
</operation>

<operation id="178" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
for.inc171:3 %empty_80 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="179" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.inc171:4 %call_ln138 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9, i33 %tmp_5, i32 %IFMCH_curr_1_load, i32 %connect_2, i32 %acc

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>

<operation id="180" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="31">
<![CDATA[
for.inc171:5 %trunc_ln142 = trunc i31 %select_ln141

]]></Node>
<StgValue><ssdm name="trunc_ln142"/></StgValue>
</operation>

<operation id="181" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc171:7 %add_ln142 = add i31 %select_ln141, i31 1

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="182" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
for.inc255.preheader:0 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="183" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="63" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
for.inc255.preheader:1 %call_ln138 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12, i63 %mul_ln138, i32 %acc, i32 %IFMCH_curr_1_load, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i32 %connect_3

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>

<operation id="184" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="63" op_1_bw="63" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc255.preheader:2 %store_ln139 = store i63 %add_ln139, i63 %indvar_flatten20

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="185" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.inc171:4 %call_ln138 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9, i33 %tmp_5, i32 %IFMCH_curr_1_load, i32 %connect_2, i32 %acc

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="186" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
for.inc171:6 %call_ln142 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i4 %trunc_ln142, i32 %acc

]]></Node>
<StgValue><ssdm name="call_ln142"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="187" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc171:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_141_6_VITIS_LOOP_142_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="188" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
for.inc171:6 %call_ln142 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i4 %trunc_ln142, i32 %acc

]]></Node>
<StgValue><ssdm name="call_ln142"/></StgValue>
</operation>

<operation id="189" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
for.inc171:8 %br_ln142 = br void %VITIS_LOOP_144_8

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="190" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="63" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
for.inc255.preheader:1 %call_ln138 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12, i63 %mul_ln138, i32 %acc, i32 %IFMCH_curr_1_load, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i32 %connect_3

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>

<operation id="191" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
for.inc255.preheader:3 %br_ln140 = br void %VITIS_LOOP_141_6

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
