\hypertarget{ports_8h}{\section{sim/ports.h File Reference}
\label{ports_8h}\index{sim/ports.\+h@{sim/ports.\+h}}
}
{\ttfamily \#include \char`\"{}kernel.\+h\char`\"{}}\\*
{\ttfamily \#include $<$cassert$>$}\\*
{\ttfamily \#include $<$algorithm$>$}\\*
{\ttfamily \#include $<$map$>$}\\*
{\ttfamily \#include $<$set$>$}\\*
{\ttfamily \#include $<$limits$>$}\\*
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{singleton_simulator_1_1_structure}{Simulator\+::\+Structure$<$ I $>$}
\item 
class \hyperlink{singleton_simulator_1_1_arbitrated_write_port}{Simulator\+::\+Arbitrated\+Write\+Port$<$ I $>$}
\item 
class \hyperlink{class_simulator_1_1_arbitrated_port}{Simulator\+::\+Arbitrated\+Port}
\item 
class \hyperlink{class_simulator_1_1_simple_arbitrated_port}{Simulator\+::\+Simple\+Arbitrated\+Port}
\item 
class \hyperlink{class_simulator_1_1_priority_arbitrated_port}{Simulator\+::\+Priority\+Arbitrated\+Port}
\item 
class \hyperlink{class_simulator_1_1_cyclic_arbitrated_port}{Simulator\+::\+Cyclic\+Arbitrated\+Port}
\item 
class \hyperlink{class_simulator_1_1_priority_cyclic_arbitrated_port}{Simulator\+::\+Priority\+Cyclic\+Arbitrated\+Port}
\item 
class \hyperlink{class_simulator_1_1_write_port}{Simulator\+::\+Write\+Port$<$ I $>$}
\item 
class \hyperlink{class_simulator_1_1_i_structure}{Simulator\+::\+I\+Structure}
\begin{DoxyCompactList}\small\item\em Base class for all structures. \end{DoxyCompactList}\item 
class \hyperlink{singleton_simulator_1_1_structure}{Simulator\+::\+Structure$<$ I $>$}
\item 
class \hyperlink{class_simulator_1_1_arbitrated_read_port}{Simulator\+::\+Arbitrated\+Read\+Port}
\item 
class \hyperlink{singleton_simulator_1_1_arbitrated_write_port}{Simulator\+::\+Arbitrated\+Write\+Port$<$ I $>$}
\item 
class \hyperlink{class_simulator_1_1_dedicated_port}{Simulator\+::\+Dedicated\+Port}
\item 
class \hyperlink{class_simulator_1_1_dedicated_read_port}{Simulator\+::\+Dedicated\+Read\+Port}
\item 
class \hyperlink{class_simulator_1_1_dedicated_write_port}{Simulator\+::\+Dedicated\+Write\+Port$<$ I $>$}
\item 
class \hyperlink{class_simulator_1_1_arbitrated_service}{Simulator\+::\+Arbitrated\+Service$<$ Base $>$}
\end{DoxyCompactItemize}
\subsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
 \hyperlink{namespace_simulator}{Simulator}
\end{DoxyCompactItemize}
