--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 46470 paths analyzed, 1620 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.554ns.
--------------------------------------------------------------------------------

Paths for end point dead (SLICE_X12Y42.A4), 4905 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_9 (FF)
  Destination:          dead (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.472ns (Levels of Logic = 6)
  Clock Path Skew:      -0.047ns (0.510 - 0.557)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_9 to dead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.408   display/h_count<9>
                                                       display/h_count_9
    SLICE_X9Y35.C4       net (fanout=19)       0.760   display/h_count<9>
    SLICE_X9Y35.C        Tilo                  0.259   x<0>
                                                       display/Mmux_n003671
    SLICE_X12Y55.D2      net (fanout=47)       3.722   x<6>
    SLICE_X12Y55.COUT    Topcyd                0.274   Mcompar_GND_1_o_sq_6b_x2[11]_LessThan_111_o_cy<3>
                                                       Mcompar_GND_1_o_sq_6b_x2[11]_LessThan_111_o_lutdi3
                                                       Mcompar_GND_1_o_sq_6b_x2[11]_LessThan_111_o_cy<3>
    SLICE_X12Y56.CIN     net (fanout=1)        0.082   Mcompar_GND_1_o_sq_6b_x2[11]_LessThan_111_o_cy<3>
    SLICE_X12Y56.BMUX    Tcinb                 0.268   Mcompar_GND_1_o_sq_6b_x2[11]_LessThan_111_o_cy<5>
                                                       Mcompar_GND_1_o_sq_6b_x2[11]_LessThan_111_o_cy<5>
    SLICE_X12Y42.C1      net (fanout=1)        1.670   Mcompar_GND_1_o_sq_6b_x2[11]_LessThan_111_o_cy<5>
    SLICE_X12Y42.C       Tilo                  0.204   dead
                                                       sq_2a_sq_6c_OR_93_o3
    SLICE_X12Y42.B1      net (fanout=2)        0.891   sq_2a_sq_6c_OR_93_o3
    SLICE_X12Y42.B       Tilo                  0.203   dead
                                                       sq_2a_sq_6c_OR_93_o13
    SLICE_X12Y42.A4      net (fanout=1)        0.442   sq_2a_sq_6c_OR_93_o
    SLICE_X12Y42.CLK     Tas                   0.289   dead
                                                       fr_any_square_AND_113_o1
                                                       dead
    -------------------------------------------------  ---------------------------
    Total                                      9.472ns (1.905ns logic, 7.567ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_9 (FF)
  Destination:          dead (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.459ns (Levels of Logic = 6)
  Clock Path Skew:      -0.047ns (0.510 - 0.557)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_9 to dead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.408   display/h_count<9>
                                                       display/h_count_9
    SLICE_X9Y35.C4       net (fanout=19)       0.760   display/h_count<9>
    SLICE_X9Y35.C        Tilo                  0.259   x<0>
                                                       display/Mmux_n003671
    SLICE_X12Y55.D2      net (fanout=47)       3.722   x<6>
    SLICE_X12Y55.COUT    Topcyd                0.261   Mcompar_GND_1_o_sq_6b_x2[11]_LessThan_111_o_cy<3>
                                                       Mcompar_GND_1_o_sq_6b_x2[11]_LessThan_111_o_lut<3>
                                                       Mcompar_GND_1_o_sq_6b_x2[11]_LessThan_111_o_cy<3>
    SLICE_X12Y56.CIN     net (fanout=1)        0.082   Mcompar_GND_1_o_sq_6b_x2[11]_LessThan_111_o_cy<3>
    SLICE_X12Y56.BMUX    Tcinb                 0.268   Mcompar_GND_1_o_sq_6b_x2[11]_LessThan_111_o_cy<5>
                                                       Mcompar_GND_1_o_sq_6b_x2[11]_LessThan_111_o_cy<5>
    SLICE_X12Y42.C1      net (fanout=1)        1.670   Mcompar_GND_1_o_sq_6b_x2[11]_LessThan_111_o_cy<5>
    SLICE_X12Y42.C       Tilo                  0.204   dead
                                                       sq_2a_sq_6c_OR_93_o3
    SLICE_X12Y42.B1      net (fanout=2)        0.891   sq_2a_sq_6c_OR_93_o3
    SLICE_X12Y42.B       Tilo                  0.203   dead
                                                       sq_2a_sq_6c_OR_93_o13
    SLICE_X12Y42.A4      net (fanout=1)        0.442   sq_2a_sq_6c_OR_93_o
    SLICE_X12Y42.CLK     Tas                   0.289   dead
                                                       fr_any_square_AND_113_o1
                                                       dead
    -------------------------------------------------  ---------------------------
    Total                                      9.459ns (1.892ns logic, 7.567ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_9 (FF)
  Destination:          dead (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.455ns (Levels of Logic = 6)
  Clock Path Skew:      -0.047ns (0.510 - 0.557)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_9 to dead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.BQ      Tcko                  0.408   display/h_count<9>
                                                       display/h_count_9
    SLICE_X11Y35.A4      net (fanout=19)       0.833   display/h_count<9>
    SLICE_X11Y35.A       Tilo                  0.259   x<4>
                                                       display/Mmux_n003641
    SLICE_X12Y55.B2      net (fanout=47)       3.526   x<3>
    SLICE_X12Y55.COUT    Topcyb                0.380   Mcompar_GND_1_o_sq_6b_x2[11]_LessThan_111_o_cy<3>
                                                       Mcompar_GND_1_o_sq_6b_x2[11]_LessThan_111_o_lut<1>
                                                       Mcompar_GND_1_o_sq_6b_x2[11]_LessThan_111_o_cy<3>
    SLICE_X12Y56.CIN     net (fanout=1)        0.082   Mcompar_GND_1_o_sq_6b_x2[11]_LessThan_111_o_cy<3>
    SLICE_X12Y56.BMUX    Tcinb                 0.268   Mcompar_GND_1_o_sq_6b_x2[11]_LessThan_111_o_cy<5>
                                                       Mcompar_GND_1_o_sq_6b_x2[11]_LessThan_111_o_cy<5>
    SLICE_X12Y42.C1      net (fanout=1)        1.670   Mcompar_GND_1_o_sq_6b_x2[11]_LessThan_111_o_cy<5>
    SLICE_X12Y42.C       Tilo                  0.204   dead
                                                       sq_2a_sq_6c_OR_93_o3
    SLICE_X12Y42.B1      net (fanout=2)        0.891   sq_2a_sq_6c_OR_93_o3
    SLICE_X12Y42.B       Tilo                  0.203   dead
                                                       sq_2a_sq_6c_OR_93_o13
    SLICE_X12Y42.A4      net (fanout=1)        0.442   sq_2a_sq_6c_OR_93_o
    SLICE_X12Y42.CLK     Tas                   0.289   dead
                                                       fr_any_square_AND_113_o1
                                                       dead
    -------------------------------------------------  ---------------------------
    Total                                      9.455ns (2.011ns logic, 7.444ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point dead (SLICE_X12Y42.A6), 1563 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_9_1 (FF)
  Destination:          dead (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.498ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.147 - 0.164)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_9_1 to dead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.AQ      Tcko                  0.447   display/v_count_6_1
                                                       display/v_count_9_1
    SLICE_X13Y46.A5      net (fanout=12)       0.851   display/v_count_9_1
    SLICE_X13Y46.A       Tilo                  0.259   display/v_count_4_1
                                                       display/Mmux_n003751
    SLICE_X14Y29.C5      net (fanout=25)       3.215   y<4>
    SLICE_X14Y29.COUT    Topcyc                0.295   Mcompar_sq_5b_y1[11]_GND_1_o_LessThan_90_o_cy<3>
                                                       Mcompar_sq_5b_y1[11]_GND_1_o_LessThan_90_o_lut<2>
                                                       Mcompar_sq_5b_y1[11]_GND_1_o_LessThan_90_o_cy<3>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   Mcompar_sq_5b_y1[11]_GND_1_o_LessThan_90_o_cy<3>
    SLICE_X14Y30.AMUX    Tcina                 0.194   Mcompar_sq_5b_y1[11]_GND_1_o_LessThan_90_o_cy<4>
                                                       Mcompar_sq_5b_y1[11]_GND_1_o_LessThan_90_o_cy<4>
    SLICE_X13Y28.A3      net (fanout=2)        1.070   Mcompar_sq_5b_y1[11]_GND_1_o_LessThan_90_o_cy<4>
    SLICE_X13Y28.A       Tilo                  0.259   N131
                                                       fr_any_square_AND_113_o1113_SW0
    SLICE_X11Y28.C3      net (fanout=1)        0.838   N131
    SLICE_X11Y28.C       Tilo                  0.259   sq_c_x1[11]_GND_1_o_AND_49_o
                                                       fr_any_square_AND_113_o1114_SW2
    SLICE_X12Y42.A6      net (fanout=1)        1.519   N129
    SLICE_X12Y42.CLK     Tas                   0.289   dead
                                                       fr_any_square_AND_113_o1
                                                       dead
    -------------------------------------------------  ---------------------------
    Total                                      9.498ns (2.002ns logic, 7.496ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_5_1 (FF)
  Destination:          dead (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.386ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.147 - 0.164)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_5_1 to dead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.447   display/v_count_5_1
                                                       display/v_count_5_1
    SLICE_X13Y46.A2      net (fanout=10)       0.739   display/v_count_5_1
    SLICE_X13Y46.A       Tilo                  0.259   display/v_count_4_1
                                                       display/Mmux_n003751
    SLICE_X14Y29.C5      net (fanout=25)       3.215   y<4>
    SLICE_X14Y29.COUT    Topcyc                0.295   Mcompar_sq_5b_y1[11]_GND_1_o_LessThan_90_o_cy<3>
                                                       Mcompar_sq_5b_y1[11]_GND_1_o_LessThan_90_o_lut<2>
                                                       Mcompar_sq_5b_y1[11]_GND_1_o_LessThan_90_o_cy<3>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   Mcompar_sq_5b_y1[11]_GND_1_o_LessThan_90_o_cy<3>
    SLICE_X14Y30.AMUX    Tcina                 0.194   Mcompar_sq_5b_y1[11]_GND_1_o_LessThan_90_o_cy<4>
                                                       Mcompar_sq_5b_y1[11]_GND_1_o_LessThan_90_o_cy<4>
    SLICE_X13Y28.A3      net (fanout=2)        1.070   Mcompar_sq_5b_y1[11]_GND_1_o_LessThan_90_o_cy<4>
    SLICE_X13Y28.A       Tilo                  0.259   N131
                                                       fr_any_square_AND_113_o1113_SW0
    SLICE_X11Y28.C3      net (fanout=1)        0.838   N131
    SLICE_X11Y28.C       Tilo                  0.259   sq_c_x1[11]_GND_1_o_AND_49_o
                                                       fr_any_square_AND_113_o1114_SW2
    SLICE_X12Y42.A6      net (fanout=1)        1.519   N129
    SLICE_X12Y42.CLK     Tas                   0.289   dead
                                                       fr_any_square_AND_113_o1
                                                       dead
    -------------------------------------------------  ---------------------------
    Total                                      9.386ns (2.002ns logic, 7.384ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_7_1 (FF)
  Destination:          dead (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.261ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.235 - 0.256)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_7_1 to dead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.CQ      Tcko                  0.408   display/v_count_7_2
                                                       display/v_count_7_1
    SLICE_X13Y46.A1      net (fanout=10)       0.653   display/v_count_7_1
    SLICE_X13Y46.A       Tilo                  0.259   display/v_count_4_1
                                                       display/Mmux_n003751
    SLICE_X14Y29.C5      net (fanout=25)       3.215   y<4>
    SLICE_X14Y29.COUT    Topcyc                0.295   Mcompar_sq_5b_y1[11]_GND_1_o_LessThan_90_o_cy<3>
                                                       Mcompar_sq_5b_y1[11]_GND_1_o_LessThan_90_o_lut<2>
                                                       Mcompar_sq_5b_y1[11]_GND_1_o_LessThan_90_o_cy<3>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   Mcompar_sq_5b_y1[11]_GND_1_o_LessThan_90_o_cy<3>
    SLICE_X14Y30.AMUX    Tcina                 0.194   Mcompar_sq_5b_y1[11]_GND_1_o_LessThan_90_o_cy<4>
                                                       Mcompar_sq_5b_y1[11]_GND_1_o_LessThan_90_o_cy<4>
    SLICE_X13Y28.A3      net (fanout=2)        1.070   Mcompar_sq_5b_y1[11]_GND_1_o_LessThan_90_o_cy<4>
    SLICE_X13Y28.A       Tilo                  0.259   N131
                                                       fr_any_square_AND_113_o1113_SW0
    SLICE_X11Y28.C3      net (fanout=1)        0.838   N131
    SLICE_X11Y28.C       Tilo                  0.259   sq_c_x1[11]_GND_1_o_AND_49_o
                                                       fr_any_square_AND_113_o1114_SW2
    SLICE_X12Y42.A6      net (fanout=1)        1.519   N129
    SLICE_X12Y42.CLK     Tas                   0.289   dead
                                                       fr_any_square_AND_113_o1
                                                       dead
    -------------------------------------------------  ---------------------------
    Total                                      9.261ns (1.963ns logic, 7.298ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point dead (SLICE_X12Y42.A5), 2264 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_8 (FF)
  Destination:          dead (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.419ns (Levels of Logic = 6)
  Clock Path Skew:      -0.047ns (0.510 - 0.557)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_8 to dead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.AQ      Tcko                  0.408   display/h_count<9>
                                                       display/h_count_8
    SLICE_X11Y34.A4      net (fanout=19)       0.702   display/h_count<8>
    SLICE_X11Y34.A       Tilo                  0.259   x<2>
                                                       display/Mmux_n003631
    SLICE_X14Y55.B4      net (fanout=47)       3.884   x<2>
    SLICE_X14Y55.COUT    Topcyb                0.375   Mcompar_GND_1_o_sq_3c_x2[11]_LessThan_51_o_cy<3>
                                                       Mcompar_GND_1_o_sq_3c_x2[11]_LessThan_51_o_lut<1>
                                                       Mcompar_GND_1_o_sq_3c_x2[11]_LessThan_51_o_cy<3>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   Mcompar_GND_1_o_sq_3c_x2[11]_LessThan_51_o_cy<3>
    SLICE_X14Y56.BMUX    Tcinb                 0.222   Mcompar_GND_1_o_sq_3c_x2[11]_LessThan_51_o_cy<5>
                                                       Mcompar_GND_1_o_sq_3c_x2[11]_LessThan_51_o_cy<5>
    SLICE_X13Y53.A3      net (fanout=1)        0.759   Mcompar_GND_1_o_sq_3c_x2[11]_LessThan_51_o_cy<5>
    SLICE_X13Y53.A       Tilo                  0.259   fr_any_square_AND_113_o119
                                                       fr_any_square_AND_113_o119
    SLICE_X11Y43.B5      net (fanout=1)        1.249   fr_any_square_AND_113_o119
    SLICE_X11Y43.B       Tilo                  0.259   VGA_B_0
                                                       fr_any_square_AND_113_o1111
    SLICE_X12Y42.A5      net (fanout=2)        0.672   fr_any_square_AND_113_o1111
    SLICE_X12Y42.CLK     Tas                   0.289   dead
                                                       fr_any_square_AND_113_o1
                                                       dead
    -------------------------------------------------  ---------------------------
    Total                                      9.419ns (2.071ns logic, 7.348ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_6 (FF)
  Destination:          dead (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.410ns (Levels of Logic = 6)
  Clock Path Skew:      -0.049ns (0.510 - 0.559)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_6 to dead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.CQ      Tcko                  0.408   display/h_count<7>
                                                       display/h_count_6
    SLICE_X11Y34.A3      net (fanout=19)       0.693   display/h_count<6>
    SLICE_X11Y34.A       Tilo                  0.259   x<2>
                                                       display/Mmux_n003631
    SLICE_X14Y55.B4      net (fanout=47)       3.884   x<2>
    SLICE_X14Y55.COUT    Topcyb                0.375   Mcompar_GND_1_o_sq_3c_x2[11]_LessThan_51_o_cy<3>
                                                       Mcompar_GND_1_o_sq_3c_x2[11]_LessThan_51_o_lut<1>
                                                       Mcompar_GND_1_o_sq_3c_x2[11]_LessThan_51_o_cy<3>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   Mcompar_GND_1_o_sq_3c_x2[11]_LessThan_51_o_cy<3>
    SLICE_X14Y56.BMUX    Tcinb                 0.222   Mcompar_GND_1_o_sq_3c_x2[11]_LessThan_51_o_cy<5>
                                                       Mcompar_GND_1_o_sq_3c_x2[11]_LessThan_51_o_cy<5>
    SLICE_X13Y53.A3      net (fanout=1)        0.759   Mcompar_GND_1_o_sq_3c_x2[11]_LessThan_51_o_cy<5>
    SLICE_X13Y53.A       Tilo                  0.259   fr_any_square_AND_113_o119
                                                       fr_any_square_AND_113_o119
    SLICE_X11Y43.B5      net (fanout=1)        1.249   fr_any_square_AND_113_o119
    SLICE_X11Y43.B       Tilo                  0.259   VGA_B_0
                                                       fr_any_square_AND_113_o1111
    SLICE_X12Y42.A5      net (fanout=2)        0.672   fr_any_square_AND_113_o1111
    SLICE_X12Y42.CLK     Tas                   0.289   dead
                                                       fr_any_square_AND_113_o1
                                                       dead
    -------------------------------------------------  ---------------------------
    Total                                      9.410ns (2.071ns logic, 7.339ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_5 (FF)
  Destination:          dead (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.399ns (Levels of Logic = 6)
  Clock Path Skew:      -0.049ns (0.510 - 0.559)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_5 to dead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.BQ      Tcko                  0.408   display/h_count<7>
                                                       display/h_count_5
    SLICE_X11Y34.A1      net (fanout=19)       0.682   display/h_count<5>
    SLICE_X11Y34.A       Tilo                  0.259   x<2>
                                                       display/Mmux_n003631
    SLICE_X14Y55.B4      net (fanout=47)       3.884   x<2>
    SLICE_X14Y55.COUT    Topcyb                0.375   Mcompar_GND_1_o_sq_3c_x2[11]_LessThan_51_o_cy<3>
                                                       Mcompar_GND_1_o_sq_3c_x2[11]_LessThan_51_o_lut<1>
                                                       Mcompar_GND_1_o_sq_3c_x2[11]_LessThan_51_o_cy<3>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   Mcompar_GND_1_o_sq_3c_x2[11]_LessThan_51_o_cy<3>
    SLICE_X14Y56.BMUX    Tcinb                 0.222   Mcompar_GND_1_o_sq_3c_x2[11]_LessThan_51_o_cy<5>
                                                       Mcompar_GND_1_o_sq_3c_x2[11]_LessThan_51_o_cy<5>
    SLICE_X13Y53.A3      net (fanout=1)        0.759   Mcompar_GND_1_o_sq_3c_x2[11]_LessThan_51_o_cy<5>
    SLICE_X13Y53.A       Tilo                  0.259   fr_any_square_AND_113_o119
                                                       fr_any_square_AND_113_o119
    SLICE_X11Y43.B5      net (fanout=1)        1.249   fr_any_square_AND_113_o119
    SLICE_X11Y43.B       Tilo                  0.259   VGA_B_0
                                                       fr_any_square_AND_113_o1111
    SLICE_X12Y42.A5      net (fanout=2)        0.672   fr_any_square_AND_113_o1111
    SLICE_X12Y42.CLK     Tas                   0.289   dead
                                                       fr_any_square_AND_113_o1
                                                       dead
    -------------------------------------------------  ---------------------------
    Total                                      9.399ns (2.071ns logic, 7.328ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point frog_anim/nextY_7 (SLICE_X18Y17.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frog_anim/nextY_7 (FF)
  Destination:          frog_anim/nextY_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frog_anim/nextY_7 to frog_anim/nextY_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y17.AQ      Tcko                  0.200   frog_anim/nextY<8>
                                                       frog_anim/nextY_7
    SLICE_X18Y17.A6      net (fanout=3)        0.021   frog_anim/nextY<7>
    SLICE_X18Y17.CLK     Tah         (-Th)    -0.190   frog_anim/nextY<8>
                                                       frog_anim/Mmux_nextY[11]_GND_26_o_mux_38_OUT10
                                                       frog_anim/nextY_7
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point sq_a_anim/x_3 (SLICE_X1Y40.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_a_anim/x_9 (FF)
  Destination:          sq_a_anim/x_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_a_anim/x_9 to sq_a_anim/x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y40.CQ       Tcko                  0.198   sq_a_anim/x<9>
                                                       sq_a_anim/x_9
    SLICE_X1Y40.C5       net (fanout=13)       0.082   sq_a_anim/x<9>
    SLICE_X1Y40.CLK      Tah         (-Th)    -0.155   sq_a_anim/x<9>
                                                       sq_a_anim/Mmux_GND_3_o_GND_3_o_mux_13_OUT61
                                                       sq_a_anim/x_3
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.353ns logic, 0.082ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Paths for end point cnt_13 (SLICE_X11Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_13 (FF)
  Destination:          cnt_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_13 to cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y46.AQ      Tcko                  0.198   cnt_15
                                                       cnt_13
    SLICE_X11Y46.A6      net (fanout=2)        0.023   cnt_13
    SLICE_X11Y46.CLK     Tah         (-Th)    -0.215   cnt_15
                                                       Madd_n0502_xor<14>11_INV_0
                                                       cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: three_sec_counter<3>/CLK
  Logical resource: three_sec_counter_0/CK
  Location pin: SLICE_X22Y23.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: three_sec_counter<3>/CLK
  Logical resource: three_sec_counter_1/CK
  Location pin: SLICE_X22Y23.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.554|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 46470 paths, 0 nets, and 5682 connections

Design statistics:
   Minimum period:   9.554ns{1}   (Maximum frequency: 104.668MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 27 09:22:55 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 408 MB



