Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Nikol\OneDrive\Documents\Complex_Digital_Sys\DE10-Standard_v.1.0.1_SystemBuilder\CodeGenerated\DE10_Standard\WireShark\WireShark.qsys --synthesis=VHDL --output-directory=C:\Users\Nikol\OneDrive\Documents\Complex_Digital_Sys\DE10-Standard_v.1.0.1_SystemBuilder\CodeGenerated\DE10_Standard\WireShark\WireShark\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading WireShark/WireShark.qsys
Progress: Reading input file
Progress: Adding UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module UART
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding descriptor_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module descriptor_memory
Progress: Adding eth_tse_0 [altera_eth_tse 18.1]
Progress: Parameterizing module eth_tse_0
Progress: Adding nios2e [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2e
Progress: Adding onchip_memory_nios [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory_nios
Progress: Adding sgdma_rx [altera_avalon_sgdma 18.1]
Progress: Parameterizing module sgdma_rx
Progress: Adding sgdma_tx [altera_avalon_sgdma 18.1]
Progress: Parameterizing module sgdma_tx
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: WireShark.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: WireShark.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: WireShark.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: WireShark.eth_tse_0.receive/sgdma_rx.in: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Warning: WireShark.eth_tse_0: eth_tse_0.mac_misc_connection must be exported, or connected to a matching conduit.
Info: WireShark: Generating WireShark "WireShark" for QUARTUS_SYNTH
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: UART: Starting RTL generation for module 'WireShark_UART'
Info: UART:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=WireShark_UART --dir=C:/Users/Nikol/AppData/Local/Temp/alt9080_1959441854607970816.dir/0002_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Nikol/AppData/Local/Temp/alt9080_1959441854607970816.dir/0002_UART_gen//WireShark_UART_component_configuration.pl  --do_build_sim=0  ]
Info: UART: Done RTL generation for module 'WireShark_UART'
Info: UART: "WireShark" instantiated altera_avalon_jtag_uart "UART"
Info: descriptor_memory: Starting RTL generation for module 'WireShark_descriptor_memory'
Info: descriptor_memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=WireShark_descriptor_memory --dir=C:/Users/Nikol/AppData/Local/Temp/alt9080_1959441854607970816.dir/0003_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Nikol/AppData/Local/Temp/alt9080_1959441854607970816.dir/0003_descriptor_memory_gen//WireShark_descriptor_memory_component_configuration.pl  --do_build_sim=0  ]
Info: descriptor_memory: Done RTL generation for module 'WireShark_descriptor_memory'
Info: descriptor_memory: "WireShark" instantiated altera_avalon_onchip_memory2 "descriptor_memory"
Info: eth_tse_0: "WireShark" instantiated altera_eth_tse "eth_tse_0"
Info: nios2e: "WireShark" instantiated altera_nios2_gen2 "nios2e"
Info: onchip_memory_nios: Starting RTL generation for module 'WireShark_onchip_memory_nios'
Info: onchip_memory_nios:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=WireShark_onchip_memory_nios --dir=C:/Users/Nikol/AppData/Local/Temp/alt9080_1959441854607970816.dir/0004_onchip_memory_nios_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Nikol/AppData/Local/Temp/alt9080_1959441854607970816.dir/0004_onchip_memory_nios_gen//WireShark_onchip_memory_nios_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory_nios: Done RTL generation for module 'WireShark_onchip_memory_nios'
Info: onchip_memory_nios: "WireShark" instantiated altera_avalon_onchip_memory2 "onchip_memory_nios"
Info: sgdma_rx: Starting RTL generation for module 'WireShark_sgdma_rx'
Info: sgdma_rx:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=WireShark_sgdma_rx --dir=C:/Users/Nikol/AppData/Local/Temp/alt9080_1959441854607970816.dir/0005_sgdma_rx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Nikol/AppData/Local/Temp/alt9080_1959441854607970816.dir/0005_sgdma_rx_gen//WireShark_sgdma_rx_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma_rx: Done RTL generation for module 'WireShark_sgdma_rx'
Info: sgdma_rx: "WireShark" instantiated altera_avalon_sgdma "sgdma_rx"
Info: sgdma_tx: Starting RTL generation for module 'WireShark_sgdma_tx'
Info: sgdma_tx:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=WireShark_sgdma_tx --dir=C:/Users/Nikol/AppData/Local/Temp/alt9080_1959441854607970816.dir/0006_sgdma_tx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Nikol/AppData/Local/Temp/alt9080_1959441854607970816.dir/0006_sgdma_tx_gen//WireShark_sgdma_tx_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma_tx: Done RTL generation for module 'WireShark_sgdma_tx'
Info: sgdma_tx: "WireShark" instantiated altera_avalon_sgdma "sgdma_tx"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "WireShark" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "WireShark" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "WireShark" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "WireShark" instantiated altera_reset_controller "rst_controller"
Info: i_tse_mac: "eth_tse_0" instantiated altera_eth_tse_mac "i_tse_mac"
Info: cpu: Starting RTL generation for module 'WireShark_nios2e_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=WireShark_nios2e_cpu --dir=C:/Users/Nikol/AppData/Local/Temp/alt9080_1959441854607970816.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Nikol/AppData/Local/Temp/alt9080_1959441854607970816.dir/0010_cpu_gen//WireShark_nios2e_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.03.29 08:30:52 (*) Starting Nios II generation
Info: cpu: # 2022.03.29 08:30:52 (*)   Checking for plaintext license.
Info: cpu: # 2022.03.29 08:30:57 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2022.03.29 08:30:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.03.29 08:30:57 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.03.29 08:30:57 (*)   Plaintext license not found.
Info: cpu: # 2022.03.29 08:30:57 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2022.03.29 08:30:57 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.03.29 08:30:57 (*)   Creating all objects for CPU
Info: cpu: # 2022.03.29 08:30:58 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.03.29 08:30:58 (*)   Creating plain-text RTL
Info: cpu: # 2022.03.29 08:30:59 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'WireShark_nios2e_cpu'
Info: cpu: "nios2e" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2e_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2e_data_master_translator"
Info: UART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "UART_avalon_jtag_slave_translator"
Info: nios2e_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2e_data_master_agent"
Info: UART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "UART_avalon_jtag_slave_agent"
Info: UART_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "UART_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: router_014: "mm_interconnect_0" instantiated altera_merlin_router "router_014"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_005"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/Nikol/OneDrive/Documents/Complex_Digital_Sys/DE10-Standard_v.1.0.1_SystemBuilder/CodeGenerated/DE10_Standard/WireShark/WireShark/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file C:/Users/Nikol/OneDrive/Documents/Complex_Digital_Sys/DE10-Standard_v.1.0.1_SystemBuilder/CodeGenerated/DE10_Standard/WireShark/WireShark/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file C:/Users/Nikol/OneDrive/Documents/Complex_Digital_Sys/DE10-Standard_v.1.0.1_SystemBuilder/CodeGenerated/DE10_Standard/WireShark/WireShark/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Nikol/OneDrive/Documents/Complex_Digital_Sys/DE10-Standard_v.1.0.1_SystemBuilder/CodeGenerated/DE10_Standard/WireShark/WireShark/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Nikol/OneDrive/Documents/Complex_Digital_Sys/DE10-Standard_v.1.0.1_SystemBuilder/CodeGenerated/DE10_Standard/WireShark/WireShark/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_005"
Info: Reusing file C:/Users/Nikol/OneDrive/Documents/Complex_Digital_Sys/DE10-Standard_v.1.0.1_SystemBuilder/CodeGenerated/DE10_Standard/WireShark/WireShark/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: WireShark: Done "WireShark" with 42 modules, 171 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
