<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='145' ll='185'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='154' c='_ZN4llvm16RegisterBankInfo12ValueMappingC1Ev'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='199'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='204' c='_ZN4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='217' c='_ZN4llvm16RegisterBankInfo18InstructionMappingC1EjjPKNS0_12ValueMappingEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='239' c='_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='240' c='_ZNK4llvm16RegisterBankInfo18InstructionMapping17getOperandMappingEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='248' c='_ZN4llvm16RegisterBankInfo18InstructionMapping18setOperandsMappingEPKNS0_12ValueMappingE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='400'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='405'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='471' c='_ZNK4llvm16RegisterBankInfo15getValueMappingEjjRKNS_12RegisterBankE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='475' c='_ZNK4llvm16RegisterBankInfo15getValueMappingEPKNS0_14PartialMappingEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='493' c='_ZNK4llvm16RegisterBankInfo18getOperandsMappingET_S1_'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='500' c='_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='501' c='_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='508' c='_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='509' c='_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='520' c='_ZNK4llvm16RegisterBankInfo25getInstructionMappingImplEbjjPKNS0_12ValueMappingEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='527' c='_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='633' c='_ZNK4llvm16RegisterBankInfo16getBreakDownCostERKNS0_12ValueMappingEPKNS_12RegisterBankE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='751' c='_ZN4llvmlsERNS_11raw_ostreamERKNS_16RegisterBankInfo12ValueMappingE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegBankSelect.h' l='527' c='_ZNK4llvm13RegBankSelect15assignmentMatchENS_8RegisterERKNS_16RegisterBankInfo12ValueMappingERb'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegBankSelect.h' l='563' c='_ZN4llvm13RegBankSelect9repairRegERNS_14MachineOperandERKNS_16RegisterBankInfo12ValueMappingERNS0_18RepairingPlacementERKNS_14iterator_rangeIPKNS_8RegisterEEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegBankSelect.h' l='575' c='_ZNK4llvm13RegBankSelect13getRepairCostERKNS_14MachineOperandERKNS_16RegisterBankInfo12ValueMappingE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegBankSelect.h' l='607' c='_ZNK4llvm13RegBankSelect16tryAvoidingSplitERNS0_18RepairingPlacementERKNS_14MachineOperandERKNS_16RegisterBankInfo12ValueMappingE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='112' c='_ZNK4llvm13RegBankSelect15assignmentMatchENS_8RegisterERKNS_16RegisterBankInfo12ValueMappingERb'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='135' c='_ZN4llvm13RegBankSelect9repairRegERNS_14MachineOperandERKNS_16RegisterBankInfo12ValueMappingERNS0_18RepairingPlacementERKNS_14iterator_rangeIPKNS_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='239' c='_ZNK4llvm13RegBankSelect13getRepairCostERKNS_14MachineOperandERKNS_16RegisterBankInfo12ValueMappingE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='325' c='_ZNK4llvm13RegBankSelect16tryAvoidingSplitERNS0_18RepairingPlacementERKNS_14MachineOperandERKNS_16RegisterBankInfo12ValueMappingE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='476' c='_ZN4llvm13RegBankSelect14computeMappingERNS_12MachineInstrERKNS_16RegisterBankInfo18InstructionMappingERNS_15SmallVectorImplINS0_18RepairingPlacementE7539924'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='596' c='_ZN4llvm13RegBankSelect12applyMappingERNS_12MachineInstrERKNS_16RegisterBankInfo18InstructionMappingERNS_15SmallVectorImplINS0_18RepairingPlacementEEE'/>
<size>16</size>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h' l='89'>/// Helper struct that represents how a value is mapped through
  /// different register banks.
  ///
  /// \note: So far we do not have any users of the complex mappings
  /// (mappings with more than one partial mapping), but when we do,
  /// we would have needed to duplicate partial mappings.
  /// The alternative could be to use an array of pointers of partial
  /// mapping (i.e., PartialMapping **BreakDown) and duplicate the
  /// pointers instead.
  ///
  /// E.g.,
  /// Let say we have a 32-bit add and a &lt;2 x 32-bit&gt; vadd. We
  /// can expand the
  /// &lt;2 x 32-bit&gt; add into 2 x 32-bit add.
  ///
  /// Currently the TableGen-like file would look like:
  /// \code
  /// PartialMapping[] = {
  /// /*32-bit add*/      {0, 32, GPR}, // Scalar entry repeated for first
  ///                                   // vec elt.
  /// /*2x32-bit add*/    {0, 32, GPR}, {32, 32, GPR},
  /// /*&lt;2x32-bit&gt; vadd*/ {0, 64, VPR}
  /// }; // PartialMapping duplicated.
  ///
  /// ValueMapping[] {
  ///   /*plain 32-bit add*/       {&amp;PartialMapping[0], 1},
  ///   /*expanded vadd on 2xadd*/ {&amp;PartialMapping[1], 2},
  ///   /*plain &lt;2x32-bit&gt; vadd*/  {&amp;PartialMapping[3], 1}
  /// };
  /// \endcode
  ///
  /// With the array of pointer, we would have:
  /// \code
  /// PartialMapping[] = {
  /// /*32-bit add lower */ { 0, 32, GPR},
  /// /*32-bit add upper */ {32, 32, GPR},
  /// /*&lt;2x32-bit&gt; vadd */  { 0, 64, VPR}
  /// }; // No more duplication.
  ///
  /// BreakDowns[] = {
  /// /*AddBreakDown*/   &amp;PartialMapping[0],
  /// /*2xAddBreakDown*/ &amp;PartialMapping[0], &amp;PartialMapping[1],
  /// /*VAddBreakDown*/  &amp;PartialMapping[2]
  /// }; // Addresses of PartialMapping duplicated (smaller).
  ///
  /// ValueMapping[] {
  ///   /*plain 32-bit add*/       {&amp;BreakDowns[0], 1},
  ///   /*expanded vadd on 2xadd*/ {&amp;BreakDowns[1], 2},
  ///   /*plain &lt;2x32-bit&gt; vadd*/  {&amp;BreakDowns[3], 1}
  /// };
  /// \endcode
  ///
  /// Given that a PartialMapping is actually small, the code size
  /// impact is actually a degradation. Moreover the compile time will
  /// be hit by the additional indirection.
  /// If PartialMapping gets bigger we may reconsider.</doc>
<mbr r='llvm::RegisterBankInfo::ValueMapping::BreakDown' o='0' t='const llvm::RegisterBankInfo::PartialMapping *'/>
<mbr r='llvm::RegisterBankInfo::ValueMapping::NumBreakDowns' o='64' t='unsigned int'/>
<fun r='_ZN4llvm16RegisterBankInfo12ValueMappingC1Ev'/>
<fun r='_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj'/>
<fun r='_ZNK4llvm16RegisterBankInfo12ValueMapping5beginEv'/>
<fun r='_ZNK4llvm16RegisterBankInfo12ValueMapping3endEv'/>
<fun r='_ZNK4llvm16RegisterBankInfo12ValueMapping15partsAllUniformEv'/>
<fun r='_ZNK4llvm16RegisterBankInfo12ValueMapping7isValidEv'/>
<fun r='_ZNK4llvm16RegisterBankInfo12ValueMapping6verifyEj'/>
<fun r='_ZNK4llvm16RegisterBankInfo12ValueMapping4dumpEv'/>
<fun r='_ZNK4llvm16RegisterBankInfo12ValueMapping5printERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='182' c='_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='217' c='_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='296' c='_ZNK4llvm16RegisterBankInfo15getValueMappingEjjRKNS_12RegisterBankE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='313' c='_ZNK4llvm16RegisterBankInfo15getValueMappingEPKNS0_14PartialMappingEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='326' c='_ZNK4llvm16RegisterBankInfo15getValueMappingEPKNS0_14PartialMappingEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='331' c='_ZNK4llvm16RegisterBankInfo18getOperandsMappingET_S1_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='350' c='_ZNK4llvm16RegisterBankInfo18getOperandsMappingET_S1_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='353' c='_ZNK4llvm16RegisterBankInfo18getOperandsMappingET_S1_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='361' c='_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='362' c='_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='367' c='_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='368' c='_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='375' c='_ZL22hashInstructionMappingjjPKN4llvm16RegisterBankInfo12ValueMappingEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='383' c='_ZNK4llvm16RegisterBankInfo25getInstructionMappingImplEbjjPKNS0_12ValueMappingEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='620' c='_ZNK4llvm16RegisterBankInfo18InstructionMapping6verifyERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='642' c='_ZNK4llvm16RegisterBankInfo18InstructionMapping5printERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='701' c='_ZN4llvm16RegisterBankInfo14OperandsMapper11createVRegsEj'/>
<size>16</size>
<fun r='_ZNK4llvm16RegisterBankInfo12ValueMapping15partsAllUniformEv'/>
<fun r='_ZNK4llvm16RegisterBankInfo12ValueMapping6verifyEj'/>
<fun r='_ZNK4llvm16RegisterBankInfo12ValueMapping5printERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.h' l='45'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.h' l='80' c='_ZN4llvm26AArch64GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.h' l='86' c='_ZN4llvm26AArch64GenRegisterBankInfo14getCopyMappingEjjj'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.h' l='95' c='_ZN4llvm26AArch64GenRegisterBankInfo15getFPExtMappingEjj'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='35'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='133' c='_ZN4llvm26AArch64GenRegisterBankInfo17checkValueMapImplEjjjj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='190' c='_ZN4llvm26AArch64GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='214' c='_ZN4llvm26AArch64GenRegisterBankInfo14getCopyMappingEjjj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='237' c='_ZN4llvm26AArch64GenRegisterBankInfo15getFPExtMappingEjj'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='155' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='155' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='155' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='155' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='155' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='155' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='155' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='155' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='184' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='184' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='184' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='184' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='914' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='101' c='_ZNK4llvm22AMDGPURegisterBankInfo21getValueMappingForPtrERKNS_19MachineRegisterInfoENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='111' c='_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='116' c='_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='121' c='_ZNK4llvm22AMDGPURegisterBankInfo16getAGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='172' c='_ZNK4llvm22AMDGPURegisterBankInfo16getBreakDownCostERKNS_16RegisterBankInfo12ValueMappingEPKNS_12RegisterBankE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='78'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='139'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='154' c='_ZN4llvm6AMDGPU15getValueMappingEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='201' c='_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def' l='215' c='_ZN4llvm6AMDGPU22getValueMappingSplit64Ejj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='251' c='_ZNK4llvm22AMDGPURegisterBankInfo16getBreakDownCostERKNS_16RegisterBankInfo12ValueMappingEPKNS_12RegisterBankE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='305' c='_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='2684' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3189' c='_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingSOPERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3207' c='_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3231' c='_ZNK4llvm22AMDGPURegisterBankInfo24getDefaultMappingAllVGPRERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3255' c='_ZNK4llvm22AMDGPURegisterBankInfo15getImageMappingERKNS_19MachineRegisterInfoERKNS_12MachineInstrEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3290' c='_ZNK4llvm22AMDGPURegisterBankInfo21getValueMappingForPtrERKNS_19MachineRegisterInfoENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3310' c='_ZNK4llvm22AMDGPURegisterBankInfo22getInstrMappingForLoadERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3317' c='_ZNK4llvm22AMDGPURegisterBankInfo22getInstrMappingForLoadERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3318' c='_ZNK4llvm22AMDGPURegisterBankInfo22getInstrMappingForLoadERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3360' c='_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3371' c='_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3379' c='_ZNK4llvm22AMDGPURegisterBankInfo16getAGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3416' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3418' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3444' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3481' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3492' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3786' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='75'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='232' c='_ZNK4llvm19ARMRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='459' c='_ZNK4llvm19ARMRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='50'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='400' c='_ZL13getMSAMappingRKN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='407' c='_ZL14getFprbMappingj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='416' c='_ZL22getGprbOrCustomMappingjRj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='447' c='_ZNK4llvm20MipsRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='551' c='_ZNK4llvm20MipsRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='560' c='_ZNK4llvm20MipsRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.h' l='33'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.h' l='36' c='_ZN4llvm22X86GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.h' l='62' c='_ZN4llvm19X86RegisterBankInfo20getInstrValueMappingERKNS_12MachineInstrERKNS_15SmallVectorImplINS_22X86GenRegisterBankInfo17PartialMappingIdxEEERNS4_I15922605'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='128' c='_ZN4llvm19X86RegisterBankInfo20getInstrValueMappingERKNS_12MachineInstrERKNS_15SmallVectorImplINS_22X86GenRegisterBankInfo17PartialMappingIdxEEERNS4_I15922605'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='264' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='301' c='_ZNK4llvm19X86RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
<size>16</size>
