
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jielei' on host 'UTS-HP-WS' (Linux_x86_64 version 6.8.0-47-generic) on Mon Feb 24 09:47:30 AEDT 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% 
PROJ=run_hls
INFO: [HLS 200-1510] Running: open_project -reset proj_pulseDetector 
INFO: [HLS 200-10] Opening and resetting project '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector'.
INFO: [HLS 200-1510] Running: set_top pulseDetector 
INFO: [HLS 200-1510] Running: add_files pulseDetector.cpp 
INFO: [HLS 200-10] Adding design file 'pulseDetector.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb pulseDetector_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'pulseDetector_tb.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb RxSignal_in.txt 
INFO: [HLS 200-10] Adding test bench file 'RxSignal_in.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb CorrFilter_in.txt 
INFO: [HLS 200-10] Adding test bench file 'CorrFilter_in.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb peak_out.txt 
INFO: [HLS 200-10] Adding test bench file 'peak_out.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb location_out.txt 
INFO: [HLS 200-10] Adding test bench file 'location_out.txt' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z035-fbg676-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z035-fbg676-1'
INFO: [HLS 200-1510] Running: create_clock -period 300MHz 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.417ns.
INFO: [HLS 200-1510] Running: config_rtl -reset control 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../pulseDetector_tb.cpp in debug mode
   Compiling ../../../../pulseDetector.cpp in debug mode
   Generating csim.exe
In file included from /opt/Xilinx/Vitis_HLS/2023.2/include/etc/ap_utils.h:26,
                 from /opt/Xilinx/Vitis_HLS/2023.2/include/hls_fir.h:18,
                 from ../../../../pulseDetector.hpp:6,
                 from ../../../../pulseDetector_tb.cpp:1:
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:112:31: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_IfRead(...) SSDM_OP_ATTR;
                               ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:113:32: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_IfWrite(...) SSDM_OP_ATTR;
                                ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:114:36: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_IfNbRead(...) SSDM_OP_ATTR;
                                    ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:114:36: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_IfNbRead(...) SSDM_OP_ATTR;
                                    ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:115:37: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_IfNbWrite(...) SSDM_OP_ATTR;
                                     ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:115:37: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_IfNbWrite(...) SSDM_OP_ATTR;
                                     ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:116:37: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_IfCanRead(...) SSDM_OP_ATTR;
                                     ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:116:37: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_IfCanRead(...) SSDM_OP_ATTR;
                                     ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:117:38: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_IfCanWrite(...) SSDM_OP_ATTR;
                                      ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:117:38: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_IfCanWrite(...) SSDM_OP_ATTR;
                                      ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:120:32: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_StreamRead(...) SSDM_OP_ATTR;
                                ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:121:33: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_StreamWrite(...) SSDM_OP_ATTR;
                                 ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:122:38: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_  _ssdm_StreamNbRead(...) SSDM_OP_ATTR;
                                      ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:122:38: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_  _ssdm_StreamNbRead(...) SSDM_OP_ATTR;
                                      ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:123:39: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_  _ssdm_StreamNbWrite(...) SSDM_OP_ATTR;
                                       ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:123:39: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_  _ssdm_StreamNbWrite(...) SSDM_OP_ATTR;
                                       ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:124:39: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_  _ssdm_StreamCanRead(...) SSDM_OP_ATTR;
                                       ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:124:39: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_  _ssdm_StreamCanRead(...) SSDM_OP_ATTR;
                                       ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:125:40: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_  _ssdm_StreamCanWrite(...) SSDM_OP_ATTR;
                                        ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:125:40: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_  _ssdm_StreamCanWrite(...) SSDM_OP_ATTR;
                                        ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:126:36: note: in expansion of macro ‘SSDM_OP_ATTR’
     unsigned _ssdm_StreamSize(...) SSDM_OP_ATTR;
                                    ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:127:32: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_ReadReq(...) SSDM_OP_ATTR;
                                ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:128:29: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_Read(...) SSDM_OP_ATTR;
                             ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:129:33: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_WriteReq(...) SSDM_OP_ATTR;
                                 ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:130:30: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_Write(...) SSDM_OP_ATTR;
                              ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:131:37: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_NbReadReq(...) SSDM_OP_ATTR;
                                     ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:131:37: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_NbReadReq(...) SSDM_OP_ATTR;
                                     ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:132:38: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_CanReadReq(...) SSDM_OP_ATTR;
                                      ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:132:38: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_CanReadReq(...) SSDM_OP_ATTR;
                                      ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:133:38: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_NbWriteReq(...) SSDM_OP_ATTR;
                                      ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:133:38: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_NbWriteReq(...) SSDM_OP_ATTR;
                                      ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:134:39: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_CanWriteReq(...) SSDM_OP_ATTR;
                                       ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:134:39: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_CanWriteReq(...) SSDM_OP_ATTR;
                                       ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:139:37: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_MemShiftRead(...) SSDM_OP_ATTR;
                                     ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:141:34: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_PrintNone(...) SSDM_OP_ATTR;
                                  ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:142:33: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_PrintInt(...) SSDM_OP_ATTR;
                                 ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:143:36: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_PrintDouble(...) SSDM_OP_ATTR;
                                    ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:145:29: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_Wait(...) SSDM_OP_ATTR;
                             ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:146:29: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_Poll(...) SSDM_OP_ATTR;
                             ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:148:31: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_Return(...) SSDM_OP_ATTR;
                               ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:151:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecSynModule(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:152:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecTopModule(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:153:40: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecProcessDecl(...) SSDM_SPEC_ATTR;
                                        ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:154:39: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecProcessDef(...) SSDM_SPEC_ATTR;
                                       ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:155:33: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecPort(...) SSDM_SPEC_ATTR;
                                 ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:156:39: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecConnection(...) SSDM_SPEC_ATTR;
                                       ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:157:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecChannel(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:158:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecSensitive(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:159:39: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecModuleInst(...) SSDM_SPEC_ATTR;
                                       ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:160:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecPortMap(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:162:34: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecReset(...) SSDM_SPEC_ATTR;
                                  ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:164:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecPlatform(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:165:40: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecClockDomain(...) SSDM_SPEC_ATTR;
                                        ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:166:40: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecPowerDomain(...) SSDM_SPEC_ATTR;
                                        ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:168:39: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     int _ssdm_op_SpecRegionBegin(...) SSDM_SPEC_ATTR;
                                       ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:169:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     int _ssdm_op_SpecRegionEnd(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:171:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecLoopName(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:173:42: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecLoopTripCount(...) SSDM_SPEC_ATTR;
                                          ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:175:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     int _ssdm_op_SpecStateBegin(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:176:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     int _ssdm_op_SpecStateEnd(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:178:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecInterface(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:180:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecPipeline(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:181:45: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecDataflowPipeline(...) SSDM_SPEC_ATTR;
                                             ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:184:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecLatency(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:185:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecParallel(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:186:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecProtocol(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:187:39: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecOccurrence(...) SSDM_SPEC_ATTR;
                                       ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:189:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecResource(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:190:42: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecResourceLimit(...) SSDM_SPEC_ATTR;
                                          ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:191:35: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecCHCore(...) SSDM_SPEC_ATTR;
                                   ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:192:35: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecFUCore(...) SSDM_SPEC_ATTR;
                                   ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:193:35: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecIFCore(...) SSDM_SPEC_ATTR;
                                   ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:194:35: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecIPCore(...) SSDM_SPEC_ATTR;
                                   ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:195:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecMemCore(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:197:32: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecExt(...) SSDM_SPEC_ATTR;
                                ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:202:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecArrayDimSize(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:204:33: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_RegionBegin(...) SSDM_SPEC_ATTR;
                                 ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:205:31: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_RegionEnd(...) SSDM_SPEC_ATTR;
                               ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:207:28: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_Unroll(...) SSDM_SPEC_ATTR;
                            ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:208:34: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_UnrollRegion(...) SSDM_SPEC_ATTR;
                                  ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:210:31: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_InlineAll(...) SSDM_SPEC_ATTR;
                               ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:211:32: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_InlineLoop(...) SSDM_SPEC_ATTR;
                                ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:212:28: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_Inline(...) SSDM_SPEC_ATTR;
                            ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:213:32: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_InlineSelf(...) SSDM_SPEC_ATTR;
                                ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:214:34: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_InlineRegion(...) SSDM_SPEC_ATTR;
                                  ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:216:34: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecArrayMap(...) SSDM_SPEC_ATTR;
                                  ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:217:40: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecArrayPartition(...) SSDM_SPEC_ATTR;
                                        ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:218:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecArrayReshape(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:220:32: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecStream(...) SSDM_SPEC_ATTR;
                                ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:222:35: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecStable(...) SSDM_SPEC_ATTR;
                                   ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:223:42: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecStableContent(...) SSDM_SPEC_ATTR;
                                          ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:225:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecBindPort(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:227:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecPipoDepth(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:229:30: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecExpr(...) SSDM_SPEC_ATTR;
                              ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:230:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecExprBalance(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:232:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecDependence(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:234:35: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecLoopMerge(...) SSDM_SPEC_ATTR;
                                   ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:235:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecLoopFlatten(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:236:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecLoopRewind(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:238:43: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecFuncInstantiation(...) SSDM_SPEC_ATTR;
                                           ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:239:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecFuncBuffer(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:240:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecFuncExtract(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:241:34: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecConstant(...) SSDM_SPEC_ATTR;
                                  ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:243:30: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_DataPack(...) SSDM_SPEC_ATTR;
                              ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:244:34: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecDataPack(...) SSDM_SPEC_ATTR;
                                  ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:246:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecBitsMap(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:247:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecLicense(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
In file included from /opt/Xilinx/Vitis_HLS/2023.2/include/etc/ap_utils.h:26,
                 from /opt/Xilinx/Vitis_HLS/2023.2/include/hls_fir.h:18,
                 from ../../../../pulseDetector.hpp:6,
                 from ../../../../pulseDetector.cpp:1:
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:112:31: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_IfRead(...) SSDM_OP_ATTR;
                               ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:113:32: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_IfWrite(...) SSDM_OP_ATTR;
                                ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:114:36: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_IfNbRead(...) SSDM_OP_ATTR;
                                    ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:114:36: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_IfNbRead(...) SSDM_OP_ATTR;
                                    ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:115:37: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_IfNbWrite(...) SSDM_OP_ATTR;
                                     ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:115:37: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_IfNbWrite(...) SSDM_OP_ATTR;
                                     ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:116:37: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_IfCanRead(...) SSDM_OP_ATTR;
                                     ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:116:37: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_IfCanRead(...) SSDM_OP_ATTR;
                                     ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:117:38: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_IfCanWrite(...) SSDM_OP_ATTR;
                                      ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:117:38: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_IfCanWrite(...) SSDM_OP_ATTR;
                                      ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:120:32: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_StreamRead(...) SSDM_OP_ATTR;
                                ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:121:33: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_StreamWrite(...) SSDM_OP_ATTR;
                                 ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:122:38: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_  _ssdm_StreamNbRead(...) SSDM_OP_ATTR;
                                      ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:122:38: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_  _ssdm_StreamNbRead(...) SSDM_OP_ATTR;
                                      ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:123:39: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_  _ssdm_StreamNbWrite(...) SSDM_OP_ATTR;
                                       ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:123:39: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_  _ssdm_StreamNbWrite(...) SSDM_OP_ATTR;
                                       ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:124:39: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_  _ssdm_StreamCanRead(...) SSDM_OP_ATTR;
                                       ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:124:39: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_  _ssdm_StreamCanRead(...) SSDM_OP_ATTR;
                                       ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:125:40: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_  _ssdm_StreamCanWrite(...) SSDM_OP_ATTR;
                                        ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:125:40: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_  _ssdm_StreamCanWrite(...) SSDM_OP_ATTR;
                                        ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:126:36: note: in expansion of macro ‘SSDM_OP_ATTR’
     unsigned _ssdm_StreamSize(...) SSDM_OP_ATTR;
                                    ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:127:32: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_ReadReq(...) SSDM_OP_ATTR;
                                ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:128:29: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_Read(...) SSDM_OP_ATTR;
                             ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:129:33: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_WriteReq(...) SSDM_OP_ATTR;
                                 ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:130:30: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_Write(...) SSDM_OP_ATTR;
                              ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:131:37: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_NbReadReq(...) SSDM_OP_ATTR;
                                     ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:131:37: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_NbReadReq(...) SSDM_OP_ATTR;
                                     ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:132:38: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_CanReadReq(...) SSDM_OP_ATTR;
                                      ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:132:38: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_CanReadReq(...) SSDM_OP_ATTR;
                                      ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:133:38: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_NbWriteReq(...) SSDM_OP_ATTR;
                                      ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:133:38: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_NbWriteReq(...) SSDM_OP_ATTR;
                                      ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:134:39: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_CanWriteReq(...) SSDM_OP_ATTR;
                                       ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:134:39: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_CanWriteReq(...) SSDM_OP_ATTR;
                                       ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:139:37: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_MemShiftRead(...) SSDM_OP_ATTR;
                                     ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:141:34: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_PrintNone(...) SSDM_OP_ATTR;
                                  ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:142:33: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_PrintInt(...) SSDM_OP_ATTR;
                                 ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:143:36: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_PrintDouble(...) SSDM_OP_ATTR;
                                    ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:145:29: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_Wait(...) SSDM_OP_ATTR;
                             ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:146:29: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_Poll(...) SSDM_OP_ATTR;
                             ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:101:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:148:31: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_Return(...) SSDM_OP_ATTR;
                               ^~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:151:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecSynModule(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:152:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecTopModule(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:153:40: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecProcessDecl(...) SSDM_SPEC_ATTR;
                                        ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:154:39: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecProcessDef(...) SSDM_SPEC_ATTR;
                                       ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:155:33: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecPort(...) SSDM_SPEC_ATTR;
                                 ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:156:39: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecConnection(...) SSDM_SPEC_ATTR;
                                       ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:157:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecChannel(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:158:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecSensitive(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:159:39: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecModuleInst(...) SSDM_SPEC_ATTR;
                                       ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:160:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecPortMap(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:162:34: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecReset(...) SSDM_SPEC_ATTR;
                                  ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:164:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecPlatform(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:165:40: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecClockDomain(...) SSDM_SPEC_ATTR;
                                        ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:166:40: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecPowerDomain(...) SSDM_SPEC_ATTR;
                                        ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:168:39: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     int _ssdm_op_SpecRegionBegin(...) SSDM_SPEC_ATTR;
                                       ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:169:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     int _ssdm_op_SpecRegionEnd(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:171:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecLoopName(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:173:42: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecLoopTripCount(...) SSDM_SPEC_ATTR;
                                          ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:175:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     int _ssdm_op_SpecStateBegin(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:176:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     int _ssdm_op_SpecStateEnd(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:178:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecInterface(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:180:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecPipeline(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:181:45: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecDataflowPipeline(...) SSDM_SPEC_ATTR;
                                             ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:184:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecLatency(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:185:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecParallel(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:186:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecProtocol(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:187:39: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecOccurrence(...) SSDM_SPEC_ATTR;
                                       ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:189:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecResource(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:190:42: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecResourceLimit(...) SSDM_SPEC_ATTR;
                                          ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:191:35: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecCHCore(...) SSDM_SPEC_ATTR;
                                   ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:192:35: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecFUCore(...) SSDM_SPEC_ATTR;
                                   ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:193:35: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecIFCore(...) SSDM_SPEC_ATTR;
                                   ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:194:35: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecIPCore(...) SSDM_SPEC_ATTR;
                                   ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:195:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecMemCore(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:197:32: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecExt(...) SSDM_SPEC_ATTR;
                                ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:202:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecArrayDimSize(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:204:33: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_RegionBegin(...) SSDM_SPEC_ATTR;
                                 ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:205:31: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_RegionEnd(...) SSDM_SPEC_ATTR;
                               ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:207:28: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_Unroll(...) SSDM_SPEC_ATTR;
                            ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:208:34: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_UnrollRegion(...) SSDM_SPEC_ATTR;
                                  ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:210:31: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_InlineAll(...) SSDM_SPEC_ATTR;
                               ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:211:32: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_InlineLoop(...) SSDM_SPEC_ATTR;
                                ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:212:28: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_Inline(...) SSDM_SPEC_ATTR;
                            ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:213:32: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_InlineSelf(...) SSDM_SPEC_ATTR;
                                ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:214:34: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_InlineRegion(...) SSDM_SPEC_ATTR;
                                  ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:216:34: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecArrayMap(...) SSDM_SPEC_ATTR;
                                  ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:217:40: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecArrayPartition(...) SSDM_SPEC_ATTR;
                                        ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:218:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecArrayReshape(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:220:32: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecStream(...) SSDM_SPEC_ATTR;
                                ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:222:35: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecStable(...) SSDM_SPEC_ATTR;
                                   ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:223:42: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecStableContent(...) SSDM_SPEC_ATTR;
                                          ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:225:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecBindPort(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:227:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecPipoDepth(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:229:30: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecExpr(...) SSDM_SPEC_ATTR;
                              ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:230:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecExprBalance(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:232:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecDependence(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:234:35: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecLoopMerge(...) SSDM_SPEC_ATTR;
                                   ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:235:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecLoopFlatten(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:236:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecLoopRewind(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:238:43: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecFuncInstantiation(...) SSDM_SPEC_ATTR;
                                           ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:239:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecFuncBuffer(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:240:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecFuncExtract(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:241:34: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecConstant(...) SSDM_SPEC_ATTR;
                                  ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:243:30: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_DataPack(...) SSDM_SPEC_ATTR;
                              ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:244:34: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecDataPack(...) SSDM_SPEC_ATTR;
                                  ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:246:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecBitsMap(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:100:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/opt/Xilinx/Vitis_HLS/2023.2/include/etc/autopilot_ssdm_op.h:247:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecLicense(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
Hardware Peak: 0.0462646, Location: 3682
Reference Peak: 0.0501709, Location: 3683
Test passed!
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 5000
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.12 seconds. CPU system time: 0.67 seconds. Elapsed time: 6.8 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.000 MB.
INFO: [HLS 200-10] Analyzing design file 'pulseDetector.cpp' ... 
WARNING: [HLS 207-5516] the 'dim' option to 'Stream' pragma is not supported and will be ignored (pulseDetector.cpp:138:52)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (pulseDetector.cpp:97:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (pulseDetector.cpp:98:30)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (pulseDetector.cpp:99:30)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file pulseDetector.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.21 seconds. CPU system time: 0.74 seconds. Elapsed time: 5.96 seconds; current allocated memory: 260.062 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,128 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 478 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 253 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 218 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 200 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 170 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 174 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 187 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 223 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'hls::FIR<config1>::insert_fpga_ip()' into 'hls::FIR<config1>::run(hls::stream<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (/opt/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fir.h:576:2)
INFO: [HLS 214-131] Inlining function 'hls::FIR<config2>::insert_fpga_ip()' into 'hls::FIR<config2>::run(hls::stream<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (/opt/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fir.h:576:2)
INFO: [HLS 214-131] Inlining function 'hls::FIR<config3>::insert_fpga_ip()' into 'hls::FIR<config3>::run(hls::stream<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (/opt/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fir.h:576:2)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'RxSignal' with compact=bit mode in 36-bits (pulseDetector.cpp:135:0)
WARNING: [HLS 214-375] Impl=vivado_fir in __fpga_ip is deprecated. Consider using a different IP implementation. (/opt/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/hls_fir.h:267:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.85 seconds. CPU system time: 0.59 seconds. Elapsed time: 7.68 seconds; current allocated memory: 261.746 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 261.746 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 261.926 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-120] pulseDetector.cpp:89: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 262.555 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'matchFilter' (pulseDetector.cpp:94:1), detected/extracted 5 process function(s): 
	 'process_fe<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5000>'
	 'hls::FIR<config1>::run'
	 'hls::FIR<config2>::run'
	 'hls::FIR<config3>::run'
	 'process_be<ap_fixed<18, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5000>'.
INFO: [XFORM 203-712] Applying dataflow to function 'pulseDetector' (pulseDetector.cpp:135:1), detected/extracted 2 process function(s): 
	 'matchFilter'
	 'peakFinder'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 285.340 MB.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_69_1' (pulseDetector.cpp:69) in function 'process_fe<ap_fixed<16, 1, 5, 3, 0>, 5000>'.
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_81_1' (pulseDetector.cpp:81) in function 'process_be<ap_fixed<18, 2, 5, 3, 0>, 5000>'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 344.207 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pulseDetector' ...
WARNING: [SYN 201-103] Legalizing function name 'process_fe<ap_fixed<16, 1, 5, 3, 0>, 5000>' to 'process_fe_ap_fixed_16_1_5_3_0_5000_s'.
WARNING: [SYN 201-103] Legalizing function name 'run.2' to 'run_2'.
WARNING: [SYN 201-103] Legalizing function name 'run.1' to 'run_1'.
WARNING: [SYN 201-103] Legalizing function name 'process_be<ap_fixed<18, 2, 5, 3, 0>, 5000>' to 'process_be_ap_fixed_18_2_5_3_0_5000_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_fe_ap_fixed_16_1_5_3_0_5000_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_69_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 345.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 345.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 348.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 348.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 348.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 348.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 348.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 348.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_be_ap_fixed_18_2_5_3_0_5000_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln89) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 348.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 348.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matchFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 348.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 348.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'peakFinder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_121_1'
WARNING: [HLS 200-871] Estimated clock period (4.856 ns) exceeds the target (target clock period: 3.333 ns, clock uncertainty: 0.417 ns, effective delay budget: 2.916 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'peakFinder' consists of the following:
	'store' operation 0 bit ('n_write_ln121', pulseDetector.cpp:121) of constant 0 on local variable 'n', pulseDetector.cpp:121 [8]  (1.588 ns)
	'load' operation 13 bit ('n', pulseDetector.cpp:121) on local variable 'n', pulseDetector.cpp:121 [13]  (0.000 ns)
	'add' operation 13 bit ('n', pulseDetector.cpp:121) [15]  (1.679 ns)
	'store' operation 0 bit ('n_write_ln121', pulseDetector.cpp:121) of variable 'n', pulseDetector.cpp:121 on local variable 'n', pulseDetector.cpp:121 [28]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 349.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 349.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pulseDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 349.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 349.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_fe_ap_fixed_16_1_5_3_0_5000_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_fe_ap_fixed_16_1_5_3_0_5000_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 349.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_be_ap_fixed_18_2_5_3_0_5000_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18s_18s_34s_34_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18s_18s_34_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_be_ap_fixed_18_2_5_3_0_5000_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 351.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matchFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-656] Deadlocks can occur since process process_fe<ap_fixed<16, 1, 5, 3, 0>, 5000> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'matchFilter'.
INFO: [RTMG 210-285] Implementing FIFO 'fe1_out_U(pulseDetector_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fe2_out_U(pulseDetector_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fe3_out_U(pulseDetector_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'be1_out_U(pulseDetector_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'be2_out_U(pulseDetector_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'be3_out_U(pulseDetector_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_run_2_U0_U(pulseDetector_start_for_run_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_run_1_U0_U(pulseDetector_start_for_run_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_run_U0_U(pulseDetector_start_for_run_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_process_be_ap_fixed_18_2_5_3_0_5000_U0_U(pulseDetector_start_for_process_be_ap_fixed_18_2_5_3_0_5000_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 352.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'peakFinder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'peakFinder' pipeline 'VITIS_LOOP_121_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'peakFinder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 353.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pulseDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pulseDetector/RxSignal' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pulseDetector/peak' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pulseDetector/location' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pulseDetector' to 'ap_ctrl_hs'.
WARNING: [HLS 200-656] Deadlocks can occur since process process_fe<ap_fixed<16, 1, 5, 3, 0>, 5000> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'pulseDetector'.
INFO: [RTMG 210-285] Implementing FIFO 'FilterOut_U(pulseDetector_fifo_w18_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_peakFinder_U0_U(pulseDetector_start_for_peakFinder_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 354.273 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 357.598 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 361.285 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for pulseDetector.
INFO: [VLOG 209-307] Generating Verilog RTL for pulseDetector.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.31 seconds. CPU system time: 1.49 seconds. Elapsed time: 16.1 seconds; current allocated memory: 105.105 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_pulseDetector.cpp
   Compiling apatb_pulseDetector_util.cpp
   Compiling pulseDetector.cpp_pre.cpp.tb.cpp
   Compiling pulseDetector_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_pulseDetector_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Hardware Peak: 0.0462646, Location: 3682
Reference Peak: 0.0501709, Location: 3683
Test passed!
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 5000
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1344.789 ; gain = 0.023 ; free physical = 5249 ; free virtual = 40719
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Output_Width' from '31' to '32' has been ignored for IP 'pulseDetector_run_core_ip'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ColumnConfig' from '64' to '1' has been ignored for IP 'pulseDetector_run_core_ip'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pulseDetector_run_core_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pulseDetector_run_core_ip'...
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Output_Width' from '31' to '32' has been ignored for IP 'pulseDetector_run_2_core_ip'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ColumnConfig' from '64' to '1' has been ignored for IP 'pulseDetector_run_2_core_ip'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pulseDetector_run_2_core_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pulseDetector_run_2_core_ip'...
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Output_Width' from '31' to '32' has been ignored for IP 'pulseDetector_run_1_core_ip'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ColumnConfig' from '64' to '1' has been ignored for IP 'pulseDetector_run_1_core_ip'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pulseDetector_run_1_core_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pulseDetector_run_1_core_ip'...
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 09:48:28 2025...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_pulseDetector_top glbl -Oenable_linking_all_libraries -prj pulseDetector.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s pulseDetector 
Multi-threading is on. Using 4 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_peakFinder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_peakFinder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_start_for_peakFinder_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_start_for_peakFinder_U0
INFO: [VRFC 10-311] analyzing module pulseDetector_start_for_peakFinder_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_fifo_w18_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_fifo_w18_d4_S
INFO: [VRFC 10-311] analyzing module pulseDetector_fifo_w18_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_run_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_run_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_run_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_run_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_run.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_run
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_start_for_run_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_start_for_run_U0
INFO: [VRFC 10-311] analyzing module pulseDetector_start_for_run_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_matchFilter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_matchFilter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_start_for_run_1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_start_for_run_1_U0
INFO: [VRFC 10-311] analyzing module pulseDetector_start_for_run_1_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_start_for_run_2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_start_for_run_2_U0
INFO: [VRFC 10-311] analyzing module pulseDetector_start_for_run_2_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_pulseDetector_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_start_for_process_be_ap_fixed_18_2_5_3_0_5000_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_start_for_process_be_ap_fixed_18_2_5_3_0_5000_U0
INFO: [VRFC 10-311] analyzing module pulseDetector_start_for_process_be_ap_fixed_18_2_5_3_0_5000_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/AESL_autofifo_RxSignal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_RxSignal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_mac_muladd_18s_18s_34s_34_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_mac_muladd_18s_18s_34s_34_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module pulseDetector_mac_muladd_18s_18s_34s_34_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_fifo_w16_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_fifo_w16_d2_S
INFO: [VRFC 10-311] analyzing module pulseDetector_fifo_w16_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_process_be_ap_fixed_18_2_5_3_0_5000_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_process_be_ap_fixed_18_2_5_3_0_5000_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_process_fe_ap_fixed_16_1_5_3_0_5000_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_process_fe_ap_fixed_16_1_5_3_0_5000_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_mul_18s_18s_34_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_mul_18s_18s_34_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_fifo_w32_d2_S
INFO: [VRFC 10-311] analyzing module pulseDetector_fifo_w32_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/ip/xil_defaultlib/pulseDetector_run_core_ip.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulseDetector_run_core_ip'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/ip/xil_defaultlib/pulseDetector_run_2_core_ip.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulseDetector_run_2_core_ip'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/ip/xil_defaultlib/pulseDetector_run_1_core_ip.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulseDetector_run_1_core_ip'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9145] library name 'fir_compiler_v7_2_20' of instantiated unit conflicts with the name of another visible identifier [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/ip/xil_defaultlib/pulseDetector_run_2_core_ip.vhd:201]
WARNING: [VRFC 10-9145] library name 'fir_compiler_v7_2_20' of instantiated unit conflicts with the name of another visible identifier [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/ip/xil_defaultlib/pulseDetector_run_1_core_ip.vhd:201]
WARNING: [VRFC 10-9145] library name 'fir_compiler_v7_2_20' of instantiated unit conflicts with the name of another visible identifier [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/ip/xil_defaultlib/pulseDetector_run_core_ip.vhd:201]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_fifo_w16_d2_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_fifo_w32_d2_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_start_for_run_2_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_start_for_run_1_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_start_for_run_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_start_for_process_be_ap_fixed_18_2_5_3_0_5000_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_fifo_w18_d4_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector_start_for_peakFinder_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package fir_compiler_v7_2_20.fir_compiler_v7_2_20_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_20.globals_pkg
Compiling package fir_compiler_v7_2_20.components
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_7.global_util_pkg
Compiling package axi_utils_v2_0_7.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.pulseDetector_process_fe_ap_fixe...
Compiling architecture xilinx of entity axi_utils_v2_0_7.glb_srl_fifo [\glb_srl_fifo(width=17,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_7.glb_ifx_slave [\glb_ifx_slave(width=17,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_20.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_20.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_20.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_20.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_20.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(inmodereg=0,mask="11111...]
Compiling architecture synth of entity fir_compiler_v7_2_20.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_20.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_20.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_20.delay [\delay(c_delay_len=67,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_20.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_20.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_20.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_20.delay [\delay(c_delay_len=67,c_xdevicef...]
Compiling architecture xilinx of entity axi_utils_v2_0_7.glb_srl_fifo [\glb_srl_fifo(has_uvprot=true,ha...]
Compiling architecture xilinx of entity axi_utils_v2_0_7.glb_ifx_master [glb_ifx_master_default]
Compiling architecture synth of entity fir_compiler_v7_2_20.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_20.fir_compiler_v7_2_20_viv [\fir_compiler_v7_2_20_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_20.fir_compiler_v7_2_20 [\fir_compiler_v7_2_20(c_xdevicef...]
Compiling architecture pulsedetector_run_2_core_ip_arch of entity xil_defaultlib.pulseDetector_run_2_core_ip [pulsedetector_run_2_core_ip_defa...]
Compiling module xil_defaultlib.pulseDetector_run_2
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_20.fir_compiler_v7_2_20_viv [\fir_compiler_v7_2_20_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_20.fir_compiler_v7_2_20 [\fir_compiler_v7_2_20(c_xdevicef...]
Compiling architecture pulsedetector_run_1_core_ip_arch of entity xil_defaultlib.pulseDetector_run_1_core_ip [pulsedetector_run_1_core_ip_defa...]
Compiling module xil_defaultlib.pulseDetector_run_1
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_20.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_20.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_20.fir_compiler_v7_2_20_viv [\fir_compiler_v7_2_20_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_20.fir_compiler_v7_2_20 [\fir_compiler_v7_2_20(c_xdevicef...]
Compiling architecture pulsedetector_run_core_ip_arch of entity xil_defaultlib.pulseDetector_run_core_ip [pulsedetector_run_core_ip_defaul...]
Compiling module xil_defaultlib.pulseDetector_run
Compiling module xil_defaultlib.pulseDetector_mul_18s_18s_34_4_1...
Compiling module xil_defaultlib.pulseDetector_mac_muladd_18s_18s...
Compiling module xil_defaultlib.pulseDetector_mac_muladd_18s_18s...
Compiling module xil_defaultlib.pulseDetector_process_be_ap_fixe...
Compiling module xil_defaultlib.pulseDetector_fifo_w16_d2_S_Shif...
Compiling module xil_defaultlib.pulseDetector_fifo_w16_d2_S
Compiling module xil_defaultlib.pulseDetector_fifo_w32_d2_S_Shif...
Compiling module xil_defaultlib.pulseDetector_fifo_w32_d2_S
Compiling module xil_defaultlib.pulseDetector_start_for_run_2_U0...
Compiling module xil_defaultlib.pulseDetector_start_for_run_2_U0
Compiling module xil_defaultlib.pulseDetector_start_for_run_1_U0...
Compiling module xil_defaultlib.pulseDetector_start_for_run_1_U0
Compiling module xil_defaultlib.pulseDetector_start_for_run_U0_S...
Compiling module xil_defaultlib.pulseDetector_start_for_run_U0
Compiling module xil_defaultlib.pulseDetector_start_for_process_...
Compiling module xil_defaultlib.pulseDetector_start_for_process_...
Compiling module xil_defaultlib.pulseDetector_matchFilter
Compiling module xil_defaultlib.pulseDetector_flow_control_loop_...
Compiling module xil_defaultlib.pulseDetector_peakFinder
Compiling module xil_defaultlib.pulseDetector_fifo_w18_d4_S_Shif...
Compiling module xil_defaultlib.pulseDetector_fifo_w18_d4_S
Compiling module xil_defaultlib.pulseDetector_start_for_peakFind...
Compiling module xil_defaultlib.pulseDetector_start_for_peakFind...
Compiling module xil_defaultlib.pulseDetector
Compiling module xil_defaultlib.AESL_autofifo_RxSignal
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.rewind_loop_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_pulseDetector_top
Compiling module work.glbl
Built simulation snapshot pulseDetector

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/pulseDetector/xsim_script.tcl
# xsim {pulseDetector} -autoloadwcfg -tclbatch {pulseDetector.tcl}
Time resolution is 1 ps
source pulseDetector.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "109000"
// RTL Simulation : 1 / 1 [100.00%] @ "17102000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 17122510 ps : File "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/sim/verilog/pulseDetector.autotb.v" Line 339
run: Time (s): cpu = 00:00:00.03 ; elapsed = 00:02:08 . Memory (MB): peak = 1235.664 ; gain = 0.000 ; free physical = 5272 ; free virtual = 40764
## quit
INFO: xsimkernel Simulation Memory Usage: 142064 KB (Peak: 192236 KB), Simulation CPU Usage: 128470 ms
INFO: [Common 17-206] Exiting xsim at Mon Feb 24 09:50:59 2025...
INFO: [COSIM 212-316] Starting C post checking ...
Hardware Peak: 0.0462646, Location: 3682
Reference Peak: 0.0501709, Location: 3683
Test passed!
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 5000
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 188.17 seconds. CPU system time: 4.42 seconds. Elapsed time: 184.6 seconds; current allocated memory: 13.039 MB.
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1338.145 ; gain = 32.836 ; free physical = 5207 ; free virtual = 40706
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Output_Width' from '31' to '32' has been ignored for IP 'pulseDetector_run_1_core_ip'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ColumnConfig' from '64' to '1' has been ignored for IP 'pulseDetector_run_1_core_ip'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pulseDetector_run_1_core_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pulseDetector_run_1_core_ip'...
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Output_Width' from '31' to '32' has been ignored for IP 'pulseDetector_run_2_core_ip'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ColumnConfig' from '64' to '1' has been ignored for IP 'pulseDetector_run_2_core_ip'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pulseDetector_run_2_core_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pulseDetector_run_2_core_ip'...
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Output_Width' from '31' to '32' has been ignored for IP 'pulseDetector_run_core_ip'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ColumnConfig' from '64' to '1' has been ignored for IP 'pulseDetector_run_core_ip'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pulseDetector_run_core_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pulseDetector_run_core_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 09:51:16 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivadosyn.tcl
# source ./settings.tcl
## set top_module pulseDetector
## set language verilog
## set family zynq
## set device xc7z035
## set package -fbg676
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "3.333"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:pulseDetector:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl false
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project proj_pulseDetector
# dict set report_options hls_solution solution1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {pulseDetector_run_2 pulseDetector_run_1 pulseDetector_run pulseDetector_mul_18s_18s_34_4_1 pulseDetector_mac_muladd_18s_18s_34s_34_4_1 pulseDetector_fifo_w16_d2_S pulseDetector_fifo_w32_d2_S pulseDetector_start_for_run_2_U0 pulseDetector_start_for_run_1_U0 pulseDetector_start_for_run_U0 pulseDetector_start_for_process_be_ap_fixed_18_2_5_3_0_5000_U0 pulseDetector_flow_control_loop_pipe pulseDetector_fifo_w18_d4_S pulseDetector_start_for_peakFinder_U0}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1342.781 ; gain = 0.023 ; free physical = 5166 ; free virtual = 40681
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Wrote  : </home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1724.281 ; gain = 72.035 ; free physical = 4905 ; free virtual = 40425
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-02-24 09:51:39 AEDT
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Feb 24 09:51:39 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Mon Feb 24 09:51:39 2025] Launched synth_1...
Run output will be captured here: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.runs/synth_1/runme.log
[Mon Feb 24 09:51:39 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1346.719 ; gain = 0.023 ; free physical = 4520 ; free virtual = 40081
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z035fbg676-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-1686] The version limit for your license is '2025.02' and will not allow you to run AMD software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Device 21-403] Loading part xc7z035fbg676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3648712
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2172.859 ; gain = 401.746 ; free physical = 3447 ; free virtual = 39008
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-3648430-UTS-HP-WS/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-3648430-UTS-HP-WS/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2259.828 ; gain = 488.715 ; free physical = 3339 ; free virtual = 38901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2274.672 ; gain = 503.559 ; free physical = 3339 ; free virtual = 38901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2274.672 ; gain = 503.559 ; free physical = 3339 ; free virtual = 38901
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2274.672 ; gain = 0.000 ; free physical = 3339 ; free virtual = 38901
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/pulseDetector.xdc]
Finished Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/pulseDetector.xdc]
Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2331.602 ; gain = 0.000 ; free physical = 3347 ; free virtual = 38908
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2331.637 ; gain = 0.000 ; free physical = 3348 ; free virtual = 38910
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2331.637 ; gain = 560.523 ; free physical = 3349 ; free virtual = 38910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035fbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2331.637 ; gain = 560.523 ; free physical = 3349 ; free virtual = 38910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2331.637 ; gain = 560.523 ; free physical = 3349 ; free virtual = 38910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2331.637 ; gain = 560.523 ; free physical = 3348 ; free virtual = 38910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2331.637 ; gain = 560.523 ; free physical = 3344 ; free virtual = 38907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2331.637 ; gain = 560.523 ; free physical = 3337 ; free virtual = 38899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2331.637 ; gain = 560.523 ; free physical = 3337 ; free virtual = 38899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2331.637 ; gain = 560.523 ; free physical = 3337 ; free virtual = 38899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2331.637 ; gain = 560.523 ; free physical = 3323 ; free virtual = 38885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2331.637 ; gain = 560.523 ; free physical = 3323 ; free virtual = 38885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2331.637 ; gain = 560.523 ; free physical = 3323 ; free virtual = 38885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2331.637 ; gain = 560.523 ; free physical = 3323 ; free virtual = 38885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2331.637 ; gain = 560.523 ; free physical = 3323 ; free virtual = 38885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2331.637 ; gain = 560.523 ; free physical = 3323 ; free virtual = 38885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2331.637 ; gain = 560.523 ; free physical = 3323 ; free virtual = 38885
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2331.637 ; gain = 503.559 ; free physical = 3323 ; free virtual = 38885
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2331.637 ; gain = 560.523 ; free physical = 3323 ; free virtual = 38885
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2331.637 ; gain = 0.000 ; free physical = 3323 ; free virtual = 38885
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2331.637 ; gain = 0.000 ; free physical = 3599 ; free virtual = 39162
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3fca90ae
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2331.637 ; gain = 981.949 ; free physical = 3599 ; free virtual = 39162
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1868.455; main = 1544.254; forked = 354.686
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3305.809; main = 2315.598; forked = 990.211
INFO: [Common 17-1381] The checkpoint '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 09:53:44 2025...
[Mon Feb 24 09:53:47 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:02:08 ; elapsed = 00:02:09 . Memory (MB): peak = 1724.281 ; gain = 0.000 ; free physical = 4955 ; free virtual = 40517
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-02-24 09:53:47 AEDT
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z035fbg676-1
INFO: [Device 21-403] Loading part xc7z035fbg676-1
INFO: [Project 1-454] Reading design checkpoint '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1930.809 ; gain = 0.000 ; free physical = 4786 ; free virtual = 40347
INFO: [Netlist 29-17] Analyzing 220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fir_compiler_v7_2.xdc] for cell 'bd_0_i/hls_inst/inst'
Finished Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fir_compiler_v7_2.xdc] for cell 'bd_0_i/hls_inst/inst'
Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/pulseDetector.xdc]
Finished Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/pulseDetector.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2062.219 ; gain = 0.000 ; free physical = 4657 ; free virtual = 40218
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2062.254 ; gain = 337.973 ; free physical = 4657 ; free virtual = 40218
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-02-24 09:53:54 AEDT
INFO: HLS-REPORT: Running report: report_utilization -file ./report/pulseDetector_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/pulseDetector_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/pulseDetector_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2676.113 ; gain = 613.859 ; free physical = 4135 ; free virtual = 39696
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/pulseDetector_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/pulseDetector_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/pulseDetector_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 1 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z035fbg676-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.59%  | OK     |
#  | FD                                                        | 50%       | 2.14%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.18%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 21.56% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 21.56% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 3223      | 418    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.16   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/report/pulseDetector_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 5 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-02-24 09:54:09 AEDT
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-02-24 09:54:09 AEDT
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-02-24 09:54:09 AEDT
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-02-24 09:54:09 AEDT
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-02-24 09:54:09 AEDT
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-02-24 09:54:09 AEDT
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-02-24 09:54:09 AEDT
HLS EXTRACTION: synth area_totals:  0 171900 343800 900 1000 0 0
HLS EXTRACTION: synth area_current: 0 1010 7351 194 0 0 129 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 171900 LUT 1010 AVAIL_FF 343800 FF 7351 AVAIL_DSP 900 DSP 194 AVAIL_BRAM 1000 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 129 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/report/verilog/pulseDetector_export.rpt


Implementation tool: Xilinx Vivado v.2023.2
Project:             proj_pulseDetector
Solution:            solution1
Device target:       xc7z035-fbg676-1
Report date:         Mon Feb 24 09:54:09 AEDT 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           1010
FF:            7351
DSP:            194
BRAM:             0
URAM:             0
LATCH:            0
SRL:            129
CLB:              0

#=== Final timing ===
CP required:                     3.333
CP achieved post-synthesis:      3.224
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2025-02-24 09:54:09 AEDT
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2025-02-24 09:54:09 AEDT
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 09:54:09 2025...
INFO: [HLS 200-802] Generated output file proj_pulseDetector/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 193.68 seconds. CPU system time: 11.09 seconds. Elapsed time: 193.74 seconds; current allocated memory: 1.039 MB.
INFO: [HLS 200-1510] Running: export_design -flow impl -rtl verilog -format syn_dcp 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1344.781 ; gain = 0.023 ; free physical = 5128 ; free virtual = 40675
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Output_Width' from '31' to '32' has been ignored for IP 'pulseDetector_run_1_core_ip'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ColumnConfig' from '64' to '1' has been ignored for IP 'pulseDetector_run_1_core_ip'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pulseDetector_run_1_core_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pulseDetector_run_1_core_ip'...
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Output_Width' from '31' to '32' has been ignored for IP 'pulseDetector_run_2_core_ip'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ColumnConfig' from '64' to '1' has been ignored for IP 'pulseDetector_run_2_core_ip'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pulseDetector_run_2_core_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pulseDetector_run_2_core_ip'...
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Output_Width' from '31' to '32' has been ignored for IP 'pulseDetector_run_core_ip'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ColumnConfig' from '64' to '1' has been ignored for IP 'pulseDetector_run_core_ip'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pulseDetector_run_core_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pulseDetector_run_core_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 09:54:30 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module pulseDetector
## set language verilog
## set family zynq
## set device xc7z035
## set package -fbg676
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "3.333"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:pulseDetector:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp "./report/${top_module}.dcp"
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project proj_pulseDetector
# dict set report_options hls_solution solution1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {pulseDetector_run_2 pulseDetector_run_1 pulseDetector_run pulseDetector_mul_18s_18s_34_4_1 pulseDetector_mac_muladd_18s_18s_34s_34_4_1 pulseDetector_fifo_w16_d2_S pulseDetector_fifo_w32_d2_S pulseDetector_start_for_run_2_U0 pulseDetector_start_for_run_1_U0 pulseDetector_start_for_run_U0 pulseDetector_start_for_process_be_ap_fixed_18_2_5_3_0_5000_U0 pulseDetector_flow_control_loop_pipe pulseDetector_fifo_w18_d4_S pulseDetector_start_for_peakFinder_U0}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1342.785 ; gain = 0.023 ; free physical = 5113 ; free virtual = 40629
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Wrote  : </home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1724.254 ; gain = 72.035 ; free physical = 4878 ; free virtual = 40399
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-02-24 09:54:52 AEDT
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Feb 24 09:54:52 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Mon Feb 24 09:54:52 2025] Launched synth_1...
Run output will be captured here: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.runs/synth_1/runme.log
[Mon Feb 24 09:54:52 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1338.211 ; gain = 35.836 ; free physical = 4264 ; free virtual = 39833
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z035fbg676-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-1686] The version limit for your license is '2025.02' and will not allow you to run AMD software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Device 21-403] Loading part xc7z035fbg676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3651444
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2174.258 ; gain = 403.684 ; free physical = 3157 ; free virtual = 38726
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-3651221-UTS-HP-WS/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-3651221-UTS-HP-WS/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2260.227 ; gain = 489.652 ; free physical = 3054 ; free virtual = 38624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2275.070 ; gain = 504.496 ; free physical = 3053 ; free virtual = 38623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2275.070 ; gain = 504.496 ; free physical = 3053 ; free virtual = 38623
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2275.070 ; gain = 0.000 ; free physical = 3053 ; free virtual = 38623
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/pulseDetector.xdc]
Finished Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/pulseDetector.xdc]
Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2332.000 ; gain = 0.000 ; free physical = 3039 ; free virtual = 38609
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2332.035 ; gain = 0.000 ; free physical = 3039 ; free virtual = 38609
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2332.035 ; gain = 561.461 ; free physical = 3046 ; free virtual = 38615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035fbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2332.035 ; gain = 561.461 ; free physical = 3046 ; free virtual = 38616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2332.035 ; gain = 561.461 ; free physical = 3046 ; free virtual = 38616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2332.035 ; gain = 561.461 ; free physical = 3045 ; free virtual = 38615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2332.035 ; gain = 561.461 ; free physical = 3045 ; free virtual = 38616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2332.035 ; gain = 561.461 ; free physical = 3052 ; free virtual = 38622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2332.035 ; gain = 561.461 ; free physical = 3052 ; free virtual = 38622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2332.035 ; gain = 561.461 ; free physical = 3052 ; free virtual = 38622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2332.035 ; gain = 561.461 ; free physical = 3040 ; free virtual = 38611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2332.035 ; gain = 561.461 ; free physical = 3040 ; free virtual = 38611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2332.035 ; gain = 561.461 ; free physical = 3040 ; free virtual = 38611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2332.035 ; gain = 561.461 ; free physical = 3040 ; free virtual = 38611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2332.035 ; gain = 561.461 ; free physical = 3040 ; free virtual = 38611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2332.035 ; gain = 561.461 ; free physical = 3040 ; free virtual = 38611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2332.035 ; gain = 561.461 ; free physical = 3040 ; free virtual = 38611
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2332.035 ; gain = 504.496 ; free physical = 3040 ; free virtual = 38611
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2332.035 ; gain = 561.461 ; free physical = 3040 ; free virtual = 38611
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2332.035 ; gain = 0.000 ; free physical = 3040 ; free virtual = 38611
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2332.035 ; gain = 0.000 ; free physical = 3316 ; free virtual = 38887
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3fca90ae
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2332.035 ; gain = 980.949 ; free physical = 3314 ; free virtual = 38884
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1868.370; main = 1544.428; forked = 354.643
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3305.203; main = 2315.996; forked = 989.207
INFO: [Common 17-1381] The checkpoint '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 09:56:59 2025...
[Mon Feb 24 09:57:01 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:02:09 ; elapsed = 00:02:09 . Memory (MB): peak = 1724.254 ; gain = 0.000 ; free physical = 4723 ; free virtual = 40292
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-02-24 09:57:01 AEDT
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z035fbg676-1
INFO: [Device 21-403] Loading part xc7z035fbg676-1
INFO: [Project 1-454] Reading design checkpoint '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1930.781 ; gain = 0.000 ; free physical = 4475 ; free virtual = 40044
INFO: [Netlist 29-17] Analyzing 220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fir_compiler_v7_2.xdc] for cell 'bd_0_i/hls_inst/inst'
Finished Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fir_compiler_v7_2.xdc] for cell 'bd_0_i/hls_inst/inst'
Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/pulseDetector.xdc]
Finished Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/pulseDetector.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 4367 ; free virtual = 39936
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2062.227 ; gain = 337.973 ; free physical = 4367 ; free virtual = 39936
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-02-24 09:57:08 AEDT
INFO: HLS-REPORT: Running report: report_utilization -file ./report/pulseDetector_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/pulseDetector_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/pulseDetector_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2676.047 ; gain = 613.820 ; free physical = 3843 ; free virtual = 39412
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/pulseDetector_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/pulseDetector_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/pulseDetector_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 1 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z035fbg676-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.59%  | OK     |
#  | FD                                                        | 50%       | 2.14%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.18%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 21.56% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 21.56% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 3223      | 418    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.16   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/report/pulseDetector_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 5 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-02-24 09:57:23 AEDT
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-02-24 09:57:23 AEDT
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-02-24 09:57:23 AEDT
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-02-24 09:57:23 AEDT
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-02-24 09:57:23 AEDT
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-02-24 09:57:23 AEDT
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-02-24 09:57:23 AEDT
HLS EXTRACTION: synth area_totals:  0 171900 343800 900 1000 0 0
HLS EXTRACTION: synth area_current: 0 1010 7351 194 0 0 129 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 171900 LUT 1010 AVAIL_FF 343800 FF 7351 AVAIL_DSP 900 DSP 194 AVAIL_BRAM 1000 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 129 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/report/verilog/pulseDetector_export.rpt


Implementation tool: Xilinx Vivado v.2023.2
Project:             proj_pulseDetector
Solution:            solution1
Device target:       xc7z035-fbg676-1
Report date:         Mon Feb 24 09:57:23 AEDT 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           1010
FF:            7351
DSP:            194
BRAM:             0
URAM:             0
LATCH:            0
SRL:            129
CLB:              0

#=== Final timing ===
CP required:                     3.333
CP achieved post-synthesis:      3.224
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2025-02-24 09:57:23 AEDT
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3061.566 ; gain = 0.000 ; free physical = 3614 ; free virtual = 39187
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Mon Feb 24 09:57:25 2025] Launched impl_1...
Run output will be captured here: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.runs/impl_1/runme.log
[Mon Feb 24 09:57:25 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xc7z035fbg676-1
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1767.547 ; gain = 0.000 ; free physical = 2687 ; free virtual = 38264
INFO: [Netlist 29-17] Analyzing 220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1871.078 ; gain = 1.000 ; free physical = 2577 ; free virtual = 38154
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2507.695 ; gain = 0.000 ; free physical = 2021 ; free virtual = 37598
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2507.730 ; gain = 1205.387 ; free physical = 2021 ; free virtual = 37598
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-1686] The version limit for your license is '2025.02' and will not allow you to run AMD software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2614.254 ; gain = 87.648 ; free physical = 1988 ; free virtual = 37565

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 7da03e70

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2614.254 ; gain = 0.000 ; free physical = 1988 ; free virtual = 37565

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 7da03e70

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2864.145 ; gain = 0.000 ; free physical = 1706 ; free virtual = 37283

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 7da03e70

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2864.145 ; gain = 0.000 ; free physical = 1706 ; free virtual = 37283
Phase 1 Initialization | Checksum: 7da03e70

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2864.145 ; gain = 0.000 ; free physical = 1706 ; free virtual = 37283

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 7da03e70

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2864.145 ; gain = 0.000 ; free physical = 1706 ; free virtual = 37283

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 7da03e70

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2864.145 ; gain = 0.000 ; free physical = 1706 ; free virtual = 37283
Phase 2 Timer Update And Timing Data Collection | Checksum: 7da03e70

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2864.145 ; gain = 0.000 ; free physical = 1706 ; free virtual = 37283

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 9 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 92e72654

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2864.145 ; gain = 0.000 ; free physical = 1706 ; free virtual = 37283
Retarget | Checksum: 92e72654
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 8 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 92e72654

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2864.145 ; gain = 0.000 ; free physical = 1705 ; free virtual = 37283
Constant propagation | Checksum: 92e72654
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 8580748e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2864.145 ; gain = 0.000 ; free physical = 1706 ; free virtual = 37283
Sweep | Checksum: 8580748e
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 8580748e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2864.145 ; gain = 0.000 ; free physical = 1706 ; free virtual = 37283
BUFG optimization | Checksum: 8580748e
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][14]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][16]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][17]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][18]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][19]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][20]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][21]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][22]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][23]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][24]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][25]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][26]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][27]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][28]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][29]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][30]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][10]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][11]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][12]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][13]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][14]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][8]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][9]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][14]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][16]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][17]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][18]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][19]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][20]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][21]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][22]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][23]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][24]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][25]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][26]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][27]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][28]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][29]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][30]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][10]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][11]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][12]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][13]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][14]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][2]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][3]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][4]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][5]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][6]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][8]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_2_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][9]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][14]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][16]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][17]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][18]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][19]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][20]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][21]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][22]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][23]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][24]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][25]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][26]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][27]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][28]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/matchFilter_U0/run_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][29]_srl16 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: a69bd339

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2864.145 ; gain = 0.000 ; free physical = 1706 ; free virtual = 37283
Shift Register Optimization | Checksum: a69bd339
INFO: [Opt 31-389] Phase Shift Register Optimization created 3 cells and removed 6 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 134bfdbcf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2864.145 ; gain = 0.000 ; free physical = 1705 ; free virtual = 37283
Post Processing Netlist | Checksum: 134bfdbcf
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 9348db2a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2864.145 ; gain = 0.000 ; free physical = 1706 ; free virtual = 37283

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.145 ; gain = 0.000 ; free physical = 1706 ; free virtual = 37283
Phase 9.2 Verifying Netlist Connectivity | Checksum: 9348db2a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2864.145 ; gain = 0.000 ; free physical = 1706 ; free virtual = 37283
Phase 9 Finalization | Checksum: 9348db2a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2864.145 ; gain = 0.000 ; free physical = 1706 ; free virtual = 37283
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |               8  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               3  |               6  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 9348db2a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2864.145 ; gain = 0.000 ; free physical = 1706 ; free virtual = 37283
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2864.145 ; gain = 0.000 ; free physical = 1706 ; free virtual = 37283

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 9348db2a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2864.145 ; gain = 0.000 ; free physical = 1706 ; free virtual = 37283

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 9348db2a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.145 ; gain = 0.000 ; free physical = 1706 ; free virtual = 37283

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.145 ; gain = 0.000 ; free physical = 1706 ; free virtual = 37283
Ending Netlist Obfuscation Task | Checksum: 9348db2a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.145 ; gain = 0.000 ; free physical = 1706 ; free virtual = 37283
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2992.207 ; gain = 0.000 ; free physical = 1703 ; free virtual = 37281
INFO: [Common 17-1381] The checkpoint '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-1686] The version limit for your license is '2025.02' and will not allow you to run AMD software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2992.207 ; gain = 0.000 ; free physical = 1656 ; free virtual = 37238
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 38a2372b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2992.207 ; gain = 0.000 ; free physical = 1656 ; free virtual = 37238
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2992.207 ; gain = 0.000 ; free physical = 1656 ; free virtual = 37238

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 0b4ec583

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2992.207 ; gain = 0.000 ; free physical = 1649 ; free virtual = 37231

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1053c1179

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2992.207 ; gain = 0.000 ; free physical = 1639 ; free virtual = 37220

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1053c1179

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2992.207 ; gain = 0.000 ; free physical = 1639 ; free virtual = 37220
Phase 1 Placer Initialization | Checksum: 1053c1179

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2992.207 ; gain = 0.000 ; free physical = 1639 ; free virtual = 37220

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 82f7c60e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2992.207 ; gain = 0.000 ; free physical = 1638 ; free virtual = 37220

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 8bbdfb7d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2992.207 ; gain = 0.000 ; free physical = 1635 ; free virtual = 37217

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 28214d51

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2992.207 ; gain = 0.000 ; free physical = 1635 ; free virtual = 37217

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 15716592e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 3009.934 ; gain = 17.727 ; free physical = 1617 ; free virtual = 37198

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 427 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 201 nets or LUTs. Breaked 0 LUT, combined 201 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/matchFilter_U0/run_1_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3009.934 ; gain = 0.000 ; free physical = 1616 ; free virtual = 37197
INFO: [Physopt 32-457] Pass 1. Identified 3 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/matchFilter_U0/run_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[9].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/matchFilter_U0/run_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[10].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/matchFilter_U0/run_U0/inst/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_non_symmetric.g_madds.g_madd[0].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1. 16 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 3 nets or cells. Created 48 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3009.934 ; gain = 0.000 ; free physical = 1616 ; free virtual = 37197
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3009.934 ; gain = 0.000 ; free physical = 1616 ; free virtual = 37197

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            201  |                   201  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            6  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |           48  |              0  |                     3  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           54  |            201  |                   205  |           0  |          10  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 13b40b9ef

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 3009.934 ; gain = 17.727 ; free physical = 1615 ; free virtual = 37196
Phase 2.4 Global Placement Core | Checksum: c384db46

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 3009.934 ; gain = 17.727 ; free physical = 1619 ; free virtual = 37201
Phase 2 Global Placement | Checksum: c384db46

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 3009.934 ; gain = 17.727 ; free physical = 1620 ; free virtual = 37201

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 133642803

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 3009.934 ; gain = 17.727 ; free physical = 1619 ; free virtual = 37201

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 111da4835

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 3009.934 ; gain = 17.727 ; free physical = 1620 ; free virtual = 37201

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 119ed8f0b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 3009.934 ; gain = 17.727 ; free physical = 1621 ; free virtual = 37203

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 930c0b1c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 3009.934 ; gain = 17.727 ; free physical = 1622 ; free virtual = 37203

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ab921d6e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 3009.934 ; gain = 17.727 ; free physical = 1617 ; free virtual = 37198

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: fc052ada

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 3009.934 ; gain = 17.727 ; free physical = 1593 ; free virtual = 37175

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a83edaf0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 3009.934 ; gain = 17.727 ; free physical = 1593 ; free virtual = 37175

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 14e0b14b5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 3009.934 ; gain = 17.727 ; free physical = 1594 ; free virtual = 37175

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 19676bec0

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 3014.934 ; gain = 22.727 ; free physical = 1592 ; free virtual = 37174
Phase 3 Detail Placement | Checksum: 19676bec0

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 3014.934 ; gain = 22.727 ; free physical = 1592 ; free virtual = 37174

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d7c1e309

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.054 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e5e3400e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3064.738 ; gain = 0.000 ; free physical = 1591 ; free virtual = 37173
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e5e3400e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3064.738 ; gain = 0.000 ; free physical = 1591 ; free virtual = 37172
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d7c1e309

Time (s): cpu = 00:00:52 ; elapsed = 00:00:22 . Memory (MB): peak = 3064.738 ; gain = 72.531 ; free physical = 1591 ; free virtual = 37173

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.229. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: fb38ac4d

Time (s): cpu = 00:01:25 ; elapsed = 00:00:54 . Memory (MB): peak = 3064.738 ; gain = 72.531 ; free physical = 1601 ; free virtual = 37183

Time (s): cpu = 00:01:25 ; elapsed = 00:00:54 . Memory (MB): peak = 3064.738 ; gain = 72.531 ; free physical = 1601 ; free virtual = 37183
Phase 4.1 Post Commit Optimization | Checksum: fb38ac4d

Time (s): cpu = 00:01:25 ; elapsed = 00:00:54 . Memory (MB): peak = 3064.738 ; gain = 72.531 ; free physical = 1601 ; free virtual = 37182

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fb38ac4d

Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 3064.738 ; gain = 72.531 ; free physical = 1602 ; free virtual = 37183

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: fb38ac4d

Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 3064.738 ; gain = 72.531 ; free physical = 1602 ; free virtual = 37183
Phase 4.3 Placer Reporting | Checksum: fb38ac4d

Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 3064.738 ; gain = 72.531 ; free physical = 1602 ; free virtual = 37184

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3064.738 ; gain = 0.000 ; free physical = 1602 ; free virtual = 37183

Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 3064.738 ; gain = 72.531 ; free physical = 1602 ; free virtual = 37183
Phase 4 Post Placement Optimization and Clean-Up | Checksum: feb3d635

Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 3064.738 ; gain = 72.531 ; free physical = 1602 ; free virtual = 37183
Ending Placer Task | Checksum: d075a7cd

Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 3064.738 ; gain = 72.531 ; free physical = 1602 ; free virtual = 37183
85 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:28 ; elapsed = 00:00:55 . Memory (MB): peak = 3064.738 ; gain = 72.531 ; free physical = 1602 ; free virtual = 37183
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3064.738 ; gain = 0.000 ; free physical = 1587 ; free virtual = 37169
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3064.738 ; gain = 0.000 ; free physical = 1557 ; free virtual = 37139
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3064.738 ; gain = 0.000 ; free physical = 1557 ; free virtual = 37140
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3064.738 ; gain = 0.000 ; free physical = 1546 ; free virtual = 37141
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3064.738 ; gain = 0.000 ; free physical = 1546 ; free virtual = 37141
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3064.738 ; gain = 0.000 ; free physical = 1551 ; free virtual = 37147
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3064.738 ; gain = 0.000 ; free physical = 1551 ; free virtual = 37147
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3064.738 ; gain = 0.000 ; free physical = 1543 ; free virtual = 37140
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3064.738 ; gain = 0.000 ; free physical = 1543 ; free virtual = 37140
INFO: [Common 17-1381] The checkpoint '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-1686] The version limit for your license is '2025.02' and will not allow you to run AMD software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3088.750 ; gain = 0.000 ; free physical = 1572 ; free virtual = 37159
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3088.750 ; gain = 0.000 ; free physical = 1571 ; free virtual = 37159
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3088.750 ; gain = 0.000 ; free physical = 1551 ; free virtual = 37151
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3088.750 ; gain = 0.000 ; free physical = 1551 ; free virtual = 37151
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3088.750 ; gain = 0.000 ; free physical = 1550 ; free virtual = 37151
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3088.750 ; gain = 0.000 ; free physical = 1550 ; free virtual = 37152
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3088.750 ; gain = 0.000 ; free physical = 1550 ; free virtual = 37152
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3088.750 ; gain = 0.000 ; free physical = 1550 ; free virtual = 37152
INFO: [Common 17-1381] The checkpoint '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-1686] The version limit for your license is '2025.02' and will not allow you to run AMD software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 87c43c76 ConstDB: 0 ShapeSum: 48b16b57 RouteDB: 0
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_empty_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_empty_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: 653b5e1 | NumContArr: 1ffa469e | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1ab9ff1b9

Time (s): cpu = 00:01:11 ; elapsed = 00:00:58 . Memory (MB): peak = 3305.215 ; gain = 216.465 ; free physical = 1288 ; free virtual = 36881

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1ab9ff1b9

Time (s): cpu = 00:01:11 ; elapsed = 00:00:58 . Memory (MB): peak = 3305.215 ; gain = 216.465 ; free physical = 1288 ; free virtual = 36880

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1ab9ff1b9

Time (s): cpu = 00:01:11 ; elapsed = 00:00:58 . Memory (MB): peak = 3305.215 ; gain = 216.465 ; free physical = 1288 ; free virtual = 36880
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 307f65b1f

Time (s): cpu = 00:01:15 ; elapsed = 00:01:00 . Memory (MB): peak = 3387.754 ; gain = 299.004 ; free physical = 1211 ; free virtual = 36803
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.339  | TNS=0.000  | WHS=0.076  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 17153
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 17153
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2f1c59fe7

Time (s): cpu = 00:01:19 ; elapsed = 00:01:01 . Memory (MB): peak = 3403.387 ; gain = 314.637 ; free physical = 1201 ; free virtual = 36793

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2f1c59fe7

Time (s): cpu = 00:01:19 ; elapsed = 00:01:01 . Memory (MB): peak = 3403.387 ; gain = 314.637 ; free physical = 1201 ; free virtual = 36793

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 22a2ff756

Time (s): cpu = 00:01:22 ; elapsed = 00:01:02 . Memory (MB): peak = 3403.387 ; gain = 314.637 ; free physical = 1205 ; free virtual = 36797
Phase 3 Initial Routing | Checksum: 22a2ff756

Time (s): cpu = 00:01:23 ; elapsed = 00:01:02 . Memory (MB): peak = 3403.387 ; gain = 314.637 ; free physical = 1205 ; free virtual = 36797

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.053  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2b7a91e41

Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 3403.387 ; gain = 314.637 ; free physical = 1207 ; free virtual = 36799
Phase 4 Rip-up And Reroute | Checksum: 2b7a91e41

Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 3403.387 ; gain = 314.637 ; free physical = 1207 ; free virtual = 36799

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2b7a91e41

Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 3403.387 ; gain = 314.637 ; free physical = 1207 ; free virtual = 36799

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2b7a91e41

Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 3403.387 ; gain = 314.637 ; free physical = 1206 ; free virtual = 36798
Phase 5 Delay and Skew Optimization | Checksum: 2b7a91e41

Time (s): cpu = 00:01:31 ; elapsed = 00:01:06 . Memory (MB): peak = 3403.387 ; gain = 314.637 ; free physical = 1207 ; free virtual = 36800

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2e437e900

Time (s): cpu = 00:01:32 ; elapsed = 00:01:07 . Memory (MB): peak = 3403.387 ; gain = 314.637 ; free physical = 1204 ; free virtual = 36796
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.053  | TNS=0.000  | WHS=0.081  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2e437e900

Time (s): cpu = 00:01:32 ; elapsed = 00:01:07 . Memory (MB): peak = 3403.387 ; gain = 314.637 ; free physical = 1204 ; free virtual = 36796
Phase 6 Post Hold Fix | Checksum: 2e437e900

Time (s): cpu = 00:01:32 ; elapsed = 00:01:07 . Memory (MB): peak = 3403.387 ; gain = 314.637 ; free physical = 1204 ; free virtual = 36796

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.74494 %
  Global Horizontal Routing Utilization  = 0.847278 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2e437e900

Time (s): cpu = 00:01:32 ; elapsed = 00:01:07 . Memory (MB): peak = 3403.387 ; gain = 314.637 ; free physical = 1204 ; free virtual = 36796

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2e437e900

Time (s): cpu = 00:01:32 ; elapsed = 00:01:07 . Memory (MB): peak = 3403.387 ; gain = 314.637 ; free physical = 1205 ; free virtual = 36798

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 238bac9a5

Time (s): cpu = 00:01:33 ; elapsed = 00:01:07 . Memory (MB): peak = 3403.387 ; gain = 314.637 ; free physical = 1204 ; free virtual = 36797

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.053  | TNS=0.000  | WHS=0.081  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 238bac9a5

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 3403.387 ; gain = 314.637 ; free physical = 1203 ; free virtual = 36796
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 172c2fd78

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 3403.387 ; gain = 314.637 ; free physical = 1205 ; free virtual = 36798
Ending Routing Task | Checksum: 172c2fd78

Time (s): cpu = 00:01:35 ; elapsed = 00:01:09 . Memory (MB): peak = 3403.387 ; gain = 314.637 ; free physical = 1202 ; free virtual = 36795

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:09 . Memory (MB): peak = 3403.387 ; gain = 314.637 ; free physical = 1204 ; free virtual = 36796
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
120 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3475.422 ; gain = 0.000 ; free physical = 1140 ; free virtual = 36746
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3475.422 ; gain = 0.000 ; free physical = 1152 ; free virtual = 36770
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3475.422 ; gain = 0.000 ; free physical = 1152 ; free virtual = 36770
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3475.422 ; gain = 0.000 ; free physical = 1168 ; free virtual = 36789
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3475.422 ; gain = 0.000 ; free physical = 1168 ; free virtual = 36789
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3475.422 ; gain = 0.000 ; free physical = 1166 ; free virtual = 36788
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3475.422 ; gain = 0.000 ; free physical = 1166 ; free virtual = 36788
INFO: [Common 17-1381] The checkpoint '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 10:00:17 2025...
[Mon Feb 24 10:00:22 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:02:57 . Memory (MB): peak = 3061.566 ; gain = 0.000 ; free physical = 3496 ; free virtual = 39107
TIMESTAMP: HLS-REPORT: implementation open_run: 2025-02-24 10:00:22 AEDT
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3061.566 ; gain = 0.000 ; free physical = 3502 ; free virtual = 39113
INFO: [Netlist 29-17] Analyzing 220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.566 ; gain = 0.000 ; free physical = 3524 ; free virtual = 39135
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3162.430 ; gain = 0.000 ; free physical = 3443 ; free virtual = 39054
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3162.430 ; gain = 0.000 ; free physical = 3443 ; free virtual = 39054
Read PlaceDB: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3162.430 ; gain = 0.000 ; free physical = 3442 ; free virtual = 39053
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.430 ; gain = 0.000 ; free physical = 3442 ; free virtual = 39053
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3162.430 ; gain = 0.000 ; free physical = 3438 ; free virtual = 39049
Read Physdb Files: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3162.430 ; gain = 0.000 ; free physical = 3438 ; free virtual = 39049
Restored from archive | CPU: 0.590000 secs | Memory: 16.368011 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3162.430 ; gain = 0.000 ; free physical = 3438 ; free virtual = 39049
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.430 ; gain = 0.000 ; free physical = 3438 ; free virtual = 39049
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2025-02-24 10:00:25 AEDT
INFO: HLS-REPORT: Running report: report_utilization -file ./report/pulseDetector_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/pulseDetector_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/pulseDetector_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_route_status -file ./report/pulseDetector_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/pulseDetector_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/pulseDetector_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/pulseDetector_failfast_routed.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 2 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xc7z035fbg676-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.43%  | OK     |
#  | FD                                                        | 50%       | 2.15%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.10%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 21.56% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 21.56% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 3223      | 424    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.16   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/report/pulseDetector_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 7 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2025-02-24 10:00:35 AEDT
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2025-02-24 10:00:35 AEDT
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2025-02-24 10:00:35 AEDT
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2025-02-24 10:00:35 AEDT
TIMESTAMP: HLS-REPORT: impl process timing paths: 2025-02-24 10:00:35 AEDT
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2025-02-24 10:00:35 AEDT
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2025-02-24 10:00:35 AEDT
HLS EXTRACTION: impl area_totals:  54650 171900 343800 900 1000 0 0
HLS EXTRACTION: impl area_current: 1805 745 7405 194 0 0 70 0 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_SLICE 54650 SLICE 1805 AVAIL_LUT 171900 LUT 745 AVAIL_FF 343800 FF 7405 AVAIL_DSP 900 DSP 194 AVAIL_BRAM 1000 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 70 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/resource_opt4/proj_pulseDetector/solution1/impl/report/verilog/pulseDetector_export.rpt


Implementation tool: Xilinx Vivado v.2023.2
Project:             proj_pulseDetector
Solution:            solution1
Device target:       xc7z035-fbg676-1
Report date:         Mon Feb 24 10:00:35 AEDT 2025

#=== Post-Implementation Resource usage ===
SLICE:         1805
LUT:            745
FF:            7405
DSP:            194
BRAM:             0
URAM:             0
LATCH:            0
SRL:             70
CLB:              0

#=== Final timing ===
CP required:                     3.333
CP achieved post-synthesis:      3.224
CP achieved post-implementation: 3.280
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2025-02-24 10:00:35 AEDT
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=0.053066, worst hold slack (WHS)=0.081374, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2025-02-24 10:00:35 AEDT
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 10:00:35 2025...
INFO: [HLS 200-802] Generated output file proj_pulseDetector/solution1/impl/export.dcp
INFO: [HLS 200-802] Generated output file proj_pulseDetector/solution1/impl/export.veo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 217.6 seconds. CPU system time: 13.21 seconds. Elapsed time: 385.67 seconds; current allocated memory: 2.980 MB.
INFO: [HLS 200-112] Total CPU user time: 617.67 seconds. Total CPU system time: 31.22 seconds. Total elapsed time: 788.83 seconds; peak allocated memory: 378.766 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Feb 24 10:00:39 2025...
