##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_Debug_IntClock
		4.3::Critical Path Report for UART_PS2_IntClock
		4.4::Critical Path Report for UART_Servo_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Servo_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_PS2_IntClock:R)
		5.3::Critical Path Report for (UART_Servo_IntClock:R vs. UART_Servo_IntClock:R)
		5.4::Critical Path Report for (UART_PS2_IntClock:R vs. UART_PS2_IntClock:R)
		5.5::Critical Path Report for (UART_Debug_IntClock:R vs. UART_Debug_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyBUS_CLK            | Frequency: 53.24 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK         | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT            | N/A                   | Target: 24.00 MHz  | 
Clock: UART_Debug_IntClock  | Frequency: 37.62 MHz  | Target: 0.08 MHz   | 
Clock: UART_PS2_IntClock    | Frequency: 53.24 MHz  | Target: 0.31 MHz   | 
Clock: UART_Servo_IntClock  | Frequency: 44.36 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK            UART_PS2_IntClock    41666.7          22884       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            UART_Servo_IntClock  41666.7          23381       N/A              N/A         N/A              N/A         N/A              N/A         
UART_Debug_IntClock  UART_Debug_IntClock  1.30417e+007     13015084    N/A              N/A         N/A              N/A         N/A              N/A         
UART_PS2_IntClock    UART_PS2_IntClock    3.25e+006        3231587     N/A              N/A         N/A              N/A         N/A              N/A         
UART_Servo_IntClock  UART_Servo_IntClock  1.08333e+006     1060790     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase       
---------------  ------------  ---------------------  
Tx_1(0)_PAD:out  33950         UART_Servo_IntClock:R  
Tx_2(0)_PAD      32586         UART_Debug_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 53.24 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)/fb
Path End       : \UART_PS2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PS2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22884p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_PS2_IntClock:R#2)   41667
- Setup time                                                -5210
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13572
-------------------------------------   ----- 
End-of-path arrival time (ps)           13572
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
PS2_IN(0)/fb                                iocell3         1613   1613  22884  RISE       1
\UART_PS2:BUART:rx_postpoll\/main_0         macrocell14     6319   7932  22884  RISE       1
\UART_PS2:BUART:rx_postpoll\/q              macrocell14     3350  11282  22884  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2290  13572  22884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_Debug_IntClock
*************************************************
Clock: UART_Debug_IntClock
Frequency: 37.62 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13015084p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                             -11520
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15063
-------------------------------------   ----- 
End-of-path arrival time (ps)           15063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_0\/q                      macrocell39     1250   1250  13015084  RISE       1
\UART_Debug:BUART:counter_load_not\/main_1           macrocell10     7552   8802  13015084  RISE       1
\UART_Debug:BUART:counter_load_not\/q                macrocell10     3350  12152  13015084  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2911  15063  13015084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_PS2_IntClock
***********************************************
Clock: UART_PS2_IntClock
Frequency: 53.24 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)/fb
Path End       : \UART_PS2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PS2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22884p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_PS2_IntClock:R#2)   41667
- Setup time                                                -5210
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13572
-------------------------------------   ----- 
End-of-path arrival time (ps)           13572
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
PS2_IN(0)/fb                                iocell3         1613   1613  22884  RISE       1
\UART_PS2:BUART:rx_postpoll\/main_0         macrocell14     6319   7932  22884  RISE       1
\UART_PS2:BUART:rx_postpoll\/q              macrocell14     3350  11282  22884  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2290  13572  22884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_Servo_IntClock
*************************************************
Clock: UART_Servo_IntClock
Frequency: 44.36 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_state_2\/q
Path End       : \UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060790p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                            -11520
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11023
-------------------------------------   ----- 
End-of-path arrival time (ps)           11023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_state_2\/q                      macrocell20     1250   1250  1060790  RISE       1
\UART_Servo:BUART:counter_load_not\/main_3           macrocell2      4115   5365  1060790  RISE       1
\UART_Servo:BUART:counter_load_not\/q                macrocell2      3350   8715  1060790  RISE       1
\UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2309  11023  1060790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Servo_IntClock:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tx_1(0)/fb
Path End       : \UART_Servo:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Servo:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23381p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Servo_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13076
-------------------------------------   ----- 
End-of-path arrival time (ps)           13076
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Tx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Tx_1(0)/fb                                    iocell1         1597   1597  23381  RISE       1
\UART_Servo:BUART:rx_postpoll\/main_0         macrocell6      5062   6659  23381  RISE       1
\UART_Servo:BUART:rx_postpoll\/q              macrocell6      3350  10009  23381  RISE       1
\UART_Servo:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   3066  13076  23381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_PS2_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)/fb
Path End       : \UART_PS2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PS2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22884p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_PS2_IntClock:R#2)   41667
- Setup time                                                -5210
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13572
-------------------------------------   ----- 
End-of-path arrival time (ps)           13572
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
PS2_IN(0)/fb                                iocell3         1613   1613  22884  RISE       1
\UART_PS2:BUART:rx_postpoll\/main_0         macrocell14     6319   7932  22884  RISE       1
\UART_PS2:BUART:rx_postpoll\/q              macrocell14     3350  11282  22884  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2290  13572  22884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (UART_Servo_IntClock:R vs. UART_Servo_IntClock:R)
*******************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_state_2\/q
Path End       : \UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060790p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                            -11520
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11023
-------------------------------------   ----- 
End-of-path arrival time (ps)           11023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_state_2\/q                      macrocell20     1250   1250  1060790  RISE       1
\UART_Servo:BUART:counter_load_not\/main_3           macrocell2      4115   5365  1060790  RISE       1
\UART_Servo:BUART:counter_load_not\/q                macrocell2      3350   8715  1060790  RISE       1
\UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2309  11023  1060790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (UART_PS2_IntClock:R vs. UART_PS2_IntClock:R)
***************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PS2:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_PS2:BUART:sRX:RxSts\/clock
Path slack     : 3231587p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16843
-------------------------------------   ----- 
End-of-path arrival time (ps)           16843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   5280   5280  3231587  RISE       1
\UART_PS2:BUART:rx_status_4\/main_1                 macrocell15     2293   7573  3231587  RISE       1
\UART_PS2:BUART:rx_status_4\/q                      macrocell15     3350  10923  3231587  RISE       1
\UART_PS2:BUART:sRX:RxSts\/status_4                 statusicell4    5919  16843  3231587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1


5.5::Critical Path Report for (UART_Debug_IntClock:R vs. UART_Debug_IntClock:R)
*******************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13015084p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                             -11520
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15063
-------------------------------------   ----- 
End-of-path arrival time (ps)           15063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_0\/q                      macrocell39     1250   1250  13015084  RISE       1
\UART_Debug:BUART:counter_load_not\/main_1           macrocell10     7552   8802  13015084  RISE       1
\UART_Debug:BUART:counter_load_not\/q                macrocell10     3350  12152  13015084  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2911  15063  13015084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)/fb
Path End       : \UART_PS2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PS2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22884p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_PS2_IntClock:R#2)   41667
- Setup time                                                -5210
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13572
-------------------------------------   ----- 
End-of-path arrival time (ps)           13572
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
PS2_IN(0)/fb                                iocell3         1613   1613  22884  RISE       1
\UART_PS2:BUART:rx_postpoll\/main_0         macrocell14     6319   7932  22884  RISE       1
\UART_PS2:BUART:rx_postpoll\/q              macrocell14     3350  11282  22884  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2290  13572  22884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tx_1(0)/fb
Path End       : \UART_Servo:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Servo:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23381p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Servo_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13076
-------------------------------------   ----- 
End-of-path arrival time (ps)           13076
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Tx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Tx_1(0)/fb                                    iocell1         1597   1597  23381  RISE       1
\UART_Servo:BUART:rx_postpoll\/main_0         macrocell6      5062   6659  23381  RISE       1
\UART_Servo:BUART:rx_postpoll\/q              macrocell6      3350  10009  23381  RISE       1
\UART_Servo:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   3066  13076  23381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tx_1(0)/fb
Path End       : \UART_Servo:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Servo:BUART:rx_state_0\/clock_0
Path slack     : 25088p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Servo_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13069
-------------------------------------   ----- 
End-of-path arrival time (ps)           13069
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Tx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Tx_1(0)/fb                             iocell1       1597   1597  23381  RISE       1
\UART_Servo:BUART:rx_postpoll\/main_0  macrocell6    5062   6659  23381  RISE       1
\UART_Servo:BUART:rx_postpoll\/q       macrocell6    3350  10009  23381  RISE       1
\UART_Servo:BUART:rx_state_0\/main_3   macrocell24   3060  13069  25088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tx_1(0)/fb
Path End       : \UART_Servo:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Servo:BUART:rx_status_3\/clock_0
Path slack     : 25088p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Servo_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13069
-------------------------------------   ----- 
End-of-path arrival time (ps)           13069
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Tx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Tx_1(0)/fb                             iocell1       1597   1597  23381  RISE       1
\UART_Servo:BUART:rx_postpoll\/main_0  macrocell6    5062   6659  23381  RISE       1
\UART_Servo:BUART:rx_postpoll\/q       macrocell6    3350  10009  23381  RISE       1
\UART_Servo:BUART:rx_status_3\/main_3  macrocell33   3060  13069  25088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_status_3\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tx_1(0)/fb
Path End       : \UART_Servo:BUART:rx_parity_bit\/main_3
Capture Clock  : \UART_Servo:BUART:rx_parity_bit\/clock_0
Path slack     : 25088p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Servo_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13069
-------------------------------------   ----- 
End-of-path arrival time (ps)           13069
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Tx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Tx_1(0)/fb                               iocell1       1597   1597  23381  RISE       1
\UART_Servo:BUART:rx_postpoll\/main_0    macrocell6    5062   6659  23381  RISE       1
\UART_Servo:BUART:rx_postpoll\/q         macrocell6    3350  10009  23381  RISE       1
\UART_Servo:BUART:rx_parity_bit\/main_3  macrocell36   3060  13069  25088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_parity_bit\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tx_1(0)/fb
Path End       : \UART_Servo:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \UART_Servo:BUART:rx_parity_error_pre\/clock_0
Path slack     : 25198p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Servo_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12959
-------------------------------------   ----- 
End-of-path arrival time (ps)           12959
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Tx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Tx_1(0)/fb                                     iocell1       1597   1597  23381  RISE       1
\UART_Servo:BUART:rx_postpoll\/main_0          macrocell6    5062   6659  23381  RISE       1
\UART_Servo:BUART:rx_postpoll\/q               macrocell6    3350  10009  23381  RISE       1
\UART_Servo:BUART:rx_parity_error_pre\/main_3  macrocell34   2949  12959  25198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_parity_error_pre\/clock_0             macrocell34         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)/fb
Path End       : \UART_PS2:BUART:rx_last\/main_0
Capture Clock  : \UART_PS2:BUART:rx_last\/clock_0
Path slack     : 28230p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_PS2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9927
-------------------------------------   ---- 
End-of-path arrival time (ps)           9927
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
PS2_IN(0)/fb                     iocell3       1613   1613  22884  RISE       1
\UART_PS2:BUART:rx_last\/main_0  macrocell52   8314   9927  28230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_last\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)/fb
Path End       : \UART_PS2:BUART:rx_status_3\/main_0
Capture Clock  : \UART_PS2:BUART:rx_status_3\/clock_0
Path slack     : 29144p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_PS2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9013
-------------------------------------   ---- 
End-of-path arrival time (ps)           9013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
PS2_IN(0)/fb                         iocell3       1613   1613  22884  RISE       1
\UART_PS2:BUART:rx_status_3\/main_0  macrocell51   7400   9013  29144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_status_3\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)/fb
Path End       : \UART_PS2:BUART:pollcount_1\/main_0
Capture Clock  : \UART_PS2:BUART:pollcount_1\/clock_0
Path slack     : 29158p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_PS2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8999
-------------------------------------   ---- 
End-of-path arrival time (ps)           8999
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
PS2_IN(0)/fb                         iocell3       1613   1613  22884  RISE       1
\UART_PS2:BUART:pollcount_1\/main_0  macrocell49   7386   8999  29158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:pollcount_1\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)/fb
Path End       : \UART_PS2:BUART:pollcount_0\/main_0
Capture Clock  : \UART_PS2:BUART:pollcount_0\/clock_0
Path slack     : 29158p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_PS2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8999
-------------------------------------   ---- 
End-of-path arrival time (ps)           8999
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
PS2_IN(0)/fb                         iocell3       1613   1613  22884  RISE       1
\UART_PS2:BUART:pollcount_0\/main_0  macrocell50   7386   8999  29158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:pollcount_0\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)/fb
Path End       : \UART_PS2:BUART:rx_state_0\/main_0
Capture Clock  : \UART_PS2:BUART:rx_state_0\/clock_0
Path slack     : 30219p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_PS2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7937
-------------------------------------   ---- 
End-of-path arrival time (ps)           7937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
PS2_IN(0)/fb                        iocell3       1613   1613  22884  RISE       1
\UART_PS2:BUART:rx_state_0\/main_0  macrocell43   6324   7937  30219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)/fb
Path End       : \UART_PS2:BUART:rx_state_2\/main_0
Capture Clock  : \UART_PS2:BUART:rx_state_2\/clock_0
Path slack     : 30219p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_PS2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7937
-------------------------------------   ---- 
End-of-path arrival time (ps)           7937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
PS2_IN(0)/fb                        iocell3       1613   1613  22884  RISE       1
\UART_PS2:BUART:rx_state_2\/main_0  macrocell46   6324   7937  30219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tx_1(0)/fb
Path End       : \UART_Servo:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Servo:BUART:rx_state_2\/clock_0
Path slack     : 30540p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Servo_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7617
-------------------------------------   ---- 
End-of-path arrival time (ps)           7617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Tx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Tx_1(0)/fb                            iocell1       1597   1597  23381  RISE       1
\UART_Servo:BUART:rx_state_2\/main_5  macrocell27   6020   7617  30540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_2\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tx_1(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30549p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Servo_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7608
-------------------------------------   ---- 
End-of-path arrival time (ps)           7608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Tx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Tx_1(0)/fb       iocell1       1597   1597  23381  RISE       1
MODIN1_1/main_2  macrocell30   6011   7608  30549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tx_1(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30549p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Servo_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7608
-------------------------------------   ---- 
End-of-path arrival time (ps)           7608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Tx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Tx_1(0)/fb       iocell1       1597   1597  23381  RISE       1
MODIN1_0/main_2  macrocell31   6011   7608  30549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Tx_1(0)/fb
Path End       : \UART_Servo:BUART:rx_last\/main_0
Capture Clock  : \UART_Servo:BUART:rx_last\/clock_0
Path slack     : 31497p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Servo_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6659
-------------------------------------   ---- 
End-of-path arrival time (ps)           6659
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Tx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Tx_1(0)/fb                         iocell1       1597   1597  23381  RISE       1
\UART_Servo:BUART:rx_last\/main_0  macrocell35   5062   6659  31497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_last\/clock_0                         macrocell35         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_state_2\/q
Path End       : \UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060790p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                            -11520
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11023
-------------------------------------   ----- 
End-of-path arrival time (ps)           11023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_state_2\/q                      macrocell20     1250   1250  1060790  RISE       1
\UART_Servo:BUART:counter_load_not\/main_3           macrocell2      4115   5365  1060790  RISE       1
\UART_Servo:BUART:counter_load_not\/q                macrocell2      3350   8715  1060790  RISE       1
\UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2309  11023  1060790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Servo:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Servo:BUART:sRX:RxSts\/clock
Path slack     : 1063512p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -1570
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18252
-------------------------------------   ----- 
End-of-path arrival time (ps)           18252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Servo:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  1063512  RISE       1
\UART_Servo:BUART:rx_status_4\/main_1                 macrocell7      3681   8961  1063512  RISE       1
\UART_Servo:BUART:rx_status_4\/q                      macrocell7      3350  12311  1063512  RISE       1
\UART_Servo:BUART:sRX:RxSts\/status_4                 statusicell2    5940  18252  1063512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_3\/q
Path End       : \UART_Servo:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Servo:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066239p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -4220
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12875
-------------------------------------   ----- 
End-of-path arrival time (ps)           12875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_3\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_3\/q            macrocell26   1250   1250  1066239  RISE       1
\UART_Servo:BUART:rx_counter_load\/main_2  macrocell5    5330   6580  1066239  RISE       1
\UART_Servo:BUART:rx_counter_load\/q       macrocell5    3350   9930  1066239  RISE       1
\UART_Servo:BUART:sRX:RxBitCounter\/load   count7cell    2945  12875  1066239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Servo:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Servo:BUART:sTX:TxSts\/clock
Path slack     : 1067175p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -1570
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14588
-------------------------------------   ----- 
End-of-path arrival time (ps)           14588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Servo:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  1067175  RISE       1
\UART_Servo:BUART:tx_status_0\/main_3                 macrocell3      3631   8911  1067175  RISE       1
\UART_Servo:BUART:tx_status_0\/q                      macrocell3      3350  12261  1067175  RISE       1
\UART_Servo:BUART:sTX:TxSts\/status_0                 statusicell1    2327  14588  1067175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Servo:BUART:txn\/main_3
Capture Clock  : \UART_Servo:BUART:txn\/clock_0
Path slack     : 1070213p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9610
-------------------------------------   ---- 
End-of-path arrival time (ps)           9610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Servo:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   7280   7280  1070213  RISE       1
\UART_Servo:BUART:txn\/main_3                macrocell17     2330   9610  1070213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:txn\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Servo:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Servo:BUART:tx_state_0\/clock_0
Path slack     : 1070471p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9352
-------------------------------------   ---- 
End-of-path arrival time (ps)           9352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Servo:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  1067175  RISE       1
\UART_Servo:BUART:tx_state_0\/main_3                  macrocell19     4072   9352  1070471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_0\/q
Path End       : \UART_Servo:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Servo:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070636p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -6300
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6398
-------------------------------------   ---- 
End-of-path arrival time (ps)           6398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_0\/q                macrocell24     1250   1250  1066857  RISE       1
\UART_Servo:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5148   6398  1070636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_state_0\/q
Path End       : \UART_Servo:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Servo:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071027p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -6290
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6017
-------------------------------------   ---- 
End-of-path arrival time (ps)           6017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_state_0\/q                macrocell19     1250   1250  1062599  RISE       1
\UART_Servo:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4767   6017  1071027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_bitclk_enable\/q
Path End       : \UART_Servo:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Servo:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071263p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -6300
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_bitclk_enable\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_bitclk_enable\/q          macrocell28     1250   1250  1071263  RISE       1
\UART_Servo:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4520   5770  1071263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_state_1\/q
Path End       : \UART_Servo:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Servo:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071487p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -6290
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5556
-------------------------------------   ---- 
End-of-path arrival time (ps)           5556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_state_1\/q                macrocell18     1250   1250  1061676  RISE       1
\UART_Servo:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4306   5556  1071487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Servo:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Servo:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071620p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -6300
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5414
-------------------------------------   ---- 
End-of-path arrival time (ps)           5414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_ctrl_mark_last\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_ctrl_mark_last\/q         macrocell22     1250   1250  1068670  RISE       1
\UART_Servo:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4164   5414  1071620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_3\/q
Path End       : \UART_Servo:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Servo:BUART:rx_state_0\/clock_0
Path slack     : 1072295p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_3\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_3\/q       macrocell26   1250   1250  1066239  RISE       1
\UART_Servo:BUART:rx_state_0\/main_4  macrocell24   6278   7528  1072295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_3\/q
Path End       : \UART_Servo:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Servo:BUART:rx_state_3\/clock_0
Path slack     : 1072295p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_3\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_3\/q       macrocell26   1250   1250  1066239  RISE       1
\UART_Servo:BUART:rx_state_3\/main_3  macrocell26   6278   7528  1072295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_3\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_3\/q
Path End       : \UART_Servo:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Servo:BUART:rx_status_3\/clock_0
Path slack     : 1072295p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_3\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_3\/q        macrocell26   1250   1250  1066239  RISE       1
\UART_Servo:BUART:rx_status_3\/main_4  macrocell33   6278   7528  1072295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_status_3\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_3\/q
Path End       : \UART_Servo:BUART:rx_parity_bit\/main_4
Capture Clock  : \UART_Servo:BUART:rx_parity_bit\/clock_0
Path slack     : 1072295p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_3\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_3\/q          macrocell26   1250   1250  1066239  RISE       1
\UART_Servo:BUART:rx_parity_bit\/main_4  macrocell36   6278   7528  1072295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_parity_bit\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_3\/q
Path End       : \UART_Servo:BUART:rx_status_2\/main_3
Capture Clock  : \UART_Servo:BUART:rx_status_2\/clock_0
Path slack     : 1072303p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7521
-------------------------------------   ---- 
End-of-path arrival time (ps)           7521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_3\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_3\/q        macrocell26   1250   1250  1066239  RISE       1
\UART_Servo:BUART:rx_status_2\/main_3  macrocell32   6271   7521  1072303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_status_2\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_3\/q
Path End       : \UART_Servo:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \UART_Servo:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1072303p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7521
-------------------------------------   ---- 
End-of-path arrival time (ps)           7521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_3\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_3\/q                macrocell26   1250   1250  1066239  RISE       1
\UART_Servo:BUART:rx_parity_error_pre\/main_4  macrocell34   6271   7521  1072303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_parity_error_pre\/clock_0             macrocell34         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Servo:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Servo:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072663p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -6290
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4380
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1062853  RISE       1
\UART_Servo:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3380   4380  1072663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_3\/q
Path End       : \UART_Servo:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Servo:BUART:rx_load_fifo\/clock_0
Path slack     : 1073243p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6580
-------------------------------------   ---- 
End-of-path arrival time (ps)           6580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_3\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_3\/q         macrocell26   1250   1250  1066239  RISE       1
\UART_Servo:BUART:rx_load_fifo\/main_3  macrocell25   5330   6580  1073243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_load_fifo\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_3\/q
Path End       : \UART_Servo:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Servo:BUART:rx_state_2\/clock_0
Path slack     : 1073243p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6580
-------------------------------------   ---- 
End-of-path arrival time (ps)           6580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_3\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_3\/q       macrocell26   1250   1250  1066239  RISE       1
\UART_Servo:BUART:rx_state_2\/main_3  macrocell27   5330   6580  1073243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_2\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_3\/q
Path End       : \UART_Servo:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Servo:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073243p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6580
-------------------------------------   ---- 
End-of-path arrival time (ps)           6580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_3\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_3\/q               macrocell26   1250   1250  1066239  RISE       1
\UART_Servo:BUART:rx_state_stop1_reg\/main_2  macrocell29   5330   6580  1073243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_stop1_reg\/clock_0              macrocell29         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_state_1\/q
Path End       : \UART_Servo:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Servo:BUART:tx_state_2\/clock_0
Path slack     : 1073321p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6503
-------------------------------------   ---- 
End-of-path arrival time (ps)           6503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_state_1\/q       macrocell18   1250   1250  1061676  RISE       1
\UART_Servo:BUART:tx_state_2\/main_0  macrocell20   5253   6503  1073321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_state_1\/q
Path End       : \UART_Servo:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Servo:BUART:tx_bitclk\/clock_0
Path slack     : 1073321p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6503
-------------------------------------   ---- 
End-of-path arrival time (ps)           6503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_state_1\/q      macrocell18   1250   1250  1061676  RISE       1
\UART_Servo:BUART:tx_bitclk\/main_0  macrocell21   5253   6503  1073321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_bitclk\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_state_1\/q
Path End       : \UART_Servo:BUART:tx_parity_bit\/main_1
Capture Clock  : \UART_Servo:BUART:tx_parity_bit\/clock_0
Path slack     : 1073321p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6503
-------------------------------------   ---- 
End-of-path arrival time (ps)           6503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_state_1\/q          macrocell18   1250   1250  1061676  RISE       1
\UART_Servo:BUART:tx_parity_bit\/main_1  macrocell23   5253   6503  1073321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_parity_bit\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_0\/q
Path End       : \UART_Servo:BUART:rx_status_2\/main_1
Capture Clock  : \UART_Servo:BUART:rx_status_2\/clock_0
Path slack     : 1073418p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_0\/q        macrocell24   1250   1250  1066857  RISE       1
\UART_Servo:BUART:rx_status_2\/main_1  macrocell32   5155   6405  1073418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_status_2\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_0\/q
Path End       : \UART_Servo:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \UART_Servo:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1073418p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_0\/q                macrocell24   1250   1250  1066857  RISE       1
\UART_Servo:BUART:rx_parity_error_pre\/main_1  macrocell34   5155   6405  1073418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_parity_error_pre\/clock_0             macrocell34         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_bitclk_enable\/q
Path End       : \UART_Servo:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Servo:BUART:rx_state_0\/clock_0
Path slack     : 1073493p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_bitclk_enable\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1071263  RISE       1
\UART_Servo:BUART:rx_state_0\/main_2   macrocell24   5080   6330  1073493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_bitclk_enable\/q
Path End       : \UART_Servo:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Servo:BUART:rx_state_3\/clock_0
Path slack     : 1073493p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_bitclk_enable\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1071263  RISE       1
\UART_Servo:BUART:rx_state_3\/main_2   macrocell26   5080   6330  1073493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_3\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_bitclk_enable\/q
Path End       : \UART_Servo:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Servo:BUART:rx_status_3\/clock_0
Path slack     : 1073493p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_bitclk_enable\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1071263  RISE       1
\UART_Servo:BUART:rx_status_3\/main_2  macrocell33   5080   6330  1073493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_status_3\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_bitclk_enable\/q
Path End       : \UART_Servo:BUART:rx_parity_bit\/main_2
Capture Clock  : \UART_Servo:BUART:rx_parity_bit\/clock_0
Path slack     : 1073493p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_bitclk_enable\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_bitclk_enable\/q    macrocell28   1250   1250  1071263  RISE       1
\UART_Servo:BUART:rx_parity_bit\/main_2  macrocell36   5080   6330  1073493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_parity_bit\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_bitclk\/q
Path End       : \UART_Servo:BUART:tx_state_1\/main_4
Capture Clock  : \UART_Servo:BUART:tx_state_1\/clock_0
Path slack     : 1073548p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_bitclk\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_bitclk\/q        macrocell21   1250   1250  1073548  RISE       1
\UART_Servo:BUART:tx_state_1\/main_4  macrocell18   5026   6276  1073548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_state_2\/q
Path End       : \UART_Servo:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Servo:BUART:tx_state_1\/clock_0
Path slack     : 1073551p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6273
-------------------------------------   ---- 
End-of-path arrival time (ps)           6273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_state_2\/q       macrocell20   1250   1250  1060790  RISE       1
\UART_Servo:BUART:tx_state_1\/main_3  macrocell18   5023   6273  1073551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_0\/q
Path End       : \UART_Servo:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Servo:BUART:rx_load_fifo\/clock_0
Path slack     : 1073861p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5962
-------------------------------------   ---- 
End-of-path arrival time (ps)           5962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_0\/q         macrocell24   1250   1250  1066857  RISE       1
\UART_Servo:BUART:rx_load_fifo\/main_1  macrocell25   4712   5962  1073861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_load_fifo\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_0\/q
Path End       : \UART_Servo:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Servo:BUART:rx_state_2\/clock_0
Path slack     : 1073861p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5962
-------------------------------------   ---- 
End-of-path arrival time (ps)           5962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_0\/q       macrocell24   1250   1250  1066857  RISE       1
\UART_Servo:BUART:rx_state_2\/main_1  macrocell27   4712   5962  1073861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_2\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_0\/q
Path End       : \UART_Servo:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Servo:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073861p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5962
-------------------------------------   ---- 
End-of-path arrival time (ps)           5962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_0\/q               macrocell24   1250   1250  1066857  RISE       1
\UART_Servo:BUART:rx_state_stop1_reg\/main_1  macrocell29   4712   5962  1073861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_stop1_reg\/clock_0              macrocell29         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_state_0\/q
Path End       : \UART_Servo:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Servo:BUART:tx_state_2\/clock_0
Path slack     : 1073869p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5954
-------------------------------------   ---- 
End-of-path arrival time (ps)           5954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_state_0\/q       macrocell19   1250   1250  1062599  RISE       1
\UART_Servo:BUART:tx_state_2\/main_1  macrocell20   4704   5954  1073869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_state_0\/q
Path End       : \UART_Servo:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_Servo:BUART:tx_bitclk\/clock_0
Path slack     : 1073869p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5954
-------------------------------------   ---- 
End-of-path arrival time (ps)           5954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_state_0\/q      macrocell19   1250   1250  1062599  RISE       1
\UART_Servo:BUART:tx_bitclk\/main_1  macrocell21   4704   5954  1073869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_bitclk\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_state_0\/q
Path End       : \UART_Servo:BUART:tx_parity_bit\/main_2
Capture Clock  : \UART_Servo:BUART:tx_parity_bit\/clock_0
Path slack     : 1073869p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5954
-------------------------------------   ---- 
End-of-path arrival time (ps)           5954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_state_0\/q          macrocell19   1250   1250  1062599  RISE       1
\UART_Servo:BUART:tx_parity_bit\/main_2  macrocell23   4704   5954  1073869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_parity_bit\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_state_1\/q
Path End       : \UART_Servo:BUART:txn\/main_1
Capture Clock  : \UART_Servo:BUART:txn\/clock_0
Path slack     : 1074248p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5575
-------------------------------------   ---- 
End-of-path arrival time (ps)           5575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_state_1\/q  macrocell18   1250   1250  1061676  RISE       1
\UART_Servo:BUART:txn\/main_1    macrocell17   4325   5575  1074248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:txn\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_state_0\/q
Path End       : \UART_Servo:BUART:txn\/main_2
Capture Clock  : \UART_Servo:BUART:txn\/clock_0
Path slack     : 1074372p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_state_0\/q  macrocell19   1250   1250  1062599  RISE       1
\UART_Servo:BUART:txn\/main_2    macrocell17   4201   5451  1074372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:txn\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_parity_bit\/q
Path End       : \UART_Servo:BUART:tx_parity_bit\/main_5
Capture Clock  : \UART_Servo:BUART:tx_parity_bit\/clock_0
Path slack     : 1074379p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_parity_bit\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_parity_bit\/q       macrocell23   1250   1250  1074379  RISE       1
\UART_Servo:BUART:tx_parity_bit\/main_5  macrocell23   4194   5444  1074379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_parity_bit\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:txn\/q
Path End       : \UART_Servo:BUART:tx_parity_bit\/main_0
Capture Clock  : \UART_Servo:BUART:tx_parity_bit\/clock_0
Path slack     : 1074387p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           5436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:txn\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:txn\/q                 macrocell17   1250   1250  1074387  RISE       1
\UART_Servo:BUART:tx_parity_bit\/main_0  macrocell23   4186   5436  1074387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_parity_bit\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Servo:BUART:rx_status_2\/main_0
Capture Clock  : \UART_Servo:BUART:rx_status_2\/clock_0
Path slack     : 1074418p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_ctrl_mark_last\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1068670  RISE       1
\UART_Servo:BUART:rx_status_2\/main_0   macrocell32   4155   5405  1074418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_status_2\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Servo:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \UART_Servo:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1074418p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_ctrl_mark_last\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_ctrl_mark_last\/q         macrocell22   1250   1250  1068670  RISE       1
\UART_Servo:BUART:rx_parity_error_pre\/main_0  macrocell34   4155   5405  1074418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_parity_error_pre\/clock_0             macrocell34         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_parity_bit\/q
Path End       : \UART_Servo:BUART:txn\/main_7
Capture Clock  : \UART_Servo:BUART:txn\/clock_0
Path slack     : 1074442p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_parity_bit\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_parity_bit\/q  macrocell23   1250   1250  1074379  RISE       1
\UART_Servo:BUART:txn\/main_7       macrocell17   4131   5381  1074442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:txn\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Servo:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Servo:BUART:rx_state_0\/clock_0
Path slack     : 1074445p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_ctrl_mark_last\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1068670  RISE       1
\UART_Servo:BUART:rx_state_0\/main_0    macrocell24   4128   5378  1074445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Servo:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Servo:BUART:rx_state_3\/clock_0
Path slack     : 1074445p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_ctrl_mark_last\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1068670  RISE       1
\UART_Servo:BUART:rx_state_3\/main_0    macrocell26   4128   5378  1074445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_3\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Servo:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Servo:BUART:rx_status_3\/clock_0
Path slack     : 1074445p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_ctrl_mark_last\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1068670  RISE       1
\UART_Servo:BUART:rx_status_3\/main_0   macrocell33   4128   5378  1074445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_status_3\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Servo:BUART:rx_parity_bit\/main_0
Capture Clock  : \UART_Servo:BUART:rx_parity_bit\/clock_0
Path slack     : 1074445p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_ctrl_mark_last\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_ctrl_mark_last\/q   macrocell22   1250   1250  1068670  RISE       1
\UART_Servo:BUART:rx_parity_bit\/main_0  macrocell36   4128   5378  1074445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_parity_bit\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_bitclk\/q
Path End       : \UART_Servo:BUART:tx_state_0\/main_6
Capture Clock  : \UART_Servo:BUART:tx_state_0\/clock_0
Path slack     : 1074455p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5368
-------------------------------------   ---- 
End-of-path arrival time (ps)           5368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_bitclk\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_bitclk\/q        macrocell21   1250   1250  1073548  RISE       1
\UART_Servo:BUART:tx_state_0\/main_6  macrocell19   4118   5368  1074455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_state_2\/q
Path End       : \UART_Servo:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Servo:BUART:tx_state_0\/clock_0
Path slack     : 1074459p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5365
-------------------------------------   ---- 
End-of-path arrival time (ps)           5365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_state_2\/q       macrocell20   1250   1250  1060790  RISE       1
\UART_Servo:BUART:tx_state_0\/main_4  macrocell19   4115   5365  1074459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_bitclk_enable\/q
Path End       : \UART_Servo:BUART:rx_status_2\/main_2
Capture Clock  : \UART_Servo:BUART:rx_status_2\/clock_0
Path slack     : 1074480p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5343
-------------------------------------   ---- 
End-of-path arrival time (ps)           5343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_bitclk_enable\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1071263  RISE       1
\UART_Servo:BUART:rx_status_2\/main_2  macrocell32   4093   5343  1074480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_status_2\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_bitclk_enable\/q
Path End       : \UART_Servo:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \UART_Servo:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1074480p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5343
-------------------------------------   ---- 
End-of-path arrival time (ps)           5343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_bitclk_enable\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_bitclk_enable\/q          macrocell28   1250   1250  1071263  RISE       1
\UART_Servo:BUART:rx_parity_error_pre\/main_2  macrocell34   4093   5343  1074480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_parity_error_pre\/clock_0             macrocell34         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Servo:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Servo:BUART:tx_state_2\/clock_0
Path slack     : 1074502p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1062853  RISE       1
\UART_Servo:BUART:tx_state_2\/main_2               macrocell20     4321   5321  1074502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Servo:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_Servo:BUART:tx_bitclk\/clock_0
Path slack     : 1074502p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1062853  RISE       1
\UART_Servo:BUART:tx_bitclk\/main_2                macrocell21     4321   5321  1074502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_bitclk\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Servo:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Servo:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074783p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074783  RISE       1
\UART_Servo:BUART:rx_bitclk_enable\/main_0   macrocell28   2931   5041  1074783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_bitclk_enable\/clock_0                macrocell28         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074783p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074783  RISE       1
MODIN1_1/main_0                              macrocell30   2931   5041  1074783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1074783p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074783  RISE       1
MODIN1_0/main_0                              macrocell31   2931   5041  1074783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_0\/q
Path End       : \UART_Servo:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Servo:BUART:rx_state_0\/clock_0
Path slack     : 1074787p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_0\/q       macrocell24   1250   1250  1066857  RISE       1
\UART_Servo:BUART:rx_state_0\/main_1  macrocell24   3786   5036  1074787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_0\/q
Path End       : \UART_Servo:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Servo:BUART:rx_state_3\/clock_0
Path slack     : 1074787p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_0\/q       macrocell24   1250   1250  1066857  RISE       1
\UART_Servo:BUART:rx_state_3\/main_1  macrocell26   3786   5036  1074787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_3\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_0\/q
Path End       : \UART_Servo:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Servo:BUART:rx_status_3\/clock_0
Path slack     : 1074787p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_0\/q        macrocell24   1250   1250  1066857  RISE       1
\UART_Servo:BUART:rx_status_3\/main_1  macrocell33   3786   5036  1074787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_status_3\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_0\/q
Path End       : \UART_Servo:BUART:rx_parity_bit\/main_1
Capture Clock  : \UART_Servo:BUART:rx_parity_bit\/clock_0
Path slack     : 1074787p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_0\/q          macrocell24   1250   1250  1066857  RISE       1
\UART_Servo:BUART:rx_parity_bit\/main_1  macrocell36   3786   5036  1074787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_parity_bit\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Servo:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Servo:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074789p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074789  RISE       1
\UART_Servo:BUART:rx_bitclk_enable\/main_1   macrocell28   2924   5034  1074789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_bitclk_enable\/clock_0                macrocell28         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074789p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074789  RISE       1
MODIN1_1/main_1                              macrocell30   2924   5034  1074789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1074789p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074789  RISE       1
MODIN1_0/main_1                              macrocell31   2924   5034  1074789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Servo:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Servo:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074792p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1074792  RISE       1
\UART_Servo:BUART:rx_bitclk_enable\/main_2   macrocell28   2921   5031  1074792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_bitclk_enable\/clock_0                macrocell28         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_2\/q
Path End       : \UART_Servo:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Servo:BUART:rx_state_0\/clock_0
Path slack     : 1075053p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_2\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_2\/q       macrocell27   1250   1250  1068948  RISE       1
\UART_Servo:BUART:rx_state_0\/main_5  macrocell24   3521   4771  1075053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_2\/q
Path End       : \UART_Servo:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Servo:BUART:rx_state_3\/clock_0
Path slack     : 1075053p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_2\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_2\/q       macrocell27   1250   1250  1068948  RISE       1
\UART_Servo:BUART:rx_state_3\/main_4  macrocell26   3521   4771  1075053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_3\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_2\/q
Path End       : \UART_Servo:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Servo:BUART:rx_status_3\/clock_0
Path slack     : 1075053p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_2\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_2\/q        macrocell27   1250   1250  1068948  RISE       1
\UART_Servo:BUART:rx_status_3\/main_5  macrocell33   3521   4771  1075053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_status_3\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_2\/q
Path End       : \UART_Servo:BUART:rx_parity_bit\/main_5
Capture Clock  : \UART_Servo:BUART:rx_parity_bit\/clock_0
Path slack     : 1075053p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_2\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_2\/q          macrocell27   1250   1250  1068948  RISE       1
\UART_Servo:BUART:rx_parity_bit\/main_5  macrocell36   3521   4771  1075053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_parity_bit\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_2\/q
Path End       : \UART_Servo:BUART:rx_status_2\/main_4
Capture Clock  : \UART_Servo:BUART:rx_status_2\/clock_0
Path slack     : 1075155p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_2\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_2\/q        macrocell27   1250   1250  1068948  RISE       1
\UART_Servo:BUART:rx_status_2\/main_4  macrocell32   3419   4669  1075155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_status_2\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_2\/q
Path End       : \UART_Servo:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \UART_Servo:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1075155p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_2\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_2\/q                macrocell27   1250   1250  1068948  RISE       1
\UART_Servo:BUART:rx_parity_error_pre\/main_5  macrocell34   3419   4669  1075155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_parity_error_pre\/clock_0             macrocell34         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_state_1\/q
Path End       : \UART_Servo:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Servo:BUART:tx_state_0\/clock_0
Path slack     : 1075345p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_state_1\/q       macrocell18   1250   1250  1061676  RISE       1
\UART_Servo:BUART:tx_state_0\/main_0  macrocell19   3228   4478  1075345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_bitclk\/q
Path End       : \UART_Servo:BUART:txn\/main_6
Capture Clock  : \UART_Servo:BUART:txn\/clock_0
Path slack     : 1075362p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_bitclk\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_bitclk\/q  macrocell21   1250   1250  1073548  RISE       1
\UART_Servo:BUART:txn\/main_6   macrocell17   3211   4461  1075362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:txn\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_state_2\/q
Path End       : \UART_Servo:BUART:txn\/main_4
Capture Clock  : \UART_Servo:BUART:txn\/clock_0
Path slack     : 1075367p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_state_2\/q  macrocell20   1250   1250  1060790  RISE       1
\UART_Servo:BUART:txn\/main_4    macrocell17   3206   4456  1075367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:txn\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_state_0\/q
Path End       : \UART_Servo:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Servo:BUART:tx_state_1\/clock_0
Path slack     : 1075368p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_state_0\/q       macrocell19   1250   1250  1062599  RISE       1
\UART_Servo:BUART:tx_state_1\/main_1  macrocell18   3206   4456  1075368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Servo:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Servo:BUART:rx_state_0\/clock_0
Path slack     : 1075375p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075375  RISE       1
\UART_Servo:BUART:rx_state_0\/main_8         macrocell24   2339   4449  1075375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Servo:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Servo:BUART:rx_state_3\/clock_0
Path slack     : 1075375p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075375  RISE       1
\UART_Servo:BUART:rx_state_3\/main_7         macrocell26   2339   4449  1075375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_3\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Servo:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Servo:BUART:rx_state_0\/clock_0
Path slack     : 1075385p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075385  RISE       1
\UART_Servo:BUART:rx_state_0\/main_6         macrocell24   2329   4439  1075385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Servo:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Servo:BUART:rx_state_3\/clock_0
Path slack     : 1075385p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075385  RISE       1
\UART_Servo:BUART:rx_state_3\/main_5         macrocell26   2329   4439  1075385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_3\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Servo:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Servo:BUART:rx_state_0\/clock_0
Path slack     : 1075397p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075397  RISE       1
\UART_Servo:BUART:rx_state_0\/main_7         macrocell24   2316   4426  1075397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Servo:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Servo:BUART:rx_state_3\/clock_0
Path slack     : 1075397p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075397  RISE       1
\UART_Servo:BUART:rx_state_3\/main_6         macrocell26   2316   4426  1075397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_3\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Servo:BUART:txn\/main_5
Capture Clock  : \UART_Servo:BUART:txn\/clock_0
Path slack     : 1075575p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  1075575  RISE       1
\UART_Servo:BUART:txn\/main_5                      macrocell17     3248   4248  1075575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:txn\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_load_fifo\/q
Path End       : \UART_Servo:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Servo:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075583p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -1930
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5821
-------------------------------------   ---- 
End-of-path arrival time (ps)           5821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_load_fifo\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_load_fifo\/q            macrocell25     1250   1250  1067386  RISE       1
\UART_Servo:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4571   5821  1075583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Servo:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Servo:BUART:tx_state_1\/clock_0
Path slack     : 1075644p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1062853  RISE       1
\UART_Servo:BUART:tx_state_1\/main_2               macrocell18     3180   4180  1075644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_last\/q
Path End       : \UART_Servo:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Servo:BUART:rx_state_2\/clock_0
Path slack     : 1075647p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_last\/clock_0                         macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_last\/q          macrocell35   1250   1250  1075647  RISE       1
\UART_Servo:BUART:rx_state_2\/main_6  macrocell27   2927   4177  1075647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_2\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Servo:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Servo:BUART:rx_load_fifo\/clock_0
Path slack     : 1075675p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_ctrl_mark_last\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1068670  RISE       1
\UART_Servo:BUART:rx_load_fifo\/main_0  macrocell25   2899   4149  1075675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_load_fifo\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Servo:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Servo:BUART:rx_state_2\/clock_0
Path slack     : 1075675p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_ctrl_mark_last\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1068670  RISE       1
\UART_Servo:BUART:rx_state_2\/main_0    macrocell27   2899   4149  1075675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_2\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Servo:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Servo:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075675p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_ctrl_mark_last\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_ctrl_mark_last\/q        macrocell22   1250   1250  1068670  RISE       1
\UART_Servo:BUART:rx_state_stop1_reg\/main_0  macrocell29   2899   4149  1075675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_stop1_reg\/clock_0              macrocell29         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_parity_bit\/q
Path End       : \UART_Servo:BUART:rx_parity_bit\/main_6
Capture Clock  : \UART_Servo:BUART:rx_parity_bit\/clock_0
Path slack     : 1075781p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_parity_bit\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_parity_bit\/q       macrocell36   1250   1250  1075781  RISE       1
\UART_Servo:BUART:rx_parity_bit\/main_6  macrocell36   2792   4042  1075781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_parity_bit\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_parity_bit\/q
Path End       : \UART_Servo:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \UART_Servo:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1075800p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_parity_bit\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_parity_bit\/q             macrocell36   1250   1250  1075781  RISE       1
\UART_Servo:BUART:rx_parity_error_pre\/main_7  macrocell34   2774   4024  1075800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_parity_error_pre\/clock_0             macrocell34         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_2\/q
Path End       : \UART_Servo:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Servo:BUART:rx_load_fifo\/clock_0
Path slack     : 1075953p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_2\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_2\/q         macrocell27   1250   1250  1068948  RISE       1
\UART_Servo:BUART:rx_load_fifo\/main_4  macrocell25   2620   3870  1075953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_load_fifo\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_2\/q
Path End       : \UART_Servo:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Servo:BUART:rx_state_2\/clock_0
Path slack     : 1075953p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_2\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_2\/q       macrocell27   1250   1250  1068948  RISE       1
\UART_Servo:BUART:rx_state_2\/main_4  macrocell27   2620   3870  1075953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_2\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_state_2\/q
Path End       : \UART_Servo:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Servo:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075953p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_2\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_state_2\/q               macrocell27   1250   1250  1068948  RISE       1
\UART_Servo:BUART:rx_state_stop1_reg\/main_3  macrocell29   2620   3870  1075953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_stop1_reg\/clock_0              macrocell29         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075956p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell30   1250   1250  1067052  RISE       1
MODIN1_1/main_3  macrocell30   2617   3867  1075956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_bitclk_enable\/q
Path End       : \UART_Servo:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Servo:BUART:rx_load_fifo\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_bitclk_enable\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_bitclk_enable\/q   macrocell28   1250   1250  1071263  RISE       1
\UART_Servo:BUART:rx_load_fifo\/main_2  macrocell25   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_load_fifo\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_bitclk_enable\/q
Path End       : \UART_Servo:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Servo:BUART:rx_state_2\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_bitclk_enable\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1071263  RISE       1
\UART_Servo:BUART:rx_state_2\/main_2   macrocell27   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_state_2\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_status_2\/q
Path End       : \UART_Servo:BUART:sRX:RxSts\/status_2
Capture Clock  : \UART_Servo:BUART:sRX:RxSts\/clock
Path slack     : 1076029p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -1570
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_status_2\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_status_2\/q       macrocell32    1250   1250  1076029  RISE       1
\UART_Servo:BUART:sRX:RxSts\/status_2  statusicell2   4484   5734  1076029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_bitclk\/q
Path End       : \UART_Servo:BUART:tx_state_2\/main_4
Capture Clock  : \UART_Servo:BUART:tx_state_2\/clock_0
Path slack     : 1076256p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_bitclk\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_bitclk\/q        macrocell21   1250   1250  1073548  RISE       1
\UART_Servo:BUART:tx_state_2\/main_4  macrocell20   2318   3568  1076256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_bitclk\/q
Path End       : \UART_Servo:BUART:tx_parity_bit\/main_4
Capture Clock  : \UART_Servo:BUART:tx_parity_bit\/clock_0
Path slack     : 1076256p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_bitclk\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_bitclk\/q           macrocell21   1250   1250  1073548  RISE       1
\UART_Servo:BUART:tx_parity_bit\/main_4  macrocell23   2318   3568  1076256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_parity_bit\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_state_2\/q
Path End       : \UART_Servo:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Servo:BUART:tx_state_2\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_state_2\/q       macrocell20   1250   1250  1060790  RISE       1
\UART_Servo:BUART:tx_state_2\/main_3  macrocell20   2307   3557  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_state_2\/q
Path End       : \UART_Servo:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_Servo:BUART:tx_bitclk\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_state_2\/q      macrocell20   1250   1250  1060790  RISE       1
\UART_Servo:BUART:tx_bitclk\/main_3  macrocell21   2307   3557  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_bitclk\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_state_2\/q
Path End       : \UART_Servo:BUART:tx_parity_bit\/main_3
Capture Clock  : \UART_Servo:BUART:tx_parity_bit\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_state_2\/q          macrocell20   1250   1250  1060790  RISE       1
\UART_Servo:BUART:tx_parity_bit\/main_3  macrocell23   2307   3557  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_parity_bit\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_state_0\/q
Path End       : \UART_Servo:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Servo:BUART:tx_state_0\/clock_0
Path slack     : 1076268p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_state_0\/q       macrocell19   1250   1250  1062599  RISE       1
\UART_Servo:BUART:tx_state_0\/main_1  macrocell19   2305   3555  1076268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_parity_error_pre\/q
Path End       : \UART_Servo:BUART:rx_status_2\/main_5
Capture Clock  : \UART_Servo:BUART:rx_status_2\/clock_0
Path slack     : 1076272p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_parity_error_pre\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_parity_error_pre\/q  macrocell34   1250   1250  1076272  RISE       1
\UART_Servo:BUART:rx_status_2\/main_5     macrocell32   2301   3551  1076272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_status_2\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_parity_error_pre\/q
Path End       : \UART_Servo:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \UART_Servo:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1076272p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_parity_error_pre\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_parity_error_pre\/q       macrocell34   1250   1250  1076272  RISE       1
\UART_Servo:BUART:rx_parity_error_pre\/main_6  macrocell34   2301   3551  1076272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_parity_error_pre\/clock_0             macrocell34         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:tx_state_1\/q
Path End       : \UART_Servo:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Servo:BUART:tx_state_1\/clock_0
Path slack     : 1076272p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:tx_state_1\/q       macrocell18   1250   1250  1061676  RISE       1
\UART_Servo:BUART:tx_state_1\/main_0  macrocell18   2301   3551  1076272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:txn\/q
Path End       : \UART_Servo:BUART:txn\/main_0
Capture Clock  : \UART_Servo:BUART:txn\/clock_0
Path slack     : 1076273p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:txn\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_Servo:BUART:txn\/q       macrocell17   1250   1250  1074387  RISE       1
\UART_Servo:BUART:txn\/main_0  macrocell17   2300   3550  1076273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:txn\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1076282p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell31   1250   1250  1067250  RISE       1
MODIN1_1/main_4  macrocell30   2291   3541  1076282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1076282p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell31   1250   1250  1067250  RISE       1
MODIN1_0/main_3  macrocell31   2291   3541  1076282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Servo:BUART:tx_state_0\/main_5
Capture Clock  : \UART_Servo:BUART:tx_state_0\/clock_0
Path slack     : 1076501p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3323
-------------------------------------   ---- 
End-of-path arrival time (ps)           3323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  1075575  RISE       1
\UART_Servo:BUART:tx_state_0\/main_5               macrocell19     2323   3323  1076501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Servo:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Servo:BUART:tx_state_0\/clock_0
Path slack     : 1076521p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3302
-------------------------------------   ---- 
End-of-path arrival time (ps)           3302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Servo:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  1062853  RISE       1
\UART_Servo:BUART:tx_state_0\/main_2               macrocell19     2302   3302  1076521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Servo:BUART:rx_status_3\/q
Path End       : \UART_Servo:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Servo:BUART:sRX:RxSts\/clock
Path slack     : 1077613p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Servo_IntClock:R#1 vs. UART_Servo_IntClock:R#2)   1083333
- Setup time                                                             -1570
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:rx_status_3\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_Servo:BUART:rx_status_3\/q       macrocell33    1250   1250  1077613  RISE       1
\UART_Servo:BUART:sRX:RxSts\/status_3  statusicell2   2900   4150  1077613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Servo:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PS2:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_PS2:BUART:sRX:RxSts\/clock
Path slack     : 3231587p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16843
-------------------------------------   ----- 
End-of-path arrival time (ps)           16843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   5280   5280  3231587  RISE       1
\UART_PS2:BUART:rx_status_4\/main_1                 macrocell15     2293   7573  3231587  RISE       1
\UART_PS2:BUART:rx_status_4\/q                      macrocell15     3350  10923  3231587  RISE       1
\UART_PS2:BUART:sRX:RxSts\/status_4                 statusicell4    5919  16843  3231587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_0\/q
Path End       : \UART_PS2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PS2:BUART:sRX:RxBitCounter\/clock
Path slack     : 3233499p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -4220
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3245780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12281
-------------------------------------   ----- 
End-of-path arrival time (ps)           12281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_0\/q            macrocell43   1250   1250  3233499  RISE       1
\UART_PS2:BUART:rx_counter_load\/main_1  macrocell13   5371   6621  3233499  RISE       1
\UART_PS2:BUART:rx_counter_load\/q       macrocell13   3350   9971  3233499  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/load   count7cell    2310  12281  3233499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_0\/q
Path End       : \UART_PS2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_PS2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3236330p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7370
-------------------------------------   ---- 
End-of-path arrival time (ps)           7370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_0\/q                macrocell43     1250   1250  3233499  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   6120   7370  3236330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_1\/q
Path End       : \UART_PS2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_PS2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3236762p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6938
-------------------------------------   ---- 
End-of-path arrival time (ps)           6938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_1\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_1\/q                macrocell42     1250   1250  3235949  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   5688   6938  3236762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_PS2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238242p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_bitclk_enable\/clock_0                  macrocell47         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_bitclk_enable\/q          macrocell47     1250   1250  3238242  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4208   5458  3238242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS2:BUART:rx_status_3\/main_3
Capture Clock  : \UART_PS2:BUART:rx_status_3\/clock_0
Path slack     : 3238796p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7694
-------------------------------------   ---- 
End-of-path arrival time (ps)           7694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_bitclk_enable\/clock_0                  macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  3238242  RISE       1
\UART_PS2:BUART:rx_status_3\/main_3  macrocell51   6444   7694  3238796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_status_3\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_1\/q
Path End       : \UART_PS2:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_PS2:BUART:rx_load_fifo\/clock_0
Path slack     : 3238991p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7499
-------------------------------------   ---- 
End-of-path arrival time (ps)           7499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_1\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_1\/q         macrocell42   1250   1250  3235949  RISE       1
\UART_PS2:BUART:rx_load_fifo\/main_0  macrocell44   6249   7499  3238991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_load_fifo\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_1\/q
Path End       : \UART_PS2:BUART:rx_state_0\/main_1
Capture Clock  : \UART_PS2:BUART:rx_state_0\/clock_0
Path slack     : 3239010p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7480
-------------------------------------   ---- 
End-of-path arrival time (ps)           7480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_1\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_1\/q       macrocell42   1250   1250  3235949  RISE       1
\UART_PS2:BUART:rx_state_0\/main_1  macrocell43   6230   7480  3239010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_1\/q
Path End       : \UART_PS2:BUART:rx_state_3\/main_0
Capture Clock  : \UART_PS2:BUART:rx_state_3\/clock_0
Path slack     : 3239010p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7480
-------------------------------------   ---- 
End-of-path arrival time (ps)           7480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_1\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_1\/q       macrocell42   1250   1250  3235949  RISE       1
\UART_PS2:BUART:rx_state_3\/main_0  macrocell45   6230   7480  3239010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_1\/q
Path End       : \UART_PS2:BUART:rx_state_2\/main_1
Capture Clock  : \UART_PS2:BUART:rx_state_2\/clock_0
Path slack     : 3239010p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7480
-------------------------------------   ---- 
End-of-path arrival time (ps)           7480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_1\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_1\/q       macrocell42   1250   1250  3235949  RISE       1
\UART_PS2:BUART:rx_state_2\/main_1  macrocell46   6230   7480  3239010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_0\/q
Path End       : \UART_PS2:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_PS2:BUART:rx_load_fifo\/clock_0
Path slack     : 3239101p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7389
-------------------------------------   ---- 
End-of-path arrival time (ps)           7389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_0\/q         macrocell43   1250   1250  3233499  RISE       1
\UART_PS2:BUART:rx_load_fifo\/main_1  macrocell44   6139   7389  3239101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_load_fifo\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_0\/q
Path End       : \UART_PS2:BUART:rx_state_0\/main_2
Capture Clock  : \UART_PS2:BUART:rx_state_0\/clock_0
Path slack     : 3239268p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_0\/q       macrocell43   1250   1250  3233499  RISE       1
\UART_PS2:BUART:rx_state_0\/main_2  macrocell43   5972   7222  3239268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_0\/q
Path End       : \UART_PS2:BUART:rx_state_3\/main_1
Capture Clock  : \UART_PS2:BUART:rx_state_3\/clock_0
Path slack     : 3239268p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_0\/q       macrocell43   1250   1250  3233499  RISE       1
\UART_PS2:BUART:rx_state_3\/main_1  macrocell45   5972   7222  3239268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_0\/q
Path End       : \UART_PS2:BUART:rx_state_2\/main_2
Capture Clock  : \UART_PS2:BUART:rx_state_2\/clock_0
Path slack     : 3239268p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_0\/q       macrocell43   1250   1250  3233499  RISE       1
\UART_PS2:BUART:rx_state_2\/main_2  macrocell46   5972   7222  3239268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS2:BUART:rx_state_0\/main_3
Capture Clock  : \UART_PS2:BUART:rx_state_0\/clock_0
Path slack     : 3239676p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6814
-------------------------------------   ---- 
End-of-path arrival time (ps)           6814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_bitclk_enable\/clock_0                  macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  3238242  RISE       1
\UART_PS2:BUART:rx_state_0\/main_3   macrocell43   5564   6814  3239676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS2:BUART:rx_state_3\/main_2
Capture Clock  : \UART_PS2:BUART:rx_state_3\/clock_0
Path slack     : 3239676p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6814
-------------------------------------   ---- 
End-of-path arrival time (ps)           6814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_bitclk_enable\/clock_0                  macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  3238242  RISE       1
\UART_PS2:BUART:rx_state_3\/main_2   macrocell45   5564   6814  3239676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS2:BUART:rx_state_2\/main_3
Capture Clock  : \UART_PS2:BUART:rx_state_2\/clock_0
Path slack     : 3239676p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6814
-------------------------------------   ---- 
End-of-path arrival time (ps)           6814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_bitclk_enable\/clock_0                  macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  3238242  RISE       1
\UART_PS2:BUART:rx_state_2\/main_3   macrocell46   5564   6814  3239676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_0\/q
Path End       : \UART_PS2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_PS2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3239869p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6621
-------------------------------------   ---- 
End-of-path arrival time (ps)           6621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_0\/q               macrocell43   1250   1250  3233499  RISE       1
\UART_PS2:BUART:rx_state_stop1_reg\/main_1  macrocell48   5371   6621  3239869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_stop1_reg\/clock_0                macrocell48         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_0\/q
Path End       : \UART_PS2:BUART:rx_status_3\/main_2
Capture Clock  : \UART_PS2:BUART:rx_status_3\/clock_0
Path slack     : 3239869p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6621
-------------------------------------   ---- 
End-of-path arrival time (ps)           6621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_0\/q        macrocell43   1250   1250  3233499  RISE       1
\UART_PS2:BUART:rx_status_3\/main_2  macrocell51   5371   6621  3239869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_status_3\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:pollcount_1\/q
Path End       : \UART_PS2:BUART:rx_state_0\/main_9
Capture Clock  : \UART_PS2:BUART:rx_state_0\/clock_0
Path slack     : 3239879p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6611
-------------------------------------   ---- 
End-of-path arrival time (ps)           6611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:pollcount_1\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:pollcount_1\/q      macrocell49   1250   1250  3233505  RISE       1
\UART_PS2:BUART:rx_state_0\/main_9  macrocell43   5361   6611  3239879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PS2:BUART:rx_state_0\/main_8
Capture Clock  : \UART_PS2:BUART:rx_state_0\/clock_0
Path slack     : 3239919p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6571
-------------------------------------   ---- 
End-of-path arrival time (ps)           6571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3239919  RISE       1
\UART_PS2:BUART:rx_state_0\/main_8         macrocell43   4461   6571  3239919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PS2:BUART:rx_state_3\/main_7
Capture Clock  : \UART_PS2:BUART:rx_state_3\/clock_0
Path slack     : 3239919p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6571
-------------------------------------   ---- 
End-of-path arrival time (ps)           6571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3239919  RISE       1
\UART_PS2:BUART:rx_state_3\/main_7         macrocell45   4461   6571  3239919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PS2:BUART:rx_state_2\/main_8
Capture Clock  : \UART_PS2:BUART:rx_state_2\/clock_0
Path slack     : 3239919p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6571
-------------------------------------   ---- 
End-of-path arrival time (ps)           6571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3239919  RISE       1
\UART_PS2:BUART:rx_state_2\/main_8         macrocell46   4461   6571  3239919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:pollcount_0\/q
Path End       : \UART_PS2:BUART:rx_state_0\/main_10
Capture Clock  : \UART_PS2:BUART:rx_state_0\/clock_0
Path slack     : 3240210p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6280
-------------------------------------   ---- 
End-of-path arrival time (ps)           6280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:pollcount_0\/clock_0                       macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:pollcount_0\/q       macrocell50   1250   1250  3233445  RISE       1
\UART_PS2:BUART:rx_state_0\/main_10  macrocell43   5030   6280  3240210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PS2:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_PS2:BUART:rx_load_fifo\/clock_0
Path slack     : 3240496p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3239919  RISE       1
\UART_PS2:BUART:rx_load_fifo\/main_7       macrocell44   3884   5994  3240496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_load_fifo\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_3\/q
Path End       : \UART_PS2:BUART:rx_state_0\/main_4
Capture Clock  : \UART_PS2:BUART:rx_state_0\/clock_0
Path slack     : 3240734p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_3\/q       macrocell45   1250   1250  3234963  RISE       1
\UART_PS2:BUART:rx_state_0\/main_4  macrocell43   4506   5756  3240734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_3\/q
Path End       : \UART_PS2:BUART:rx_state_3\/main_3
Capture Clock  : \UART_PS2:BUART:rx_state_3\/clock_0
Path slack     : 3240734p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_3\/q       macrocell45   1250   1250  3234963  RISE       1
\UART_PS2:BUART:rx_state_3\/main_3  macrocell45   4506   5756  3240734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_3\/q
Path End       : \UART_PS2:BUART:rx_state_2\/main_4
Capture Clock  : \UART_PS2:BUART:rx_state_2\/clock_0
Path slack     : 3240734p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_3\/q       macrocell45   1250   1250  3234963  RISE       1
\UART_PS2:BUART:rx_state_2\/main_4  macrocell46   4506   5756  3240734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS2:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_PS2:BUART:rx_load_fifo\/clock_0
Path slack     : 3241015p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5475
-------------------------------------   ---- 
End-of-path arrival time (ps)           5475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_bitclk_enable\/clock_0                  macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_bitclk_enable\/q   macrocell47   1250   1250  3238242  RISE       1
\UART_PS2:BUART:rx_load_fifo\/main_2  macrocell44   4225   5475  3241015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_load_fifo\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PS2:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_PS2:BUART:rx_load_fifo\/clock_0
Path slack     : 3241267p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241267  RISE       1
\UART_PS2:BUART:rx_load_fifo\/main_5       macrocell44   3113   5223  3241267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_load_fifo\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PS2:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_PS2:BUART:rx_load_fifo\/clock_0
Path slack     : 3241272p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241272  RISE       1
\UART_PS2:BUART:rx_load_fifo\/main_6       macrocell44   3108   5218  3241272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_load_fifo\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PS2:BUART:rx_state_0\/main_6
Capture Clock  : \UART_PS2:BUART:rx_state_0\/clock_0
Path slack     : 3241282p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241267  RISE       1
\UART_PS2:BUART:rx_state_0\/main_6         macrocell43   3098   5208  3241282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PS2:BUART:rx_state_3\/main_5
Capture Clock  : \UART_PS2:BUART:rx_state_3\/clock_0
Path slack     : 3241282p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241267  RISE       1
\UART_PS2:BUART:rx_state_3\/main_5         macrocell45   3098   5208  3241282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PS2:BUART:rx_state_2\/main_6
Capture Clock  : \UART_PS2:BUART:rx_state_2\/clock_0
Path slack     : 3241282p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241267  RISE       1
\UART_PS2:BUART:rx_state_2\/main_6         macrocell46   3098   5208  3241282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PS2:BUART:rx_state_0\/main_7
Capture Clock  : \UART_PS2:BUART:rx_state_0\/clock_0
Path slack     : 3241285p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241272  RISE       1
\UART_PS2:BUART:rx_state_0\/main_7         macrocell43   3095   5205  3241285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PS2:BUART:rx_state_3\/main_6
Capture Clock  : \UART_PS2:BUART:rx_state_3\/clock_0
Path slack     : 3241285p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241272  RISE       1
\UART_PS2:BUART:rx_state_3\/main_6         macrocell45   3095   5205  3241285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PS2:BUART:rx_state_2\/main_7
Capture Clock  : \UART_PS2:BUART:rx_state_2\/clock_0
Path slack     : 3241285p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241272  RISE       1
\UART_PS2:BUART:rx_state_2\/main_7         macrocell46   3095   5205  3241285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_3\/q
Path End       : \UART_PS2:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_PS2:BUART:rx_load_fifo\/clock_0
Path slack     : 3241291p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_3\/q         macrocell45   1250   1250  3234963  RISE       1
\UART_PS2:BUART:rx_load_fifo\/main_3  macrocell44   3949   5199  3241291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_load_fifo\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_3\/q
Path End       : \UART_PS2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_PS2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241333p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_3\/q               macrocell45   1250   1250  3234963  RISE       1
\UART_PS2:BUART:rx_state_stop1_reg\/main_2  macrocell48   3907   5157  3241333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_stop1_reg\/clock_0                macrocell48         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_3\/q
Path End       : \UART_PS2:BUART:rx_status_3\/main_4
Capture Clock  : \UART_PS2:BUART:rx_status_3\/clock_0
Path slack     : 3241333p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_3\/q        macrocell45   1250   1250  3234963  RISE       1
\UART_PS2:BUART:rx_status_3\/main_4  macrocell51   3907   5157  3241333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_status_3\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_last\/q
Path End       : \UART_PS2:BUART:rx_state_2\/main_9
Capture Clock  : \UART_PS2:BUART:rx_state_2\/clock_0
Path slack     : 3241574p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_last\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_last\/q          macrocell52   1250   1250  3241574  RISE       1
\UART_PS2:BUART:rx_state_2\/main_9  macrocell46   3666   4916  3241574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_2\/q
Path End       : \UART_PS2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_PS2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241745p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_2\/q               macrocell46   1250   1250  3235375  RISE       1
\UART_PS2:BUART:rx_state_stop1_reg\/main_3  macrocell48   3495   4745  3241745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_stop1_reg\/clock_0                macrocell48         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_2\/q
Path End       : \UART_PS2:BUART:rx_status_3\/main_5
Capture Clock  : \UART_PS2:BUART:rx_status_3\/clock_0
Path slack     : 3241745p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_2\/q        macrocell46   1250   1250  3235375  RISE       1
\UART_PS2:BUART:rx_status_3\/main_5  macrocell51   3495   4745  3241745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_status_3\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_PS2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_PS2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242054p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  3242054  RISE       1
\UART_PS2:BUART:rx_bitclk_enable\/main_2   macrocell47   2326   4436  3242054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_bitclk_enable\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PS2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_PS2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242066p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3242066  RISE       1
\UART_PS2:BUART:rx_bitclk_enable\/main_1   macrocell47   2314   4424  3242066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_bitclk_enable\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PS2:BUART:pollcount_1\/main_2
Capture Clock  : \UART_PS2:BUART:pollcount_1\/clock_0
Path slack     : 3242066p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3242066  RISE       1
\UART_PS2:BUART:pollcount_1\/main_2        macrocell49   2314   4424  3242066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:pollcount_1\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PS2:BUART:pollcount_0\/main_2
Capture Clock  : \UART_PS2:BUART:pollcount_0\/clock_0
Path slack     : 3242066p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3242066  RISE       1
\UART_PS2:BUART:pollcount_0\/main_2        macrocell50   2314   4424  3242066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:pollcount_0\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PS2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_PS2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242068p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3242068  RISE       1
\UART_PS2:BUART:rx_bitclk_enable\/main_0   macrocell47   2312   4422  3242068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_bitclk_enable\/clock_0                  macrocell47         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PS2:BUART:pollcount_1\/main_1
Capture Clock  : \UART_PS2:BUART:pollcount_1\/clock_0
Path slack     : 3242068p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3242068  RISE       1
\UART_PS2:BUART:pollcount_1\/main_1        macrocell49   2312   4422  3242068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:pollcount_1\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PS2:BUART:pollcount_0\/main_1
Capture Clock  : \UART_PS2:BUART:pollcount_0\/clock_0
Path slack     : 3242068p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3242068  RISE       1
\UART_PS2:BUART:pollcount_0\/main_1        macrocell50   2312   4422  3242068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:pollcount_0\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_1\/q
Path End       : \UART_PS2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_PS2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242319p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_1\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_1\/q               macrocell42   1250   1250  3235949  RISE       1
\UART_PS2:BUART:rx_state_stop1_reg\/main_0  macrocell48   2921   4171  3242319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_stop1_reg\/clock_0                macrocell48         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_1\/q
Path End       : \UART_PS2:BUART:rx_status_3\/main_1
Capture Clock  : \UART_PS2:BUART:rx_status_3\/clock_0
Path slack     : 3242319p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_1\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_1\/q        macrocell42   1250   1250  3235949  RISE       1
\UART_PS2:BUART:rx_status_3\/main_1  macrocell51   2921   4171  3242319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_status_3\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:pollcount_1\/q
Path End       : \UART_PS2:BUART:rx_status_3\/main_6
Capture Clock  : \UART_PS2:BUART:rx_status_3\/clock_0
Path slack     : 3242446p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:pollcount_1\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:pollcount_1\/q       macrocell49   1250   1250  3233505  RISE       1
\UART_PS2:BUART:rx_status_3\/main_6  macrocell51   2794   4044  3242446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_status_3\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:pollcount_1\/q
Path End       : \UART_PS2:BUART:pollcount_1\/main_3
Capture Clock  : \UART_PS2:BUART:pollcount_1\/clock_0
Path slack     : 3242450p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:pollcount_1\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:pollcount_1\/q       macrocell49   1250   1250  3233505  RISE       1
\UART_PS2:BUART:pollcount_1\/main_3  macrocell49   2790   4040  3242450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:pollcount_1\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:pollcount_0\/q
Path End       : \UART_PS2:BUART:rx_status_3\/main_7
Capture Clock  : \UART_PS2:BUART:rx_status_3\/clock_0
Path slack     : 3242615p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:pollcount_0\/clock_0                       macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:pollcount_0\/q       macrocell50   1250   1250  3233445  RISE       1
\UART_PS2:BUART:rx_status_3\/main_7  macrocell51   2625   3875  3242615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_status_3\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:pollcount_0\/q
Path End       : \UART_PS2:BUART:pollcount_1\/main_4
Capture Clock  : \UART_PS2:BUART:pollcount_1\/clock_0
Path slack     : 3242621p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:pollcount_0\/clock_0                       macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:pollcount_0\/q       macrocell50   1250   1250  3233445  RISE       1
\UART_PS2:BUART:pollcount_1\/main_4  macrocell49   2619   3869  3242621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:pollcount_1\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:pollcount_0\/q
Path End       : \UART_PS2:BUART:pollcount_0\/main_3
Capture Clock  : \UART_PS2:BUART:pollcount_0\/clock_0
Path slack     : 3242621p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:pollcount_0\/clock_0                       macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:pollcount_0\/q       macrocell50   1250   1250  3233445  RISE       1
\UART_PS2:BUART:pollcount_0\/main_3  macrocell50   2619   3869  3242621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:pollcount_0\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_2\/q
Path End       : \UART_PS2:BUART:rx_state_0\/main_5
Capture Clock  : \UART_PS2:BUART:rx_state_0\/clock_0
Path slack     : 3242661p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_2\/q       macrocell46   1250   1250  3235375  RISE       1
\UART_PS2:BUART:rx_state_0\/main_5  macrocell43   2579   3829  3242661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_2\/q
Path End       : \UART_PS2:BUART:rx_state_3\/main_4
Capture Clock  : \UART_PS2:BUART:rx_state_3\/clock_0
Path slack     : 3242661p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_2\/q       macrocell46   1250   1250  3235375  RISE       1
\UART_PS2:BUART:rx_state_3\/main_4  macrocell45   2579   3829  3242661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_2\/q
Path End       : \UART_PS2:BUART:rx_state_2\/main_5
Capture Clock  : \UART_PS2:BUART:rx_state_2\/clock_0
Path slack     : 3242661p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_2\/q       macrocell46   1250   1250  3235375  RISE       1
\UART_PS2:BUART:rx_state_2\/main_5  macrocell46   2579   3829  3242661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_2\/q
Path End       : \UART_PS2:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_PS2:BUART:rx_load_fifo\/clock_0
Path slack     : 3242662p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_2\/q         macrocell46   1250   1250  3235375  RISE       1
\UART_PS2:BUART:rx_load_fifo\/main_4  macrocell44   2578   3828  3242662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_load_fifo\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_status_3\/q
Path End       : \UART_PS2:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_PS2:BUART:sRX:RxSts\/clock
Path slack     : 3242999p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3248430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_status_3\/clock_0                       macrocell51         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_status_3\/q       macrocell51    1250   1250  3242999  RISE       1
\UART_PS2:BUART:sRX:RxSts\/status_3  statusicell4   4181   5431  3242999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_load_fifo\/q
Path End       : \UART_PS2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_PS2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3244225p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -1930
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3248070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_load_fifo\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_load_fifo\/q            macrocell44     1250   1250  3235321  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2595   3845  3244225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13015084p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                             -11520
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15063
-------------------------------------   ----- 
End-of-path arrival time (ps)           15063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_0\/q                      macrocell39     1250   1250  13015084  RISE       1
\UART_Debug:BUART:counter_load_not\/main_1           macrocell10     7552   8802  13015084  RISE       1
\UART_Debug:BUART:counter_load_not\/q                macrocell10     3350  12152  13015084  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2911  15063  13015084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Debug:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Debug:BUART:sTX:TxSts\/clock
Path slack     : 13024855p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -1570
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15242
-------------------------------------   ----- 
End-of-path arrival time (ps)           15242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  13024855  RISE       1
\UART_Debug:BUART:tx_status_0\/main_3                 macrocell11     2927   8207  13024855  RISE       1
\UART_Debug:BUART:tx_status_0\/q                      macrocell11     3350  11557  13024855  RISE       1
\UART_Debug:BUART:sTX:TxSts\/status_0                 statusicell3    3685  15242  13024855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13026353p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -6290
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9024
-------------------------------------   ---- 
End-of-path arrival time (ps)           9024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_0\/q                macrocell39     1250   1250  13015084  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   7774   9024  13026353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Debug:BUART:txn\/main_3
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 13027995p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10162
-------------------------------------   ----- 
End-of-path arrival time (ps)           10162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   7280   7280  13027995  RISE       1
\UART_Debug:BUART:txn\/main_3                macrocell37     2882  10162  13027995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029318p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -6290
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6059
-------------------------------------   ---- 
End-of-path arrival time (ps)           6059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_1\/q                macrocell38     1250   1250  13016869  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   4809   6059  13029318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 13029355p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8802
-------------------------------------   ---- 
End-of-path arrival time (ps)           8802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_0\/q       macrocell39   1250   1250  13015084  RISE       1
\UART_Debug:BUART:tx_state_2\/main_1  macrocell40   7552   8802  13029355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_Debug:BUART:tx_bitclk\/clock_0
Path slack     : 13029355p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8802
-------------------------------------   ---- 
End-of-path arrival time (ps)           8802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_0\/q      macrocell39   1250   1250  13015084  RISE       1
\UART_Debug:BUART:tx_bitclk\/main_1  macrocell41   7552   8802  13029355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Debug:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 13029950p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8207
-------------------------------------   ---- 
End-of-path arrival time (ps)           8207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  13024855  RISE       1
\UART_Debug:BUART:tx_state_0\/main_3                  macrocell39     2927   8207  13029950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 13030030p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8126
-------------------------------------   ---- 
End-of-path arrival time (ps)           8126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_0\/q       macrocell39   1250   1250  13015084  RISE       1
\UART_Debug:BUART:tx_state_0\/main_1  macrocell39   6876   8126  13030030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 13030067p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8089
-------------------------------------   ---- 
End-of-path arrival time (ps)           8089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_0\/q       macrocell39   1250   1250  13015084  RISE       1
\UART_Debug:BUART:tx_state_1\/main_1  macrocell38   6839   8089  13030067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:txn\/main_2
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 13030278p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7878
-------------------------------------   ---- 
End-of-path arrival time (ps)           7878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_0\/q  macrocell39   1250   1250  13015084  RISE       1
\UART_Debug:BUART:txn\/main_2    macrocell37   6628   7878  13030278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_bitclk\/q
Path End       : \UART_Debug:BUART:tx_state_0\/main_5
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 13030484p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7673
-------------------------------------   ---- 
End-of-path arrival time (ps)           7673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_bitclk\/q        macrocell41   1250   1250  13030484  RISE       1
\UART_Debug:BUART:tx_state_0\/main_5  macrocell39   6423   7673  13030484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 13030537p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7620
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_2\/q       macrocell40   1250   1250  13019459  RISE       1
\UART_Debug:BUART:tx_state_1\/main_3  macrocell38   6370   7620  13030537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 13030547p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7610
-------------------------------------   ---- 
End-of-path arrival time (ps)           7610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_2\/q       macrocell40   1250   1250  13019459  RISE       1
\UART_Debug:BUART:tx_state_0\/main_4  macrocell39   6360   7610  13030547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_bitclk\/q
Path End       : \UART_Debug:BUART:tx_state_1\/main_5
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 13031061p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7096
-------------------------------------   ---- 
End-of-path arrival time (ps)           7096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_bitclk\/q        macrocell41   1250   1250  13030484  RISE       1
\UART_Debug:BUART:tx_state_1\/main_5  macrocell38   5846   7096  13031061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 13031140p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7017
-------------------------------------   ---- 
End-of-path arrival time (ps)           7017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_1\/q       macrocell38   1250   1250  13016869  RISE       1
\UART_Debug:BUART:tx_state_2\/main_0  macrocell40   5767   7017  13031140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Debug:BUART:tx_bitclk\/clock_0
Path slack     : 13031140p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7017
-------------------------------------   ---- 
End-of-path arrival time (ps)           7017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_1\/q      macrocell38   1250   1250  13016869  RISE       1
\UART_Debug:BUART:tx_bitclk\/main_0  macrocell41   5767   7017  13031140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031462p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -6290
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3915
-------------------------------------   ---- 
End-of-path arrival time (ps)           3915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5   1000   1000  13019983  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   2915   3915  13031462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 13031813p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6344
-------------------------------------   ---- 
End-of-path arrival time (ps)           6344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5   1000   1000  13019983  RISE       1
\UART_Debug:BUART:tx_state_1\/main_2               macrocell38     5344   6344  13031813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:txn\/main_1
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 13032063p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_1\/q  macrocell38   1250   1250  13016869  RISE       1
\UART_Debug:BUART:txn\/main_1    macrocell37   4844   6094  13032063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 13032363p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5794
-------------------------------------   ---- 
End-of-path arrival time (ps)           5794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5   1000   1000  13019983  RISE       1
\UART_Debug:BUART:tx_state_0\/main_2               macrocell39     4794   5794  13032363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:txn\/main_4
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 13032386p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_2\/q  macrocell40   1250   1250  13019459  RISE       1
\UART_Debug:BUART:txn\/main_4    macrocell37   4521   5771  13032386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Debug:BUART:tx_state_1\/main_4
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 13033166p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4991
-------------------------------------   ---- 
End-of-path arrival time (ps)           4991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5   1000   1000  13033166  RISE       1
\UART_Debug:BUART:tx_state_1\/main_4               macrocell38     3991   4991  13033166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_bitclk\/q
Path End       : \UART_Debug:BUART:txn\/main_6
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 13033365p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           4792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_bitclk\/q  macrocell41   1250   1250  13030484  RISE       1
\UART_Debug:BUART:txn\/main_6   macrocell37   3542   4792  13033365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 13033434p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_1\/q       macrocell38   1250   1250  13016869  RISE       1
\UART_Debug:BUART:tx_state_0\/main_0  macrocell39   3473   4723  13033434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 13033715p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_1\/q       macrocell38   1250   1250  13016869  RISE       1
\UART_Debug:BUART:tx_state_1\/main_0  macrocell38   3191   4441  13033715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 13033730p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_2\/q       macrocell40   1250   1250  13019459  RISE       1
\UART_Debug:BUART:tx_state_2\/main_3  macrocell40   3177   4427  13033730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_Debug:BUART:tx_bitclk\/clock_0
Path slack     : 13033730p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_2\/q      macrocell40   1250   1250  13019459  RISE       1
\UART_Debug:BUART:tx_bitclk\/main_3  macrocell41   3177   4427  13033730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Debug:BUART:tx_state_2\/main_4
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 13033941p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5   1000   1000  13033166  RISE       1
\UART_Debug:BUART:tx_state_2\/main_4               macrocell40     3215   4215  13033941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 13034254p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3903
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5   1000   1000  13019983  RISE       1
\UART_Debug:BUART:tx_state_2\/main_2               macrocell40     2903   3903  13034254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_Debug:BUART:tx_bitclk\/clock_0
Path slack     : 13034254p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3903
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5   1000   1000  13019983  RISE       1
\UART_Debug:BUART:tx_bitclk\/main_2                macrocell41     2903   3903  13034254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_bitclk\/q
Path End       : \UART_Debug:BUART:tx_state_2\/main_5
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 13034283p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_bitclk\/q        macrocell41   1250   1250  13030484  RISE       1
\UART_Debug:BUART:tx_state_2\/main_5  macrocell40   2624   3874  13034283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:txn\/q
Path End       : \UART_Debug:BUART:txn\/main_0
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 13034306p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:txn\/q       macrocell37   1250   1250  13034306  RISE       1
\UART_Debug:BUART:txn\/main_0  macrocell37   2601   3851  13034306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Debug:BUART:txn\/main_5
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 13034836p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3320
-------------------------------------   ---- 
End-of-path arrival time (ps)           3320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5   1000   1000  13033166  RISE       1
\UART_Debug:BUART:txn\/main_5                      macrocell37     2320   3320  13034836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell37         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

