Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Thu Dec 21 15:09:12 2023
| Host              : Guardian running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file sys_top_wrapper_clock_utilization_routed.rpt
| Design            : sys_top_wrapper
| Device            : xczu17eg-ffvc1760
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
| Design State      : Routed
--------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Device Cell Placement Summary for Global Clock g2
11. Device Cell Placement Summary for Global Clock g3
12. Device Cell Placement Summary for Global Clock g4
13. Device Cell Placement Summary for Global Clock g5
14. Device Cell Placement Summary for Global Clock g6
15. Device Cell Placement Summary for Global Clock g7
16. Device Cell Placement Summary for Global Clock g8
17. Device Cell Placement Summary for Global Clock g9
18. Device Cell Placement Summary for Global Clock g10
19. Device Cell Placement Summary for Global Clock g11
20. Device Cell Placement Summary for Global Clock g12
21. Device Cell Placement Summary for Global Clock g13
22. Device Cell Placement Summary for Global Clock g14
23. Device Cell Placement Summary for Global Clock g15
24. Device Cell Placement Summary for Global Clock g16
25. Device Cell Placement Summary for Global Clock g17
26. Device Cell Placement Summary for Global Clock g18
27. Device Cell Placement Summary for Global Clock g19
28. Device Cell Placement Summary for Global Clock g20
29. Device Cell Placement Summary for Global Clock g21
30. Device Cell Placement Summary for Global Clock g22
31. Device Cell Placement Summary for Global Clock g23
32. Device Cell Placement Summary for Global Clock g24
33. Device Cell Placement Summary for Global Clock g25
34. Device Cell Placement Summary for Global Clock g26
35. Device Cell Placement Summary for Global Clock g27
36. Device Cell Placement Summary for Global Clock g28
37. Device Cell Placement Summary for Global Clock g29
38. Device Cell Placement Summary for Global Clock g30
39. Device Cell Placement Summary for Global Clock g31
40. Device Cell Placement Summary for Global Clock g32
41. Device Cell Placement Summary for Global Clock g33
42. Device Cell Placement Summary for Global Clock g34
43. Device Cell Placement Summary for Global Clock g35
44. Device Cell Placement Summary for Global Clock g36
45. Device Cell Placement Summary for Global Clock g37
46. Device Cell Placement Summary for Global Clock g38
47. Device Cell Placement Summary for Global Clock g39
48. Device Cell Placement Summary for Global Clock g40
49. Device Cell Placement Summary for Global Clock g41
50. Device Cell Placement Summary for Global Clock g42
51. Device Cell Placement Summary for Global Clock g43
52. Device Cell Placement Summary for Global Clock g44
53. Device Cell Placement Summary for Global Clock g45
54. Device Cell Placement Summary for Global Clock g46
55. Device Cell Placement Summary for Global Clock g47
56. Clock Region Cell Placement per Global Clock: Region X1Y0
57. Clock Region Cell Placement per Global Clock: Region X2Y0
58. Clock Region Cell Placement per Global Clock: Region X3Y0
59. Clock Region Cell Placement per Global Clock: Region X1Y1
60. Clock Region Cell Placement per Global Clock: Region X2Y1
61. Clock Region Cell Placement per Global Clock: Region X3Y1
62. Clock Region Cell Placement per Global Clock: Region X1Y2
63. Clock Region Cell Placement per Global Clock: Region X2Y2
64. Clock Region Cell Placement per Global Clock: Region X3Y2
65. Clock Region Cell Placement per Global Clock: Region X0Y3
66. Clock Region Cell Placement per Global Clock: Region X1Y3
67. Clock Region Cell Placement per Global Clock: Region X2Y3
68. Clock Region Cell Placement per Global Clock: Region X3Y3
69. Clock Region Cell Placement per Global Clock: Region X0Y4
70. Clock Region Cell Placement per Global Clock: Region X1Y4
71. Clock Region Cell Placement per Global Clock: Region X2Y4
72. Clock Region Cell Placement per Global Clock: Region X3Y4
73. Clock Region Cell Placement per Global Clock: Region X0Y5
74. Clock Region Cell Placement per Global Clock: Region X1Y5
75. Clock Region Cell Placement per Global Clock: Region X2Y5
76. Clock Region Cell Placement per Global Clock: Region X0Y6
77. Clock Region Cell Placement per Global Clock: Region X1Y6
78. Clock Region Cell Placement per Global Clock: Region X2Y6
79. Clock Region Cell Placement per Global Clock: Region X1Y7
80. Clock Region Cell Placement per Global Clock: Region X2Y7
81. Clock Region Cell Placement per Global Clock: Region X1Y8
82. Clock Region Cell Placement per Global Clock: Region X2Y8
83. Clock Region Cell Placement per Global Clock: Region X1Y9
84. Clock Region Cell Placement per Global Clock: Region X2Y9
85. Clock Region Cell Placement per Global Clock: Region X3Y9
86. Clock Region Cell Placement per Global Clock: Region X1Y10
87. Clock Region Cell Placement per Global Clock: Region X2Y10
88. Clock Region Cell Placement per Global Clock: Region X3Y10

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |   22 |       280 |   0 |            0 |     20 |
| BUFGCE_DIV |    0 |        44 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        88 |   0 |            0 |      0 |
| BUFG_GT    |   22 |       456 |   0 |            0 |      0 |
| MMCM       |    4 |        11 |   0 |            0 |      4 |
| PLL        |    0 |        22 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+------------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site             | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                                                                                                                                                                                                                                                                                          | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                                                     | Net                                                                                                                                                                                                                                                                                                                                                                                                             |
+-----------+-----------+-----------------+------------+------------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFG_PS/O       | None       | BUFG_PS_X0Y71    | X1Y2         | X1Y5 |                   |                18 |       19240 |               0 |       12.500 | clk_pl_0                                                                                                                                                                                                                                                                                                                                                                                                                       | sys_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O                                                                                                                                                                                                                                                                                                                                                               | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                                                        |
| g1        | src1      | BUFG_GT/O       | None       | BUFG_GT_X1Y92    | X3Y3         | X2Y3 | group_i0          |                11 |       18230 |               0 |        4.000 | user_clk_out                                                                                                                                                                                                                                                                                                                                                                                                                   | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O                                                                                                                                                                                                                                                                                                     | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                            |
| g2        | src1      | BUFG_GT/O       | None       | BUFG_GT_X1Y86    | X3Y3         | X2Y3 | group_i0          |                 3 |        4987 |               0 |        2.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                   | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O                                                                                                                                                                                                                                                                                                     | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                            |
| g3        | src1      | BUFG_GT/O       | None       | BUFG_GT_X1Y85    | X3Y3         | X2Y3 |                   |                 4 |        4737 |               0 |        4.000 | diablo_gt.diablo_gt_phy_wrapper/pclk2_gt                                                                                                                                                                                                                                                                                                                                                                                       | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O                                                                                                                                                                                                                                                                                                        | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                           |
| g4        | src1      | BUFG_GT/O       | None       | BUFG_GT_X1Y89    | X3Y3         | X3Y3 |                   |                 1 |          31 |               0 |        8.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
| g5        | src1      | BUFG_GT/O       | None       | BUFG_GT_X1Y83    | X3Y3         | X3Y1 |                   |                 1 |          13 |               0 |     1000.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                      | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                      | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                             |
| g6        | src1      | BUFG_GT/O       | None       | BUFG_GT_X1Y76    | X3Y3         | X3Y0 |                   |                 1 |           1 |               0 |        8.000 | mcap_clk                                                                                                                                                                                                                                                                                                                                                                                                                       | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk/O                                                                                                                                                                                                                                                                                                     | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                            |
| g7        | src2      | BUFGCE/O        | PBlock     | BUFGCE_X0Y145    | X2Y6         | X1Y6 |                   |                13 |       11849 |               0 |       12.500 | clk_out2_sys_top_pll_bank13_0                                                                                                                                                                                                                                                                                                                                                                                                  | sys_top_i/pll_bank13/inst/clkout2_buf/O                                                                                                                                                                                                                                                                                                                                                                                        | sys_top_i/pll_bank13/inst/clk_out2                                                                                                                                                                                                                                                                                                                                                                              |
| g8        | src3      | BUFGCE/O        | PBlock     | BUFGCE_X0Y168    | X2Y7         | X1Y6 |                   |                14 |       11848 |               0 |       12.500 | clk_out2_sys_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                   | sys_top_i/pll_bank10/inst/clkout2_buf/O                                                                                                                                                                                                                                                                                                                                                                                        | sys_top_i/pll_bank10/inst/clk_out2                                                                                                                                                                                                                                                                                                                                                                              |
| g9        | src4      | BUFGCE/O        | PBlock     | BUFGCE_X0Y100    | X2Y4         | X1Y6 |                   |                12 |       11780 |               0 |       12.500 | clk_out2_sys_top_pll_bank12_0                                                                                                                                                                                                                                                                                                                                                                                                  | sys_top_i/pll_bank12/inst/clkout2_buf/O                                                                                                                                                                                                                                                                                                                                                                                        | sys_top_i/pll_bank12/inst/clk_out2                                                                                                                                                                                                                                                                                                                                                                              |
| g10       | src5      | BUFGCE/O        | PBlock     | BUFGCE_X0Y123    | X2Y5         | X1Y6 |                   |                12 |       11779 |               0 |       12.500 | clk_out2_sys_top_pll_bank11_0                                                                                                                                                                                                                                                                                                                                                                                                  | sys_top_i/pll_bank11/inst/clkout2_buf/O                                                                                                                                                                                                                                                                                                                                                                                        | sys_top_i/pll_bank11/inst/clk_out2                                                                                                                                                                                                                                                                                                                                                                              |
| g11       | src6      | BUFG_GT/O       | None       | BUFG_GT_X1Y30    | X3Y1         | X3Y2 |                   |                 5 |        7008 |               0 |       10.000 | sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                        | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/bufg_gt_sysclk/O                                                                                                                                                                                                                                                                                                                                                         | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                                          |
| g12       | src0      | BUFG_PS/O       | None       | BUFG_PS_X0Y70    | X1Y2         | X1Y2 |                   |                 9 |        5628 |               0 |        5.000 | clk_pl_1                                                                                                                                                                                                                                                                                                                                                                                                                       | sys_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O                                                                                                                                                                                                                                                                                                                                                               | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                                                        |
| g13       | src0      | BUFG_PS/O       | None       | BUFG_PS_X0Y55    | X1Y2         | X1Y2 |                   |                 7 |        3299 |               0 |        4.000 | clk_pl_3                                                                                                                                                                                                                                                                                                                                                                                                                       | sys_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_3.PL_CLK_3_BUFG/O                                                                                                                                                                                                                                                                                                                                                               | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk3                                                                                                                                                                                                                                                                                                                                                                        |
| g14       | src0      | BUFG_PS/O       | None       | BUFG_PS_X0Y69    | X1Y2         | X1Y3 |                   |                10 |        2008 |               0 |        5.000 | clk_pl_2                                                                                                                                                                                                                                                                                                                                                                                                                       | sys_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O                                                                                                                                                                                                                                                                                                                                                               | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                                                                                                                                                                        |
| g15       | src7      | BUFGCE/O        | PBlock     | BUFGCE_X0Y174    | X2Y7         | X2Y7 |                   |                 1 |         135 |               0 |       12.500 | nand_ch0_dqs_as_clk                                                                                                                                                                                                                                                                                                                                                                                                            | sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSCLOCK_BUFG/O                                                                                                                                                                                                                                                                                                                               | sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQSClock                                                                                                                                                                                                                                                                                                                    |
| g16       | src8      | BUFGCE/O        | PBlock     | BUFGCE_X0Y150    | X2Y6         | X2Y6 |                   |                 1 |         135 |               0 |       12.500 | nand_ch3_dqs_as_clk                                                                                                                                                                                                                                                                                                                                                                                                            | sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSCLOCK_BUFG/O                                                                                                                                                                                                                                                                                                                               | sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQSClock                                                                                                                                                                                                                                                                                                                    |
| g17       | src9      | BUFGCE/O        | PBlock     | BUFGCE_X0Y129    | X2Y5         | X2Y5 |                   |                 1 |          87 |               0 |       12.500 | nand_ch1_dqs_as_clk                                                                                                                                                                                                                                                                                                                                                                                                            | sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSCLOCK_BUFG/O                                                                                                                                                                                                                                                                                                                               | sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQSClock                                                                                                                                                                                                                                                                                                                    |
| g18       | src10     | BUFGCE/O        | PBlock     | BUFGCE_X0Y105    | X2Y4         | X2Y4 |                   |                 1 |          87 |               0 |       12.500 | nand_ch2_dqs_as_clk                                                                                                                                                                                                                                                                                                                                                                                                            | sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSCLOCK_BUFG/O                                                                                                                                                                                                                                                                                                                               | sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQSClock                                                                                                                                                                                                                                                                                                                    |
| g19       | src11     | BUFG_GT/O       | None       | BUFG_GT_X1Y2     | X3Y0         | X3Y0 |                   |                 1 |          31 |               0 |        8.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon  |
| g20       | src12     | BUFG_GT/O       | None       | BUFG_GT_X1Y57    | X3Y2         | X3Y2 |                   |                 1 |          31 |               0 |        8.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
| g21       | src13     | BUFG_GT/O       | None       | BUFG_GT_X1Y58    | X3Y2         | X3Y2 |                   |                 1 |          31 |               0 |        8.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
| g22       | src14     | BUFG_GT/O       | None       | BUFG_GT_X1Y90    | X3Y3         | X3Y2 |                   |                 2 |          31 |               0 |        8.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
| g23       | src15     | BUFG_GT/O       | None       | BUFG_GT_X1Y77    | X3Y3         | X3Y3 |                   |                 1 |          31 |               0 |        8.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
| g24       | src16     | BUFG_GT/O       | None       | BUFG_GT_X1Y88    | X3Y3         | X3Y3 |                   |                 1 |          31 |               0 |        8.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
| g25       | src17     | BUFG_GT/O       | None       | BUFG_GT_X1Y22    | X3Y0         | X3Y0 |                   |                 1 |          31 |               0 |        8.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon  |
| g26       | src18     | BUFG_GT/O       | None       | BUFG_GT_X1Y8     | X3Y0         | X3Y0 |                   |                 1 |          31 |               0 |        8.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon  |
| g27       | src19     | BUFG_GT/O       | None       | BUFG_GT_X1Y0     | X3Y0         | X3Y0 |                   |                 1 |          31 |               0 |        8.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon  |
| g28       | src20     | BUFG_GT/O       | None       | BUFG_GT_X1Y27    | X3Y1         | X3Y0 |                   |                 1 |          31 |               0 |        8.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon  |
| g29       | src21     | BUFG_GT/O       | None       | BUFG_GT_X1Y31    | X3Y1         | X3Y1 |                   |                 1 |          31 |               0 |        8.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon  |
| g30       | src22     | BUFG_GT/O       | None       | BUFG_GT_X1Y25    | X3Y1         | X3Y1 |                   |                 1 |          31 |               0 |        8.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon  |
| g31       | src23     | BUFG_GT/O       | None       | BUFG_GT_X1Y43    | X3Y1         | X3Y1 |                   |                 1 |          31 |               0 |        8.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon  |
| g32       | src24     | BUFG_GT/O       | None       | BUFG_GT_X1Y60    | X3Y2         | X3Y2 |                   |                 1 |          31 |               0 |        8.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon  |
| g33       | src25     | BUFG_GT/O       | None       | BUFG_GT_X1Y63    | X3Y2         | X3Y2 |                   |                 1 |          31 |               0 |        8.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon  |
| g34       | src3      | BUFGCE/O        | PBlock     | BUFGCE_X0Y180    | X2Y7         | X2Y7 |                   |                 1 |          21 |               0 |        6.250 | clk_out1_sys_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                   | sys_top_i/pll_bank10/inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                                                                                                        | sys_top_i/pll_bank10/inst/clk_out1                                                                                                                                                                                                                                                                                                                                                                              |
| g35       | src5      | BUFGCE/O        | PBlock     | BUFGCE_X0Y132    | X2Y5         | X2Y5 |                   |                 1 |          21 |               0 |        6.250 | clk_out1_sys_top_pll_bank11_0                                                                                                                                                                                                                                                                                                                                                                                                  | sys_top_i/pll_bank11/inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                                                                                                        | sys_top_i/pll_bank11/inst/clk_out1                                                                                                                                                                                                                                                                                                                                                                              |
| g36       | src4      | BUFGCE/O        | PBlock     | BUFGCE_X0Y108    | X2Y4         | X2Y4 |                   |                 1 |          21 |               0 |        6.250 | clk_out1_sys_top_pll_bank12_0                                                                                                                                                                                                                                                                                                                                                                                                  | sys_top_i/pll_bank12/inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                                                                                                        | sys_top_i/pll_bank12/inst/clk_out1                                                                                                                                                                                                                                                                                                                                                                              |
| g37       | src2      | BUFGCE/O        | PBlock     | BUFGCE_X0Y156    | X2Y6         | X2Y6 |                   |                 1 |          21 |               0 |        6.250 | clk_out1_sys_top_pll_bank13_0                                                                                                                                                                                                                                                                                                                                                                                                  | sys_top_i/pll_bank13/inst/clkout1_buf/O                                                                                                                                                                                                                                                                                                                                                                                        | sys_top_i/pll_bank13/inst/clk_out1                                                                                                                                                                                                                                                                                                                                                                              |
| g38       | src3      | BUFGCE/O        | PBlock     | BUFGCE_X0Y176    | X2Y7         | X2Y7 |                   |                 1 |           2 |               0 |        5.000 | clk_out3_sys_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                   | sys_top_i/pll_bank10/inst/clkout3_buf/O                                                                                                                                                                                                                                                                                                                                                                                        | sys_top_i/pll_bank10/inst/clk_out3                                                                                                                                                                                                                                                                                                                                                                              |
| g39       | src5      | BUFGCE/O        | PBlock     | BUFGCE_X0Y128    | X2Y5         | X2Y5 |                   |                 1 |           2 |               0 |        5.000 | clk_out3_sys_top_pll_bank11_0                                                                                                                                                                                                                                                                                                                                                                                                  | sys_top_i/pll_bank11/inst/clkout3_buf/O                                                                                                                                                                                                                                                                                                                                                                                        | sys_top_i/pll_bank11/inst/clk_out3                                                                                                                                                                                                                                                                                                                                                                              |
| g40       | src4      | BUFGCE/O        | PBlock     | BUFGCE_X0Y104    | X2Y4         | X2Y4 |                   |                 1 |           2 |               0 |        5.000 | clk_out3_sys_top_pll_bank12_0                                                                                                                                                                                                                                                                                                                                                                                                  | sys_top_i/pll_bank12/inst/clkout3_buf/O                                                                                                                                                                                                                                                                                                                                                                                        | sys_top_i/pll_bank12/inst/clk_out3                                                                                                                                                                                                                                                                                                                                                                              |
| g41       | src2      | BUFGCE/O        | PBlock     | BUFGCE_X0Y152    | X2Y6         | X2Y6 |                   |                 1 |           2 |               0 |        5.000 | clk_out3_sys_top_pll_bank13_0                                                                                                                                                                                                                                                                                                                                                                                                  | sys_top_i/pll_bank13/inst/clkout3_buf/O                                                                                                                                                                                                                                                                                                                                                                                        | sys_top_i/pll_bank13/inst/clk_out3                                                                                                                                                                                                                                                                                                                                                                              |
| g42       | src26     | BUFGCE/O        | None       | BUFGCE_X0Y153    | X2Y6         | X2Y6 | n/a               |                 4 |           0 |            1141 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                                                            | sys_top_i/bch_sccs_256B_21B_13b_3/inst/Inst_BCHDecoderControl/Inst_BCHDecoderOutControlCore/sys_top_bch_scc159_LUT6_40_bufg_place/O                                                                                                                                                                                                                                                                                            | sys_top_i/bch_sccs_256B_21B_13b_3/inst/Inst_BCHDecoderControl/Inst_BCHDecoderOutControlCore/wReset                                                                                                                                                                                                                                                                                                              |
| g43       | src3      | BUFGCE/O        | PBlock     | BUFGCE_X0Y183    | X2Y7         | X2Y7 | n/a               |                 1 |           0 |               1 |       12.500 | clkfbout_sys_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                   | sys_top_i/pll_bank10/inst/clkf_buf/O                                                                                                                                                                                                                                                                                                                                                                                           | sys_top_i/pll_bank10/inst/clkfbout_buf_sys_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                      |
| g44       | src5      | BUFGCE/O        | PBlock     | BUFGCE_X0Y135    | X2Y5         | X2Y5 | n/a               |                 1 |           0 |               1 |       12.500 | clkfbout_sys_top_pll_bank11_0                                                                                                                                                                                                                                                                                                                                                                                                  | sys_top_i/pll_bank11/inst/clkf_buf/O                                                                                                                                                                                                                                                                                                                                                                                           | sys_top_i/pll_bank11/inst/clkfbout_buf_sys_top_pll_bank11_0                                                                                                                                                                                                                                                                                                                                                     |
| g45       | src4      | BUFGCE/O        | PBlock     | BUFGCE_X0Y111    | X2Y4         | X2Y4 | n/a               |                 1 |           0 |               1 |       12.500 | clkfbout_sys_top_pll_bank12_0                                                                                                                                                                                                                                                                                                                                                                                                  | sys_top_i/pll_bank12/inst/clkf_buf/O                                                                                                                                                                                                                                                                                                                                                                                           | sys_top_i/pll_bank12/inst/clkfbout_buf_sys_top_pll_bank12_0                                                                                                                                                                                                                                                                                                                                                     |
| g46       | src2      | BUFGCE/O        | PBlock     | BUFGCE_X0Y159    | X2Y6         | X2Y6 | n/a               |                 1 |           0 |               1 |       12.500 | clkfbout_sys_top_pll_bank13_0                                                                                                                                                                                                                                                                                                                                                                                                  | sys_top_i/pll_bank13/inst/clkf_buf/O                                                                                                                                                                                                                                                                                                                                                                                           | sys_top_i/pll_bank13/inst/clkfbout_buf_sys_top_pll_bank13_0                                                                                                                                                                                                                                                                                                                                                     |
| g47       | src27     | BUFGCE/O        | None       | BUFGCE_HDIO_X0Y6 | X3Y10        | X2Y5 | n/a               |                 4 |           0 |               4 |       12.500 | clk_pl_0                                                                                                                                                                                                                                                                                                                                                                                                                       | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFGCE_collapsed_inst/O                                                                                                                                                                                                                                                                                                                                                               | sys_top_i/zynq_ultra_ps_e_0/inst/xlnx_opt_                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-----------+-----------------+------------+------------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+------------------------+------------------------+------------------------+-----------------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id              | Driver Type/Pin        | Constraint             | Site                  | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                                                                                                                                                                                                                                                                                                                                 | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                                   | Net                                                                                                                                                                                                                                                                                                                                             |
+-----------+------------------------+------------------------+------------------------+-----------------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0                     | PS8/PLCLK[0]           | None                   | PS8_X0Y0              | X0Y0         |           1 |               0 |              12.500 | clk_pl_0                                                                                                                                                                                                                                                                                                                                                                                                     | sys_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]                                                                                                                                                                                                                                                                                                                                                              | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                                                                                                                                                                                                                                                           |
| src0      | g12                    | PS8/PLCLK[1]           | None                   | PS8_X0Y0              | X0Y0         |           1 |               0 |               5.000 | clk_pl_1                                                                                                                                                                                                                                                                                                                                                                                                     | sys_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]                                                                                                                                                                                                                                                                                                                                                              | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]                                                                                                                                                                                                                                                                                           |
| src0      | g14                    | PS8/PLCLK[2]           | None                   | PS8_X0Y0              | X0Y0         |           1 |               0 |               5.000 | clk_pl_2                                                                                                                                                                                                                                                                                                                                                                                                     | sys_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]                                                                                                                                                                                                                                                                                                                                                              | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]                                                                                                                                                                                                                                                                                           |
| src0      | g13                    | PS8/PLCLK[3]           | None                   | PS8_X0Y0              | X0Y0         |           1 |               0 |               4.000 | clk_pl_3                                                                                                                                                                                                                                                                                                                                                                                                     | sys_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[3]                                                                                                                                                                                                                                                                                                                                                              | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[3]                                                                                                                                                                                                                                                                                           |
| src1      | g1, g2, g3, g4, g5, g6 | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y15    | GTHE4_CHANNEL_X0Y15   | X3Y3         |           7 |               0 |               2.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[3] |
| src2      | g37                    | MMCME4_ADV/CLKOUT0     | PBlock                 | MMCM_X0Y6             | X2Y6         |           1 |               0 |               6.250 | clk_out1_sys_top_pll_bank13_0                                                                                                                                                                                                                                                                                                                                                                                | sys_top_i/pll_bank13/inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                                                                                            | sys_top_i/pll_bank13/inst/clk_out1_sys_top_pll_bank13_0                                                                                                                                                                                                                                                                                         |
| src2      | g7                     | MMCME4_ADV/CLKOUT1     | PBlock                 | MMCM_X0Y6             | X2Y6         |           1 |               0 |              12.500 | clk_out2_sys_top_pll_bank13_0                                                                                                                                                                                                                                                                                                                                                                                | sys_top_i/pll_bank13/inst/mmcme4_adv_inst/CLKOUT1                                                                                                                                                                                                                                                                                                                                                            | sys_top_i/pll_bank13/inst/clk_out2_sys_top_pll_bank13_0                                                                                                                                                                                                                                                                                         |
| src2      | g41                    | MMCME4_ADV/CLKOUT2     | PBlock                 | MMCM_X0Y6             | X2Y6         |           1 |               0 |               5.000 | clk_out3_sys_top_pll_bank13_0                                                                                                                                                                                                                                                                                                                                                                                | sys_top_i/pll_bank13/inst/mmcme4_adv_inst/CLKOUT2                                                                                                                                                                                                                                                                                                                                                            | sys_top_i/pll_bank13/inst/clk_out3_sys_top_pll_bank13_0                                                                                                                                                                                                                                                                                         |
| src2      | g46                    | MMCME4_ADV/CLKFBOUT    | PBlock                 | MMCM_X0Y6             | X2Y6         |           1 |               0 |              12.500 | clkfbout_sys_top_pll_bank13_0                                                                                                                                                                                                                                                                                                                                                                                | sys_top_i/pll_bank13/inst/mmcme4_adv_inst/CLKFBOUT                                                                                                                                                                                                                                                                                                                                                           | sys_top_i/pll_bank13/inst/clkfbout_sys_top_pll_bank13_0                                                                                                                                                                                                                                                                                         |
| src3      | g34                    | MMCME4_ADV/CLKOUT0     | PBlock                 | MMCM_X0Y7             | X2Y7         |           1 |               0 |               6.250 | clk_out1_sys_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                 | sys_top_i/pll_bank10/inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                                                                                            | sys_top_i/pll_bank10/inst/clk_out1_sys_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                          |
| src3      | g8                     | MMCME4_ADV/CLKOUT1     | PBlock                 | MMCM_X0Y7             | X2Y7         |           1 |               0 |              12.500 | clk_out2_sys_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                 | sys_top_i/pll_bank10/inst/mmcme4_adv_inst/CLKOUT1                                                                                                                                                                                                                                                                                                                                                            | sys_top_i/pll_bank10/inst/clk_out2_sys_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                          |
| src3      | g38                    | MMCME4_ADV/CLKOUT2     | PBlock                 | MMCM_X0Y7             | X2Y7         |           1 |               0 |               5.000 | clk_out3_sys_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                 | sys_top_i/pll_bank10/inst/mmcme4_adv_inst/CLKOUT2                                                                                                                                                                                                                                                                                                                                                            | sys_top_i/pll_bank10/inst/clk_out3_sys_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                          |
| src3      | g43                    | MMCME4_ADV/CLKFBOUT    | PBlock                 | MMCM_X0Y7             | X2Y7         |           1 |               0 |              12.500 | clkfbout_sys_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                 | sys_top_i/pll_bank10/inst/mmcme4_adv_inst/CLKFBOUT                                                                                                                                                                                                                                                                                                                                                           | sys_top_i/pll_bank10/inst/clkfbout_sys_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                          |
| src4      | g36                    | MMCME4_ADV/CLKOUT0     | PBlock                 | MMCM_X0Y4             | X2Y4         |           1 |               0 |               6.250 | clk_out1_sys_top_pll_bank12_0                                                                                                                                                                                                                                                                                                                                                                                | sys_top_i/pll_bank12/inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                                                                                            | sys_top_i/pll_bank12/inst/clk_out1_sys_top_pll_bank12_0                                                                                                                                                                                                                                                                                         |
| src4      | g9                     | MMCME4_ADV/CLKOUT1     | PBlock                 | MMCM_X0Y4             | X2Y4         |           1 |               0 |              12.500 | clk_out2_sys_top_pll_bank12_0                                                                                                                                                                                                                                                                                                                                                                                | sys_top_i/pll_bank12/inst/mmcme4_adv_inst/CLKOUT1                                                                                                                                                                                                                                                                                                                                                            | sys_top_i/pll_bank12/inst/clk_out2_sys_top_pll_bank12_0                                                                                                                                                                                                                                                                                         |
| src4      | g40                    | MMCME4_ADV/CLKOUT2     | PBlock                 | MMCM_X0Y4             | X2Y4         |           1 |               0 |               5.000 | clk_out3_sys_top_pll_bank12_0                                                                                                                                                                                                                                                                                                                                                                                | sys_top_i/pll_bank12/inst/mmcme4_adv_inst/CLKOUT2                                                                                                                                                                                                                                                                                                                                                            | sys_top_i/pll_bank12/inst/clk_out3_sys_top_pll_bank12_0                                                                                                                                                                                                                                                                                         |
| src4      | g45                    | MMCME4_ADV/CLKFBOUT    | PBlock                 | MMCM_X0Y4             | X2Y4         |           1 |               0 |              12.500 | clkfbout_sys_top_pll_bank12_0                                                                                                                                                                                                                                                                                                                                                                                | sys_top_i/pll_bank12/inst/mmcme4_adv_inst/CLKFBOUT                                                                                                                                                                                                                                                                                                                                                           | sys_top_i/pll_bank12/inst/clkfbout_sys_top_pll_bank12_0                                                                                                                                                                                                                                                                                         |
| src5      | g35                    | MMCME4_ADV/CLKOUT0     | PBlock                 | MMCM_X0Y5             | X2Y5         |           1 |               0 |               6.250 | clk_out1_sys_top_pll_bank11_0                                                                                                                                                                                                                                                                                                                                                                                | sys_top_i/pll_bank11/inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                                                                                                            | sys_top_i/pll_bank11/inst/clk_out1_sys_top_pll_bank11_0                                                                                                                                                                                                                                                                                         |
| src5      | g10                    | MMCME4_ADV/CLKOUT1     | PBlock                 | MMCM_X0Y5             | X2Y5         |           1 |               0 |              12.500 | clk_out2_sys_top_pll_bank11_0                                                                                                                                                                                                                                                                                                                                                                                | sys_top_i/pll_bank11/inst/mmcme4_adv_inst/CLKOUT1                                                                                                                                                                                                                                                                                                                                                            | sys_top_i/pll_bank11/inst/clk_out2_sys_top_pll_bank11_0                                                                                                                                                                                                                                                                                         |
| src5      | g39                    | MMCME4_ADV/CLKOUT2     | PBlock                 | MMCM_X0Y5             | X2Y5         |           1 |               0 |               5.000 | clk_out3_sys_top_pll_bank11_0                                                                                                                                                                                                                                                                                                                                                                                | sys_top_i/pll_bank11/inst/mmcme4_adv_inst/CLKOUT2                                                                                                                                                                                                                                                                                                                                                            | sys_top_i/pll_bank11/inst/clk_out3_sys_top_pll_bank11_0                                                                                                                                                                                                                                                                                         |
| src5      | g44                    | MMCME4_ADV/CLKFBOUT    | PBlock                 | MMCM_X0Y5             | X2Y5         |           1 |               0 |              12.500 | clkfbout_sys_top_pll_bank11_0                                                                                                                                                                                                                                                                                                                                                                                | sys_top_i/pll_bank11/inst/mmcme4_adv_inst/CLKFBOUT                                                                                                                                                                                                                                                                                                                                                           | sys_top_i/pll_bank11/inst/clkfbout_sys_top_pll_bank11_0                                                                                                                                                                                                                                                                                         |
| src6      | g11                    | IBUFDS_GTE4/ODIV2      | GTHE4_COMMON_X0Y1      | GTHE4_COMMON_X0Y1     | X3Y1         |           2 |               0 |              10.000 | sys_clk                                                                                                                                                                                                                                                                                                                                                                                                      | sys_top_i/nvme_ctrl_0/inst/refclk_ibuf/ODIV2                                                                                                                                                                                                                                                                                                                                                                 | sys_top_i/nvme_ctrl_0/inst/sys_clk                                                                                                                                                                                                                                                                                                              |
| src7      | g15                    | IDELAYE3/DATAOUT       | BITSLICE_RX_TX_X0Y385* | BITSLICE_RX_TX_X0Y385 | X2Y7         |           1 |               0 |              12.500 | nand_ch0_dqs_as_clk                                                                                                                                                                                                                                                                                                                                                                                          | sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT                                                                                                                                                                                                                                                                                                           | sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS                                                                                                                                                                                                                                                         |
| src8      | g16                    | IDELAYE3/DATAOUT       | BITSLICE_RX_TX_X0Y333* | BITSLICE_RX_TX_X0Y333 | X2Y6         |           1 |               0 |              12.500 | nand_ch3_dqs_as_clk                                                                                                                                                                                                                                                                                                                                                                                          | sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT                                                                                                                                                                                                                                                                                                           | sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS                                                                                                                                                                                                                                                         |
| src9      | g17                    | IDELAYE3/DATAOUT       | BITSLICE_RX_TX_X0Y281* | BITSLICE_RX_TX_X0Y281 | X2Y5         |           1 |               0 |              12.500 | nand_ch1_dqs_as_clk                                                                                                                                                                                                                                                                                                                                                                                          | sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT                                                                                                                                                                                                                                                                                                           | sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS                                                                                                                                                                                                                                                         |
| src10     | g18                    | IDELAYE3/DATAOUT       | BITSLICE_RX_TX_X0Y229* | BITSLICE_RX_TX_X0Y229 | X2Y4         |           1 |               0 |              12.500 | nand_ch2_dqs_as_clk                                                                                                                                                                                                                                                                                                                                                                                          | sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT                                                                                                                                                                                                                                                                                                           | sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS                                                                                                                                                                                                                                                         |
| src11     | g19                    | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y0     | GTHE4_CHANNEL_X0Y0    | X3Y0         |           2 |               0 |               2.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
| src12     | g20                    | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y10    | GTHE4_CHANNEL_X0Y10   | X3Y2         |           2 |               0 |               2.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[2] |
| src13     | g21                    | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y11    | GTHE4_CHANNEL_X0Y11   | X3Y2         |           2 |               0 |               2.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[3] |
| src14     | g22                    | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y12    | GTHE4_CHANNEL_X0Y12   | X3Y3         |           2 |               0 |               2.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
| src15     | g23                    | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y13    | GTHE4_CHANNEL_X0Y13   | X3Y3         |           2 |               0 |               2.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[1] |
| src16     | g24                    | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y14    | GTHE4_CHANNEL_X0Y14   | X3Y3         |           2 |               0 |               2.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[3].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[2] |
| src17     | g25                    | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y1     | GTHE4_CHANNEL_X0Y1    | X3Y0         |           2 |               0 |               2.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[1] |
| src18     | g26                    | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y2     | GTHE4_CHANNEL_X0Y2    | X3Y0         |           2 |               0 |               2.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[2] |
| src19     | g27                    | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y3     | GTHE4_CHANNEL_X0Y3    | X3Y0         |           2 |               0 |               2.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[3] |
| src20     | g28                    | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y4     | GTHE4_CHANNEL_X0Y4    | X3Y1         |           2 |               0 |               2.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
| src21     | g29                    | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y5     | GTHE4_CHANNEL_X0Y5    | X3Y1         |           2 |               0 |               2.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[1] |
| src22     | g30                    | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y6     | GTHE4_CHANNEL_X0Y6    | X3Y1         |           2 |               0 |               2.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[2] |
| src23     | g31                    | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y7     | GTHE4_CHANNEL_X0Y7    | X3Y1         |           2 |               0 |               2.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[3] |
| src24     | g32                    | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y8     | GTHE4_CHANNEL_X0Y8    | X3Y2         |           2 |               0 |               2.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
| src25     | g33                    | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y9     | GTHE4_CHANNEL_X0Y9    | X3Y2         |           2 |               0 |               2.000 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[1] |
| src26     | g42                    | LUT6/O                 | None                   | SLICE_X46Y389         | X2Y6         |           1 |               3 |                     |                                                                                                                                                                                                                                                                                                                                                                                                              | sys_top_i/bch_sccs_256B_21B_13b_3/inst/Inst_BCHDecoderControl/Inst_BCHDecoderOutControlCore/sys_top_bch_scc159_LUT6_40/O                                                                                                                                                                                                                                                                                     | sys_top_i/bch_sccs_256B_21B_13b_3/inst/Inst_BCHDecoderControl/Inst_BCHDecoderOutControlCore/wReset_bufg_place                                                                                                                                                                                                                                   |
| src27     | g47                    | BUFG_PS/O              | None                   | BUFG_PS_X0Y71         | X1Y2         |       21520 |               0 |              12.500 | clk_pl_0                                                                                                                                                                                                                                                                                                                                                                                                     | sys_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O                                                                                                                                                                                                                                                                                                                                             | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                        |
+-----------+------------------------+------------------------+------------------------+-----------------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock source. Please check for potential conflicts.


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |    BUFGCE    |  BUFGCE_DIV  |   BUFGCTRL   |    BUFG_GT   |     MMCM     |      PLL     |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |   2* |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y0              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y0              |    3 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y0              |   10 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    4 |    24 |    0 |     0 |    0 |     0 |
| X0Y1              |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y1              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y1              |    4 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y1              |   11 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    5 |    24 |    0 |     0 |    0 |     0 |
| X0Y2              |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y2              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y2              |    5 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y2              |   12 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    4 |    24 |    0 |     0 |    0 |     0 |
| X0Y3              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y3              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y3              |    6 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y3              |   11 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    9 |    24 |    0 |     0 |    0 |     0 |
| X0Y4              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y4              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y4              |    9 |    24 |    5 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    1 |     1 |    0 |     2 |
| X3Y4              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y5              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y5              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y5              |   10 |    24 |    5 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    1 |     1 |    0 |     2 |
| X3Y5              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y6              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y6              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y6              |   12 |    24 |    6 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    1 |     1 |    0 |     2 |
| X3Y6              |    0 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y7              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y7              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y7              |   11 |    24 |    5 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    1 |     1 |    0 |     2 |
| X3Y7              |    0 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y8              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y8              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y8              |    7 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y8              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y9              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y9              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y9              |    7 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y9              |    1 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y10             |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y10             |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y10             |    3 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y10             |    2 |    24 |    1 |     4 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |     2* |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y0              |      2 |      24 |    199 |   18240 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y0              |      3 |      24 |      0 |   34560 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y0              |     10 |      24 |   8845 |   26880 |    539 |    3360 |     34 |      48 |      0 |       0 |      0 |      24 |      4 |       4 |      1 |       1 |
| X0Y1              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y1              |      4 |      24 |   2980 |   18240 |    268 |    4800 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y1              |      4 |      24 |      1 |   34560 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y1              |     11 |      24 |   7509 |   26880 |    819 |    3360 |     14 |      48 |      0 |       0 |      0 |      24 |      4 |       4 |      0 |       0 |
| X0Y2              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y2              |      5 |      24 |   1151 |   18240 |     36 |    4800 |     16 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y2              |      5 |      24 |   2117 |   34560 |      0 |    3360 |     14 |      48 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y2              |     12 |      24 |   5973 |   26880 |      5 |    3360 |      2 |      48 |      0 |       0 |      0 |      24 |      4 |       4 |      0 |       0 |
| X0Y3              |      4 |      24 |   2506 |   20160 |      2 |    3840 |      0 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y3              |      8 |      24 |   3075 |   19200 |      2 |    5280 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y3              |      6 |      24 |   4051 |   34560 |      1 |    3360 |     46 |      48 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y3              |     11 |      24 |   3411 |   26880 |      3 |    3360 |      2 |      48 |      0 |       0 |      0 |      24 |      4 |       4 |      0 |       1 |
| X0Y4              |      6 |      24 |   6215 |   20160 |     34 |    3840 |      0 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y4              |      8 |      24 |   6600 |   19200 |      2 |    5280 |     21 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y4              |      9 |      24 |   5283 |   34560 |     15 |    3360 |     44 |      48 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y4              |      2 |      24 |     50 |   26880 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y5              |      5 |      24 |   8362 |   20160 |     25 |    3840 |      6 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y5              |      6 |      24 |   7317 |   19200 |     74 |    5280 |     13 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y5              |     10 |      24 |   3434 |   34560 |     15 |    3360 |     21 |      48 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y5              |      0 |      24 |      0 |   26880 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y6              |      4 |      24 |   3573 |   20160 |     41 |    3840 |      6 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y6              |      5 |      24 |   4997 |   19200 |      0 |    5280 |      6 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y6              |     12 |      24 |   2869 |   34560 |     15 |    3360 |     18 |      48 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y6              |      0 |      24 |      0 |   26880 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y7              |      1 |      24 |      0 |   20160 |      0 |    3840 |      0 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y7              |      5 |      24 |    590 |   19200 |      0 |    5280 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y7              |     11 |      24 |   5333 |   34560 |     15 |    3360 |     18 |      48 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y7              |      0 |      24 |      0 |   26880 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y8              |      1 |      24 |      0 |   20160 |      0 |    3840 |      0 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y8              |      5 |      24 |      3 |   19200 |      0 |    5280 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y8              |      7 |      24 |   4597 |   34560 |      0 |    3360 |      6 |      48 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y8              |      0 |      24 |      0 |   26880 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y9              |      1 |      24 |      0 |   20160 |      0 |    3840 |      0 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y9              |      5 |      24 |    149 |   19200 |      0 |    5280 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y9              |      7 |      24 |   7508 |   34560 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y9              |      1 |      24 |    835 |   26880 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y10             |      1 |      24 |      0 |   20160 |      0 |    3840 |      0 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y10             |      2 |      24 |      0 |   19200 |      0 |    5280 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y10             |      3 |      24 |    745 |   34560 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y10             |      2 |      24 |    112 |   26880 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+-----+----+----+----+----+
|     | X0 | X1 | X2 | X3 |
+-----+----+----+----+----+
| Y10 |  0 |  2 |  3 |  2 |
| Y9  |  0 |  5 |  7 |  1 |
| Y8  |  0 |  5 |  7 |  0 |
| Y7  |  0 |  5 | 11 |  0 |
| Y6  |  4 |  5 | 12 |  0 |
| Y5  |  5 |  6 | 10 |  0 |
| Y4  |  6 |  8 |  9 |  2 |
| Y3  |  4 |  8 |  6 | 11 |
| Y2  |  0 |  5 |  5 | 12 |
| Y1  |  0 |  4 |  4 | 11 |
| Y0  |  0 |  2 |  3 | 10 |
+-----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X2Y0              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X3Y0              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X0Y1              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X2Y1              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X3Y1              |    2 |    24 |  8.33 |    9 |    24 | 37.50 |    3 |    24 | 12.50 |    2 |    24 |  8.33 |
| X0Y2              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y2              |    4 |    24 | 16.67 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X2Y2              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X3Y2              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    4 |    24 | 16.67 |    2 |    24 |  8.33 |
| X0Y3              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    2 |    24 |  8.33 |    8 |    24 | 33.33 |
| X2Y3              |    3 |    24 | 12.50 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X3Y3              |    6 |    24 | 25.00 |    8 |    24 | 33.33 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |
| X0Y4              |    1 |    24 |  4.17 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    2 |    24 |  8.33 |    8 |    24 | 33.33 |    1 |    24 |  4.17 |    6 |    24 | 25.00 |
| X2Y4              |    1 |    24 |  4.17 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X3Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X1Y5              |    1 |    24 |  4.17 |    6 |    24 | 25.00 |    2 |    24 |  8.33 |    5 |    24 | 20.83 |
| X2Y5              |    1 |    24 |  4.17 |   10 |    24 | 41.67 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X3Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X1Y6              |    1 |    24 |  4.17 |    5 |    24 | 20.83 |    3 |    24 | 12.50 |    5 |    24 | 20.83 |
| X2Y6              |    1 |    24 |  4.17 |   12 |    24 | 50.00 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X3Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X1Y7              |    1 |    24 |  4.17 |    5 |    24 | 20.83 |    1 |    24 |  4.17 |    5 |    24 | 20.83 |
| X2Y7              |    1 |    24 |  4.17 |   11 |    24 | 45.83 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X3Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    5 |    24 | 20.83 |
| X2Y8              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X3Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X2Y9              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X3Y9              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y10             |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X1Y10             |    1 |    24 |  4.17 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    2 |    24 |  8.33 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X3Y10             |    1 |    24 |  4.17 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                      |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
| g0        | BUFG_PS/O       | X1Y2              | clk_pl_0 |      12.500 | {0.000 6.250} | X1Y5     |       19079 |        0 |              1 |        0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------+----------+-------+------+
|     | X0    | X1       | X2    | X3   |
+-----+-------+----------+-------+------+
| Y10 |     0 |        0 |   241 |  113 |
| Y9  |     0 |        0 |  4016 |  835 |
| Y8  |     0 |        0 |  1932 |    0 |
| Y7  |     0 |        0 |  1014 |    0 |
| Y6  |   267 |      150 |    46 |    0 |
| Y5  |  2743 |  (R) 695 |     0 |    0 |
| Y4  |  2472 |      223 |     0 |    0 |
| Y3  |  1824 |     1871 |     0 |    0 |
| Y2  |     0 |  (D) 484 |     0 |    0 |
| Y1  |     0 |       39 |     0 |    0 |
| Y0  |     0 |      115 |     0 |    0 |
+-----+-------+----------+-------+------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                  |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------+
| g1        | BUFG_GT/O       | X3Y3              | user_clk_out |       4.000 | {0.000 2.000} | X2Y3     |       18206 |        0 |              0 |        0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+-----+----------+----------+
|     | X0 | X1  | X2       | X3       |
+-----+----+-----+----------+----------+
| Y10 |  0 |   0 |        0 |        0 |
| Y9  |  0 |   0 |        0 |        0 |
| Y8  |  0 |   0 |        0 |        0 |
| Y7  |  0 |   0 |        0 |        0 |
| Y6  |  0 |   0 |       49 |        0 |
| Y5  |  0 |   0 |      296 |        0 |
| Y4  |  0 |   0 |     3256 |        0 |
| Y3  |  0 |   0 | (R) 3182 |  (D) 991 |
| Y2  |  0 |  45 |     2004 |     3530 |
| Y1  |  0 |   0 |        1 |     4129 |
| Y0  |  0 |   0 |        0 |      723 |
+-----+----+-----+----------+----------+


10. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                  |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------+
| g2        | BUFG_GT/O       | X3Y3              | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK |       2.000 | {0.000 1.000} | X2Y3     |        4959 |        0 |              0 |        0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-------+--------+
|     | X0 | X1 | X2    | X3     |
+-----+----+----+-------+--------+
| Y10 |  0 |  0 |     0 |      0 |
| Y9  |  0 |  0 |     0 |      0 |
| Y8  |  0 |  0 |     0 |      0 |
| Y7  |  0 |  0 |     0 |      0 |
| Y6  |  0 |  0 |     0 |      0 |
| Y5  |  0 |  0 |     0 |      0 |
| Y4  |  0 |  0 |     0 |      0 |
| Y3  |  0 |  0 | (R) 0 |  (D) 0 |
| Y2  |  0 |  0 |     0 |      6 |
| Y1  |  0 |  0 |     0 |    801 |
| Y0  |  0 |  0 |     0 |   4152 |
+-----+----+----+-------+--------+


11. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                   |
+-----------+-----------------+-------------------+------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------+
| g3        | BUFG_GT/O       | X3Y3              | diablo_gt.diablo_gt_phy_wrapper/pclk2_gt |       4.000 | {0.000 2.000} | X2Y3     |        4673 |        0 |              0 |       16 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
+-----------+-----------------+-------------------+------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-------+---------+
|     | X0 | X1 | X2    | X3      |
+-----+----+----+-------+---------+
| Y10 |  0 |  0 |     0 |       0 |
| Y9  |  0 |  0 |     0 |       0 |
| Y8  |  0 |  0 |     0 |       0 |
| Y7  |  0 |  0 |     0 |       0 |
| Y6  |  0 |  0 |     0 |       0 |
| Y5  |  0 |  0 |     0 |       0 |
| Y4  |  0 |  0 |     0 |       0 |
| Y3  |  0 |  0 | (R) 0 |  (D) 44 |
| Y2  |  0 |  0 |     0 |     570 |
| Y1  |  0 |  0 |     0 |    1464 |
| Y0  |  0 |  0 |     0 |    2611 |
+-----+----+----+-------+---------+


12. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                             |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | BUFG_GT/O       | X3Y3              | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X3Y3     |          31 |        0 |              0 |        0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+------------+
|     | X0 | X1 | X2 | X3         |
+-----+----+----+----+------------+
| Y10 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 | (R) (D) 31 |
| Y2  |  0 |  0 |  0 |          0 |
| Y1  |  0 |  0 |  0 |          0 |
| Y0  |  0 |  0 |  0 |          0 |
+-----+----+----+----+------------+


13. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                     | Period (ns) | Waveform (ns)   | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                 |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------+
| g5        | BUFG_GT/O       | X3Y3              | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O |    1000.000 | {0.000 500.000} | X3Y1     |          13 |        0 |              0 |        0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+--------+
|     | X0 | X1 | X2 | X3     |
+-----+----+----+----+--------+
| Y10 |  0 |  0 |  0 |      0 |
| Y9  |  0 |  0 |  0 |      0 |
| Y8  |  0 |  0 |  0 |      0 |
| Y7  |  0 |  0 |  0 |      0 |
| Y6  |  0 |  0 |  0 |      0 |
| Y5  |  0 |  0 |  0 |      0 |
| Y4  |  0 |  0 |  0 |      0 |
| Y3  |  0 |  0 |  0 |  (D) 0 |
| Y2  |  0 |  0 |  0 |      0 |
| Y1  |  0 |  0 |  0 | (R) 13 |
| Y0  |  0 |  0 |  0 |      0 |
+-----+----+----+----+--------+


14. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                  |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------+
| g6        | BUFG_GT/O       | X3Y3              | mcap_clk |       8.000 | {0.000 4.000} | X3Y0     |           1 |        0 |              0 |        0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+--------+
|     | X0 | X1 | X2 | X3     |
+-----+----+----+----+--------+
| Y10 |  0 |  0 |  0 |      0 |
| Y9  |  0 |  0 |  0 |      0 |
| Y8  |  0 |  0 |  0 |      0 |
| Y7  |  0 |  0 |  0 |      0 |
| Y6  |  0 |  0 |  0 |      0 |
| Y5  |  0 |  0 |  0 |      0 |
| Y4  |  0 |  0 |  0 |      0 |
| Y3  |  0 |  0 |  0 |  (D) 0 |
| Y2  |  0 |  0 |  0 |      0 |
| Y1  |  0 |  0 |  0 |      0 |
| Y0  |  0 |  0 |  0 |  (R) 1 |
+-----+----+----+----+--------+


15. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g7        | BUFGCE/O        | X2Y6              | clk_out2_sys_top_pll_bank13_0 |      12.500 | {0.000 6.250} | X1Y6     |       11749 |       21 |              0 |        0 | sys_top_i/pll_bank13/inst/clk_out2 |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------+----------+-----------+----+
|     | X0    | X1       | X2        | X3 |
+-----+-------+----------+-----------+----+
| Y10 |     0 |        0 |         0 |  0 |
| Y9  |     0 |        0 |       984 |  0 |
| Y8  |     0 |        0 |        29 |  0 |
| Y7  |     0 |        0 |      1215 |  0 |
| Y6  |  2839 | (R) 1652 |  (D) 2472 |  0 |
| Y5  |  1463 |      251 |         2 |  0 |
| Y4  |   466 |      339 |         0 |  0 |
| Y3  |    50 |        8 |         0 |  0 |
| Y2  |     0 |        0 |         0 |  0 |
| Y1  |     0 |        0 |         0 |  0 |
| Y0  |     0 |        0 |         0 |  0 |
+-----+-------+----------+-----------+----+


16. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g8        | BUFGCE/O        | X2Y7              | clk_out2_sys_top_clk_wiz_0_0 |      12.500 | {0.000 6.250} | X1Y6     |       11748 |       21 |              0 |        0 | sys_top_i/pll_bank10/inst/clk_out2 |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+----------+-----------+----+
|     | X0   | X1       | X2        | X3 |
+-----+------+----------+-----------+----+
| Y10 |    0 |        0 |         0 |  0 |
| Y9  |    0 |      149 |       984 |  0 |
| Y8  |    0 |        3 |      1060 |  0 |
| Y7  |    0 |      590 |  (D) 2370 |  0 |
| Y6  |   58 | (R) 3059 |        37 |  0 |
| Y5  |  591 |     1908 |         0 |  0 |
| Y4  |  323 |      574 |         0 |  0 |
| Y3  |    0 |       63 |         0 |  0 |
| Y2  |    0 |        0 |         0 |  0 |
| Y1  |    0 |        0 |         0 |  0 |
| Y0  |    0 |        0 |         0 |  0 |
+-----+------+----------+-----------+----+


17. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g9        | BUFGCE/O        | X2Y4              | clk_out2_sys_top_pll_bank12_0 |      12.500 | {0.000 6.250} | X1Y6     |       11680 |       21 |              0 |        0 | sys_top_i/pll_bank12/inst/clk_out2 |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------+-------+-----------+----+
|     | X0    | X1    | X2        | X3 |
+-----+-------+-------+-----------+----+
| Y10 |     0 |     0 |       504 |  0 |
| Y9  |     0 |     0 |       516 |  0 |
| Y8  |     0 |     0 |       606 |  0 |
| Y7  |     0 |     0 |       416 |  0 |
| Y6  |     0 | (R) 0 |       186 |  0 |
| Y5  |  2319 |   365 |       768 |  0 |
| Y4  |  2009 |  2403 |  (D) 1542 |  0 |
| Y3  |     0 |    67 |         0 |  0 |
| Y2  |     0 |     0 |         0 |  0 |
| Y1  |     0 |     0 |         0 |  0 |
| Y0  |     0 |     0 |         0 |  0 |
+-----+-------+-------+-----------+----+


18. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g10       | BUFGCE/O        | X2Y5              | clk_out2_sys_top_pll_bank11_0 |      12.500 | {0.000 6.250} | X1Y6     |       11679 |       21 |              0 |        0 | sys_top_i/pll_bank11/inst/clk_out2 |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------+---------+-----------+----+
|     | X0    | X1      | X2        | X3 |
+-----+-------+---------+-----------+----+
| Y10 |     0 |       0 |         0 |  0 |
| Y9  |     0 |       0 |      1008 |  0 |
| Y8  |     0 |       0 |       973 |  0 |
| Y7  |     0 |       0 |       247 |  0 |
| Y6  |   453 | (R) 139 |         8 |  0 |
| Y5  |  1274 |    4180 |  (D) 2308 |  0 |
| Y4  |   315 |     744 |         0 |  0 |
| Y3  |     0 |      51 |         0 |  0 |
| Y2  |     0 |       0 |         0 |  0 |
| Y1  |     0 |       0 |         0 |  0 |
| Y0  |     0 |       0 |         0 |  0 |
+-----+-------+---------+-----------+----+


19. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                    |
+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------+
| g11       | BUFG_GT/O       | X3Y1              | sys_clk |      10.000 | {0.000 5.000} | X3Y2     |        6972 |        0 |              0 |       20 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/ext_ch_gt_drpclk |
+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+-----------+
|     | X0 | X1 | X2 | X3        |
+-----+----+----+----+-----------+
| Y10 |  0 |  0 |  0 |         0 |
| Y9  |  0 |  0 |  0 |         0 |
| Y8  |  0 |  0 |  0 |         0 |
| Y7  |  0 |  0 |  0 |         0 |
| Y6  |  0 |  0 |  0 |         0 |
| Y5  |  0 |  0 |  0 |         0 |
| Y4  |  0 |  0 |  0 |        49 |
| Y3  |  0 |  0 |  0 |      1602 |
| Y2  |  0 |  0 |  0 |  (R) 1731 |
| Y1  |  0 |  0 |  0 |  (D) 1839 |
| Y0  |  0 |  0 |  0 |      1771 |
+-----+----+----+----+-----------+


20. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                      |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
| g12       | BUFG_PS/O       | X1Y2              | clk_pl_1 |       5.000 | {0.000 2.500} | X1Y2     |        5599 |        0 |              0 |        0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk1 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+-------------+-----+----+
|     | X0   | X1          | X2  | X3 |
+-----+------+-------------+-----+----+
| Y10 |    0 |           0 |   0 |  0 |
| Y9  |    0 |           0 |   0 |  0 |
| Y8  |    0 |           0 |   0 |  0 |
| Y7  |    0 |           0 |   0 |  0 |
| Y6  |    0 |           0 |   0 |  0 |
| Y5  |    0 |           0 |   0 |  0 |
| Y4  |  664 |        2346 |   0 |  0 |
| Y3  |  544 |         921 |  33 |  0 |
| Y2  |    0 | (R) (D) 161 |   0 |  0 |
| Y1  |    0 |         845 |   0 |  0 |
| Y0  |    1 |          84 |   0 |  0 |
+-----+------+-------------+-----+----+


21. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                      |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
| g13       | BUFG_PS/O       | X1Y2              | clk_pl_3 |       4.000 | {0.000 2.000} | X1Y2     |        3274 |        0 |              0 |        0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk3 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+-------------+------+----+
|     | X0 | X1          | X2   | X3 |
+-----+----+-------------+------+----+
| Y10 |  0 |           0 |    0 |  0 |
| Y9  |  0 |           0 |    0 |  0 |
| Y8  |  0 |           0 |    0 |  0 |
| Y7  |  0 |           0 |    0 |  0 |
| Y6  |  0 |           0 |    0 |  0 |
| Y5  |  0 |           0 |    0 |  0 |
| Y4  |  0 |           0 |   37 |  0 |
| Y3  |  0 |          16 |  249 |  0 |
| Y2  |  0 | (R) (D) 513 |   94 |  0 |
| Y1  |  0 |        2364 |    0 |  0 |
| Y0  |  1 |           0 |    0 |  0 |
+-----+----+-------------+------+----+


22. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                      |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
| g14       | BUFG_PS/O       | X1Y2              | clk_pl_2 |       5.000 | {0.000 2.500} | X1Y3     |        2008 |        0 |              0 |        0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk2 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-----+--------+------+------+
|     | X0  | X1     | X2   | X3   |
+-----+-----+--------+------+------+
| Y10 |   0 |      0 |    0 |    0 |
| Y9  |   0 |      0 |    0 |    0 |
| Y8  |   0 |      0 |    0 |    0 |
| Y7  |   0 |      0 |    0 |    0 |
| Y6  |   0 |      0 |    0 |    0 |
| Y5  |   0 |      0 |   39 |    0 |
| Y4  |   0 |      0 |  451 |    1 |
| Y3  |  90 | (R) 80 |  618 |  680 |
| Y2  |   0 |  (D) 0 |   33 |   11 |
| Y1  |   0 |      0 |    0 |    5 |
| Y0  |   0 |      0 |    0 |    0 |
+-----+-----+--------+------+------+


23. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                          |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------+
| g15       | BUFGCE/O        | X2Y7              | nand_ch0_dqs_as_clk |      12.500 | {0.000 6.250} | X2Y7     |         125 |        0 |              0 |        0 | sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQSClock |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-------------+----+
|     | X0 | X1 | X2          | X3 |
+-----+----+----+-------------+----+
| Y10 |  0 |  0 |           0 |  0 |
| Y9  |  0 |  0 |           0 |  0 |
| Y8  |  0 |  0 |           0 |  0 |
| Y7  |  0 |  0 | (R) (D) 125 |  0 |
| Y6  |  0 |  0 |           0 |  0 |
| Y5  |  0 |  0 |           0 |  0 |
| Y4  |  0 |  0 |           0 |  0 |
| Y3  |  0 |  0 |           0 |  0 |
| Y2  |  0 |  0 |           0 |  0 |
| Y1  |  0 |  0 |           0 |  0 |
| Y0  |  0 |  0 |           0 |  0 |
+-----+----+----+-------------+----+


24. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                          |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------+
| g16       | BUFGCE/O        | X2Y6              | nand_ch3_dqs_as_clk |      12.500 | {0.000 6.250} | X2Y6     |         125 |        0 |              0 |        0 | sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQSClock |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-------------+----+
|     | X0 | X1 | X2          | X3 |
+-----+----+----+-------------+----+
| Y10 |  0 |  0 |           0 |  0 |
| Y9  |  0 |  0 |           0 |  0 |
| Y8  |  0 |  0 |           0 |  0 |
| Y7  |  0 |  0 |           0 |  0 |
| Y6  |  0 |  0 | (R) (D) 125 |  0 |
| Y5  |  0 |  0 |           0 |  0 |
| Y4  |  0 |  0 |           0 |  0 |
| Y3  |  0 |  0 |           0 |  0 |
| Y2  |  0 |  0 |           0 |  0 |
| Y1  |  0 |  0 |           0 |  0 |
| Y0  |  0 |  0 |           0 |  0 |
+-----+----+----+-------------+----+


25. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                          |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------+
| g17       | BUFGCE/O        | X2Y5              | nand_ch1_dqs_as_clk |      12.500 | {0.000 6.250} | X2Y5     |          79 |        0 |              0 |        0 | sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQSClock |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+------------+----+
|     | X0 | X1 | X2         | X3 |
+-----+----+----+------------+----+
| Y10 |  0 |  0 |          0 |  0 |
| Y9  |  0 |  0 |          0 |  0 |
| Y8  |  0 |  0 |          0 |  0 |
| Y7  |  0 |  0 |          0 |  0 |
| Y6  |  0 |  0 |          0 |  0 |
| Y5  |  0 |  0 | (R) (D) 79 |  0 |
| Y4  |  0 |  0 |          0 |  0 |
| Y3  |  0 |  0 |          0 |  0 |
| Y2  |  0 |  0 |          0 |  0 |
| Y1  |  0 |  0 |          0 |  0 |
| Y0  |  0 |  0 |          0 |  0 |
+-----+----+----+------------+----+


26. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                          |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------+
| g18       | BUFGCE/O        | X2Y4              | nand_ch2_dqs_as_clk |      12.500 | {0.000 6.250} | X2Y4     |          79 |        0 |              0 |        0 | sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQSClock |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+------------+----+
|     | X0 | X1 | X2         | X3 |
+-----+----+----+------------+----+
| Y10 |  0 |  0 |          0 |  0 |
| Y9  |  0 |  0 |          0 |  0 |
| Y8  |  0 |  0 |          0 |  0 |
| Y7  |  0 |  0 |          0 |  0 |
| Y6  |  0 |  0 |          0 |  0 |
| Y5  |  0 |  0 |          0 |  0 |
| Y4  |  0 |  0 | (R) (D) 79 |  0 |
| Y3  |  0 |  0 |          0 |  0 |
| Y2  |  0 |  0 |          0 |  0 |
| Y1  |  0 |  0 |          0 |  0 |
| Y0  |  0 |  0 |          0 |  0 |
+-----+----+----+------------+----+


27. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                            |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g19       | BUFG_GT/O       | X3Y0              | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X3Y0     |          31 |        0 |              0 |        0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+------------+
|     | X0 | X1 | X2 | X3         |
+-----+----+----+----+------------+
| Y10 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 |          0 |
| Y1  |  0 |  0 |  0 |          0 |
| Y0  |  0 |  0 |  0 | (R) (D) 31 |
+-----+----+----+----+------------+


28. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                             |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g20       | BUFG_GT/O       | X3Y2              | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X3Y2     |          31 |        0 |              0 |        0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+------------+
|     | X0 | X1 | X2 | X3         |
+-----+----+----+----+------------+
| Y10 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 | (R) (D) 31 |
| Y1  |  0 |  0 |  0 |          0 |
| Y0  |  0 |  0 |  0 |          0 |
+-----+----+----+----+------------+


29. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                             |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g21       | BUFG_GT/O       | X3Y2              | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X3Y2     |          31 |        0 |              0 |        0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+------------+
|     | X0 | X1 | X2 | X3         |
+-----+----+----+----+------------+
| Y10 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 | (R) (D) 31 |
| Y1  |  0 |  0 |  0 |          0 |
| Y0  |  0 |  0 |  0 |          0 |
+-----+----+----+----+------------+


30. Device Cell Placement Summary for Global Clock g22
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                             |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g22       | BUFG_GT/O       | X3Y3              | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X3Y2     |          31 |        0 |              0 |        0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+---------+
|     | X0 | X1 | X2 | X3      |
+-----+----+----+----+---------+
| Y10 |  0 |  0 |  0 |       0 |
| Y9  |  0 |  0 |  0 |       0 |
| Y8  |  0 |  0 |  0 |       0 |
| Y7  |  0 |  0 |  0 |       0 |
| Y6  |  0 |  0 |  0 |       0 |
| Y5  |  0 |  0 |  0 |       0 |
| Y4  |  0 |  0 |  0 |       0 |
| Y3  |  0 |  0 |  0 |  (D) 15 |
| Y2  |  0 |  0 |  0 |  (R) 16 |
| Y1  |  0 |  0 |  0 |       0 |
| Y0  |  0 |  0 |  0 |       0 |
+-----+----+----+----+---------+


31. Device Cell Placement Summary for Global Clock g23
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                             |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g23       | BUFG_GT/O       | X3Y3              | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X3Y3     |          31 |        0 |              0 |        0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+------------+
|     | X0 | X1 | X2 | X3         |
+-----+----+----+----+------------+
| Y10 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 | (R) (D) 31 |
| Y2  |  0 |  0 |  0 |          0 |
| Y1  |  0 |  0 |  0 |          0 |
| Y0  |  0 |  0 |  0 |          0 |
+-----+----+----+----+------------+


32. Device Cell Placement Summary for Global Clock g24
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                             |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g24       | BUFG_GT/O       | X3Y3              | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X3Y3     |          31 |        0 |              0 |        0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+------------+
|     | X0 | X1 | X2 | X3         |
+-----+----+----+----+------------+
| Y10 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 | (R) (D) 31 |
| Y2  |  0 |  0 |  0 |          0 |
| Y1  |  0 |  0 |  0 |          0 |
| Y0  |  0 |  0 |  0 |          0 |
+-----+----+----+----+------------+


33. Device Cell Placement Summary for Global Clock g25
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                            |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g25       | BUFG_GT/O       | X3Y0              | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X3Y0     |          31 |        0 |              0 |        0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+------------+
|     | X0 | X1 | X2 | X3         |
+-----+----+----+----+------------+
| Y10 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 |          0 |
| Y1  |  0 |  0 |  0 |          0 |
| Y0  |  0 |  0 |  0 | (R) (D) 31 |
+-----+----+----+----+------------+


34. Device Cell Placement Summary for Global Clock g26
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                            |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g26       | BUFG_GT/O       | X3Y0              | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X3Y0     |          31 |        0 |              0 |        0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+------------+
|     | X0 | X1 | X2 | X3         |
+-----+----+----+----+------------+
| Y10 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 |          0 |
| Y1  |  0 |  0 |  0 |          0 |
| Y0  |  0 |  0 |  0 | (R) (D) 31 |
+-----+----+----+----+------------+


35. Device Cell Placement Summary for Global Clock g27
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                            |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g27       | BUFG_GT/O       | X3Y0              | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X3Y0     |          31 |        0 |              0 |        0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+------------+
|     | X0 | X1 | X2 | X3         |
+-----+----+----+----+------------+
| Y10 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 |          0 |
| Y1  |  0 |  0 |  0 |          0 |
| Y0  |  0 |  0 |  0 | (R) (D) 31 |
+-----+----+----+----+------------+


36. Device Cell Placement Summary for Global Clock g28
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                            |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g28       | BUFG_GT/O       | X3Y1              | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X3Y0     |          31 |        0 |              0 |        0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+--------+
|     | X0 | X1 | X2 | X3     |
+-----+----+----+----+--------+
| Y10 |  0 |  0 |  0 |      0 |
| Y9  |  0 |  0 |  0 |      0 |
| Y8  |  0 |  0 |  0 |      0 |
| Y7  |  0 |  0 |  0 |      0 |
| Y6  |  0 |  0 |  0 |      0 |
| Y5  |  0 |  0 |  0 |      0 |
| Y4  |  0 |  0 |  0 |      0 |
| Y3  |  0 |  0 |  0 |      0 |
| Y2  |  0 |  0 |  0 |      0 |
| Y1  |  0 |  0 |  0 |  (D) 0 |
| Y0  |  0 |  0 |  0 | (R) 31 |
+-----+----+----+----+--------+


37. Device Cell Placement Summary for Global Clock g29
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                            |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g29       | BUFG_GT/O       | X3Y1              | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X3Y1     |          31 |        0 |              0 |        0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+------------+
|     | X0 | X1 | X2 | X3         |
+-----+----+----+----+------------+
| Y10 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 |          0 |
| Y1  |  0 |  0 |  0 | (R) (D) 31 |
| Y0  |  0 |  0 |  0 |          0 |
+-----+----+----+----+------------+


38. Device Cell Placement Summary for Global Clock g30
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                            |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g30       | BUFG_GT/O       | X3Y1              | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X3Y1     |          31 |        0 |              0 |        0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+------------+
|     | X0 | X1 | X2 | X3         |
+-----+----+----+----+------------+
| Y10 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 |          0 |
| Y1  |  0 |  0 |  0 | (R) (D) 31 |
| Y0  |  0 |  0 |  0 |          0 |
+-----+----+----+----+------------+


39. Device Cell Placement Summary for Global Clock g31
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                            |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g31       | BUFG_GT/O       | X3Y1              | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X3Y1     |          31 |        0 |              0 |        0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+------------+
|     | X0 | X1 | X2 | X3         |
+-----+----+----+----+------------+
| Y10 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 |          0 |
| Y1  |  0 |  0 |  0 | (R) (D) 31 |
| Y0  |  0 |  0 |  0 |          0 |
+-----+----+----+----+------------+


40. Device Cell Placement Summary for Global Clock g32
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                            |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g32       | BUFG_GT/O       | X3Y2              | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X3Y2     |          31 |        0 |              0 |        0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+------------+
|     | X0 | X1 | X2 | X3         |
+-----+----+----+----+------------+
| Y10 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 | (R) (D) 31 |
| Y1  |  0 |  0 |  0 |          0 |
| Y0  |  0 |  0 |  0 |          0 |
+-----+----+----+----+------------+


41. Device Cell Placement Summary for Global Clock g33
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                            |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g33       | BUFG_GT/O       | X3Y2              | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X3Y2     |          31 |        0 |              0 |        0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+------------+
|     | X0 | X1 | X2 | X3         |
+-----+----+----+----+------------+
| Y10 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 | (R) (D) 31 |
| Y1  |  0 |  0 |  0 |          0 |
| Y0  |  0 |  0 |  0 |          0 |
+-----+----+----+----+------------+


42. Device Cell Placement Summary for Global Clock g34
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g34       | BUFGCE/O        | X2Y7              | clk_out1_sys_top_clk_wiz_0_0 |       6.250 | {0.000 3.125} | X2Y7     |           0 |       21 |              0 |        0 | sys_top_i/pll_bank10/inst/clk_out1 |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+------------+----+
|     | X0 | X1 | X2         | X3 |
+-----+----+----+------------+----+
| Y10 |  0 |  0 |          0 |  0 |
| Y9  |  0 |  0 |          0 |  0 |
| Y8  |  0 |  0 |          0 |  0 |
| Y7  |  0 |  0 | (R) (D) 21 |  0 |
| Y6  |  0 |  0 |          0 |  0 |
| Y5  |  0 |  0 |          0 |  0 |
| Y4  |  0 |  0 |          0 |  0 |
| Y3  |  0 |  0 |          0 |  0 |
| Y2  |  0 |  0 |          0 |  0 |
| Y1  |  0 |  0 |          0 |  0 |
| Y0  |  0 |  0 |          0 |  0 |
+-----+----+----+------------+----+


43. Device Cell Placement Summary for Global Clock g35
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g35       | BUFGCE/O        | X2Y5              | clk_out1_sys_top_pll_bank11_0 |       6.250 | {0.000 3.125} | X2Y5     |           0 |       21 |              0 |        0 | sys_top_i/pll_bank11/inst/clk_out1 |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+------------+----+
|     | X0 | X1 | X2         | X3 |
+-----+----+----+------------+----+
| Y10 |  0 |  0 |          0 |  0 |
| Y9  |  0 |  0 |          0 |  0 |
| Y8  |  0 |  0 |          0 |  0 |
| Y7  |  0 |  0 |          0 |  0 |
| Y6  |  0 |  0 |          0 |  0 |
| Y5  |  0 |  0 | (R) (D) 21 |  0 |
| Y4  |  0 |  0 |          0 |  0 |
| Y3  |  0 |  0 |          0 |  0 |
| Y2  |  0 |  0 |          0 |  0 |
| Y1  |  0 |  0 |          0 |  0 |
| Y0  |  0 |  0 |          0 |  0 |
+-----+----+----+------------+----+


44. Device Cell Placement Summary for Global Clock g36
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g36       | BUFGCE/O        | X2Y4              | clk_out1_sys_top_pll_bank12_0 |       6.250 | {0.000 3.125} | X2Y4     |           0 |       21 |              0 |        0 | sys_top_i/pll_bank12/inst/clk_out1 |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+------------+----+
|     | X0 | X1 | X2         | X3 |
+-----+----+----+------------+----+
| Y10 |  0 |  0 |          0 |  0 |
| Y9  |  0 |  0 |          0 |  0 |
| Y8  |  0 |  0 |          0 |  0 |
| Y7  |  0 |  0 |          0 |  0 |
| Y6  |  0 |  0 |          0 |  0 |
| Y5  |  0 |  0 |          0 |  0 |
| Y4  |  0 |  0 | (R) (D) 21 |  0 |
| Y3  |  0 |  0 |          0 |  0 |
| Y2  |  0 |  0 |          0 |  0 |
| Y1  |  0 |  0 |          0 |  0 |
| Y0  |  0 |  0 |          0 |  0 |
+-----+----+----+------------+----+


45. Device Cell Placement Summary for Global Clock g37
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g37       | BUFGCE/O        | X2Y6              | clk_out1_sys_top_pll_bank13_0 |       6.250 | {0.000 3.125} | X2Y6     |           0 |       21 |              0 |        0 | sys_top_i/pll_bank13/inst/clk_out1 |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+------------+----+
|     | X0 | X1 | X2         | X3 |
+-----+----+----+------------+----+
| Y10 |  0 |  0 |          0 |  0 |
| Y9  |  0 |  0 |          0 |  0 |
| Y8  |  0 |  0 |          0 |  0 |
| Y7  |  0 |  0 |          0 |  0 |
| Y6  |  0 |  0 | (R) (D) 21 |  0 |
| Y5  |  0 |  0 |          0 |  0 |
| Y4  |  0 |  0 |          0 |  0 |
| Y3  |  0 |  0 |          0 |  0 |
| Y2  |  0 |  0 |          0 |  0 |
| Y1  |  0 |  0 |          0 |  0 |
| Y0  |  0 |  0 |          0 |  0 |
+-----+----+----+------------+----+


46. Device Cell Placement Summary for Global Clock g38
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g38       | BUFGCE/O        | X2Y7              | clk_out3_sys_top_clk_wiz_0_0 |       5.000 | {0.000 2.500} | X2Y7     |           2 |        0 |              0 |        0 | sys_top_i/pll_bank10/inst/clk_out3 |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-----------+----+
|     | X0 | X1 | X2        | X3 |
+-----+----+----+-----------+----+
| Y10 |  0 |  0 |         0 |  0 |
| Y9  |  0 |  0 |         0 |  0 |
| Y8  |  0 |  0 |         0 |  0 |
| Y7  |  0 |  0 | (R) (D) 2 |  0 |
| Y6  |  0 |  0 |         0 |  0 |
| Y5  |  0 |  0 |         0 |  0 |
| Y4  |  0 |  0 |         0 |  0 |
| Y3  |  0 |  0 |         0 |  0 |
| Y2  |  0 |  0 |         0 |  0 |
| Y1  |  0 |  0 |         0 |  0 |
| Y0  |  0 |  0 |         0 |  0 |
+-----+----+----+-----------+----+


47. Device Cell Placement Summary for Global Clock g39
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g39       | BUFGCE/O        | X2Y5              | clk_out3_sys_top_pll_bank11_0 |       5.000 | {0.000 2.500} | X2Y5     |           2 |        0 |              0 |        0 | sys_top_i/pll_bank11/inst/clk_out3 |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-----------+----+
|     | X0 | X1 | X2        | X3 |
+-----+----+----+-----------+----+
| Y10 |  0 |  0 |         0 |  0 |
| Y9  |  0 |  0 |         0 |  0 |
| Y8  |  0 |  0 |         0 |  0 |
| Y7  |  0 |  0 |         0 |  0 |
| Y6  |  0 |  0 |         0 |  0 |
| Y5  |  0 |  0 | (R) (D) 2 |  0 |
| Y4  |  0 |  0 |         0 |  0 |
| Y3  |  0 |  0 |         0 |  0 |
| Y2  |  0 |  0 |         0 |  0 |
| Y1  |  0 |  0 |         0 |  0 |
| Y0  |  0 |  0 |         0 |  0 |
+-----+----+----+-----------+----+


48. Device Cell Placement Summary for Global Clock g40
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g40       | BUFGCE/O        | X2Y4              | clk_out3_sys_top_pll_bank12_0 |       5.000 | {0.000 2.500} | X2Y4     |           2 |        0 |              0 |        0 | sys_top_i/pll_bank12/inst/clk_out3 |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-----------+----+
|     | X0 | X1 | X2        | X3 |
+-----+----+----+-----------+----+
| Y10 |  0 |  0 |         0 |  0 |
| Y9  |  0 |  0 |         0 |  0 |
| Y8  |  0 |  0 |         0 |  0 |
| Y7  |  0 |  0 |         0 |  0 |
| Y6  |  0 |  0 |         0 |  0 |
| Y5  |  0 |  0 |         0 |  0 |
| Y4  |  0 |  0 | (R) (D) 2 |  0 |
| Y3  |  0 |  0 |         0 |  0 |
| Y2  |  0 |  0 |         0 |  0 |
| Y1  |  0 |  0 |         0 |  0 |
| Y0  |  0 |  0 |         0 |  0 |
+-----+----+----+-----------+----+


49. Device Cell Placement Summary for Global Clock g41
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g41       | BUFGCE/O        | X2Y6              | clk_out3_sys_top_pll_bank13_0 |       5.000 | {0.000 2.500} | X2Y6     |           2 |        0 |              0 |        0 | sys_top_i/pll_bank13/inst/clk_out3 |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-----------+----+
|     | X0 | X1 | X2        | X3 |
+-----+----+----+-----------+----+
| Y10 |  0 |  0 |         0 |  0 |
| Y9  |  0 |  0 |         0 |  0 |
| Y8  |  0 |  0 |         0 |  0 |
| Y7  |  0 |  0 |         0 |  0 |
| Y6  |  0 |  0 | (R) (D) 2 |  0 |
| Y5  |  0 |  0 |         0 |  0 |
| Y4  |  0 |  0 |         0 |  0 |
| Y3  |  0 |  0 |         0 |  0 |
| Y2  |  0 |  0 |         0 |  0 |
| Y1  |  0 |  0 |         0 |  0 |
| Y0  |  0 |  0 |         0 |  0 |
+-----+----+----+-----------+----+


50. Device Cell Placement Summary for Global Clock g42
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+
| g42       | BUFGCE/O        | X2Y6              |       |             |               | X2Y6     |        1141 |        0 |              0 |        0 | sys_top_i/bch_sccs_256B_21B_13b_3/inst/Inst_BCHDecoderControl/Inst_BCHDecoderOutControlCore/wReset |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+------------+----+
|     | X0 | X1 | X2         | X3 |
+-----+----+----+------------+----+
| Y10 |  0 |  0 |          0 |  0 |
| Y9  |  0 |  0 |        982 |  0 |
| Y8  |  0 |  0 |         29 |  0 |
| Y7  |  0 |  0 |         74 |  0 |
| Y6  |  0 |  0 | (R) (D) 56 |  0 |
| Y5  |  0 |  0 |          0 |  0 |
| Y4  |  0 |  0 |          0 |  0 |
| Y3  |  0 |  0 |          0 |  0 |
| Y2  |  0 |  0 |          0 |  0 |
| Y1  |  0 |  0 |          0 |  0 |
| Y0  |  0 |  0 |          0 |  0 |
+-----+----+----+------------+----+


51. Device Cell Placement Summary for Global Clock g43
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g43       | BUFGCE/O        | X2Y7              | clkfbout_sys_top_clk_wiz_0_0 |      12.500 | {0.000 6.250} | X2Y7     |           0 |        0 |              1 |        0 | sys_top_i/pll_bank10/inst/clkfbout_buf_sys_top_clk_wiz_0_0 |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-----------+----+
|     | X0 | X1 | X2        | X3 |
+-----+----+----+-----------+----+
| Y10 |  0 |  0 |         0 |  0 |
| Y9  |  0 |  0 |         0 |  0 |
| Y8  |  0 |  0 |         0 |  0 |
| Y7  |  0 |  0 | (R) (D) 1 |  0 |
| Y6  |  0 |  0 |         0 |  0 |
| Y5  |  0 |  0 |         0 |  0 |
| Y4  |  0 |  0 |         0 |  0 |
| Y3  |  0 |  0 |         0 |  0 |
| Y2  |  0 |  0 |         0 |  0 |
| Y1  |  0 |  0 |         0 |  0 |
| Y0  |  0 |  0 |         0 |  0 |
+-----+----+----+-----------+----+


52. Device Cell Placement Summary for Global Clock g44
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                         |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+
| g44       | BUFGCE/O        | X2Y5              | clkfbout_sys_top_pll_bank11_0 |      12.500 | {0.000 6.250} | X2Y5     |           0 |        0 |              1 |        0 | sys_top_i/pll_bank11/inst/clkfbout_buf_sys_top_pll_bank11_0 |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-----------+----+
|     | X0 | X1 | X2        | X3 |
+-----+----+----+-----------+----+
| Y10 |  0 |  0 |         0 |  0 |
| Y9  |  0 |  0 |         0 |  0 |
| Y8  |  0 |  0 |         0 |  0 |
| Y7  |  0 |  0 |         0 |  0 |
| Y6  |  0 |  0 |         0 |  0 |
| Y5  |  0 |  0 | (R) (D) 1 |  0 |
| Y4  |  0 |  0 |         0 |  0 |
| Y3  |  0 |  0 |         0 |  0 |
| Y2  |  0 |  0 |         0 |  0 |
| Y1  |  0 |  0 |         0 |  0 |
| Y0  |  0 |  0 |         0 |  0 |
+-----+----+----+-----------+----+


53. Device Cell Placement Summary for Global Clock g45
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                         |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+
| g45       | BUFGCE/O        | X2Y4              | clkfbout_sys_top_pll_bank12_0 |      12.500 | {0.000 6.250} | X2Y4     |           0 |        0 |              1 |        0 | sys_top_i/pll_bank12/inst/clkfbout_buf_sys_top_pll_bank12_0 |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-----------+----+
|     | X0 | X1 | X2        | X3 |
+-----+----+----+-----------+----+
| Y10 |  0 |  0 |         0 |  0 |
| Y9  |  0 |  0 |         0 |  0 |
| Y8  |  0 |  0 |         0 |  0 |
| Y7  |  0 |  0 |         0 |  0 |
| Y6  |  0 |  0 |         0 |  0 |
| Y5  |  0 |  0 |         0 |  0 |
| Y4  |  0 |  0 | (R) (D) 1 |  0 |
| Y3  |  0 |  0 |         0 |  0 |
| Y2  |  0 |  0 |         0 |  0 |
| Y1  |  0 |  0 |         0 |  0 |
| Y0  |  0 |  0 |         0 |  0 |
+-----+----+----+-----------+----+


54. Device Cell Placement Summary for Global Clock g46
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                         |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+
| g46       | BUFGCE/O        | X2Y6              | clkfbout_sys_top_pll_bank13_0 |      12.500 | {0.000 6.250} | X2Y6     |           0 |        0 |              1 |        0 | sys_top_i/pll_bank13/inst/clkfbout_buf_sys_top_pll_bank13_0 |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-----------+----+
|     | X0 | X1 | X2        | X3 |
+-----+----+----+-----------+----+
| Y10 |  0 |  0 |         0 |  0 |
| Y9  |  0 |  0 |         0 |  0 |
| Y8  |  0 |  0 |         0 |  0 |
| Y7  |  0 |  0 |         0 |  0 |
| Y6  |  0 |  0 | (R) (D) 1 |  0 |
| Y5  |  0 |  0 |         0 |  0 |
| Y4  |  0 |  0 |         0 |  0 |
| Y3  |  0 |  0 |         0 |  0 |
| Y2  |  0 |  0 |         0 |  0 |
| Y1  |  0 |  0 |         0 |  0 |
| Y0  |  0 |  0 |         0 |  0 |
+-----+----+----+-----------+----+


55. Device Cell Placement Summary for Global Clock g47
------------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                        |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------+
| g47       | BUFGCE/O        | X3Y10             | clk_pl_0 |      12.500 | {0.000 6.250} | X2Y5     |           0 |        0 |              4 |        0 | sys_top_i/zynq_ultra_ps_e_0/inst/xlnx_opt_ |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-------+--------+
|     | X0 | X1 | X2    | X3     |
+-----+----+----+-------+--------+
| Y10 |  0 |  0 |     0 |  (D) 0 |
| Y9  |  0 |  0 |     0 |      0 |
| Y8  |  0 |  0 |     0 |      0 |
| Y7  |  0 |  0 |     1 |      0 |
| Y6  |  0 |  0 |     1 |      0 |
| Y5  |  0 |  0 | (R) 1 |      0 |
| Y4  |  0 |  0 |     1 |      0 |
| Y3  |  0 |  0 |     0 |      0 |
| Y2  |  0 |  0 |     0 |      0 |
| Y1  |  0 |  0 |     0 |      0 |
| Y0  |  0 |  0 |     0 |      0 |
+-----+----+----+-------+--------+


56. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| g0        | 23    | BUFG_PS/O       | None       |         115 |               0 | 115 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g12       | 22    | BUFG_PS/O       | None       |          84 |               0 |  84 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk1 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


57. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------+
| g1+       | 20    | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK  |
| g2+       | 14    | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK  |
| g3+       | 13    | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


58. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g1        | 20    | BUFG_GT/O       | None       |         723 |               0 |  604 |    119 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                           |
| g11       | 6     | BUFG_GT/O       | None       |        1771 |               0 | 1761 |      5 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                                         |
| g2        | 14    | BUFG_GT/O       | None       |        4152 |               0 | 3719 |    415 |   17 |    0 |   0 |  0 |    0 |   0 |       1 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                           |
| g3        | 13    | BUFG_GT/O       | None       |        2611 |               0 | 2606 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       1 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                          |
| g19       | 2     | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
| g25       | 22    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
| g26       | 8     | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
| g27       | 0     | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
| g28       | 3     | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
| g6        | 4     | BUFG_GT/O       | None       |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


59. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| g0        | 23    | BUFG_PS/O       | None       |          39 |               0 |   39 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g12       | 22    | BUFG_PS/O       | None       |         845 |               0 |  770 |     75 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk1 |
| g13       | 7     | BUFG_PS/O       | None       |        2364 |               0 | 2171 |    193 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk3 |
| g14+      | 21    | BUFG_PS/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


60. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------+
| g1        | 20    | BUFG_GT/O       | None       |           1 |               0 |  1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK  |
| g2+       | 14    | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK  |
| g3+       | 13    | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
| g14+      | 21    | BUFG_PS/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk2                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


61. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g1        | 20    | BUFG_GT/O       | None       |        4129 |               0 | 3318 |    809 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                           |
| g11       | 6     | BUFG_GT/O       | None       |        1839 |               0 | 1824 |     10 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                                         |
| g2        | 14    | BUFG_GT/O       | None       |         801 |               0 |  796 |      0 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                           |
| g3        | 13    | BUFG_GT/O       | None       |        1464 |               0 | 1460 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                          |
| g14       | 21    | BUFG_PS/O       | None       |           5 |               0 |    5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                                                                                                                                                                       |
| g28+      | 3     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
| g29       | 7     | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
| g30       | 1     | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
| g31       | 19    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
| g5        | 11    | BUFG_GT/O       | None       |          13 |               0 |   13 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                            |
| g6+       | 4     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


62. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFG_PS/O       | None       |         484 |               0 | 484 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                             |
| g1        | 20    | BUFG_GT/O       | None       |          45 |               0 |  37 |      0 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g12       | 22    | BUFG_PS/O       | None       |         161 |               0 | 127 |     34 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                             |
| g13       | 7     | BUFG_PS/O       | None       |         513 |               0 | 503 |      2 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk3                                                                             |
| g14+      | 21    | BUFG_PS/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk2                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


63. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------+
| g1        | 20    | BUFG_GT/O       | None       |        2004 |               0 | 1997 |      0 |    7 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK  |
| g2+       | 14    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK  |
| g3+       | 13    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
| g13       | 7     | BUFG_PS/O       | None       |          94 |               0 |   87 |      0 |    7 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk3                                                                              |
| g14       | 21    | BUFG_PS/O       | None       |          33 |               0 |   33 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk2                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


64. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g1        | 20    | BUFG_GT/O       | None       |        3530 |               0 | 3529 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                            |
| g11       | 6     | BUFG_GT/O       | None       |        1731 |               0 | 1721 |      5 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                                          |
| g2        | 14    | BUFG_GT/O       | None       |           6 |               0 |    6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                            |
| g3        | 13    | BUFG_GT/O       | None       |         570 |               0 |  566 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                           |
| g14       | 21    | BUFG_PS/O       | None       |          11 |               0 |   11 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                                                                                                                                                                        |
| g20       | 9     | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
| g21       | 10    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
| g22       | 18    | BUFG_GT/O       | None       |          16 |               0 |   16 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
| g32       | 12    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon  |
| g33       | 15    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon  |
| g5+       | 11    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                             |
| g6+       | 4     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


65. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| g0        | 23    | BUFG_PS/O       | None       |        1824 |               0 | 1824 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g7        | 1     | BUFGCE/O        | PBlock     |          50 |               0 |   50 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank13/inst/clk_out2       |
| g12       | 22    | BUFG_PS/O       | None       |         544 |               0 |  542 |      2 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk1 |
| g14       | 21    | BUFG_PS/O       | None       |          90 |               0 |   90 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


66. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| g0        | 23    | BUFG_PS/O       | None       |        1871 |               0 | 1871 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g7        | 1     | BUFGCE/O        | PBlock     |           8 |               0 |    8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank13/inst/clk_out2       |
| g8        | 0     | BUFGCE/O        | PBlock     |          63 |               0 |   63 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank10/inst/clk_out2       |
| g9        | 4     | BUFGCE/O        | PBlock     |          67 |               0 |   67 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank12/inst/clk_out2       |
| g10       | 3     | BUFGCE/O        | PBlock     |          51 |               0 |   51 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank11/inst/clk_out2       |
| g12       | 22    | BUFG_PS/O       | None       |         921 |               0 |  919 |      2 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk1 |
| g13       | 7     | BUFG_PS/O       | None       |          16 |               0 |   16 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk3 |
| g14       | 21    | BUFG_PS/O       | None       |          80 |               0 |   80 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


67. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------+
| g1        | 20    | BUFG_GT/O       | None       |        3182 |               0 | 3159 |      0 |   23 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK  |
| g12       | 22    | BUFG_PS/O       | None       |          33 |               0 |   33 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                              |
| g2+       | 14    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK  |
| g3+       | 13    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
| g13       | 7     | BUFG_PS/O       | None       |         249 |               0 |  246 |      0 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk3                                                                              |
| g14       | 21    | BUFG_PS/O       | None       |         618 |               0 |  613 |      1 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk2                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


68. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g1        | 20    | BUFG_GT/O       | None       |         991 |               0 |  990 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                            |
| g11       | 6     | BUFG_GT/O       | None       |        1602 |               0 | 1594 |      3 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                                          |
| g2+       | 14    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                            |
| g3        | 13    | BUFG_GT/O       | None       |          44 |               0 |   40 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                           |
| g14       | 21    | BUFG_PS/O       | None       |         680 |               0 |  679 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                                                                                                                                                                        |
| g22       | 18    | BUFG_GT/O       | None       |          15 |               0 |   15 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
| g23       | 5     | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
| g24       | 16    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
| g4        | 17    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gthe4_top.pcie4_uscale_plus_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gthe4_cpll_cal_tx_i/txoutclkmon |
| g5+       | 11    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                             |
| g6+       | 4     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


69. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| g0        | 23    | BUFG_PS/O       | None       |        2472 |               0 | 2467 |      5 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g7        | 1     | BUFGCE/O        | PBlock     |         466 |               0 |  466 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank13/inst/clk_out2       |
| g8        | 0     | BUFGCE/O        | PBlock     |         323 |               0 |  323 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank10/inst/clk_out2       |
| g9        | 4     | BUFGCE/O        | PBlock     |        2009 |               0 | 1984 |     25 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank12/inst/clk_out2       |
| g10       | 3     | BUFGCE/O        | PBlock     |         315 |               0 |  315 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank11/inst/clk_out2       |
| g12       | 22    | BUFG_PS/O       | None       |         664 |               0 |  660 |      4 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk1 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


70. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| g0        | 23    | BUFG_PS/O       | None       |         223 |               0 |  219 |      1 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g7        | 1     | BUFGCE/O        | PBlock     |         339 |               0 |  336 |      0 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank13/inst/clk_out2       |
| g8        | 0     | BUFGCE/O        | PBlock     |         574 |               0 |  571 |      0 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank10/inst/clk_out2       |
| g9        | 4     | BUFGCE/O        | PBlock     |        2403 |               0 | 2400 |      0 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank12/inst/clk_out2       |
| g10       | 3     | BUFGCE/O        | PBlock     |         744 |               0 |  741 |      0 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank11/inst/clk_out2       |
| g12       | 22    | BUFG_PS/O       | None       |        2346 |               0 | 2333 |      1 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk1 |
| g13+      | 7     | BUFG_PS/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk3 |
| g14+      | 21    | BUFG_PS/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


71. Clock Region Cell Placement per Global Clock: Region X2Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------+
| g1        | 20    | BUFG_GT/O       | None       |        3256 |               0 | 3242 |      0 |   14 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g9        | 4     | BUFGCE/O        | PBlock     |        1542 |               0 | 1496 |     15 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank12/inst/clk_out2                                                                                   |
| g13       | 7     | BUFG_PS/O       | None       |          37 |               0 |   37 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk3                                                                             |
| g14       | 21    | BUFG_PS/O       | None       |         451 |               0 |  438 |      0 |   13 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk2                                                                             |
| g18       | 9     | BUFGCE/O        | PBlock     |          79 |               0 |   70 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/v2nfc_2/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQSClock                         |
| g36       | 12    | BUFGCE/O        | PBlock     |          21 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank12/inst/clk_out1                                                                                   |
| g40       | 8     | BUFGCE/O        | PBlock     |           2 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank12/inst/clk_out3                                                                                   |
| g45       | 15    | BUFGCE/O        | PBlock     |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | sys_top_i/pll_bank12/inst/clkfbout_buf_sys_top_pll_bank12_0                                                          |
| g47       | 2     | BUFGCE/O        | None       |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/xlnx_opt_                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


72. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------+
| g11       | 6     | BUFG_GT/O       | None       |          49 |               0 | 49 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/ext_ch_gt_drpclk |
| g14       | 21    | BUFG_PS/O       | None       |           1 |               0 |  1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk2                               |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


73. Clock Region Cell Placement per Global Clock: Region X0Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| g0        | 23    | BUFG_PS/O       | None       |        2743 |               0 | 2743 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g7        | 1     | BUFGCE/O        | PBlock     |        1463 |               0 | 1463 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank13/inst/clk_out2       |
| g8        | 0     | BUFGCE/O        | PBlock     |         591 |               0 |  591 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank10/inst/clk_out2       |
| g9        | 4     | BUFGCE/O        | PBlock     |        2319 |               0 | 2300 |     16 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank12/inst/clk_out2       |
| g10       | 3     | BUFGCE/O        | PBlock     |        1274 |               0 | 1265 |      9 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank11/inst/clk_out2       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


74. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| g0        | 23    | BUFG_PS/O       | None       |         695 |               0 |  689 |      1 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g7        | 1     | BUFGCE/O        | PBlock     |         251 |               0 |  251 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank13/inst/clk_out2       |
| g8        | 0     | BUFGCE/O        | PBlock     |        1908 |               0 | 1867 |     41 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank10/inst/clk_out2       |
| g9        | 4     | BUFGCE/O        | PBlock     |         365 |               0 |  365 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank12/inst/clk_out2       |
| g10       | 3     | BUFGCE/O        | PBlock     |        4180 |               0 | 4145 |     32 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank11/inst/clk_out2       |
| g14+      | 21    | BUFG_PS/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


75. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------+
| g1        | 20    | BUFG_GT/O       | None       |         296 |               0 |  293 |      0 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7        | 1     | BUFGCE/O        | PBlock     |           2 |               0 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank13/inst/clk_out2                                                                                   |
| g9        | 4     | BUFGCE/O        | PBlock     |         768 |               0 |  768 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank12/inst/clk_out2                                                                                   |
| g10       | 3     | BUFGCE/O        | PBlock     |        2308 |               0 | 2262 |     15 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank11/inst/clk_out2                                                                                   |
| g14       | 21    | BUFG_PS/O       | None       |          39 |               0 |   39 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk2                                                                             |
| g17       | 9     | BUFGCE/O        | PBlock     |          79 |               0 |   70 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/v2nfc_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQSClock                         |
| g35       | 12    | BUFGCE/O        | PBlock     |          21 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank11/inst/clk_out1                                                                                   |
| g39       | 8     | BUFGCE/O        | PBlock     |           2 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank11/inst/clk_out3                                                                                   |
| g44       | 15    | BUFGCE/O        | PBlock     |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | sys_top_i/pll_bank11/inst/clkfbout_buf_sys_top_pll_bank11_0                                                          |
| g47       | 2     | BUFGCE/O        | None       |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/xlnx_opt_                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


76. Clock Region Cell Placement per Global Clock: Region X0Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| g0        | 23    | BUFG_PS/O       | None       |         267 |               0 |  267 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g7        | 1     | BUFGCE/O        | PBlock     |        2839 |               0 | 2795 |     41 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank13/inst/clk_out2       |
| g8        | 0     | BUFGCE/O        | PBlock     |          58 |               0 |   58 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank10/inst/clk_out2       |
| g10       | 3     | BUFGCE/O        | PBlock     |         453 |               0 |  453 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank11/inst/clk_out2       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


77. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| g0        | 23    | BUFG_PS/O       | None       |         150 |               0 |  150 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g7        | 1     | BUFGCE/O        | PBlock     |        1652 |               0 | 1652 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank13/inst/clk_out2       |
| g8        | 0     | BUFGCE/O        | PBlock     |        3059 |               0 | 3056 |      0 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank10/inst/clk_out2       |
| g9+       | 4     | BUFGCE/O        | PBlock     |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank12/inst/clk_out2       |
| g10       | 3     | BUFGCE/O        | PBlock     |         139 |               0 |  139 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank11/inst/clk_out2       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


78. Clock Region Cell Placement per Global Clock: Region X2Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFG_PS/O       | None       |          46 |               0 |   46 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                             |
| g1        | 20    | BUFG_GT/O       | None       |          49 |               0 |   48 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/nvme_ctrl_0/inst/pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7        | 1     | BUFGCE/O        | PBlock     |        2472 |               0 | 2427 |     15 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank13/inst/clk_out2                                                                                   |
| g8        | 0     | BUFGCE/O        | PBlock     |          37 |               0 |   37 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank10/inst/clk_out2                                                                                   |
| g9        | 4     | BUFGCE/O        | PBlock     |         186 |               0 |  186 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank12/inst/clk_out2                                                                                   |
| g10       | 3     | BUFGCE/O        | PBlock     |           8 |               0 |    8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank11/inst/clk_out2                                                                                   |
| g16       | 6     | BUFGCE/O        | PBlock     |         125 |               0 |  117 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/v2nfc_3/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQSClock                         |
| g37       | 12    | BUFGCE/O        | PBlock     |          21 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank13/inst/clk_out1                                                                                   |
| g41       | 8     | BUFGCE/O        | PBlock     |           2 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank13/inst/clk_out3                                                                                   |
| g42       | 9     | BUFGCE/O        | None       |           0 |              56 |   56 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/bch_sccs_256B_21B_13b_3/inst/Inst_BCHDecoderControl/Inst_BCHDecoderOutControlCore/wReset                   |
| g46       | 15    | BUFGCE/O        | PBlock     |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | sys_top_i/pll_bank13/inst/clkfbout_buf_sys_top_pll_bank13_0                                                          |
| g47       | 2     | BUFGCE/O        | None       |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/xlnx_opt_                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


79. Clock Region Cell Placement per Global Clock: Region X1Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| g0+       | 23    | BUFG_PS/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g7+       | 1     | BUFGCE/O        | PBlock     |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank13/inst/clk_out2       |
| g8        | 0     | BUFGCE/O        | PBlock     |         590 |               0 | 590 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank10/inst/clk_out2       |
| g9+       | 4     | BUFGCE/O        | PBlock     |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank12/inst/clk_out2       |
| g10+      | 3     | BUFGCE/O        | PBlock     |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank11/inst/clk_out2       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


80. Clock Region Cell Placement per Global Clock: Region X2Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFG_PS/O       | None       |        1014 |               0 | 1014 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |
| g7        | 1     | BUFGCE/O        | PBlock     |        1215 |               0 | 1214 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank13/inst/clk_out2                                                                 |
| g8        | 0     | BUFGCE/O        | PBlock     |        2370 |               0 | 2325 |     15 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank10/inst/clk_out2                                                                 |
| g9        | 4     | BUFGCE/O        | PBlock     |         416 |               0 |  416 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank12/inst/clk_out2                                                                 |
| g10       | 3     | BUFGCE/O        | PBlock     |         247 |               0 |  247 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank11/inst/clk_out2                                                                 |
| g15       | 6     | BUFGCE/O        | PBlock     |         125 |               0 |  117 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/v2nfc_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQSClock       |
| g34       | 12    | BUFGCE/O        | PBlock     |          21 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank10/inst/clk_out1                                                                 |
| g38       | 8     | BUFGCE/O        | PBlock     |           2 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank10/inst/clk_out3                                                                 |
| g42       | 9     | BUFGCE/O        | None       |           0 |              74 |   74 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/bch_sccs_256B_21B_13b_3/inst/Inst_BCHDecoderControl/Inst_BCHDecoderOutControlCore/wReset |
| g43       | 15    | BUFGCE/O        | PBlock     |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | sys_top_i/pll_bank10/inst/clkfbout_buf_sys_top_clk_wiz_0_0                                         |
| g47       | 2     | BUFGCE/O        | None       |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/xlnx_opt_                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


81. Clock Region Cell Placement per Global Clock: Region X1Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| g0+       | 23    | BUFG_PS/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g7+       | 1     | BUFGCE/O        | PBlock     |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank13/inst/clk_out2       |
| g8        | 0     | BUFGCE/O        | PBlock     |           3 |               0 |  3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank10/inst/clk_out2       |
| g9+       | 4     | BUFGCE/O        | PBlock     |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank12/inst/clk_out2       |
| g10+      | 3     | BUFGCE/O        | PBlock     |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank11/inst/clk_out2       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


82. Clock Region Cell Placement per Global Clock: Region X2Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFG_PS/O       | None       |        1932 |               0 | 1932 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |
| g7        | 1     | BUFGCE/O        | PBlock     |          29 |               0 |   29 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank13/inst/clk_out2                                                                 |
| g8        | 0     | BUFGCE/O        | PBlock     |        1060 |               0 | 1059 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank10/inst/clk_out2                                                                 |
| g9        | 4     | BUFGCE/O        | PBlock     |         606 |               0 |  605 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank12/inst/clk_out2                                                                 |
| g10       | 3     | BUFGCE/O        | PBlock     |         973 |               0 |  972 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank11/inst/clk_out2                                                                 |
| g42       | 9     | BUFGCE/O        | None       |           0 |              29 |   29 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/bch_sccs_256B_21B_13b_3/inst/Inst_BCHDecoderControl/Inst_BCHDecoderOutControlCore/wReset |
| g47+      | 2     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/xlnx_opt_                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


83. Clock Region Cell Placement per Global Clock: Region X1Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| g0+       | 23    | BUFG_PS/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g7+       | 1     | BUFGCE/O        | PBlock     |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank13/inst/clk_out2       |
| g8        | 0     | BUFGCE/O        | PBlock     |         149 |               0 | 149 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank10/inst/clk_out2       |
| g9+       | 4     | BUFGCE/O        | PBlock     |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank12/inst/clk_out2       |
| g10+      | 3     | BUFGCE/O        | PBlock     |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank11/inst/clk_out2       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


84. Clock Region Cell Placement per Global Clock: Region X2Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFG_PS/O       | None       |        4016 |               0 | 4016 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                           |
| g7        | 1     | BUFGCE/O        | PBlock     |         984 |               0 |  984 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank13/inst/clk_out2                                                                 |
| g8        | 0     | BUFGCE/O        | PBlock     |         984 |               0 |  984 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank10/inst/clk_out2                                                                 |
| g9        | 4     | BUFGCE/O        | PBlock     |         516 |               0 |  516 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank12/inst/clk_out2                                                                 |
| g10       | 3     | BUFGCE/O        | PBlock     |        1008 |               0 | 1008 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank11/inst/clk_out2                                                                 |
| g42       | 9     | BUFGCE/O        | None       |           0 |             982 |  982 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/bch_sccs_256B_21B_13b_3/inst/Inst_BCHDecoderControl/Inst_BCHDecoderOutControlCore/wReset |
| g47+      | 2     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/xlnx_opt_                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


85. Clock Region Cell Placement per Global Clock: Region X3Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| g0        | 23    | BUFG_PS/O       | None       |         835 |               0 | 835 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


86. Clock Region Cell Placement per Global Clock: Region X1Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
| g0+       | 23    | BUFG_PS/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
| g9+       | 4     | BUFGCE/O        | PBlock     |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank12/inst/clk_out2       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


87. Clock Region Cell Placement per Global Clock: Region X2Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| g0        | 23    | BUFG_PS/O       | None       |         241 |               0 | 241 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0   |
| g9        | 4     | BUFGCE/O        | PBlock     |         504 |               0 | 504 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/pll_bank12/inst/clk_out2         |
| g47+      | 2     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/xlnx_opt_ |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


88. Clock Region Cell Placement per Global Clock: Region X3Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
| g0        | 23    | BUFG_PS/O       | None       |         113 |               0 | 112 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/pl_clk0   |
| g47+      | 2     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_top_i/zynq_ultra_ps_e_0/inst/xlnx_opt_ |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


