-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 64-Bit Version 13.0 (Build Build 232 06/12/2013)
-- Created on Wed Sep 18 13:28:10 2019

COMPONENT PO_Sub
	GENERIC ( DATA_WIDTH_PO : INTEGER := 16 );
	PORT
	(
		clk		:	 IN STD_LOGIC;
		a_PO		:	 IN STD_LOGIC_VECTOR(data_width_po-1 DOWNTO 0);
		b_PO		:	 IN STD_LOGIC_VECTOR(data_width_po-1 DOWNTO 0);
		Ctrl_mux1		:	 IN STD_LOGIC;
		Ctrl_mux2		:	 IN STD_LOGIC;
		En_inputs		:	 IN STD_LOGIC;
		En_regAdder		:	 IN STD_LOGIC;
		c_PO		:	 OUT STD_LOGIC_VECTOR(data_width_po-1 DOWNTO 0);
		outMux1_view		:	 OUT STD_LOGIC_VECTOR(data_width_po-1 DOWNTO 0);
		outMux2_view		:	 OUT STD_LOGIC_VECTOR(data_width_po-1 DOWNTO 0);
		outAdder_view		:	 OUT STD_LOGIC_VECTOR(data_width_po-1 DOWNTO 0);
		outRegAdder_view		:	 OUT STD_LOGIC_VECTOR(data_width_po-1 DOWNTO 0);
		outRegA_view		:	 OUT STD_LOGIC_VECTOR(data_width_po-1 DOWNTO 0);
		outRegB_view		:	 OUT STD_LOGIC_VECTOR(data_width_po-1 DOWNTO 0);
		outInv_view		:	 OUT STD_LOGIC_VECTOR(data_width_po-1 DOWNTO 0)
	);
END COMPONENT;