
/root/projects/compiled/non_crypto/stripped/intel_lmbench.git_bw_file_rd_6b73f4d0_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	4b2b4a2a 	blmi	0xad28b0
   4:	b570447a 	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   8:	b0a44604 	adclt	r4, r4, r4, lsl #12
   c:	ae0358d3 	mcrge	8, 0, r5, cr3, cr3, {6}
  10:	9323681b 			; <UNDEFINED> instruction: 0x9323681b
  14:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
  18:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  1c:	22804b25 	addcs	r4, r0, #37888	; 0x9400
  20:	90002101 	andls	r2, r0, r1, lsl #2
  24:	4630447b 			; <UNDEFINED> instruction: 0x4630447b
  28:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  2c:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
  30:	4605fffe 			; <UNDEFINED> instruction: 0x4605fffe
  34:	f7ff4630 			; <UNDEFINED> instruction: 0xf7ff4630
  38:	4428fffe 	strtmi	pc, [r8], #-4094	; 0xfffff002
  3c:	f7ff3001 			; <UNDEFINED> instruction: 0xf7ff3001
  40:	4605fffe 			; <UNDEFINED> instruction: 0x4605fffe
  44:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  48:	f04f4b1b 			; <UNDEFINED> instruction: 0xf04f4b1b
  4c:	210132ff 	strdcs	r3, [r1, -pc]
  50:	e9cd447b 	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
  54:	46284000 	strtmi	r4, [r8], -r0
  58:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  5c:	72c0f44f 	sbcvc	pc, r0, #1325400064	; 0x4f000000
  60:	46204629 	strtmi	r4, [r0], -r9, lsr #12
  64:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  68:	db122800 	blle	0x48a070
  6c:	4b104a13 	blmi	0x4128c0
  70:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
  74:	9b23681a 	blls	0x8da0e4
  78:	f04f405a 			; <UNDEFINED> instruction: 0xf04f405a
  7c:	d1120300 	tstle	r2, r0, lsl #6
  80:	7280f44f 	addvc	pc, r0, #1325400064	; 0x4f000000
  84:	46204629 	strtmi	r4, [r0], -r9, lsr #12
  88:	e8bdb024 	pop	{r2, r5, ip, sp, pc}
  8c:	f7ff4070 			; <UNDEFINED> instruction: 0xf7ff4070
  90:	480bbffe 	stmdami	fp, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}
  94:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  98:	4628fffe 	qsub8mi	pc, r8, lr	; <UNPREDICTABLE>
  9c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  a0:	f7ff2001 			; <UNDEFINED> instruction: 0xf7ff2001
  a4:	f7fffffe 			; <UNDEFINED> instruction: 0xf7fffffe
  a8:	bf00fffe 	svclt	0x0000fffe
  ac:	000000a4 	andeq	r0, r0, r4, lsr #1
  b0:	00000000 	andeq	r0, r0, r0
  b4:	0000008c 	andeq	r0, r0, ip, lsl #1
  b8:	00000064 	andeq	r0, r0, r4, rrx
  bc:	00000048 	andeq	r0, r0, r8, asr #32
  c0:	00000028 	andeq	r0, r0, r8, lsr #32
  c4:	f8d1b930 			; <UNDEFINED> instruction: 0xf8d1b930
  c8:	f04f3104 			; <UNDEFINED> instruction: 0xf04f3104
  cc:	f8c132ff 			; <UNDEFINED> instruction: 0xf8c132ff
  d0:	b9032100 	stmdblt	r3, {r8, sp}
  d4:	46084770 			; <UNDEFINED> instruction: 0x46084770
  d8:	bf00e792 	svclt	0x0000e792
  dc:	f8d1b9a8 			; <UNDEFINED> instruction: 0xf8d1b9a8
  e0:	f04f3104 			; <UNDEFINED> instruction: 0xf04f3104
  e4:	b51032ff 	ldrlt	r3, [r0, #-767]	; 0xfffffd01
  e8:	f8c1460c 			; <UNDEFINED> instruction: 0xf8c1460c
  ec:	b9432100 	stmdblt	r3, {r8, sp}^
  f0:	46202100 	strtmi	r2, [r0], -r0, lsl #2
  f4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  f8:	d0071c43 	andle	r1, r7, r3, asr #24
  fc:	0100f8c4 	smlabteq	r0, r4, r8, pc	; <UNPREDICTABLE>
 100:	4608bd10 			; <UNDEFINED> instruction: 0x4608bd10
 104:	ff7cf7ff 			; <UNDEFINED> instruction: 0xff7cf7ff
 108:	4770e7f2 			; <UNDEFINED> instruction: 0x4770e7f2
 10c:	44784803 	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
 110:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 114:	f7ff2001 			; <UNDEFINED> instruction: 0xf7ff2001
 118:	bf00fffe 	svclt	0x0000fffe
 11c:	0000000a 	andeq	r0, r0, sl
 120:	f8d1b9a0 			; <UNDEFINED> instruction: 0xf8d1b9a0
 124:	b5100100 	ldrlt	r0, [r0, #-256]	; 0xffffff00
 128:	2800460c 	stmdacs	r0, {r2, r3, r9, sl, lr}
 12c:	f8d4da03 			; <UNDEFINED> instruction: 0xf8d4da03
 130:	b9333104 	ldmdblt	r3!, {r2, r8, ip, sp}
 134:	f7ffbd10 			; <UNDEFINED> instruction: 0xf7ffbd10
 138:	f8d4fffe 			; <UNDEFINED> instruction: 0xf8d4fffe
 13c:	2b003104 	blcs	0xc554
 140:	4620d0f8 			; <UNDEFINED> instruction: 0x4620d0f8
 144:	4010e8bd 			; <UNDEFINED> instruction: 0x4010e8bd
 148:	bffef7ff 	svclt	0x00fef7ff
 14c:	bf004770 	svclt	0x00004770
 150:	4607b5f8 			; <UNDEFINED> instruction: 0x4607b5f8
 154:	447e4e0d 	ldrbtmi	r4, [lr], #-3597	; 0xfffff1f3
 158:	4500e9d6 	strmi	lr, [r0, #-2518]	; 0xfffff62a
 15c:	e9d6e007 	ldmib	r6, {r0, r1, r2, sp, lr, pc}^
 160:	42a11001 	adcmi	r1, r1, #1
 164:	4621bf28 	strtmi	fp, [r1], -r8, lsr #30
 168:	f7ff1b64 			; <UNDEFINED> instruction: 0xf7ff1b64
 16c:	42a5fffe 	adcmi	pc, r5, #1016	; 0x3f8
 170:	bf284622 	svclt	0x00284622
 174:	68b14625 	ldmvs	r1!, {r0, r2, r5, r9, sl, lr}
 178:	463842ac 	ldrtmi	r4, [r8], -ip, lsr #5
 17c:	462abf28 	strtmi	fp, [sl], -r8, lsr #30
 180:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 184:	dcea2800 	stclle	8, cr2, [sl]
 188:	bf00bdf8 	svclt	0x0000bdf8
 18c:	00000032 	andeq	r0, r0, r2, lsr r0
 190:	b570b180 	ldrblt	fp, [r0, #-384]!	; 0xfffffe80
 194:	1e45460e 	cdpne	6, 4, cr4, cr5, cr14, {0}
 198:	46302100 	ldrtmi	r2, [r0], -r0, lsl #2
 19c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1a0:	3d014604 	stccc	6, cr4, [r1, #-16]
 1a4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1a8:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
 1ac:	1c6bfffe 	stclne	15, cr15, [fp], #-1016	; 0xfffffc08
 1b0:	bd70d1f2 	ldfltp	f5, [r0, #-968]!	; 0xfffffc38
 1b4:	bf004770 	svclt	0x00004770
 1b8:	f8d1b538 			; <UNDEFINED> instruction: 0xf8d1b538
 1bc:	b1585100 	cmplt	r8, r0, lsl #2
 1c0:	22001e44 	andcs	r1, r0, #68, 28	; 0x440
 1c4:	46114628 	ldrmi	r4, [r1], -r8, lsr #12
 1c8:	f7ff3c01 			; <UNDEFINED> instruction: 0xf7ff3c01
 1cc:	4628fffe 	qsub8mi	pc, r8, lr	; <UNPREDICTABLE>
 1d0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1d4:	d1f41c63 	mvnsle	r1, r3, ror #24
 1d8:	bf00bd38 	svclt	0x0000bd38

Disassembly of section .text.startup:

00000000 <.text.startup>:
   0:	4ff0e92d 	svcmi	0x00f0e92d
   4:	48834605 	stmmi	r3, {r0, r2, r9, sl, lr}
   8:	5d2cf2ad 	sfmpl	f7, 1, [ip, #-692]!	; 0xfffffd4c
   c:	4982460c 	stmibmi	r2, {r2, r3, r9, sl, lr}
  10:	22404478 	subcs	r4, r0, #120, 8	; 0x78000000
  14:	92004b81 	andls	r4, r0, #132096	; 0x20400
  18:	0a1cf10d 	beq	0x73c454
  1c:	f50d4f80 			; <UNDEFINED> instruction: 0xf50d4f80
  20:	58417b92 	stmdapl	r1, {r1, r4, r7, r8, r9, fp, ip, sp, lr}^
  24:	f44f447b 	vst3.16	{d20-d22}, [pc :256], fp
  28:	26016280 	strcs	r6, [r1], -r0, lsl #5
  2c:	f8cd6809 			; <UNDEFINED> instruction: 0xf8cd6809
  30:	f04f1524 			; <UNDEFINED> instruction: 0xf04f1524
  34:	46580100 	ldrbmi	r0, [r8], -r0, lsl #2
  38:	447f2101 	ldrbtmi	r2, [pc], #-257	; 0x40
  3c:	090bf04f 	stmdbeq	fp, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
  40:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  44:	81dcf8df 	ldrsbhi	pc, [ip, #143]	; 0x8f	; <UNPREDICTABLE>
  48:	f8ca2300 			; <UNDEFINED> instruction: 0xf8ca2300
  4c:	93043104 	movwls	r3, #16644	; 0x4104
  50:	463a44f8 			; <UNDEFINED> instruction: 0x463a44f8
  54:	46284621 	strtmi	r4, [r8], -r1, lsr #12
  58:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  5c:	d0261c43 	eorle	r1, r6, r3, asr #24
  60:	0343f1a0 	movteq	pc, #12704	; 0x31a0	; <UNPREDICTABLE>
  64:	d8162b14 	ldmdale	r6, {r2, r4, r8, r9, fp, sp}
  68:	f003e8df 			; <UNDEFINED> instruction: 0xf003e8df
  6c:	151515a8 	ldrne	r1, [r5, #-1448]	; 0xfffffa58
  70:	15151515 	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
  74:	9e151515 	mrcls	5, 0, r1, cr5, cr5, {0}
  78:	15150b15 	ldrne	r0, [r5, #-2837]	; 0xfffff4eb
  7c:	15151515 	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
  80:	4b690094 	blmi	0x1a402d8
  84:	2100220a 	tstcs	r0, sl, lsl #4
  88:	3003f858 	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
  8c:	f7ff6818 			; <UNDEFINED> instruction: 0xf7ff6818
  90:	1e06fffe 	mcrne	15, 0, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
  94:	465adcdd 			; <UNDEFINED> instruction: 0x465adcdd
  98:	46284621 	strtmi	r4, [r8], -r1, lsr #12
  9c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  a0:	4621463a 			; <UNDEFINED> instruction: 0x4621463a
  a4:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
  a8:	1c43fffe 	mcrrne	15, 15, pc, r3, cr14	; <UNPREDICTABLE>
  ac:	4b5fd1d8 	blmi	0x17f4814
  b0:	7003f858 	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
  b4:	3303683b 	movwcc	r6, #14395	; 0x383b
  b8:	d00442ab 	andle	r4, r4, fp, lsr #5
  bc:	4621465a 			; <UNDEFINED> instruction: 0x4621465a
  c0:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
  c4:	6839fffe 	ldmdavs	r9!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  c8:	7280f44f 	addvc	pc, r0, #1325400064	; 0x4f000000
  cc:	f8df4650 			; <UNDEFINED> instruction: 0xf8df4650
  d0:	31028160 	tstcc	r2, r0, ror #2
  d4:	008b44f8 	strdeq	r4, [fp], r8
  d8:	f8549305 			; <UNDEFINED> instruction: 0xf8549305
  dc:	f7ff1021 			; <UNDEFINED> instruction: 0xf7ff1021
  e0:	9b05fffe 	blls	0x1800e0
  e4:	f8534423 			; <UNDEFINED> instruction: 0xf8534423
  e8:	f7ff0c08 			; <UNDEFINED> instruction: 0xf7ff0c08
  ec:	f5b0fffe 			; <UNDEFINED> instruction: 0xf5b0fffe
  f0:	f8c87f00 			; <UNDEFINED> instruction: 0xf8c87f00
  f4:	f0c00000 			; <UNDEFINED> instruction: 0xf0c00000
  f8:	f5b08089 			; <UNDEFINED> instruction: 0xf5b08089
  fc:	bf283f80 	svclt	0x00283f80
 100:	3080f44f 	addcc	pc, r0, pc, asr #8
 104:	0004f8c8 	andeq	pc, r4, r8, asr #17
 108:	3080f44f 	addcc	pc, r0, pc, asr #8
 10c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 110:	3280f44f 	addcc	pc, r0, #1325400064	; 0x4f000000
 114:	f8c82100 			; <UNDEFINED> instruction: 0xf8c82100
 118:	f7ff0008 			; <UNDEFINED> instruction: 0xf7ff0008
 11c:	683bfffe 	ldmdavs	fp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 120:	33014844 	movwcc	r4, #6212	; 0x1844
 124:	f8544478 			; <UNDEFINED> instruction: 0xf8544478
 128:	91051023 	tstls	r5, r3, lsr #32
 12c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 130:	28009905 	stmdacs	r0, {r0, r2, r8, fp, ip, pc}
 134:	4840d057 	stmdami	r0, {r0, r1, r2, r4, r6, ip, lr, pc}^
 138:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
 13c:	2800fffe 	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 140:	465ad040 	ldrbmi	sp, [sl], -r0, asr #32
 144:	46284621 	strtmi	r4, [r8], -r1, lsr #12
 148:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 14c:	24004b3b 	strcs	r4, [r0], #-2875	; 0xfffff4c5
 150:	681d447b 	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
 154:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 158:	460217f3 			; <UNDEFINED> instruction: 0x460217f3
 15c:	f101fb06 			; <UNDEFINED> instruction: 0xf101fb06
 160:	94004628 	strls	r4, [r0], #-1576	; 0xfffff9d8
 164:	1103fb02 	tstne	r3, r2, lsl #22	; <UNPREDICTABLE>
 168:	2302fba6 	movwcs	pc, #11174	; 0x2ba6	; <UNPREDICTABLE>
 16c:	4621440b 	strtmi	r4, [r1], -fp, lsl #8
 170:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 174:	4b284a32 	blmi	0xa12a44
 178:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
 17c:	f8dd681a 			; <UNDEFINED> instruction: 0xf8dd681a
 180:	405a3524 	subsmi	r3, sl, r4, lsr #10
 184:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
 188:	4620d13e 			; <UNDEFINED> instruction: 0x4620d13e
 18c:	5d2cf20d 	sfmpl	f7, 1, [ip, #-52]!	; 0xffffffcc
 190:	8ff0e8bd 	svchi	0x00f0e8bd
 194:	220a4b24 	andcs	r4, sl, #36, 22	; 0x9000
 198:	f8582100 			; <UNDEFINED> instruction: 0xf8582100
 19c:	68183003 	ldmdavs	r8, {r0, r1, ip, sp}
 1a0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1a4:	e7549004 	ldrb	r9, [r4, -r4]
 1a8:	220a4b1f 	andcs	r4, sl, #31744	; 0x7c00
 1ac:	f8582100 			; <UNDEFINED> instruction: 0xf8582100
 1b0:	68183003 	ldmdavs	r8, {r0, r1, ip, sp}
 1b4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1b8:	e74a4681 	strb	r4, [sl, -r1, lsl #13]
 1bc:	f8ca2301 			; <UNDEFINED> instruction: 0xf8ca2301
 1c0:	e7463104 	strb	r3, [r6, -r4, lsl #2]
 1c4:	46039904 	strmi	r9, [r3], -r4, lsl #18
 1c8:	4a1e9101 	bmi	0x7a45d4
 1cc:	481f491e 	ldmdami	pc, {r1, r2, r3, r4, r8, fp, lr}	; <UNPREDICTABLE>
 1d0:	4479447a 	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
 1d4:	a00cf8cd 	andge	pc, ip, sp, asr #17
 1d8:	f8cd4478 			; <UNDEFINED> instruction: 0xf8cd4478
 1dc:	96009008 	strls	r9, [r0], -r8
 1e0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1e4:	9904e7b2 	stmdbls	r4, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
 1e8:	91014603 	tstls	r1, r3, lsl #12
 1ec:	49194a18 	ldmdbmi	r9, {r3, r4, r9, fp, lr}
 1f0:	447a4819 	ldrbtmi	r4, [sl], #-2073	; 0xfffff7e7
 1f4:	f8cd4479 			; <UNDEFINED> instruction: 0xf8cd4479
 1f8:	4478a00c 	ldrbtmi	sl, [r8], #-12
 1fc:	9008f8cd 	andls	pc, r8, sp, asr #17
 200:	f7ff9600 			; <UNDEFINED> instruction: 0xf7ff9600
 204:	e7a1fffe 			; <UNDEFINED> instruction: 0xe7a1fffe
 208:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 20c:	f7ff2001 			; <UNDEFINED> instruction: 0xf7ff2001
 210:	bf00fffe 	svclt	0x0000fffe
 214:	00000200 	andeq	r0, r0, r0, lsl #4
 218:	00000000 	andeq	r0, r0, r0
 21c:	000001f4 	strdeq	r0, [r0], -r4
 220:	000001e2 	andeq	r0, r0, r2, ror #3
 224:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
 230:	00000158 	andeq	r0, r0, r8, asr r1
 234:	0000010c 	andeq	r0, r0, ip, lsl #2
 238:	000000fc 	strdeq	r0, [r0], -ip
 23c:	000000e8 	andeq	r0, r0, r8, ror #1
 240:	000000c4 	andeq	r0, r0, r4, asr #1
 244:	00000070 	andeq	r0, r0, r0, ror r0
 248:	00000072 	andeq	r0, r0, r2, ror r0
 24c:	00000070 	andeq	r0, r0, r0, ror r0
 250:	0000005a 	andeq	r0, r0, sl, asr r0
 254:	0000005c 	andeq	r0, r0, ip, asr r0
 258:	0000005a 	andeq	r0, r0, sl, asr r0
