$date
	Thu Oct 14 16:45:21 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! valid $end
$var wire 2 " out [1:0] $end
$var reg 4 # in [3:0] $end
$scope module a $end
$var wire 4 $ i [3:0] $end
$var wire 1 % mux1 $end
$var wire 1 & mux2 $end
$var wire 1 ' muxneg $end
$var wire 1 ( valid2 $end
$var wire 1 ) valid1 $end
$var wire 1 ! valid $end
$var wire 1 * out2 $end
$var wire 1 + out1 $end
$var wire 2 , o [1:0] $end
$scope module p1 $end
$var wire 2 - i [1:0] $end
$var wire 1 ) valid $end
$var wire 1 + o $end
$upscope $end
$scope module p2 $end
$var wire 2 . i [1:0] $end
$var wire 1 ( valid $end
$var wire 1 * o $end
$upscope $end
$scope module p3 $end
$var wire 2 / i [1:0] $end
$var wire 1 ! valid $end
$var wire 1 0 o $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x0
bx /
b0 .
b0 -
bx ,
0+
0*
x)
x(
x'
x&
x%
b0 $
b0 #
bx "
x!
$end
#1
b0x "
b0x ,
00
0%
0)
0&
b0 /
0(
#2
1'
0!
b0 "
b0 ,
#15
1+
b10 -
b1000 #
b1000 $
#16
b10 "
b10 ,
10
b10 /
1)
#17
1%
0'
1!
#18
b11 "
b11 ,
#30
0+
b1 -
b100 #
b100 $
#31
0%
#32
b10 "
b10 ,
#45
1*
b0 -
b10 .
b10 #
b10 $
#46
b0 "
b0 ,
00
0)
b1 /
1(
#47
1'
#48
1&
#49
b1 "
b1 ,
#60
0*
b1 .
b1 #
b1 $
#61
0&
#62
b0 "
b0 ,
#75
1+
b11 -
b0 .
b1100 #
b1100 $
#76
b10 "
b10 ,
10
1)
b10 /
0(
#77
1%
0'
#78
b11 "
b11 ,
#90
1*
b10 .
b1110 #
b1110 $
#91
b11 /
1(
#105
0+
b0 -
b11 .
b11 #
b11 $
#106
b1 "
b1 ,
00
0%
b1 /
0)
#107
1'
b0 "
b0 ,
#108
1&
#109
b1 "
b1 ,
#120
0*
b1 .
b1 #
b1 $
#121
0&
#122
b0 "
b0 ,
#135
b0 .
b0 #
b0 $
#136
b0 /
0(
#137
0!
#150
1+
1*
b11 -
b11 .
b1111 #
b1111 $
#151
b10 "
b10 ,
10
1)
1&
b11 /
1(
#152
1%
0'
1!
b11 "
b11 ,
#153
0&
#250
