FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 17.4-2019 S034 (4072884) 11/12/2022}
"PAGE_NUMBER" = 2;
0"NC";
%"07_ backplane interface"
"1","(1675,-600)","0","mtca_interface_board_reocc","6P";
;
VALUE"07. BACKPLANE INTERFACE"
$LOCATION"BACKPLANE_INTERFACE"
CDS_LIB"mtca_interface_board_reocc"
CDS_LOCATION"BACKPLANE_INTERFACE"
DESIGNATORNAMEPROP"BACKPLANE INTERFACE"
BLOCK"TRUE";
"BP<180..0>"
VHDL_MODE"INOUT"0;
END.
