# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Project_1.srcs/sources_1/new/fifo.vhd" \
"../../../../Project_1.srcs/sources_1/new/ram.vhd" \
"../../../../Project_1.srcs/sim_1/new/ram_testbench.vhd" \

# Do not sort compile order
nosort
