---
layout: default
title: CFET ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿è£œè¶³è³‡æ–™
---

---

# CFET ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿è£œè¶³è³‡æ–™  
**CFET Parameter Supplement (Extension of appendixf1_05_node_params.md)**

---

## ğŸ§­ æ¦‚è¦ / Overview

**CFETï¼ˆComplementary FETï¼‰**ã¯ã€**NMOSã¨PMOSã‚’å‚ç›´æ–¹å‘ã«ç©å±¤**ã™ã‚‹æ§‹é€ ã«ã‚ˆã‚Šã€é¢ç©åŠ¹ç‡ã¨å¾®ç´°åŒ–é™ç•Œã®çªç ´ã‚’ç›®æŒ‡ã™æ¬¡ä¸–ä»£ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿æŠ€è¡“ã§ã™ã€‚  
**CFET (Complementary FET)** is a next-generation transistor technology that **vertically stacks NMOS and PMOS**, aiming to overcome scaling limits and enhance area efficiency.

---

## ğŸ§± CFETæ§‹é€ ã®ç‰¹å¾´ / Structural Features

| æ¯”è¼ƒé …ç›® / Feature         | CFET                                | GAA (Nanosheet FET)               |
|----------------------------|-------------------------------------|-----------------------------------|
| é…ç½®æ§‹é€  / Layout          | NMOSï¼ˆä¸‹æ®µï¼‰+ PMOSï¼ˆä¸Šæ®µï¼‰           | æ¨ªä¸¦åˆ— / Stacked horizontally     |
| ã‚²ãƒ¼ãƒˆæ§‹é€  / Gate Style    | GAA or Forksheet                    | GAAï¼ˆMulti-nanosheetï¼‰            |
| é¢ç©åŠ¹ç‡ / Area Efficiency | éå¸¸ã«é«˜ã„ / Very High              | é«˜ã„ / High                       |
| é™é›»åˆ¶å¾¡ / Electrostatics  | å„ªã‚Œã‚‹ï¼ˆGAAãƒ™ãƒ¼ã‚¹ï¼‰/ Excellent      | å„ªã‚Œã‚‹ / Excellent                |
| è£½é€ é›£æ˜“åº¦ / Processability| éå¸¸ã«é«˜ã„ / Very challenging       | é«˜ã„ãŒé‡ç”£å®Ÿç¸¾ã‚ã‚Š / Proven      |
| é…ç·šå¯†åº¦ / Routing Density | é…ç·šç«¶åˆã‚ã‚Š / Routing congestion  | æ¯”è¼ƒçš„è‡ªç”± / Relatively free     |

---

## ğŸ“Š æƒ³å®šãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ä¾‹ / Projected Parameter Table

| ãƒãƒ¼ãƒ‰<br>Node | æ§‹é€ <br>Structure     | æ¦‚è¦<br>Description             | $V_{\mathrm{DD}}$ (V) | $L_g$ (nm) | $T_{\mathrm{ox}}$ (nm) | å‚™è€ƒ / Note |
|----------------|------------------------|-------------------------------|------------------------|------------|-------------------------|-------------|
| 1.0nm          | CFET (GAAä¸Šä¸‹ç©å±¤)     | NMOS + PMOS stacked vertically | 0.45                   | ~8         | ~0.4                    | Based on Intel and IMEC research |
| 0.7nm          | CFET (Forksheetæ§‹æƒ³)   | Gate-Fin decoupled stack       | TBD                    | ~6â€“7       | TBD                     | Conceptual by IMEC / model TBD   |

---

## ğŸ§  å®ŸåŠ¹å¹…ã¨é›»æµå¯†åº¦ã«é–¢ã™ã‚‹æ³¨æ„ç‚¹  
### Notes on Effective Width and Current Estimation

CFETã¯NMOS/PMOSã‚’ç‰©ç†çš„ã«ä¸Šä¸‹ç©å±¤ã™ã‚‹æ§‹é€ ã§ã‚ã‚Šã€ä»¥ä¸‹ã®ç‚¹ã«æ³¨æ„ãŒå¿…è¦ã§ã™ï¼š

- **$W_{\mathrm{total}}$ ã®å†å®šç¾©ãŒå¿…è¦**
  - FinFET: $W_{\mathrm{total}} = n(2H + W)$  
  - GAA: $W_{\mathrm{total}} = 2(H + W)n$  
  - â†’ CFETã§ã¯ã€**å‚ç›´ç©å±¤æ§‹é€ ã®ãŸã‚å¾“æ¥å¼ãŒé©ç”¨ã§ããšã€æ–°ãŸãªå®šç¾©ãŒå¿…è¦**

- **$I_{\mathrm{dsat}}$ ã®è©•ä¾¡**
  - åŒä¸€ã‚»ãƒ«é¢ç©ã«å¯¾ã—ã¦ **2ãƒ‡ãƒã‚¤ã‚¹ï¼ˆn/pï¼‰ãŒé‡ãªã‚‹æ§‹é€ **ã¨ãªã‚‹ãŸã‚ã€$I_{\mathrm{dsat}}$ â‰’ 2å€ã¨ã¿ãªã™ç ”ç©¶ã‚‚å­˜åœ¨
  - ãŸã ã—ã€æ­£ç¢ºãªBSIMãƒ¢ãƒ‡ãƒ«ã«ã¯æœªåæ˜ 

---

## ğŸ”¬ ãƒ¢ãƒ‡ãƒ«æ•´å‚™çŠ¶æ³ / Model Availability

| ãƒ¢ãƒ‡ãƒ« / Model | CFETå¯¾å¿œ / CFET Ready | å‚™è€ƒ / Note |
|----------------|------------------------|----------------|
| BSIM-CMG       | Ã—                      | Up to GAA only. CFET not supported yet. |
| BSIM-BULK      | Ã—                      | For planar CMOS. Not applicable.        |
| BSIM6ï¼ˆç ”ç©¶ä¸­ï¼‰| â–³                      | Some Verilog-A level CFET attempts exist. |

---

## ğŸ“Œ æŠ€è¡“èª²é¡Œã¨å±•æœ› / Challenges and Outlook

- **ãƒ—ãƒ­ã‚»ã‚¹æ•´åˆæ€§**
  - è£½é€ é †åºã€ç†±å‡¦ç†ã€ãƒ‰ãƒ¼ãƒ”ãƒ³ã‚°åˆ†é›¢ãªã©ã®é«˜ç²¾åº¦åˆ¶å¾¡ãŒå¿…è¦
- **ç†±å¹²æ¸‰**
  - ä¸‹å±¤NMOSã®ç†±ãŒä¸Šå±¤PMOSã«ä¼æ’­ã—ã€æ€§èƒ½åŠ£åŒ–ã®æ‡¸å¿µã‚ã‚Š
- **é…ç·šã¨ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆåˆ¶ç´„**
  - ä¸Šä¸‹ãƒ“ã‚¢äº¤å·®ã€GND/VDDã®åˆ†é›¢ã«æ–°ãŸãªè¨­è¨ˆæŒ‡é‡ãŒå¿…è¦
- **è¨­è¨ˆãƒ„ãƒ¼ãƒ«ã¨ãƒ¢ãƒ‡ãƒ«æœªæ•´å‚™**
  - PDKæœªæ•´å‚™ã®ãŸã‚ã€**ç¾æ™‚ç‚¹ã§ã¯å®šé‡çš„è¨­è¨ˆãŒå›°é›£**

---

## ğŸ“— é–¢é€£è£œè¶³è³‡æ–™ / Related Materials

- [`appendixf1_05_node_params.md`](./appendixf1_05_node_params.md)  
  â†³ Node-wise parameter table for FinFET and GAA  
- [`appendixf1_04_cfet.md`](./appendixf1_04_cfet.md)  
  â†³ CFET structure and fabrication challenges  
- [`appendixf1_06_node_params_structural.md`](./appendixf1_06_node_params_structural.md)  
  â†³ Node structural parameters including $n$, $H$, $W$

---

## ğŸ“ æ³¨è¨˜ / Notes

- æœ¬è³‡æ–™ã¯æ•™è‚²ãƒ»è¨­è¨ˆæˆ¦ç•¥æ¤œè¨ç”¨ã«ã¾ã¨ã‚ãŸã‚‚ã®ã§ã‚ã‚Šã€**å®Ÿè£½å“ã‚„è¨­è¨ˆé–‹ç™ºã®ç›´æ¥çš„ãªåŸºæº–ã«ã¯ãªã‚Šã¾ã›ã‚“ã€‚**
- CFETå¯¾å¿œã®BSIMãƒ¢ãƒ‡ãƒ«ãŒå°†æ¥æ•´å‚™ã•ã‚ŒãŸå ´åˆã€æœ¬è³‡æ–™ã‚‚é©å®œæ›´æ–°äºˆå®šã§ã™ã€‚
- æ•™è‚²ç”¨æ•™æãƒ»PoCæ§‹æƒ³ãƒ»è¨­è¨ˆæŒ‡é‡æ•´ç†ãªã©ã«ã”è‡ªç”±ã«ã”æ´»ç”¨ãã ã•ã„ã€‚

---

[â† æˆ»ã‚‹ / Back to Special Chapter 1 Top](../f_chapter1_finfet_gaa/README.md)

