Timing Analyzer report for spi_rayane
Wed Dec 20 10:11:39 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk_50Mhz'
 14. Slow 1200mV 85C Model Setup: 'div_1M:b2v_inst4|tmp'
 15. Slow 1200mV 85C Model Hold: 'div_1M:b2v_inst4|tmp'
 16. Slow 1200mV 85C Model Hold: 'clk_50Mhz'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'clk_50Mhz'
 25. Slow 1200mV 0C Model Setup: 'div_1M:b2v_inst4|tmp'
 26. Slow 1200mV 0C Model Hold: 'div_1M:b2v_inst4|tmp'
 27. Slow 1200mV 0C Model Hold: 'clk_50Mhz'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'clk_50Mhz'
 35. Fast 1200mV 0C Model Setup: 'div_1M:b2v_inst4|tmp'
 36. Fast 1200mV 0C Model Hold: 'div_1M:b2v_inst4|tmp'
 37. Fast 1200mV 0C Model Hold: 'clk_50Mhz'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Unconstrained Input Ports
 52. Unconstrained Output Ports
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; spi_rayane                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.6%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------+
; SDC File List                                                                             ;
+-------------------------------------------------------+--------+--------------------------+
; SDC File Path                                         ; Status ; Read at                  ;
+-------------------------------------------------------+--------+--------------------------+
; nios/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Wed Dec 20 10:11:38 2023 ;
; nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc   ; OK     ; Wed Dec 20 10:11:38 2023 ;
+-------------------------------------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                     ;
+----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------+
; Clock Name           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                  ;
+----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------+
; clk_50Mhz            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50Mhz }            ;
; div_1M:b2v_inst4|tmp ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_1M:b2v_inst4|tmp } ;
+----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------+


+------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                         ;
+------------+-----------------+----------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name           ; Note ;
+------------+-----------------+----------------------+------+
; 165.29 MHz ; 165.29 MHz      ; clk_50Mhz            ;      ;
; 266.81 MHz ; 266.81 MHz      ; div_1M:b2v_inst4|tmp ;      ;
+------------+-----------------+----------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary           ;
+----------------------+--------+---------------+
; Clock                ; Slack  ; End Point TNS ;
+----------------------+--------+---------------+
; clk_50Mhz            ; -5.050 ; -66.153       ;
; div_1M:b2v_inst4|tmp ; -2.748 ; -58.573       ;
+----------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Hold Summary           ;
+----------------------+-------+---------------+
; Clock                ; Slack ; End Point TNS ;
+----------------------+-------+---------------+
; div_1M:b2v_inst4|tmp ; 0.342 ; 0.000         ;
; clk_50Mhz            ; 0.546 ; 0.000         ;
+----------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------------------+--------+-------------------+
; Clock                ; Slack  ; End Point TNS     ;
+----------------------+--------+-------------------+
; clk_50Mhz            ; -3.000 ; -36.000           ;
; div_1M:b2v_inst4|tmp ; -1.000 ; -45.000           ;
+----------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50Mhz'                                                                                               ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -5.050 ; div_1M:b2v_inst4|count[3]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 5.982      ;
; -5.043 ; div_1M:b2v_inst4|count[0]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 5.975      ;
; -4.854 ; div_1M:b2v_inst4|count[4]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 5.786      ;
; -4.810 ; div_1M:b2v_inst4|count[1]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 5.742      ;
; -4.612 ; div_1M:b2v_inst4|count[2]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 5.544      ;
; -4.578 ; div_1M:b2v_inst4|count[5]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 5.510      ;
; -4.465 ; div_1M:b2v_inst4|count[7]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 5.397      ;
; -4.385 ; div_1M:b2v_inst4|count[6]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 5.317      ;
; -4.349 ; div_1M:b2v_inst4|count[9]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 5.281      ;
; -4.266 ; div_1M:b2v_inst4|count[8]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 5.198      ;
; -4.228 ; div_1M:b2v_inst4|count[11] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 5.160      ;
; -4.151 ; div_1M:b2v_inst4|count[10] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 5.083      ;
; -4.111 ; div_1M:b2v_inst4|count[13] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 5.043      ;
; -4.101 ; div_1M:b2v_inst4|count[3]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 5.033      ;
; -4.101 ; div_1M:b2v_inst4|count[3]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 5.033      ;
; -4.097 ; div_1M:b2v_inst4|count[3]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 5.029      ;
; -4.094 ; div_1M:b2v_inst4|count[0]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 5.026      ;
; -4.094 ; div_1M:b2v_inst4|count[0]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 5.026      ;
; -4.090 ; div_1M:b2v_inst4|count[0]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 5.022      ;
; -4.033 ; div_1M:b2v_inst4|count[12] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.965      ;
; -3.996 ; div_1M:b2v_inst4|count[15] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.928      ;
; -3.916 ; div_1M:b2v_inst4|count[14] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.848      ;
; -3.905 ; div_1M:b2v_inst4|count[4]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.837      ;
; -3.905 ; div_1M:b2v_inst4|count[4]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.837      ;
; -3.901 ; div_1M:b2v_inst4|count[4]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.833      ;
; -3.882 ; div_1M:b2v_inst4|count[17] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 4.815      ;
; -3.861 ; div_1M:b2v_inst4|count[1]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.793      ;
; -3.861 ; div_1M:b2v_inst4|count[1]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.793      ;
; -3.857 ; div_1M:b2v_inst4|count[1]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.789      ;
; -3.798 ; div_1M:b2v_inst4|count[16] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 4.731      ;
; -3.714 ; div_1M:b2v_inst4|count[19] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 4.647      ;
; -3.663 ; div_1M:b2v_inst4|count[2]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.595      ;
; -3.663 ; div_1M:b2v_inst4|count[2]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.595      ;
; -3.659 ; div_1M:b2v_inst4|count[2]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.591      ;
; -3.634 ; div_1M:b2v_inst4|count[18] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 4.567      ;
; -3.629 ; div_1M:b2v_inst4|count[5]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.561      ;
; -3.629 ; div_1M:b2v_inst4|count[5]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.561      ;
; -3.625 ; div_1M:b2v_inst4|count[5]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.557      ;
; -3.516 ; div_1M:b2v_inst4|count[7]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.448      ;
; -3.516 ; div_1M:b2v_inst4|count[7]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.448      ;
; -3.512 ; div_1M:b2v_inst4|count[7]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.444      ;
; -3.483 ; div_1M:b2v_inst4|count[21] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 4.416      ;
; -3.436 ; div_1M:b2v_inst4|count[6]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.368      ;
; -3.436 ; div_1M:b2v_inst4|count[6]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.368      ;
; -3.432 ; div_1M:b2v_inst4|count[6]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.364      ;
; -3.402 ; div_1M:b2v_inst4|count[20] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 4.335      ;
; -3.400 ; div_1M:b2v_inst4|count[9]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.332      ;
; -3.400 ; div_1M:b2v_inst4|count[9]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.332      ;
; -3.396 ; div_1M:b2v_inst4|count[9]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.328      ;
; -3.371 ; div_1M:b2v_inst4|count[23] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 4.304      ;
; -3.317 ; div_1M:b2v_inst4|count[8]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.249      ;
; -3.317 ; div_1M:b2v_inst4|count[8]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.249      ;
; -3.313 ; div_1M:b2v_inst4|count[8]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.245      ;
; -3.290 ; div_1M:b2v_inst4|count[22] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 4.223      ;
; -3.279 ; div_1M:b2v_inst4|count[11] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.211      ;
; -3.279 ; div_1M:b2v_inst4|count[11] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.211      ;
; -3.275 ; div_1M:b2v_inst4|count[11] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.207      ;
; -3.202 ; div_1M:b2v_inst4|count[10] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.134      ;
; -3.202 ; div_1M:b2v_inst4|count[10] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.134      ;
; -3.198 ; div_1M:b2v_inst4|count[10] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.130      ;
; -3.162 ; div_1M:b2v_inst4|count[13] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.094      ;
; -3.162 ; div_1M:b2v_inst4|count[13] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.094      ;
; -3.158 ; div_1M:b2v_inst4|count[13] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.090      ;
; -3.100 ; div_1M:b2v_inst4|count[25] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 4.033      ;
; -3.084 ; div_1M:b2v_inst4|count[12] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.016      ;
; -3.084 ; div_1M:b2v_inst4|count[12] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.016      ;
; -3.080 ; div_1M:b2v_inst4|count[12] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 4.012      ;
; -3.059 ; div_1M:b2v_inst4|count[24] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.992      ;
; -3.047 ; div_1M:b2v_inst4|count[15] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 3.979      ;
; -3.047 ; div_1M:b2v_inst4|count[15] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 3.979      ;
; -3.043 ; div_1M:b2v_inst4|count[15] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 3.975      ;
; -2.979 ; div_1M:b2v_inst4|count[27] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.912      ;
; -2.967 ; div_1M:b2v_inst4|count[14] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 3.899      ;
; -2.967 ; div_1M:b2v_inst4|count[14] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 3.899      ;
; -2.963 ; div_1M:b2v_inst4|count[14] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 3.895      ;
; -2.933 ; div_1M:b2v_inst4|count[17] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.866      ;
; -2.933 ; div_1M:b2v_inst4|count[17] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.866      ;
; -2.929 ; div_1M:b2v_inst4|count[17] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.862      ;
; -2.901 ; div_1M:b2v_inst4|count[26] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.834      ;
; -2.849 ; div_1M:b2v_inst4|count[16] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.782      ;
; -2.849 ; div_1M:b2v_inst4|count[16] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.782      ;
; -2.845 ; div_1M:b2v_inst4|count[16] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.778      ;
; -2.765 ; div_1M:b2v_inst4|count[19] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.698      ;
; -2.765 ; div_1M:b2v_inst4|count[19] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.698      ;
; -2.761 ; div_1M:b2v_inst4|count[19] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.694      ;
; -2.685 ; div_1M:b2v_inst4|count[18] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.618      ;
; -2.685 ; div_1M:b2v_inst4|count[18] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.618      ;
; -2.681 ; div_1M:b2v_inst4|count[18] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.614      ;
; -2.635 ; div_1M:b2v_inst4|count[28] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.568      ;
; -2.534 ; div_1M:b2v_inst4|count[21] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.467      ;
; -2.534 ; div_1M:b2v_inst4|count[21] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.467      ;
; -2.530 ; div_1M:b2v_inst4|count[21] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.463      ;
; -2.523 ; div_1M:b2v_inst4|count[29] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.456      ;
; -2.521 ; div_1M:b2v_inst4|count[0]  ; div_1M:b2v_inst4|count[31] ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 3.453      ;
; -2.453 ; div_1M:b2v_inst4|count[20] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.386      ;
; -2.453 ; div_1M:b2v_inst4|count[20] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.386      ;
; -2.449 ; div_1M:b2v_inst4|count[20] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.382      ;
; -2.426 ; div_1M:b2v_inst4|count[3]  ; div_1M:b2v_inst4|count[30] ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.063     ; 3.358      ;
; -2.422 ; div_1M:b2v_inst4|count[23] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.355      ;
; -2.422 ; div_1M:b2v_inst4|count[23] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.062     ; 3.355      ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_1M:b2v_inst4|tmp'                                                                                                                     ;
+--------+------------------------------------+------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -2.748 ; devis_clk:b2v_inst2|count_conv[1]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.062     ; 3.681      ;
; -2.665 ; devis_clk:b2v_inst2|count_conv[0]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.062     ; 3.598      ;
; -2.630 ; devis_clk:b2v_inst2|count_conv[3]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.062     ; 3.563      ;
; -2.550 ; devis_clk:b2v_inst2|count_conv[2]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.062     ; 3.483      ;
; -2.516 ; devis_clk:b2v_inst2|count_conv[5]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.062     ; 3.449      ;
; -2.435 ; devis_clk:b2v_inst2|count_conv[4]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.062     ; 3.368      ;
; -2.254 ; CSconv:b2v_inst3|count_n1[0]       ; CSconv:b2v_inst3|count_n2[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 3.186      ;
; -2.254 ; CSconv:b2v_inst3|count_n1[0]       ; CSconv:b2v_inst3|count_n2[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 3.186      ;
; -2.254 ; CSconv:b2v_inst3|count_n1[0]       ; CSconv:b2v_inst3|count_n2[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 3.186      ;
; -2.254 ; CSconv:b2v_inst3|count_n1[0]       ; CSconv:b2v_inst3|count_n2[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 3.186      ;
; -2.254 ; CSconv:b2v_inst3|count_n1[0]       ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 3.186      ;
; -2.133 ; CSconv:b2v_inst3|count_n1[3]       ; CSconv:b2v_inst3|count_n2[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 3.065      ;
; -2.133 ; CSconv:b2v_inst3|count_n1[3]       ; CSconv:b2v_inst3|count_n2[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 3.065      ;
; -2.133 ; CSconv:b2v_inst3|count_n1[3]       ; CSconv:b2v_inst3|count_n2[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 3.065      ;
; -2.133 ; CSconv:b2v_inst3|count_n1[3]       ; CSconv:b2v_inst3|count_n2[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 3.065      ;
; -2.133 ; CSconv:b2v_inst3|count_n1[3]       ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 3.065      ;
; -2.071 ; devis_clk:b2v_inst2|count_conv[7]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.062     ; 3.004      ;
; -2.060 ; devis_clk:b2v_inst2|count_conv[6]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.062     ; 2.993      ;
; -2.032 ; CSconv:b2v_inst3|count_n1[2]       ; CSconv:b2v_inst3|count_n2[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.964      ;
; -2.032 ; CSconv:b2v_inst3|count_n1[2]       ; CSconv:b2v_inst3|count_n2[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.964      ;
; -2.032 ; CSconv:b2v_inst3|count_n1[2]       ; CSconv:b2v_inst3|count_n2[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.964      ;
; -2.032 ; CSconv:b2v_inst3|count_n1[2]       ; CSconv:b2v_inst3|count_n2[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.964      ;
; -2.032 ; CSconv:b2v_inst3|count_n1[2]       ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.964      ;
; -2.028 ; CSconv:b2v_inst3|count_n1[0]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.061     ; 2.962      ;
; -1.959 ; CSconv:b2v_inst3|count_n2[1]       ; CSconv:b2v_inst3|count_n1[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.891      ;
; -1.953 ; CSconv:b2v_inst3|count_n2[1]       ; CSconv:b2v_inst3|count_n1[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.885      ;
; -1.950 ; CSconv:b2v_inst3|count_n2[1]       ; CSconv:b2v_inst3|count_n1[5]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.882      ;
; -1.950 ; CSconv:b2v_inst3|count_n2[1]       ; CSconv:b2v_inst3|count_n1[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.882      ;
; -1.945 ; CSconv:b2v_inst3|count_n2[1]       ; CSconv:b2v_inst3|count_n1[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.877      ;
; -1.936 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|count_n2[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.868      ;
; -1.936 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|count_n2[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.868      ;
; -1.936 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|count_n2[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.868      ;
; -1.936 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|count_n2[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.868      ;
; -1.936 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.868      ;
; -1.933 ; devis_clk:b2v_inst2|count_conv[8]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.062     ; 2.866      ;
; -1.924 ; CSconv:b2v_inst3|count_n1[3]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.061     ; 2.858      ;
; -1.906 ; CSconv:b2v_inst3|count_n2[1]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.061     ; 2.840      ;
; -1.896 ; devis_clk:b2v_inst2|count_conv[9]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.062     ; 2.829      ;
; -1.823 ; CSconv:b2v_inst3|count_n1[2]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.061     ; 2.757      ;
; -1.817 ; devis_clk:b2v_inst2|count_conv[10] ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.062     ; 2.750      ;
; -1.774 ; CSconv:b2v_inst3|count_n2[1]       ; CSconv:b2v_inst3|count_n1[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.706      ;
; -1.760 ; CSconv:b2v_inst3|count_n1[4]       ; CSconv:b2v_inst3|count_n2[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.692      ;
; -1.760 ; CSconv:b2v_inst3|count_n1[4]       ; CSconv:b2v_inst3|count_n2[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.692      ;
; -1.760 ; CSconv:b2v_inst3|count_n1[4]       ; CSconv:b2v_inst3|count_n2[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.692      ;
; -1.760 ; CSconv:b2v_inst3|count_n1[4]       ; CSconv:b2v_inst3|count_n2[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.692      ;
; -1.760 ; CSconv:b2v_inst3|count_n1[4]       ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.692      ;
; -1.741 ; CSconv:b2v_inst3|count_n1[5]       ; CSconv:b2v_inst3|count_n2[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.673      ;
; -1.741 ; CSconv:b2v_inst3|count_n1[5]       ; CSconv:b2v_inst3|count_n2[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.673      ;
; -1.741 ; CSconv:b2v_inst3|count_n1[5]       ; CSconv:b2v_inst3|count_n2[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.673      ;
; -1.741 ; CSconv:b2v_inst3|count_n1[5]       ; CSconv:b2v_inst3|count_n2[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.673      ;
; -1.741 ; CSconv:b2v_inst3|count_n1[5]       ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.673      ;
; -1.727 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.061     ; 2.661      ;
; -1.664 ; devis_clk:b2v_inst2|count_conv[11] ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.062     ; 2.597      ;
; -1.547 ; devis_clk:b2v_inst2|count_conv[13] ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.062     ; 2.480      ;
; -1.541 ; CSconv:b2v_inst3|count_n1[4]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.061     ; 2.475      ;
; -1.524 ; CSconv:b2v_inst3|count_n1[5]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.061     ; 2.458      ;
; -1.523 ; CSconv:b2v_inst3|count_n2[2]       ; CSconv:b2v_inst3|count_n1[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.455      ;
; -1.517 ; CSconv:b2v_inst3|count_n2[2]       ; CSconv:b2v_inst3|count_n1[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.449      ;
; -1.514 ; CSconv:b2v_inst3|count_n2[2]       ; CSconv:b2v_inst3|count_n1[5]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.446      ;
; -1.514 ; CSconv:b2v_inst3|count_n2[2]       ; CSconv:b2v_inst3|count_n1[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.446      ;
; -1.509 ; CSconv:b2v_inst3|count_n2[2]       ; CSconv:b2v_inst3|count_n1[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.441      ;
; -1.472 ; devis_clk:b2v_inst2|count_conv[12] ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.062     ; 2.405      ;
; -1.470 ; CSconv:b2v_inst3|count_n2[2]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.061     ; 2.404      ;
; -1.462 ; CSconv:b2v_inst3|count_n2[0]       ; CSconv:b2v_inst3|count_n1[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.394      ;
; -1.455 ; CSconv:b2v_inst3|count_n2[0]       ; CSconv:b2v_inst3|count_n1[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.387      ;
; -1.446 ; CSconv:b2v_inst3|count_n2[0]       ; CSconv:b2v_inst3|count_n1[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.378      ;
; -1.445 ; CSconv:b2v_inst3|count_n2[0]       ; CSconv:b2v_inst3|count_n1[5]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.377      ;
; -1.440 ; CSconv:b2v_inst3|count_n2[0]       ; CSconv:b2v_inst3|count_n1[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.372      ;
; -1.386 ; CSconv:b2v_inst3|count_n2[0]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.061     ; 2.320      ;
; -1.338 ; CSconv:b2v_inst3|count_n2[2]       ; CSconv:b2v_inst3|count_n1[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.270      ;
; -1.278 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[11]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.305      ; 2.578      ;
; -1.278 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[8]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.305      ; 2.578      ;
; -1.275 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[10]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.305      ; 2.575      ;
; -1.274 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[9]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.305      ; 2.574      ;
; -1.268 ; CSconv:b2v_inst3|count_n2[0]       ; CSconv:b2v_inst3|count_n1[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.200      ;
; -1.262 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[11]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.305      ; 2.562      ;
; -1.262 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[8]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.305      ; 2.562      ;
; -1.259 ; devis_clk:b2v_inst2|count_conv[1]  ; devis_clk:b2v_inst2|count_conv[14] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.191      ;
; -1.259 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[10]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.305      ; 2.559      ;
; -1.258 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[9]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.305      ; 2.558      ;
; -1.257 ; devis_clk:b2v_inst2|count_conv[0]  ; devis_clk:b2v_inst2|count_conv[15] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.189      ;
; -1.253 ; devis_clk:b2v_inst2|count_conv[1]  ; devis_clk:b2v_inst2|count_conv[15] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.185      ;
; -1.251 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[1]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.296      ; 2.542      ;
; -1.235 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[1]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.296      ; 2.526      ;
; -1.186 ; devis_clk:b2v_inst2|tmp            ; CSconv:b2v_inst3|count_n2[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.064     ; 2.117      ;
; -1.186 ; devis_clk:b2v_inst2|tmp            ; CSconv:b2v_inst3|count_n2[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.064     ; 2.117      ;
; -1.186 ; devis_clk:b2v_inst2|tmp            ; CSconv:b2v_inst3|count_n2[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.064     ; 2.117      ;
; -1.186 ; devis_clk:b2v_inst2|tmp            ; CSconv:b2v_inst3|count_n2[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.064     ; 2.117      ;
; -1.186 ; devis_clk:b2v_inst2|tmp            ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.064     ; 2.117      ;
; -1.176 ; devis_clk:b2v_inst2|count_conv[0]  ; devis_clk:b2v_inst2|count_conv[14] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.108      ;
; -1.152 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[5]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.305      ; 2.452      ;
; -1.149 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[7]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.305      ; 2.449      ;
; -1.148 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[4]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.305      ; 2.448      ;
; -1.146 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[6]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.305      ; 2.446      ;
; -1.143 ; devis_clk:b2v_inst2|count_conv[1]  ; devis_clk:b2v_inst2|count_conv[12] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.075      ;
; -1.142 ; devis_clk:b2v_inst2|count_conv[2]  ; devis_clk:b2v_inst2|count_conv[15] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.074      ;
; -1.141 ; devis_clk:b2v_inst2|count_conv[0]  ; devis_clk:b2v_inst2|count_conv[13] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.073      ;
; -1.141 ; devis_clk:b2v_inst2|count_conv[3]  ; devis_clk:b2v_inst2|count_conv[14] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.073      ;
; -1.137 ; devis_clk:b2v_inst2|count_conv[1]  ; devis_clk:b2v_inst2|count_conv[13] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.063     ; 2.069      ;
; -1.136 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[5]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.305      ; 2.436      ;
+--------+------------------------------------+------------------------------------+----------------------+----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_1M:b2v_inst4|tmp'                                                                                                                     ;
+-------+------------------------------------+------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.342 ; traitement:b2v_inst5|decalage[11]  ; traitement:b2v_inst5|decalage[11]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; traitement:b2v_inst5|decalage[10]  ; traitement:b2v_inst5|decalage[10]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; traitement:b2v_inst5|decalage[9]   ; traitement:b2v_inst5|decalage[9]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; traitement:b2v_inst5|decalage[8]   ; traitement:b2v_inst5|decalage[8]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; traitement:b2v_inst5|decalage[7]   ; traitement:b2v_inst5|decalage[7]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; traitement:b2v_inst5|decalage[6]   ; traitement:b2v_inst5|decalage[6]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; traitement:b2v_inst5|decalage[5]   ; traitement:b2v_inst5|decalage[5]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; traitement:b2v_inst5|decalage[4]   ; traitement:b2v_inst5|decalage[4]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; traitement:b2v_inst5|decalage[3]   ; traitement:b2v_inst5|decalage[3]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; traitement:b2v_inst5|decalage[2]   ; traitement:b2v_inst5|decalage[2]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; traitement:b2v_inst5|decalage[1]   ; traitement:b2v_inst5|decalage[1]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.078      ; 0.577      ;
; 0.357 ; CSconv:b2v_inst3|count_n1[5]       ; CSconv:b2v_inst3|count_n1[5]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; CSconv:b2v_inst3|count_n2[4]       ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|count_n1[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; CSconv:b2v_inst3|count_n1[4]       ; CSconv:b2v_inst3|count_n1[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; traitement:b2v_inst5|count[4]      ; traitement:b2v_inst5|count[4]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|count[2]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|count[1]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; devis_clk:b2v_inst2|tmp            ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; CSconv:b2v_inst3|count_n1[0]       ; CSconv:b2v_inst3|count_n1[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|count[0]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.580      ;
; 0.376 ; CSconv:b2v_inst3|count_n1[4]       ; CSconv:b2v_inst3|count_n1[5]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.596      ;
; 0.383 ; CSconv:b2v_inst3|count_n2[3]       ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.603      ;
; 0.395 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[2]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 0.998      ;
; 0.406 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[3]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.009      ;
; 0.539 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|count[1]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.759      ;
; 0.547 ; devis_clk:b2v_inst2|count_conv[13] ; devis_clk:b2v_inst2|count_conv[13] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.767      ;
; 0.547 ; devis_clk:b2v_inst2|count_conv[3]  ; devis_clk:b2v_inst2|count_conv[3]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.767      ;
; 0.548 ; devis_clk:b2v_inst2|count_conv[15] ; devis_clk:b2v_inst2|count_conv[15] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.768      ;
; 0.548 ; devis_clk:b2v_inst2|count_conv[11] ; devis_clk:b2v_inst2|count_conv[11] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.768      ;
; 0.548 ; devis_clk:b2v_inst2|count_conv[5]  ; devis_clk:b2v_inst2|count_conv[5]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.768      ;
; 0.548 ; devis_clk:b2v_inst2|count_conv[1]  ; devis_clk:b2v_inst2|count_conv[1]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.768      ;
; 0.549 ; devis_clk:b2v_inst2|count_conv[6]  ; devis_clk:b2v_inst2|count_conv[6]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.769      ;
; 0.550 ; devis_clk:b2v_inst2|count_conv[9]  ; devis_clk:b2v_inst2|count_conv[9]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.770      ;
; 0.550 ; devis_clk:b2v_inst2|count_conv[7]  ; devis_clk:b2v_inst2|count_conv[7]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.770      ;
; 0.551 ; devis_clk:b2v_inst2|count_conv[14] ; devis_clk:b2v_inst2|count_conv[14] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.771      ;
; 0.551 ; devis_clk:b2v_inst2|count_conv[2]  ; devis_clk:b2v_inst2|count_conv[2]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.771      ;
; 0.552 ; devis_clk:b2v_inst2|count_conv[12] ; devis_clk:b2v_inst2|count_conv[12] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.772      ;
; 0.552 ; devis_clk:b2v_inst2|count_conv[10] ; devis_clk:b2v_inst2|count_conv[10] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.772      ;
; 0.552 ; devis_clk:b2v_inst2|count_conv[4]  ; devis_clk:b2v_inst2|count_conv[4]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.772      ;
; 0.553 ; devis_clk:b2v_inst2|count_conv[8]  ; devis_clk:b2v_inst2|count_conv[8]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.773      ;
; 0.553 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[1]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.437      ; 1.147      ;
; 0.570 ; devis_clk:b2v_inst2|count_conv[0]  ; devis_clk:b2v_inst2|count_conv[0]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.790      ;
; 0.602 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[3]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.205      ;
; 0.602 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[2]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.205      ;
; 0.630 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[6]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.233      ;
; 0.631 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[4]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.234      ;
; 0.633 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[7]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.236      ;
; 0.636 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[5]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.239      ;
; 0.678 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[2]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.281      ;
; 0.680 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[3]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.283      ;
; 0.696 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|decalage[3]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.299      ;
; 0.696 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|decalage[2]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.299      ;
; 0.698 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|decalage[4]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.301      ;
; 0.699 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|decalage[6]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.302      ;
; 0.700 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|count_n1[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.920      ;
; 0.700 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|count[3]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.920      ;
; 0.700 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|decalage[7]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.303      ;
; 0.702 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|decalage[5]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.305      ;
; 0.708 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[10]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.311      ;
; 0.710 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[6]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.313      ;
; 0.718 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[1]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.437      ; 1.312      ;
; 0.720 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[9]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.323      ;
; 0.723 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[8]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.326      ;
; 0.723 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[5]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.326      ;
; 0.724 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[4]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.327      ;
; 0.728 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[11]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.331      ;
; 0.728 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[7]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.331      ;
; 0.737 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[1]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.437      ; 1.331      ;
; 0.746 ; CSconv:b2v_inst3|count_n1[0]       ; CSconv:b2v_inst3|count_n1[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.966      ;
; 0.746 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|count[2]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 0.966      ;
; 0.791 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|count_n1[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.011      ;
; 0.802 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[10]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.405      ;
; 0.805 ; CSconv:b2v_inst3|count_n1[2]       ; CSconv:b2v_inst3|count_n1[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.025      ;
; 0.805 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[6]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.446      ; 1.408      ;
; 0.806 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|count[3]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.026      ;
; 0.822 ; devis_clk:b2v_inst2|count_conv[13] ; devis_clk:b2v_inst2|count_conv[14] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.042      ;
; 0.822 ; devis_clk:b2v_inst2|count_conv[1]  ; devis_clk:b2v_inst2|count_conv[2]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.042      ;
; 0.822 ; devis_clk:b2v_inst2|count_conv[3]  ; devis_clk:b2v_inst2|count_conv[4]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.042      ;
; 0.823 ; devis_clk:b2v_inst2|count_conv[5]  ; devis_clk:b2v_inst2|count_conv[6]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.043      ;
; 0.823 ; devis_clk:b2v_inst2|count_conv[11] ; devis_clk:b2v_inst2|count_conv[12] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.043      ;
; 0.823 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|decalage[1]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.437      ; 1.417      ;
; 0.824 ; devis_clk:b2v_inst2|count_conv[9]  ; devis_clk:b2v_inst2|count_conv[10] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.044      ;
; 0.824 ; devis_clk:b2v_inst2|count_conv[7]  ; devis_clk:b2v_inst2|count_conv[8]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.044      ;
; 0.837 ; devis_clk:b2v_inst2|count_conv[0]  ; devis_clk:b2v_inst2|count_conv[1]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.057      ;
; 0.837 ; devis_clk:b2v_inst2|count_conv[6]  ; devis_clk:b2v_inst2|count_conv[7]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.057      ;
; 0.838 ; devis_clk:b2v_inst2|count_conv[2]  ; devis_clk:b2v_inst2|count_conv[3]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.058      ;
; 0.838 ; devis_clk:b2v_inst2|count_conv[14] ; devis_clk:b2v_inst2|count_conv[15] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.058      ;
; 0.839 ; devis_clk:b2v_inst2|count_conv[12] ; devis_clk:b2v_inst2|count_conv[13] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.059      ;
; 0.839 ; devis_clk:b2v_inst2|count_conv[10] ; devis_clk:b2v_inst2|count_conv[11] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.059      ;
; 0.839 ; devis_clk:b2v_inst2|count_conv[4]  ; devis_clk:b2v_inst2|count_conv[5]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.059      ;
; 0.839 ; devis_clk:b2v_inst2|count_conv[0]  ; devis_clk:b2v_inst2|count_conv[2]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.059      ;
; 0.839 ; devis_clk:b2v_inst2|count_conv[6]  ; devis_clk:b2v_inst2|count_conv[8]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.059      ;
; 0.840 ; devis_clk:b2v_inst2|count_conv[8]  ; devis_clk:b2v_inst2|count_conv[9]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.060      ;
; 0.840 ; devis_clk:b2v_inst2|count_conv[2]  ; devis_clk:b2v_inst2|count_conv[4]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.060      ;
; 0.841 ; devis_clk:b2v_inst2|count_conv[12] ; devis_clk:b2v_inst2|count_conv[14] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.061      ;
; 0.841 ; devis_clk:b2v_inst2|count_conv[4]  ; devis_clk:b2v_inst2|count_conv[6]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.061      ;
; 0.841 ; devis_clk:b2v_inst2|count_conv[10] ; devis_clk:b2v_inst2|count_conv[12] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.061      ;
; 0.842 ; devis_clk:b2v_inst2|count_conv[8]  ; devis_clk:b2v_inst2|count_conv[10] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.062      ;
; 0.847 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|count[4]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.063      ; 1.067      ;
+-------+------------------------------------+------------------------------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50Mhz'                                                                                                       ;
+-------+----------------------------+----------------------------+----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------+-------------+--------------+------------+------------+
; 0.546 ; div_1M:b2v_inst4|count[15] ; div_1M:b2v_inst4|count[15] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 0.766      ;
; 0.546 ; div_1M:b2v_inst4|count[13] ; div_1M:b2v_inst4|count[13] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 0.766      ;
; 0.547 ; div_1M:b2v_inst4|count[29] ; div_1M:b2v_inst4|count[29] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 0.766      ;
; 0.547 ; div_1M:b2v_inst4|count[11] ; div_1M:b2v_inst4|count[11] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 0.767      ;
; 0.547 ; div_1M:b2v_inst4|count[5]  ; div_1M:b2v_inst4|count[5]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 0.767      ;
; 0.547 ; div_1M:b2v_inst4|count[1]  ; div_1M:b2v_inst4|count[1]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 0.767      ;
; 0.548 ; div_1M:b2v_inst4|count[31] ; div_1M:b2v_inst4|count[31] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; div_1M:b2v_inst4|count[27] ; div_1M:b2v_inst4|count[27] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; div_1M:b2v_inst4|count[19] ; div_1M:b2v_inst4|count[19] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; div_1M:b2v_inst4|count[6]  ; div_1M:b2v_inst4|count[6]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 0.768      ;
; 0.549 ; div_1M:b2v_inst4|count[21] ; div_1M:b2v_inst4|count[21] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; div_1M:b2v_inst4|count[17] ; div_1M:b2v_inst4|count[17] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; div_1M:b2v_inst4|count[9]  ; div_1M:b2v_inst4|count[9]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 0.769      ;
; 0.550 ; div_1M:b2v_inst4|count[22] ; div_1M:b2v_inst4|count[22] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; div_1M:b2v_inst4|count[16] ; div_1M:b2v_inst4|count[16] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; div_1M:b2v_inst4|count[14] ; div_1M:b2v_inst4|count[14] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 0.770      ;
; 0.550 ; div_1M:b2v_inst4|count[7]  ; div_1M:b2v_inst4|count[7]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 0.770      ;
; 0.550 ; div_1M:b2v_inst4|count[2]  ; div_1M:b2v_inst4|count[2]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 0.770      ;
; 0.551 ; div_1M:b2v_inst4|count[25] ; div_1M:b2v_inst4|count[25] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; div_1M:b2v_inst4|count[23] ; div_1M:b2v_inst4|count[23] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; div_1M:b2v_inst4|count[18] ; div_1M:b2v_inst4|count[18] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; div_1M:b2v_inst4|count[12] ; div_1M:b2v_inst4|count[12] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 0.771      ;
; 0.552 ; div_1M:b2v_inst4|count[30] ; div_1M:b2v_inst4|count[30] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; div_1M:b2v_inst4|count[28] ; div_1M:b2v_inst4|count[28] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; div_1M:b2v_inst4|count[20] ; div_1M:b2v_inst4|count[20] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; div_1M:b2v_inst4|count[10] ; div_1M:b2v_inst4|count[10] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 0.772      ;
; 0.552 ; div_1M:b2v_inst4|count[8]  ; div_1M:b2v_inst4|count[8]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 0.772      ;
; 0.553 ; div_1M:b2v_inst4|count[26] ; div_1M:b2v_inst4|count[26] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; div_1M:b2v_inst4|count[24] ; div_1M:b2v_inst4|count[24] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 0.772      ;
; 0.736 ; div_1M:b2v_inst4|tmp       ; div_1M:b2v_inst4|tmp       ; div_1M:b2v_inst4|tmp ; clk_50Mhz   ; 0.000        ; 2.200      ; 3.322      ;
; 0.821 ; div_1M:b2v_inst4|count[13] ; div_1M:b2v_inst4|count[14] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.041      ;
; 0.821 ; div_1M:b2v_inst4|count[1]  ; div_1M:b2v_inst4|count[2]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.041      ;
; 0.822 ; div_1M:b2v_inst4|count[5]  ; div_1M:b2v_inst4|count[6]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.042      ;
; 0.822 ; div_1M:b2v_inst4|count[15] ; div_1M:b2v_inst4|count[16] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.041      ;
; 0.822 ; div_1M:b2v_inst4|count[11] ; div_1M:b2v_inst4|count[12] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.042      ;
; 0.822 ; div_1M:b2v_inst4|count[29] ; div_1M:b2v_inst4|count[30] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.041      ;
; 0.823 ; div_1M:b2v_inst4|count[17] ; div_1M:b2v_inst4|count[18] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.042      ;
; 0.823 ; div_1M:b2v_inst4|count[27] ; div_1M:b2v_inst4|count[28] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.042      ;
; 0.823 ; div_1M:b2v_inst4|count[19] ; div_1M:b2v_inst4|count[20] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.042      ;
; 0.823 ; div_1M:b2v_inst4|count[9]  ; div_1M:b2v_inst4|count[10] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.043      ;
; 0.824 ; div_1M:b2v_inst4|count[21] ; div_1M:b2v_inst4|count[22] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; div_1M:b2v_inst4|count[7]  ; div_1M:b2v_inst4|count[8]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.044      ;
; 0.825 ; div_1M:b2v_inst4|count[25] ; div_1M:b2v_inst4|count[26] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; div_1M:b2v_inst4|count[23] ; div_1M:b2v_inst4|count[24] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.044      ;
; 0.836 ; div_1M:b2v_inst4|count[6]  ; div_1M:b2v_inst4|count[7]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.056      ;
; 0.837 ; div_1M:b2v_inst4|count[14] ; div_1M:b2v_inst4|count[15] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.057      ;
; 0.837 ; div_1M:b2v_inst4|count[16] ; div_1M:b2v_inst4|count[17] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.056      ;
; 0.838 ; div_1M:b2v_inst4|count[12] ; div_1M:b2v_inst4|count[13] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.058      ;
; 0.838 ; div_1M:b2v_inst4|count[18] ; div_1M:b2v_inst4|count[19] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.057      ;
; 0.838 ; div_1M:b2v_inst4|count[22] ; div_1M:b2v_inst4|count[23] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.057      ;
; 0.838 ; div_1M:b2v_inst4|count[6]  ; div_1M:b2v_inst4|count[8]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.058      ;
; 0.839 ; div_1M:b2v_inst4|count[28] ; div_1M:b2v_inst4|count[29] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.058      ;
; 0.839 ; div_1M:b2v_inst4|count[10] ; div_1M:b2v_inst4|count[11] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.059      ;
; 0.839 ; div_1M:b2v_inst4|count[30] ; div_1M:b2v_inst4|count[31] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.058      ;
; 0.839 ; div_1M:b2v_inst4|count[20] ; div_1M:b2v_inst4|count[21] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.058      ;
; 0.839 ; div_1M:b2v_inst4|count[8]  ; div_1M:b2v_inst4|count[9]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.059      ;
; 0.839 ; div_1M:b2v_inst4|count[16] ; div_1M:b2v_inst4|count[18] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.058      ;
; 0.840 ; div_1M:b2v_inst4|count[26] ; div_1M:b2v_inst4|count[27] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; div_1M:b2v_inst4|count[24] ; div_1M:b2v_inst4|count[25] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; div_1M:b2v_inst4|count[12] ; div_1M:b2v_inst4|count[14] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.060      ;
; 0.840 ; div_1M:b2v_inst4|count[14] ; div_1M:b2v_inst4|count[16] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; div_1M:b2v_inst4|count[18] ; div_1M:b2v_inst4|count[20] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; div_1M:b2v_inst4|count[22] ; div_1M:b2v_inst4|count[24] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.059      ;
; 0.841 ; div_1M:b2v_inst4|count[10] ; div_1M:b2v_inst4|count[12] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.061      ;
; 0.841 ; div_1M:b2v_inst4|count[28] ; div_1M:b2v_inst4|count[30] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; div_1M:b2v_inst4|count[8]  ; div_1M:b2v_inst4|count[10] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.061      ;
; 0.841 ; div_1M:b2v_inst4|count[20] ; div_1M:b2v_inst4|count[22] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.060      ;
; 0.842 ; div_1M:b2v_inst4|count[26] ; div_1M:b2v_inst4|count[28] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; div_1M:b2v_inst4|count[24] ; div_1M:b2v_inst4|count[26] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.061      ;
; 0.931 ; div_1M:b2v_inst4|count[13] ; div_1M:b2v_inst4|count[15] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.151      ;
; 0.932 ; div_1M:b2v_inst4|count[5]  ; div_1M:b2v_inst4|count[7]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.152      ;
; 0.932 ; div_1M:b2v_inst4|count[15] ; div_1M:b2v_inst4|count[17] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.151      ;
; 0.932 ; div_1M:b2v_inst4|count[11] ; div_1M:b2v_inst4|count[13] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.152      ;
; 0.932 ; div_1M:b2v_inst4|count[29] ; div_1M:b2v_inst4|count[31] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.151      ;
; 0.933 ; div_1M:b2v_inst4|count[17] ; div_1M:b2v_inst4|count[19] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.152      ;
; 0.933 ; div_1M:b2v_inst4|count[27] ; div_1M:b2v_inst4|count[29] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.152      ;
; 0.933 ; div_1M:b2v_inst4|count[9]  ; div_1M:b2v_inst4|count[11] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.153      ;
; 0.933 ; div_1M:b2v_inst4|count[19] ; div_1M:b2v_inst4|count[21] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.152      ;
; 0.934 ; div_1M:b2v_inst4|count[21] ; div_1M:b2v_inst4|count[23] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.153      ;
; 0.934 ; div_1M:b2v_inst4|count[5]  ; div_1M:b2v_inst4|count[8]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.154      ;
; 0.934 ; div_1M:b2v_inst4|count[7]  ; div_1M:b2v_inst4|count[9]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.154      ;
; 0.934 ; div_1M:b2v_inst4|count[15] ; div_1M:b2v_inst4|count[18] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.153      ;
; 0.934 ; div_1M:b2v_inst4|count[11] ; div_1M:b2v_inst4|count[14] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.154      ;
; 0.934 ; div_1M:b2v_inst4|count[13] ; div_1M:b2v_inst4|count[16] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.153      ;
; 0.935 ; div_1M:b2v_inst4|count[25] ; div_1M:b2v_inst4|count[27] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.154      ;
; 0.935 ; div_1M:b2v_inst4|count[23] ; div_1M:b2v_inst4|count[25] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.154      ;
; 0.935 ; div_1M:b2v_inst4|count[17] ; div_1M:b2v_inst4|count[20] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.154      ;
; 0.935 ; div_1M:b2v_inst4|count[9]  ; div_1M:b2v_inst4|count[12] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.155      ;
; 0.935 ; div_1M:b2v_inst4|count[27] ; div_1M:b2v_inst4|count[30] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.154      ;
; 0.935 ; div_1M:b2v_inst4|count[19] ; div_1M:b2v_inst4|count[22] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.154      ;
; 0.936 ; div_1M:b2v_inst4|count[21] ; div_1M:b2v_inst4|count[24] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; div_1M:b2v_inst4|count[7]  ; div_1M:b2v_inst4|count[10] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.156      ;
; 0.937 ; div_1M:b2v_inst4|count[25] ; div_1M:b2v_inst4|count[28] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.156      ;
; 0.937 ; div_1M:b2v_inst4|count[23] ; div_1M:b2v_inst4|count[26] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.156      ;
; 0.948 ; div_1M:b2v_inst4|count[6]  ; div_1M:b2v_inst4|count[9]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.168      ;
; 0.949 ; div_1M:b2v_inst4|count[2]  ; div_1M:b2v_inst4|count[5]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.169      ;
; 0.949 ; div_1M:b2v_inst4|count[16] ; div_1M:b2v_inst4|count[19] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.168      ;
; 0.950 ; div_1M:b2v_inst4|count[12] ; div_1M:b2v_inst4|count[15] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.063      ; 1.170      ;
; 0.950 ; div_1M:b2v_inst4|count[14] ; div_1M:b2v_inst4|count[17] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.169      ;
; 0.950 ; div_1M:b2v_inst4|count[18] ; div_1M:b2v_inst4|count[21] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.062      ; 1.169      ;
+-------+----------------------------+----------------------------+----------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                          ;
+------------+-----------------+----------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name           ; Note ;
+------------+-----------------+----------------------+------+
; 185.56 MHz ; 185.56 MHz      ; clk_50Mhz            ;      ;
; 297.89 MHz ; 297.89 MHz      ; div_1M:b2v_inst4|tmp ;      ;
+------------+-----------------+----------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary            ;
+----------------------+--------+---------------+
; Clock                ; Slack  ; End Point TNS ;
+----------------------+--------+---------------+
; clk_50Mhz            ; -4.389 ; -54.887       ;
; div_1M:b2v_inst4|tmp ; -2.357 ; -47.733       ;
+----------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Hold Summary            ;
+----------------------+-------+---------------+
; Clock                ; Slack ; End Point TNS ;
+----------------------+-------+---------------+
; div_1M:b2v_inst4|tmp ; 0.299 ; 0.000         ;
; clk_50Mhz            ; 0.490 ; 0.000         ;
+----------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------------------+--------+------------------+
; Clock                ; Slack  ; End Point TNS    ;
+----------------------+--------+------------------+
; clk_50Mhz            ; -3.000 ; -36.000          ;
; div_1M:b2v_inst4|tmp ; -1.000 ; -45.000          ;
+----------------------+--------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50Mhz'                                                                                                ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -4.389 ; div_1M:b2v_inst4|count[3]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 5.328      ;
; -4.375 ; div_1M:b2v_inst4|count[0]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 5.314      ;
; -4.224 ; div_1M:b2v_inst4|count[4]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 5.163      ;
; -4.168 ; div_1M:b2v_inst4|count[1]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 5.107      ;
; -3.998 ; div_1M:b2v_inst4|count[2]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.937      ;
; -3.967 ; div_1M:b2v_inst4|count[5]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.906      ;
; -3.871 ; div_1M:b2v_inst4|count[7]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.810      ;
; -3.805 ; div_1M:b2v_inst4|count[6]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.744      ;
; -3.771 ; div_1M:b2v_inst4|count[9]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.710      ;
; -3.701 ; div_1M:b2v_inst4|count[8]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.640      ;
; -3.666 ; div_1M:b2v_inst4|count[11] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.605      ;
; -3.601 ; div_1M:b2v_inst4|count[10] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.540      ;
; -3.565 ; div_1M:b2v_inst4|count[13] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.504      ;
; -3.548 ; div_1M:b2v_inst4|count[3]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.487      ;
; -3.548 ; div_1M:b2v_inst4|count[3]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.487      ;
; -3.544 ; div_1M:b2v_inst4|count[3]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.483      ;
; -3.534 ; div_1M:b2v_inst4|count[0]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.473      ;
; -3.534 ; div_1M:b2v_inst4|count[0]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.473      ;
; -3.530 ; div_1M:b2v_inst4|count[0]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.469      ;
; -3.499 ; div_1M:b2v_inst4|count[12] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.438      ;
; -3.465 ; div_1M:b2v_inst4|count[15] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.404      ;
; -3.399 ; div_1M:b2v_inst4|count[14] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.338      ;
; -3.383 ; div_1M:b2v_inst4|count[4]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.322      ;
; -3.383 ; div_1M:b2v_inst4|count[4]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.322      ;
; -3.379 ; div_1M:b2v_inst4|count[4]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.318      ;
; -3.367 ; div_1M:b2v_inst4|count[17] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 4.307      ;
; -3.327 ; div_1M:b2v_inst4|count[1]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.266      ;
; -3.327 ; div_1M:b2v_inst4|count[1]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.266      ;
; -3.323 ; div_1M:b2v_inst4|count[1]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.262      ;
; -3.297 ; div_1M:b2v_inst4|count[16] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 4.237      ;
; -3.214 ; div_1M:b2v_inst4|count[19] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 4.154      ;
; -3.157 ; div_1M:b2v_inst4|count[2]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.096      ;
; -3.157 ; div_1M:b2v_inst4|count[2]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.096      ;
; -3.153 ; div_1M:b2v_inst4|count[2]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.092      ;
; -3.148 ; div_1M:b2v_inst4|count[18] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 4.088      ;
; -3.126 ; div_1M:b2v_inst4|count[5]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.065      ;
; -3.126 ; div_1M:b2v_inst4|count[5]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.065      ;
; -3.122 ; div_1M:b2v_inst4|count[5]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 4.061      ;
; -3.030 ; div_1M:b2v_inst4|count[7]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.969      ;
; -3.030 ; div_1M:b2v_inst4|count[7]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.969      ;
; -3.026 ; div_1M:b2v_inst4|count[7]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.965      ;
; -3.007 ; div_1M:b2v_inst4|count[21] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.947      ;
; -2.964 ; div_1M:b2v_inst4|count[6]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.903      ;
; -2.964 ; div_1M:b2v_inst4|count[6]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.903      ;
; -2.960 ; div_1M:b2v_inst4|count[6]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.899      ;
; -2.939 ; div_1M:b2v_inst4|count[20] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.879      ;
; -2.930 ; div_1M:b2v_inst4|count[9]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.869      ;
; -2.930 ; div_1M:b2v_inst4|count[9]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.869      ;
; -2.926 ; div_1M:b2v_inst4|count[9]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.865      ;
; -2.910 ; div_1M:b2v_inst4|count[23] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.850      ;
; -2.860 ; div_1M:b2v_inst4|count[8]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.799      ;
; -2.860 ; div_1M:b2v_inst4|count[8]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.799      ;
; -2.856 ; div_1M:b2v_inst4|count[8]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.795      ;
; -2.845 ; div_1M:b2v_inst4|count[22] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.785      ;
; -2.825 ; div_1M:b2v_inst4|count[11] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.764      ;
; -2.825 ; div_1M:b2v_inst4|count[11] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.764      ;
; -2.821 ; div_1M:b2v_inst4|count[11] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.760      ;
; -2.760 ; div_1M:b2v_inst4|count[10] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.699      ;
; -2.760 ; div_1M:b2v_inst4|count[10] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.699      ;
; -2.756 ; div_1M:b2v_inst4|count[10] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.695      ;
; -2.724 ; div_1M:b2v_inst4|count[13] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.663      ;
; -2.724 ; div_1M:b2v_inst4|count[13] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.663      ;
; -2.720 ; div_1M:b2v_inst4|count[13] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.659      ;
; -2.659 ; div_1M:b2v_inst4|count[25] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.599      ;
; -2.658 ; div_1M:b2v_inst4|count[12] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.597      ;
; -2.658 ; div_1M:b2v_inst4|count[12] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.597      ;
; -2.654 ; div_1M:b2v_inst4|count[12] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.593      ;
; -2.632 ; div_1M:b2v_inst4|count[24] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.572      ;
; -2.624 ; div_1M:b2v_inst4|count[15] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.563      ;
; -2.624 ; div_1M:b2v_inst4|count[15] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.563      ;
; -2.620 ; div_1M:b2v_inst4|count[15] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.559      ;
; -2.558 ; div_1M:b2v_inst4|count[14] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.497      ;
; -2.558 ; div_1M:b2v_inst4|count[14] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.497      ;
; -2.554 ; div_1M:b2v_inst4|count[27] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.494      ;
; -2.554 ; div_1M:b2v_inst4|count[14] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.493      ;
; -2.526 ; div_1M:b2v_inst4|count[17] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.466      ;
; -2.526 ; div_1M:b2v_inst4|count[17] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.466      ;
; -2.522 ; div_1M:b2v_inst4|count[17] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.462      ;
; -2.490 ; div_1M:b2v_inst4|count[26] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.430      ;
; -2.456 ; div_1M:b2v_inst4|count[16] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.396      ;
; -2.456 ; div_1M:b2v_inst4|count[16] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.396      ;
; -2.452 ; div_1M:b2v_inst4|count[16] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.392      ;
; -2.373 ; div_1M:b2v_inst4|count[19] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.313      ;
; -2.373 ; div_1M:b2v_inst4|count[19] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.313      ;
; -2.369 ; div_1M:b2v_inst4|count[19] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.309      ;
; -2.307 ; div_1M:b2v_inst4|count[18] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.247      ;
; -2.307 ; div_1M:b2v_inst4|count[18] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.247      ;
; -2.303 ; div_1M:b2v_inst4|count[18] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.243      ;
; -2.261 ; div_1M:b2v_inst4|count[28] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.201      ;
; -2.166 ; div_1M:b2v_inst4|count[21] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.106      ;
; -2.166 ; div_1M:b2v_inst4|count[21] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.106      ;
; -2.162 ; div_1M:b2v_inst4|count[21] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.102      ;
; -2.147 ; div_1M:b2v_inst4|count[29] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.087      ;
; -2.104 ; div_1M:b2v_inst4|count[0]  ; div_1M:b2v_inst4|count[31] ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.056     ; 3.043      ;
; -2.098 ; div_1M:b2v_inst4|count[20] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.038      ;
; -2.098 ; div_1M:b2v_inst4|count[20] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.038      ;
; -2.094 ; div_1M:b2v_inst4|count[20] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.034      ;
; -2.069 ; div_1M:b2v_inst4|count[23] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.009      ;
; -2.069 ; div_1M:b2v_inst4|count[23] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.009      ;
; -2.065 ; div_1M:b2v_inst4|count[23] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.055     ; 3.005      ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_1M:b2v_inst4|tmp'                                                                                                                      ;
+--------+------------------------------------+------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -2.357 ; devis_clk:b2v_inst2|count_conv[1]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.055     ; 3.297      ;
; -2.286 ; devis_clk:b2v_inst2|count_conv[0]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.055     ; 3.226      ;
; -2.254 ; devis_clk:b2v_inst2|count_conv[3]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.055     ; 3.194      ;
; -2.187 ; devis_clk:b2v_inst2|count_conv[2]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.055     ; 3.127      ;
; -2.156 ; devis_clk:b2v_inst2|count_conv[5]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.055     ; 3.096      ;
; -2.088 ; devis_clk:b2v_inst2|count_conv[4]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.055     ; 3.028      ;
; -1.937 ; CSconv:b2v_inst3|count_n1[0]       ; CSconv:b2v_inst3|count_n2[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.876      ;
; -1.937 ; CSconv:b2v_inst3|count_n1[0]       ; CSconv:b2v_inst3|count_n2[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.876      ;
; -1.937 ; CSconv:b2v_inst3|count_n1[0]       ; CSconv:b2v_inst3|count_n2[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.876      ;
; -1.937 ; CSconv:b2v_inst3|count_n1[0]       ; CSconv:b2v_inst3|count_n2[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.876      ;
; -1.937 ; CSconv:b2v_inst3|count_n1[0]       ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.876      ;
; -1.846 ; CSconv:b2v_inst3|count_n1[3]       ; CSconv:b2v_inst3|count_n2[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.785      ;
; -1.846 ; CSconv:b2v_inst3|count_n1[3]       ; CSconv:b2v_inst3|count_n2[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.785      ;
; -1.846 ; CSconv:b2v_inst3|count_n1[3]       ; CSconv:b2v_inst3|count_n2[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.785      ;
; -1.846 ; CSconv:b2v_inst3|count_n1[3]       ; CSconv:b2v_inst3|count_n2[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.785      ;
; -1.846 ; CSconv:b2v_inst3|count_n1[3]       ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.785      ;
; -1.758 ; CSconv:b2v_inst3|count_n1[2]       ; CSconv:b2v_inst3|count_n2[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.697      ;
; -1.758 ; CSconv:b2v_inst3|count_n1[2]       ; CSconv:b2v_inst3|count_n2[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.697      ;
; -1.758 ; CSconv:b2v_inst3|count_n1[2]       ; CSconv:b2v_inst3|count_n2[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.697      ;
; -1.758 ; CSconv:b2v_inst3|count_n1[2]       ; CSconv:b2v_inst3|count_n2[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.697      ;
; -1.758 ; CSconv:b2v_inst3|count_n1[2]       ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.697      ;
; -1.744 ; devis_clk:b2v_inst2|count_conv[6]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.055     ; 2.684      ;
; -1.739 ; devis_clk:b2v_inst2|count_conv[7]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.055     ; 2.679      ;
; -1.734 ; CSconv:b2v_inst3|count_n1[0]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.054     ; 2.675      ;
; -1.671 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|count_n2[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.610      ;
; -1.671 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|count_n2[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.610      ;
; -1.671 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|count_n2[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.610      ;
; -1.671 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|count_n2[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.610      ;
; -1.671 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.610      ;
; -1.656 ; CSconv:b2v_inst3|count_n1[3]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.054     ; 2.597      ;
; -1.636 ; CSconv:b2v_inst3|count_n2[1]       ; CSconv:b2v_inst3|count_n1[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.575      ;
; -1.633 ; devis_clk:b2v_inst2|count_conv[8]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.055     ; 2.573      ;
; -1.631 ; CSconv:b2v_inst3|count_n2[1]       ; CSconv:b2v_inst3|count_n1[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.570      ;
; -1.630 ; CSconv:b2v_inst3|count_n2[1]       ; CSconv:b2v_inst3|count_n1[5]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.569      ;
; -1.628 ; CSconv:b2v_inst3|count_n2[1]       ; CSconv:b2v_inst3|count_n1[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.567      ;
; -1.625 ; CSconv:b2v_inst3|count_n2[1]       ; CSconv:b2v_inst3|count_n1[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.564      ;
; -1.610 ; CSconv:b2v_inst3|count_n2[1]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.054     ; 2.551      ;
; -1.589 ; devis_clk:b2v_inst2|count_conv[9]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.055     ; 2.529      ;
; -1.568 ; CSconv:b2v_inst3|count_n1[2]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.054     ; 2.509      ;
; -1.533 ; devis_clk:b2v_inst2|count_conv[10] ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.055     ; 2.473      ;
; -1.497 ; CSconv:b2v_inst3|count_n1[4]       ; CSconv:b2v_inst3|count_n2[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.436      ;
; -1.497 ; CSconv:b2v_inst3|count_n1[4]       ; CSconv:b2v_inst3|count_n2[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.436      ;
; -1.497 ; CSconv:b2v_inst3|count_n1[4]       ; CSconv:b2v_inst3|count_n2[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.436      ;
; -1.497 ; CSconv:b2v_inst3|count_n1[4]       ; CSconv:b2v_inst3|count_n2[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.436      ;
; -1.497 ; CSconv:b2v_inst3|count_n1[4]       ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.436      ;
; -1.483 ; CSconv:b2v_inst3|count_n1[5]       ; CSconv:b2v_inst3|count_n2[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.422      ;
; -1.483 ; CSconv:b2v_inst3|count_n1[5]       ; CSconv:b2v_inst3|count_n2[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.422      ;
; -1.483 ; CSconv:b2v_inst3|count_n1[5]       ; CSconv:b2v_inst3|count_n2[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.422      ;
; -1.483 ; CSconv:b2v_inst3|count_n1[5]       ; CSconv:b2v_inst3|count_n2[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.422      ;
; -1.483 ; CSconv:b2v_inst3|count_n1[5]       ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.422      ;
; -1.481 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.054     ; 2.422      ;
; -1.475 ; CSconv:b2v_inst3|count_n2[1]       ; CSconv:b2v_inst3|count_n1[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.414      ;
; -1.382 ; devis_clk:b2v_inst2|count_conv[11] ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.055     ; 2.322      ;
; -1.307 ; CSconv:b2v_inst3|count_n1[4]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.054     ; 2.248      ;
; -1.293 ; CSconv:b2v_inst3|count_n1[5]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.054     ; 2.234      ;
; -1.281 ; devis_clk:b2v_inst2|count_conv[13] ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.055     ; 2.221      ;
; -1.257 ; CSconv:b2v_inst3|count_n2[2]       ; CSconv:b2v_inst3|count_n1[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.196      ;
; -1.250 ; CSconv:b2v_inst3|count_n2[2]       ; CSconv:b2v_inst3|count_n1[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.189      ;
; -1.248 ; CSconv:b2v_inst3|count_n2[2]       ; CSconv:b2v_inst3|count_n1[5]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.187      ;
; -1.246 ; CSconv:b2v_inst3|count_n2[2]       ; CSconv:b2v_inst3|count_n1[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.185      ;
; -1.243 ; CSconv:b2v_inst3|count_n2[2]       ; CSconv:b2v_inst3|count_n1[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.182      ;
; -1.228 ; CSconv:b2v_inst3|count_n2[2]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.054     ; 2.169      ;
; -1.224 ; CSconv:b2v_inst3|count_n2[0]       ; CSconv:b2v_inst3|count_n1[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.163      ;
; -1.219 ; devis_clk:b2v_inst2|count_conv[12] ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.055     ; 2.159      ;
; -1.217 ; CSconv:b2v_inst3|count_n2[0]       ; CSconv:b2v_inst3|count_n1[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.156      ;
; -1.212 ; CSconv:b2v_inst3|count_n2[0]       ; CSconv:b2v_inst3|count_n1[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.151      ;
; -1.211 ; CSconv:b2v_inst3|count_n2[0]       ; CSconv:b2v_inst3|count_n1[5]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.150      ;
; -1.205 ; CSconv:b2v_inst3|count_n2[0]       ; CSconv:b2v_inst3|count_n1[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.144      ;
; -1.161 ; CSconv:b2v_inst3|count_n2[0]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.054     ; 2.102      ;
; -1.093 ; CSconv:b2v_inst3|count_n2[2]       ; CSconv:b2v_inst3|count_n1[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 2.032      ;
; -1.059 ; CSconv:b2v_inst3|count_n2[0]       ; CSconv:b2v_inst3|count_n1[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 1.998      ;
; -1.026 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[11]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.268      ; 2.289      ;
; -1.026 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[8]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.268      ; 2.289      ;
; -1.022 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[10]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.268      ; 2.285      ;
; -1.022 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[9]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.268      ; 2.285      ;
; -1.015 ; devis_clk:b2v_inst2|tmp            ; traitement:b2v_inst5|decalage[8]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.300      ; 1.810      ;
; -1.015 ; devis_clk:b2v_inst2|tmp            ; traitement:b2v_inst5|decalage[11]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.300      ; 1.810      ;
; -1.015 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[11]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.268      ; 2.278      ;
; -1.015 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[8]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.268      ; 2.278      ;
; -1.012 ; devis_clk:b2v_inst2|tmp            ; traitement:b2v_inst5|decalage[10]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.300      ; 1.807      ;
; -1.011 ; devis_clk:b2v_inst2|tmp            ; traitement:b2v_inst5|decalage[9]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.300      ; 1.806      ;
; -1.011 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[10]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.268      ; 2.274      ;
; -1.011 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[9]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.268      ; 2.274      ;
; -1.001 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[1]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.261      ; 2.257      ;
; -0.996 ; devis_clk:b2v_inst2|tmp            ; traitement:b2v_inst5|decalage[1]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.293      ; 1.784      ;
; -0.990 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[1]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.261      ; 2.246      ;
; -0.988 ; devis_clk:b2v_inst2|count_conv[0]  ; devis_clk:b2v_inst2|count_conv[15] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 1.927      ;
; -0.988 ; devis_clk:b2v_inst2|count_conv[1]  ; devis_clk:b2v_inst2|count_conv[14] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 1.927      ;
; -0.982 ; devis_clk:b2v_inst2|tmp            ; CSconv:b2v_inst3|count_n2[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.057     ; 1.920      ;
; -0.982 ; devis_clk:b2v_inst2|tmp            ; CSconv:b2v_inst3|count_n2[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.057     ; 1.920      ;
; -0.982 ; devis_clk:b2v_inst2|tmp            ; CSconv:b2v_inst3|count_n2[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.057     ; 1.920      ;
; -0.982 ; devis_clk:b2v_inst2|tmp            ; CSconv:b2v_inst3|count_n2[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.057     ; 1.920      ;
; -0.982 ; devis_clk:b2v_inst2|tmp            ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.057     ; 1.920      ;
; -0.970 ; devis_clk:b2v_inst2|count_conv[1]  ; devis_clk:b2v_inst2|count_conv[15] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 1.909      ;
; -0.955 ; CSconv:b2v_inst3|Cs                ; traitement:b2v_inst5|decalage[8]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.299      ; 1.749      ;
; -0.955 ; CSconv:b2v_inst3|Cs                ; traitement:b2v_inst5|decalage[11]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.299      ; 1.749      ;
; -0.952 ; CSconv:b2v_inst3|Cs                ; traitement:b2v_inst5|decalage[10]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.299      ; 1.746      ;
; -0.951 ; CSconv:b2v_inst3|Cs                ; traitement:b2v_inst5|decalage[9]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.299      ; 1.745      ;
; -0.936 ; CSconv:b2v_inst3|Cs                ; traitement:b2v_inst5|decalage[1]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.292      ; 1.723      ;
; -0.917 ; devis_clk:b2v_inst2|count_conv[0]  ; devis_clk:b2v_inst2|count_conv[14] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.056     ; 1.856      ;
+--------+------------------------------------+------------------------------------+----------------------+----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_1M:b2v_inst4|tmp'                                                                                                                      ;
+-------+------------------------------------+------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.299 ; traitement:b2v_inst5|decalage[11]  ; traitement:b2v_inst5|decalage[11]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; traitement:b2v_inst5|decalage[10]  ; traitement:b2v_inst5|decalage[10]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; traitement:b2v_inst5|decalage[9]   ; traitement:b2v_inst5|decalage[9]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; traitement:b2v_inst5|decalage[8]   ; traitement:b2v_inst5|decalage[8]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; traitement:b2v_inst5|decalage[7]   ; traitement:b2v_inst5|decalage[7]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; traitement:b2v_inst5|decalage[6]   ; traitement:b2v_inst5|decalage[6]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; traitement:b2v_inst5|decalage[5]   ; traitement:b2v_inst5|decalage[5]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; traitement:b2v_inst5|decalage[4]   ; traitement:b2v_inst5|decalage[4]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; traitement:b2v_inst5|decalage[3]   ; traitement:b2v_inst5|decalage[3]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; traitement:b2v_inst5|decalage[2]   ; traitement:b2v_inst5|decalage[2]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; traitement:b2v_inst5|decalage[1]   ; traitement:b2v_inst5|decalage[1]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.068      ; 0.511      ;
; 0.311 ; CSconv:b2v_inst3|count_n1[5]       ; CSconv:b2v_inst3|count_n1[5]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; CSconv:b2v_inst3|count_n2[4]       ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|count_n1[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; CSconv:b2v_inst3|count_n1[4]       ; CSconv:b2v_inst3|count_n1[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; devis_clk:b2v_inst2|tmp            ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; traitement:b2v_inst5|count[4]      ; traitement:b2v_inst5|count[4]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|count[2]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|count[1]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; CSconv:b2v_inst3|count_n1[0]       ; CSconv:b2v_inst3|count_n1[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.519      ;
; 0.321 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|count[0]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.054      ; 0.519      ;
; 0.335 ; CSconv:b2v_inst3|count_n1[4]       ; CSconv:b2v_inst3|count_n1[5]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.535      ;
; 0.342 ; CSconv:b2v_inst3|count_n2[3]       ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.542      ;
; 0.378 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[2]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 0.912      ;
; 0.389 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[3]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 0.923      ;
; 0.491 ; devis_clk:b2v_inst2|count_conv[13] ; devis_clk:b2v_inst2|count_conv[13] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.691      ;
; 0.491 ; devis_clk:b2v_inst2|count_conv[3]  ; devis_clk:b2v_inst2|count_conv[3]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.691      ;
; 0.492 ; devis_clk:b2v_inst2|count_conv[15] ; devis_clk:b2v_inst2|count_conv[15] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.692      ;
; 0.492 ; devis_clk:b2v_inst2|count_conv[11] ; devis_clk:b2v_inst2|count_conv[11] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.692      ;
; 0.492 ; devis_clk:b2v_inst2|count_conv[5]  ; devis_clk:b2v_inst2|count_conv[5]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.692      ;
; 0.493 ; devis_clk:b2v_inst2|count_conv[6]  ; devis_clk:b2v_inst2|count_conv[6]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; devis_clk:b2v_inst2|count_conv[1]  ; devis_clk:b2v_inst2|count_conv[1]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.693      ;
; 0.495 ; devis_clk:b2v_inst2|count_conv[9]  ; devis_clk:b2v_inst2|count_conv[9]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.695      ;
; 0.495 ; devis_clk:b2v_inst2|count_conv[7]  ; devis_clk:b2v_inst2|count_conv[7]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.695      ;
; 0.495 ; devis_clk:b2v_inst2|count_conv[2]  ; devis_clk:b2v_inst2|count_conv[2]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.695      ;
; 0.496 ; devis_clk:b2v_inst2|count_conv[14] ; devis_clk:b2v_inst2|count_conv[14] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.696      ;
; 0.497 ; devis_clk:b2v_inst2|count_conv[12] ; devis_clk:b2v_inst2|count_conv[12] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.697      ;
; 0.497 ; devis_clk:b2v_inst2|count_conv[10] ; devis_clk:b2v_inst2|count_conv[10] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.697      ;
; 0.497 ; devis_clk:b2v_inst2|count_conv[8]  ; devis_clk:b2v_inst2|count_conv[8]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.697      ;
; 0.497 ; devis_clk:b2v_inst2|count_conv[4]  ; devis_clk:b2v_inst2|count_conv[4]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.697      ;
; 0.497 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|count[1]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.054      ; 0.695      ;
; 0.510 ; devis_clk:b2v_inst2|count_conv[0]  ; devis_clk:b2v_inst2|count_conv[0]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.710      ;
; 0.512 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[1]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.383      ; 1.039      ;
; 0.559 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[3]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.093      ;
; 0.559 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[2]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.093      ;
; 0.577 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[6]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.111      ;
; 0.578 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[4]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.112      ;
; 0.579 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[7]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.113      ;
; 0.582 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[5]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.116      ;
; 0.624 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[2]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.158      ;
; 0.626 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|count[3]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.054      ; 0.824      ;
; 0.626 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[3]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.160      ;
; 0.630 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|count_n1[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.830      ;
; 0.638 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[10]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.172      ;
; 0.641 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[6]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.175      ;
; 0.644 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[1]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.383      ; 1.171      ;
; 0.647 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|decalage[3]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.181      ;
; 0.647 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|decalage[2]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.181      ;
; 0.647 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|decalage[6]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.181      ;
; 0.647 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|decalage[4]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.181      ;
; 0.648 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|decalage[7]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.182      ;
; 0.651 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|decalage[5]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.185      ;
; 0.655 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[11]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.189      ;
; 0.655 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[7]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.189      ;
; 0.675 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[9]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.209      ;
; 0.675 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|count[2]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.054      ; 0.873      ;
; 0.676 ; CSconv:b2v_inst3|count_n1[0]       ; CSconv:b2v_inst3|count_n1[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.876      ;
; 0.678 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[8]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.212      ;
; 0.678 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[5]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.212      ;
; 0.679 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[4]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.213      ;
; 0.690 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[1]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.383      ; 1.217      ;
; 0.718 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|count_n1[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.918      ;
; 0.719 ; CSconv:b2v_inst3|count_n1[2]       ; CSconv:b2v_inst3|count_n1[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.919      ;
; 0.719 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|count[3]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.054      ; 0.917      ;
; 0.735 ; devis_clk:b2v_inst2|count_conv[13] ; devis_clk:b2v_inst2|count_conv[14] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.935      ;
; 0.735 ; devis_clk:b2v_inst2|count_conv[3]  ; devis_clk:b2v_inst2|count_conv[4]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.935      ;
; 0.736 ; devis_clk:b2v_inst2|count_conv[5]  ; devis_clk:b2v_inst2|count_conv[6]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.936      ;
; 0.736 ; devis_clk:b2v_inst2|count_conv[11] ; devis_clk:b2v_inst2|count_conv[12] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.936      ;
; 0.736 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[10]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.270      ;
; 0.738 ; devis_clk:b2v_inst2|count_conv[1]  ; devis_clk:b2v_inst2|count_conv[2]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.938      ;
; 0.739 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[6]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.273      ;
; 0.740 ; devis_clk:b2v_inst2|count_conv[9]  ; devis_clk:b2v_inst2|count_conv[10] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.940      ;
; 0.740 ; devis_clk:b2v_inst2|count_conv[7]  ; devis_clk:b2v_inst2|count_conv[8]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.940      ;
; 0.742 ; devis_clk:b2v_inst2|count_conv[6]  ; devis_clk:b2v_inst2|count_conv[7]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.942      ;
; 0.743 ; devis_clk:b2v_inst2|count_conv[0]  ; devis_clk:b2v_inst2|count_conv[1]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.943      ;
; 0.744 ; devis_clk:b2v_inst2|count_conv[2]  ; devis_clk:b2v_inst2|count_conv[3]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.944      ;
; 0.745 ; devis_clk:b2v_inst2|count_conv[14] ; devis_clk:b2v_inst2|count_conv[15] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.945      ;
; 0.746 ; devis_clk:b2v_inst2|count_conv[12] ; devis_clk:b2v_inst2|count_conv[13] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.946      ;
; 0.746 ; devis_clk:b2v_inst2|count_conv[10] ; devis_clk:b2v_inst2|count_conv[11] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.946      ;
; 0.746 ; devis_clk:b2v_inst2|count_conv[4]  ; devis_clk:b2v_inst2|count_conv[5]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.946      ;
; 0.746 ; devis_clk:b2v_inst2|count_conv[8]  ; devis_clk:b2v_inst2|count_conv[9]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.946      ;
; 0.749 ; devis_clk:b2v_inst2|count_conv[6]  ; devis_clk:b2v_inst2|count_conv[8]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.949      ;
; 0.750 ; devis_clk:b2v_inst2|count_conv[0]  ; devis_clk:b2v_inst2|count_conv[2]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.950      ;
; 0.751 ; devis_clk:b2v_inst2|count_conv[2]  ; devis_clk:b2v_inst2|count_conv[4]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.951      ;
; 0.753 ; devis_clk:b2v_inst2|count_conv[12] ; devis_clk:b2v_inst2|count_conv[14] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.953      ;
; 0.753 ; devis_clk:b2v_inst2|count_conv[4]  ; devis_clk:b2v_inst2|count_conv[6]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.953      ;
; 0.753 ; devis_clk:b2v_inst2|count_conv[10] ; devis_clk:b2v_inst2|count_conv[12] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.953      ;
; 0.753 ; devis_clk:b2v_inst2|count_conv[8]  ; devis_clk:b2v_inst2|count_conv[10] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.056      ; 0.953      ;
; 0.758 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[11]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.292      ;
; 0.758 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[7]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.390      ; 1.292      ;
+-------+------------------------------------+------------------------------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50Mhz'                                                                                                        ;
+-------+----------------------------+----------------------------+----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------+-------------+--------------+------------+------------+
; 0.490 ; div_1M:b2v_inst4|count[15] ; div_1M:b2v_inst4|count[15] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.690      ;
; 0.490 ; div_1M:b2v_inst4|count[13] ; div_1M:b2v_inst4|count[13] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.690      ;
; 0.491 ; div_1M:b2v_inst4|count[11] ; div_1M:b2v_inst4|count[11] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.691      ;
; 0.492 ; div_1M:b2v_inst4|count[31] ; div_1M:b2v_inst4|count[31] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; div_1M:b2v_inst4|count[29] ; div_1M:b2v_inst4|count[29] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; div_1M:b2v_inst4|count[19] ; div_1M:b2v_inst4|count[19] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; div_1M:b2v_inst4|count[6]  ; div_1M:b2v_inst4|count[6]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.692      ;
; 0.492 ; div_1M:b2v_inst4|count[5]  ; div_1M:b2v_inst4|count[5]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.692      ;
; 0.492 ; div_1M:b2v_inst4|count[1]  ; div_1M:b2v_inst4|count[1]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.692      ;
; 0.493 ; div_1M:b2v_inst4|count[27] ; div_1M:b2v_inst4|count[27] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; div_1M:b2v_inst4|count[21] ; div_1M:b2v_inst4|count[21] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; div_1M:b2v_inst4|count[17] ; div_1M:b2v_inst4|count[17] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; div_1M:b2v_inst4|count[22] ; div_1M:b2v_inst4|count[22] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; div_1M:b2v_inst4|count[9]  ; div_1M:b2v_inst4|count[9]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; div_1M:b2v_inst4|count[7]  ; div_1M:b2v_inst4|count[7]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.694      ;
; 0.495 ; div_1M:b2v_inst4|count[16] ; div_1M:b2v_inst4|count[16] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; div_1M:b2v_inst4|count[14] ; div_1M:b2v_inst4|count[14] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.695      ;
; 0.495 ; div_1M:b2v_inst4|count[2]  ; div_1M:b2v_inst4|count[2]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.695      ;
; 0.496 ; div_1M:b2v_inst4|count[30] ; div_1M:b2v_inst4|count[30] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; div_1M:b2v_inst4|count[25] ; div_1M:b2v_inst4|count[25] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; div_1M:b2v_inst4|count[23] ; div_1M:b2v_inst4|count[23] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; div_1M:b2v_inst4|count[18] ; div_1M:b2v_inst4|count[18] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; div_1M:b2v_inst4|count[12] ; div_1M:b2v_inst4|count[12] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; div_1M:b2v_inst4|count[10] ; div_1M:b2v_inst4|count[10] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; div_1M:b2v_inst4|count[8]  ; div_1M:b2v_inst4|count[8]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.696      ;
; 0.497 ; div_1M:b2v_inst4|count[28] ; div_1M:b2v_inst4|count[28] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; div_1M:b2v_inst4|count[20] ; div_1M:b2v_inst4|count[20] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; div_1M:b2v_inst4|count[26] ; div_1M:b2v_inst4|count[26] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; div_1M:b2v_inst4|count[24] ; div_1M:b2v_inst4|count[24] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.697      ;
; 0.699 ; div_1M:b2v_inst4|tmp       ; div_1M:b2v_inst4|tmp       ; div_1M:b2v_inst4|tmp ; clk_50Mhz   ; 0.000        ; 1.991      ; 3.044      ;
; 0.734 ; div_1M:b2v_inst4|count[13] ; div_1M:b2v_inst4|count[14] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.934      ;
; 0.735 ; div_1M:b2v_inst4|count[15] ; div_1M:b2v_inst4|count[16] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.934      ;
; 0.735 ; div_1M:b2v_inst4|count[11] ; div_1M:b2v_inst4|count[12] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.935      ;
; 0.736 ; div_1M:b2v_inst4|count[5]  ; div_1M:b2v_inst4|count[6]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.936      ;
; 0.736 ; div_1M:b2v_inst4|count[29] ; div_1M:b2v_inst4|count[30] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.935      ;
; 0.736 ; div_1M:b2v_inst4|count[19] ; div_1M:b2v_inst4|count[20] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.935      ;
; 0.737 ; div_1M:b2v_inst4|count[21] ; div_1M:b2v_inst4|count[22] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.936      ;
; 0.737 ; div_1M:b2v_inst4|count[1]  ; div_1M:b2v_inst4|count[2]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.937      ;
; 0.737 ; div_1M:b2v_inst4|count[27] ; div_1M:b2v_inst4|count[28] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.936      ;
; 0.738 ; div_1M:b2v_inst4|count[17] ; div_1M:b2v_inst4|count[18] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.937      ;
; 0.739 ; div_1M:b2v_inst4|count[9]  ; div_1M:b2v_inst4|count[10] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.939      ;
; 0.739 ; div_1M:b2v_inst4|count[7]  ; div_1M:b2v_inst4|count[8]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.939      ;
; 0.741 ; div_1M:b2v_inst4|count[25] ; div_1M:b2v_inst4|count[26] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.940      ;
; 0.741 ; div_1M:b2v_inst4|count[23] ; div_1M:b2v_inst4|count[24] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.940      ;
; 0.741 ; div_1M:b2v_inst4|count[6]  ; div_1M:b2v_inst4|count[7]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.941      ;
; 0.743 ; div_1M:b2v_inst4|count[22] ; div_1M:b2v_inst4|count[23] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.942      ;
; 0.744 ; div_1M:b2v_inst4|count[14] ; div_1M:b2v_inst4|count[15] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.944      ;
; 0.744 ; div_1M:b2v_inst4|count[16] ; div_1M:b2v_inst4|count[17] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.943      ;
; 0.745 ; div_1M:b2v_inst4|count[12] ; div_1M:b2v_inst4|count[13] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.945      ;
; 0.745 ; div_1M:b2v_inst4|count[10] ; div_1M:b2v_inst4|count[11] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.945      ;
; 0.745 ; div_1M:b2v_inst4|count[30] ; div_1M:b2v_inst4|count[31] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.944      ;
; 0.745 ; div_1M:b2v_inst4|count[18] ; div_1M:b2v_inst4|count[19] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.944      ;
; 0.745 ; div_1M:b2v_inst4|count[8]  ; div_1M:b2v_inst4|count[9]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.945      ;
; 0.746 ; div_1M:b2v_inst4|count[28] ; div_1M:b2v_inst4|count[29] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.945      ;
; 0.746 ; div_1M:b2v_inst4|count[20] ; div_1M:b2v_inst4|count[21] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.945      ;
; 0.747 ; div_1M:b2v_inst4|count[26] ; div_1M:b2v_inst4|count[27] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.946      ;
; 0.747 ; div_1M:b2v_inst4|count[24] ; div_1M:b2v_inst4|count[25] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.946      ;
; 0.748 ; div_1M:b2v_inst4|count[6]  ; div_1M:b2v_inst4|count[8]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.948      ;
; 0.750 ; div_1M:b2v_inst4|count[22] ; div_1M:b2v_inst4|count[24] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.949      ;
; 0.751 ; div_1M:b2v_inst4|count[16] ; div_1M:b2v_inst4|count[18] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.950      ;
; 0.752 ; div_1M:b2v_inst4|count[12] ; div_1M:b2v_inst4|count[14] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.952      ;
; 0.752 ; div_1M:b2v_inst4|count[14] ; div_1M:b2v_inst4|count[16] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.951      ;
; 0.752 ; div_1M:b2v_inst4|count[10] ; div_1M:b2v_inst4|count[12] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.952      ;
; 0.752 ; div_1M:b2v_inst4|count[18] ; div_1M:b2v_inst4|count[20] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.951      ;
; 0.752 ; div_1M:b2v_inst4|count[8]  ; div_1M:b2v_inst4|count[10] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 0.952      ;
; 0.753 ; div_1M:b2v_inst4|count[28] ; div_1M:b2v_inst4|count[30] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.952      ;
; 0.753 ; div_1M:b2v_inst4|count[20] ; div_1M:b2v_inst4|count[22] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.952      ;
; 0.754 ; div_1M:b2v_inst4|count[26] ; div_1M:b2v_inst4|count[28] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; div_1M:b2v_inst4|count[24] ; div_1M:b2v_inst4|count[26] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 0.953      ;
; 0.823 ; div_1M:b2v_inst4|count[13] ; div_1M:b2v_inst4|count[15] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 1.023      ;
; 0.824 ; div_1M:b2v_inst4|count[15] ; div_1M:b2v_inst4|count[17] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 1.023      ;
; 0.824 ; div_1M:b2v_inst4|count[11] ; div_1M:b2v_inst4|count[13] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 1.024      ;
; 0.825 ; div_1M:b2v_inst4|count[5]  ; div_1M:b2v_inst4|count[7]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 1.025      ;
; 0.825 ; div_1M:b2v_inst4|count[29] ; div_1M:b2v_inst4|count[31] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 1.024      ;
; 0.825 ; div_1M:b2v_inst4|count[19] ; div_1M:b2v_inst4|count[21] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 1.024      ;
; 0.826 ; div_1M:b2v_inst4|count[21] ; div_1M:b2v_inst4|count[23] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 1.025      ;
; 0.826 ; div_1M:b2v_inst4|count[27] ; div_1M:b2v_inst4|count[29] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 1.025      ;
; 0.827 ; div_1M:b2v_inst4|count[17] ; div_1M:b2v_inst4|count[19] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 1.026      ;
; 0.828 ; div_1M:b2v_inst4|count[9]  ; div_1M:b2v_inst4|count[11] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 1.028      ;
; 0.828 ; div_1M:b2v_inst4|count[7]  ; div_1M:b2v_inst4|count[9]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 1.028      ;
; 0.830 ; div_1M:b2v_inst4|count[25] ; div_1M:b2v_inst4|count[27] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 1.029      ;
; 0.830 ; div_1M:b2v_inst4|count[23] ; div_1M:b2v_inst4|count[25] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 1.029      ;
; 0.831 ; div_1M:b2v_inst4|count[15] ; div_1M:b2v_inst4|count[18] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 1.030      ;
; 0.831 ; div_1M:b2v_inst4|count[11] ; div_1M:b2v_inst4|count[14] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 1.031      ;
; 0.831 ; div_1M:b2v_inst4|count[13] ; div_1M:b2v_inst4|count[16] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 1.030      ;
; 0.832 ; div_1M:b2v_inst4|count[5]  ; div_1M:b2v_inst4|count[8]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 1.032      ;
; 0.832 ; div_1M:b2v_inst4|count[19] ; div_1M:b2v_inst4|count[22] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 1.031      ;
; 0.833 ; div_1M:b2v_inst4|count[21] ; div_1M:b2v_inst4|count[24] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 1.032      ;
; 0.833 ; div_1M:b2v_inst4|count[27] ; div_1M:b2v_inst4|count[30] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 1.032      ;
; 0.834 ; div_1M:b2v_inst4|count[17] ; div_1M:b2v_inst4|count[20] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 1.033      ;
; 0.835 ; div_1M:b2v_inst4|count[9]  ; div_1M:b2v_inst4|count[12] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 1.035      ;
; 0.835 ; div_1M:b2v_inst4|count[7]  ; div_1M:b2v_inst4|count[10] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 1.035      ;
; 0.837 ; div_1M:b2v_inst4|count[25] ; div_1M:b2v_inst4|count[28] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 1.036      ;
; 0.837 ; div_1M:b2v_inst4|count[23] ; div_1M:b2v_inst4|count[26] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 1.036      ;
; 0.837 ; div_1M:b2v_inst4|count[6]  ; div_1M:b2v_inst4|count[9]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 1.037      ;
; 0.839 ; div_1M:b2v_inst4|count[22] ; div_1M:b2v_inst4|count[25] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 1.038      ;
; 0.840 ; div_1M:b2v_inst4|count[2]  ; div_1M:b2v_inst4|count[5]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 1.040      ;
; 0.840 ; div_1M:b2v_inst4|count[16] ; div_1M:b2v_inst4|count[19] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 1.039      ;
; 0.841 ; div_1M:b2v_inst4|count[12] ; div_1M:b2v_inst4|count[15] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.056      ; 1.041      ;
; 0.841 ; div_1M:b2v_inst4|count[14] ; div_1M:b2v_inst4|count[17] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.055      ; 1.040      ;
+-------+----------------------------+----------------------------+----------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary            ;
+----------------------+--------+---------------+
; Clock                ; Slack  ; End Point TNS ;
+----------------------+--------+---------------+
; clk_50Mhz            ; -2.395 ; -22.973       ;
; div_1M:b2v_inst4|tmp ; -1.097 ; -15.399       ;
+----------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Hold Summary            ;
+----------------------+-------+---------------+
; Clock                ; Slack ; End Point TNS ;
+----------------------+-------+---------------+
; div_1M:b2v_inst4|tmp ; 0.176 ; 0.000         ;
; clk_50Mhz            ; 0.290 ; 0.000         ;
+----------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------------------+--------+------------------+
; Clock                ; Slack  ; End Point TNS    ;
+----------------------+--------+------------------+
; clk_50Mhz            ; -3.000 ; -37.815          ;
; div_1M:b2v_inst4|tmp ; -1.000 ; -45.000          ;
+----------------------+--------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50Mhz'                                                                                                ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -2.395 ; div_1M:b2v_inst4|count[3]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 3.345      ;
; -2.386 ; div_1M:b2v_inst4|count[0]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 3.336      ;
; -2.285 ; div_1M:b2v_inst4|count[4]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 3.235      ;
; -2.245 ; div_1M:b2v_inst4|count[1]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 3.195      ;
; -2.130 ; div_1M:b2v_inst4|count[2]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 3.080      ;
; -2.106 ; div_1M:b2v_inst4|count[5]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 3.056      ;
; -2.042 ; div_1M:b2v_inst4|count[7]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.992      ;
; -1.993 ; div_1M:b2v_inst4|count[6]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.943      ;
; -1.974 ; div_1M:b2v_inst4|count[9]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.924      ;
; -1.926 ; div_1M:b2v_inst4|count[8]  ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.876      ;
; -1.902 ; div_1M:b2v_inst4|count[11] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.852      ;
; -1.858 ; div_1M:b2v_inst4|count[10] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.808      ;
; -1.850 ; div_1M:b2v_inst4|count[3]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.800      ;
; -1.849 ; div_1M:b2v_inst4|count[3]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.799      ;
; -1.848 ; div_1M:b2v_inst4|count[3]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.798      ;
; -1.841 ; div_1M:b2v_inst4|count[0]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.791      ;
; -1.840 ; div_1M:b2v_inst4|count[0]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.790      ;
; -1.839 ; div_1M:b2v_inst4|count[0]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.789      ;
; -1.835 ; div_1M:b2v_inst4|count[13] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.785      ;
; -1.790 ; div_1M:b2v_inst4|count[12] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.740      ;
; -1.766 ; div_1M:b2v_inst4|count[15] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.716      ;
; -1.740 ; div_1M:b2v_inst4|count[4]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.690      ;
; -1.739 ; div_1M:b2v_inst4|count[4]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.689      ;
; -1.738 ; div_1M:b2v_inst4|count[4]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.688      ;
; -1.722 ; div_1M:b2v_inst4|count[14] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.672      ;
; -1.701 ; div_1M:b2v_inst4|count[17] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 2.652      ;
; -1.700 ; div_1M:b2v_inst4|count[1]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.650      ;
; -1.699 ; div_1M:b2v_inst4|count[1]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.649      ;
; -1.698 ; div_1M:b2v_inst4|count[1]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.648      ;
; -1.652 ; div_1M:b2v_inst4|count[16] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 2.603      ;
; -1.594 ; div_1M:b2v_inst4|count[19] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 2.545      ;
; -1.585 ; div_1M:b2v_inst4|count[2]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.535      ;
; -1.584 ; div_1M:b2v_inst4|count[2]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.534      ;
; -1.583 ; div_1M:b2v_inst4|count[2]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.533      ;
; -1.561 ; div_1M:b2v_inst4|count[5]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.511      ;
; -1.560 ; div_1M:b2v_inst4|count[5]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.510      ;
; -1.559 ; div_1M:b2v_inst4|count[5]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.509      ;
; -1.549 ; div_1M:b2v_inst4|count[18] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 2.500      ;
; -1.497 ; div_1M:b2v_inst4|count[7]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.447      ;
; -1.496 ; div_1M:b2v_inst4|count[7]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.446      ;
; -1.495 ; div_1M:b2v_inst4|count[7]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.445      ;
; -1.472 ; div_1M:b2v_inst4|count[21] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 2.423      ;
; -1.448 ; div_1M:b2v_inst4|count[6]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.398      ;
; -1.447 ; div_1M:b2v_inst4|count[6]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.397      ;
; -1.446 ; div_1M:b2v_inst4|count[6]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.396      ;
; -1.429 ; div_1M:b2v_inst4|count[9]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.379      ;
; -1.428 ; div_1M:b2v_inst4|count[9]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.378      ;
; -1.427 ; div_1M:b2v_inst4|count[20] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 2.378      ;
; -1.427 ; div_1M:b2v_inst4|count[9]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.377      ;
; -1.408 ; div_1M:b2v_inst4|count[23] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 2.359      ;
; -1.381 ; div_1M:b2v_inst4|count[8]  ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.331      ;
; -1.380 ; div_1M:b2v_inst4|count[8]  ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.330      ;
; -1.379 ; div_1M:b2v_inst4|count[8]  ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.329      ;
; -1.358 ; div_1M:b2v_inst4|count[22] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 2.309      ;
; -1.357 ; div_1M:b2v_inst4|count[11] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.307      ;
; -1.356 ; div_1M:b2v_inst4|count[11] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.306      ;
; -1.355 ; div_1M:b2v_inst4|count[11] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.305      ;
; -1.313 ; div_1M:b2v_inst4|count[10] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.263      ;
; -1.312 ; div_1M:b2v_inst4|count[10] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.262      ;
; -1.311 ; div_1M:b2v_inst4|count[10] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.261      ;
; -1.290 ; div_1M:b2v_inst4|count[13] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.240      ;
; -1.289 ; div_1M:b2v_inst4|count[13] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.239      ;
; -1.288 ; div_1M:b2v_inst4|count[13] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.238      ;
; -1.260 ; div_1M:b2v_inst4|count[25] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 2.211      ;
; -1.245 ; div_1M:b2v_inst4|count[12] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.195      ;
; -1.244 ; div_1M:b2v_inst4|count[12] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.194      ;
; -1.243 ; div_1M:b2v_inst4|count[12] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.193      ;
; -1.231 ; div_1M:b2v_inst4|count[24] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 2.182      ;
; -1.221 ; div_1M:b2v_inst4|count[15] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.171      ;
; -1.220 ; div_1M:b2v_inst4|count[15] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.170      ;
; -1.219 ; div_1M:b2v_inst4|count[15] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.169      ;
; -1.187 ; div_1M:b2v_inst4|count[27] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 2.138      ;
; -1.177 ; div_1M:b2v_inst4|count[14] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.127      ;
; -1.176 ; div_1M:b2v_inst4|count[14] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.126      ;
; -1.175 ; div_1M:b2v_inst4|count[14] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.037     ; 2.125      ;
; -1.156 ; div_1M:b2v_inst4|count[17] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 2.107      ;
; -1.155 ; div_1M:b2v_inst4|count[17] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 2.106      ;
; -1.154 ; div_1M:b2v_inst4|count[17] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 2.105      ;
; -1.143 ; div_1M:b2v_inst4|count[26] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 2.094      ;
; -1.107 ; div_1M:b2v_inst4|count[16] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 2.058      ;
; -1.106 ; div_1M:b2v_inst4|count[16] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 2.057      ;
; -1.105 ; div_1M:b2v_inst4|count[16] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 2.056      ;
; -1.049 ; div_1M:b2v_inst4|count[19] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 2.000      ;
; -1.048 ; div_1M:b2v_inst4|count[19] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 1.999      ;
; -1.047 ; div_1M:b2v_inst4|count[19] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 1.998      ;
; -1.013 ; div_1M:b2v_inst4|count[28] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 1.964      ;
; -1.004 ; div_1M:b2v_inst4|count[18] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 1.955      ;
; -1.003 ; div_1M:b2v_inst4|count[18] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 1.954      ;
; -1.002 ; div_1M:b2v_inst4|count[18] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 1.953      ;
; -0.990 ; div_1M:b2v_inst4|count[0]  ; div_1M:b2v_inst4|count[31] ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.038     ; 1.939      ;
; -0.978 ; div_1M:b2v_inst4|count[3]  ; div_1M:b2v_inst4|count[31] ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.038     ; 1.927      ;
; -0.974 ; div_1M:b2v_inst4|count[3]  ; div_1M:b2v_inst4|count[30] ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.038     ; 1.923      ;
; -0.965 ; div_1M:b2v_inst4|count[0]  ; div_1M:b2v_inst4|count[30] ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.038     ; 1.914      ;
; -0.962 ; div_1M:b2v_inst4|count[29] ; div_1M:b2v_inst4|tmp       ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 1.913      ;
; -0.931 ; div_1M:b2v_inst4|count[21] ; div_1M:b2v_inst4|count[0]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 1.882      ;
; -0.930 ; div_1M:b2v_inst4|count[21] ; div_1M:b2v_inst4|count[3]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 1.881      ;
; -0.929 ; div_1M:b2v_inst4|count[21] ; div_1M:b2v_inst4|count[4]  ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.036     ; 1.880      ;
; -0.922 ; div_1M:b2v_inst4|count[0]  ; div_1M:b2v_inst4|count[29] ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.038     ; 1.871      ;
; -0.910 ; div_1M:b2v_inst4|count[3]  ; div_1M:b2v_inst4|count[29] ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.038     ; 1.859      ;
; -0.906 ; div_1M:b2v_inst4|count[3]  ; div_1M:b2v_inst4|count[28] ; clk_50Mhz    ; clk_50Mhz   ; 1.000        ; -0.038     ; 1.855      ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_1M:b2v_inst4|tmp'                                                                                                                      ;
+--------+------------------------------------+------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+----------------------+----------------------+--------------+------------+------------+
; -1.097 ; devis_clk:b2v_inst2|count_conv[1]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 2.048      ;
; -1.049 ; devis_clk:b2v_inst2|count_conv[0]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 2.000      ;
; -1.026 ; devis_clk:b2v_inst2|count_conv[3]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.977      ;
; -0.982 ; devis_clk:b2v_inst2|count_conv[2]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.933      ;
; -0.958 ; devis_clk:b2v_inst2|count_conv[5]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.909      ;
; -0.914 ; devis_clk:b2v_inst2|count_conv[4]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.865      ;
; -0.799 ; CSconv:b2v_inst3|count_n1[0]       ; CSconv:b2v_inst3|count_n2[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.750      ;
; -0.799 ; CSconv:b2v_inst3|count_n1[0]       ; CSconv:b2v_inst3|count_n2[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.750      ;
; -0.799 ; CSconv:b2v_inst3|count_n1[0]       ; CSconv:b2v_inst3|count_n2[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.750      ;
; -0.799 ; CSconv:b2v_inst3|count_n1[0]       ; CSconv:b2v_inst3|count_n2[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.750      ;
; -0.799 ; CSconv:b2v_inst3|count_n1[0]       ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.750      ;
; -0.734 ; CSconv:b2v_inst3|count_n1[3]       ; CSconv:b2v_inst3|count_n2[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.685      ;
; -0.734 ; CSconv:b2v_inst3|count_n1[3]       ; CSconv:b2v_inst3|count_n2[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.685      ;
; -0.734 ; CSconv:b2v_inst3|count_n1[3]       ; CSconv:b2v_inst3|count_n2[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.685      ;
; -0.734 ; CSconv:b2v_inst3|count_n1[3]       ; CSconv:b2v_inst3|count_n2[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.685      ;
; -0.734 ; CSconv:b2v_inst3|count_n1[3]       ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.685      ;
; -0.708 ; devis_clk:b2v_inst2|count_conv[7]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.659      ;
; -0.697 ; CSconv:b2v_inst3|count_n2[1]       ; CSconv:b2v_inst3|count_n1[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.648      ;
; -0.692 ; devis_clk:b2v_inst2|count_conv[6]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.643      ;
; -0.689 ; CSconv:b2v_inst3|count_n2[1]       ; CSconv:b2v_inst3|count_n1[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.640      ;
; -0.688 ; CSconv:b2v_inst3|count_n2[1]       ; CSconv:b2v_inst3|count_n1[5]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.639      ;
; -0.686 ; CSconv:b2v_inst3|count_n2[1]       ; CSconv:b2v_inst3|count_n1[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.637      ;
; -0.682 ; CSconv:b2v_inst3|count_n2[1]       ; CSconv:b2v_inst3|count_n1[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.633      ;
; -0.681 ; CSconv:b2v_inst3|count_n1[0]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.034     ; 1.634      ;
; -0.670 ; CSconv:b2v_inst3|count_n1[2]       ; CSconv:b2v_inst3|count_n2[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.621      ;
; -0.670 ; CSconv:b2v_inst3|count_n1[2]       ; CSconv:b2v_inst3|count_n2[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.621      ;
; -0.670 ; CSconv:b2v_inst3|count_n1[2]       ; CSconv:b2v_inst3|count_n2[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.621      ;
; -0.670 ; CSconv:b2v_inst3|count_n1[2]       ; CSconv:b2v_inst3|count_n2[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.621      ;
; -0.670 ; CSconv:b2v_inst3|count_n1[2]       ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.621      ;
; -0.632 ; CSconv:b2v_inst3|count_n2[1]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.034     ; 1.585      ;
; -0.624 ; devis_clk:b2v_inst2|count_conv[8]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.575      ;
; -0.621 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|count_n2[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.572      ;
; -0.621 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|count_n2[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.572      ;
; -0.621 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|count_n2[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.572      ;
; -0.621 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|count_n2[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.572      ;
; -0.621 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.572      ;
; -0.604 ; devis_clk:b2v_inst2|count_conv[9]  ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.555      ;
; -0.604 ; CSconv:b2v_inst3|count_n1[3]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.034     ; 1.557      ;
; -0.578 ; CSconv:b2v_inst3|count_n2[1]       ; CSconv:b2v_inst3|count_n1[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.529      ;
; -0.545 ; CSconv:b2v_inst3|count_n1[2]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.034     ; 1.498      ;
; -0.532 ; CSconv:b2v_inst3|count_n1[4]       ; CSconv:b2v_inst3|count_n2[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.483      ;
; -0.532 ; CSconv:b2v_inst3|count_n1[4]       ; CSconv:b2v_inst3|count_n2[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.483      ;
; -0.532 ; CSconv:b2v_inst3|count_n1[4]       ; CSconv:b2v_inst3|count_n2[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.483      ;
; -0.532 ; CSconv:b2v_inst3|count_n1[4]       ; CSconv:b2v_inst3|count_n2[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.483      ;
; -0.532 ; CSconv:b2v_inst3|count_n1[4]       ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.483      ;
; -0.531 ; devis_clk:b2v_inst2|count_conv[10] ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.482      ;
; -0.523 ; CSconv:b2v_inst3|count_n1[5]       ; CSconv:b2v_inst3|count_n2[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.474      ;
; -0.523 ; CSconv:b2v_inst3|count_n1[5]       ; CSconv:b2v_inst3|count_n2[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.474      ;
; -0.523 ; CSconv:b2v_inst3|count_n1[5]       ; CSconv:b2v_inst3|count_n2[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.474      ;
; -0.523 ; CSconv:b2v_inst3|count_n1[5]       ; CSconv:b2v_inst3|count_n2[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.474      ;
; -0.523 ; CSconv:b2v_inst3|count_n1[5]       ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.474      ;
; -0.492 ; devis_clk:b2v_inst2|count_conv[11] ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.443      ;
; -0.491 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.034     ; 1.444      ;
; -0.439 ; CSconv:b2v_inst3|count_n2[2]       ; CSconv:b2v_inst3|count_n1[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.390      ;
; -0.431 ; CSconv:b2v_inst3|count_n2[2]       ; CSconv:b2v_inst3|count_n1[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.382      ;
; -0.430 ; CSconv:b2v_inst3|count_n2[2]       ; CSconv:b2v_inst3|count_n1[5]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.381      ;
; -0.428 ; CSconv:b2v_inst3|count_n2[2]       ; CSconv:b2v_inst3|count_n1[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.379      ;
; -0.425 ; devis_clk:b2v_inst2|count_conv[13] ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.376      ;
; -0.424 ; CSconv:b2v_inst3|count_n2[2]       ; CSconv:b2v_inst3|count_n1[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.375      ;
; -0.405 ; CSconv:b2v_inst3|count_n1[4]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.034     ; 1.358      ;
; -0.398 ; CSconv:b2v_inst3|count_n1[5]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.034     ; 1.351      ;
; -0.395 ; CSconv:b2v_inst3|count_n2[0]       ; CSconv:b2v_inst3|count_n1[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.346      ;
; -0.387 ; CSconv:b2v_inst3|count_n2[0]       ; CSconv:b2v_inst3|count_n1[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.338      ;
; -0.386 ; CSconv:b2v_inst3|count_n2[0]       ; CSconv:b2v_inst3|count_n1[5]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.337      ;
; -0.384 ; CSconv:b2v_inst3|count_n2[0]       ; CSconv:b2v_inst3|count_n1[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.335      ;
; -0.380 ; devis_clk:b2v_inst2|count_conv[12] ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.331      ;
; -0.380 ; CSconv:b2v_inst3|count_n2[0]       ; CSconv:b2v_inst3|count_n1[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.331      ;
; -0.374 ; CSconv:b2v_inst3|count_n2[2]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.034     ; 1.327      ;
; -0.330 ; CSconv:b2v_inst3|count_n2[0]       ; CSconv:b2v_inst3|Cs                ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.034     ; 1.283      ;
; -0.320 ; CSconv:b2v_inst3|count_n2[2]       ; CSconv:b2v_inst3|count_n1[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.271      ;
; -0.314 ; devis_clk:b2v_inst2|tmp            ; traitement:b2v_inst5|decalage[11]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.279      ; 1.080      ;
; -0.312 ; devis_clk:b2v_inst2|tmp            ; traitement:b2v_inst5|decalage[8]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.279      ; 1.078      ;
; -0.308 ; devis_clk:b2v_inst2|tmp            ; traitement:b2v_inst5|decalage[10]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.279      ; 1.074      ;
; -0.307 ; devis_clk:b2v_inst2|tmp            ; traitement:b2v_inst5|decalage[9]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.279      ; 1.073      ;
; -0.293 ; devis_clk:b2v_inst2|tmp            ; traitement:b2v_inst5|decalage[1]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.274      ; 1.054      ;
; -0.290 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[11]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.179      ; 1.456      ;
; -0.288 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[8]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.179      ; 1.454      ;
; -0.284 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[10]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.179      ; 1.450      ;
; -0.283 ; devis_clk:b2v_inst2|count_conv[1]  ; devis_clk:b2v_inst2|count_conv[15] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.234      ;
; -0.283 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[9]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.179      ; 1.449      ;
; -0.282 ; CSconv:b2v_inst3|Cs                ; traitement:b2v_inst5|count[0]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.062      ; 0.831      ;
; -0.279 ; devis_clk:b2v_inst2|count_conv[1]  ; devis_clk:b2v_inst2|count_conv[14] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.230      ;
; -0.279 ; CSconv:b2v_inst3|Cs                ; traitement:b2v_inst5|decalage[11]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.279      ; 1.045      ;
; -0.277 ; CSconv:b2v_inst3|Cs                ; traitement:b2v_inst5|decalage[8]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.279      ; 1.043      ;
; -0.276 ; CSconv:b2v_inst3|count_n2[0]       ; CSconv:b2v_inst3|count_n1[3]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.227      ;
; -0.274 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[11]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.179      ; 1.440      ;
; -0.273 ; CSconv:b2v_inst3|Cs                ; traitement:b2v_inst5|decalage[10]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.279      ; 1.039      ;
; -0.272 ; CSconv:b2v_inst3|Cs                ; traitement:b2v_inst5|decalage[9]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.279      ; 1.038      ;
; -0.272 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[8]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.179      ; 1.438      ;
; -0.269 ; devis_clk:b2v_inst2|count_conv[0]  ; devis_clk:b2v_inst2|count_conv[15] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; -0.036     ; 1.220      ;
; -0.268 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[10]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.179      ; 1.434      ;
; -0.267 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[9]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.179      ; 1.433      ;
; -0.266 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[1]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.174      ; 1.427      ;
; -0.262 ; CSconv:b2v_inst3|Cs                ; traitement:b2v_inst5|count[2]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.062      ; 0.811      ;
; -0.255 ; CSconv:b2v_inst3|Cs                ; traitement:b2v_inst5|count[4]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.062      ; 0.804      ;
; -0.255 ; CSconv:b2v_inst3|Cs                ; traitement:b2v_inst5|decalage[1]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.274      ; 1.016      ;
; -0.253 ; CSconv:b2v_inst3|Cs                ; traitement:b2v_inst5|count[1]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.062      ; 0.802      ;
; -0.250 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[1]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 1.000        ; 0.174      ; 1.411      ;
; -0.235 ; devis_clk:b2v_inst2|tmp            ; traitement:b2v_inst5|decalage[5]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.279      ; 1.001      ;
; -0.234 ; devis_clk:b2v_inst2|tmp            ; traitement:b2v_inst5|decalage[7]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.500        ; 0.279      ; 1.000      ;
+--------+------------------------------------+------------------------------------+----------------------+----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_1M:b2v_inst4|tmp'                                                                                                                      ;
+-------+------------------------------------+------------------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+----------------------+----------------------+--------------+------------+------------+
; 0.176 ; traitement:b2v_inst5|decalage[11]  ; traitement:b2v_inst5|decalage[11]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; traitement:b2v_inst5|decalage[10]  ; traitement:b2v_inst5|decalage[10]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; traitement:b2v_inst5|decalage[9]   ; traitement:b2v_inst5|decalage[9]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; traitement:b2v_inst5|decalage[8]   ; traitement:b2v_inst5|decalage[8]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; traitement:b2v_inst5|decalage[7]   ; traitement:b2v_inst5|decalage[7]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; traitement:b2v_inst5|decalage[6]   ; traitement:b2v_inst5|decalage[6]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; traitement:b2v_inst5|decalage[5]   ; traitement:b2v_inst5|decalage[5]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; traitement:b2v_inst5|decalage[4]   ; traitement:b2v_inst5|decalage[4]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; traitement:b2v_inst5|decalage[3]   ; traitement:b2v_inst5|decalage[3]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; traitement:b2v_inst5|decalage[2]   ; traitement:b2v_inst5|decalage[2]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; traitement:b2v_inst5|decalage[1]   ; traitement:b2v_inst5|decalage[1]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.046      ; 0.307      ;
; 0.183 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[2]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.531      ;
; 0.185 ; traitement:b2v_inst5|count[4]      ; traitement:b2v_inst5|count[4]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|count[2]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|count[1]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; devis_clk:b2v_inst2|tmp            ; devis_clk:b2v_inst2|tmp            ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; CSconv:b2v_inst3|count_n1[5]       ; CSconv:b2v_inst3|count_n1[5]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CSconv:b2v_inst3|count_n2[4]       ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|count_n1[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CSconv:b2v_inst3|count_n1[4]       ; CSconv:b2v_inst3|count_n1[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[3]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.536      ;
; 0.192 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|count[0]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.038      ; 0.314      ;
; 0.194 ; CSconv:b2v_inst3|count_n1[0]       ; CSconv:b2v_inst3|count_n1[0]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.314      ;
; 0.199 ; CSconv:b2v_inst3|count_n1[4]       ; CSconv:b2v_inst3|count_n1[5]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.319      ;
; 0.201 ; CSconv:b2v_inst3|count_n2[3]       ; CSconv:b2v_inst3|count_n2[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.321      ;
; 0.274 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[1]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.258      ; 0.616      ;
; 0.280 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|count[1]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.038      ; 0.402      ;
; 0.288 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[3]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.636      ;
; 0.288 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[2]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.636      ;
; 0.293 ; devis_clk:b2v_inst2|count_conv[15] ; devis_clk:b2v_inst2|count_conv[15] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; devis_clk:b2v_inst2|count_conv[13] ; devis_clk:b2v_inst2|count_conv[13] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; devis_clk:b2v_inst2|count_conv[11] ; devis_clk:b2v_inst2|count_conv[11] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; devis_clk:b2v_inst2|count_conv[5]  ; devis_clk:b2v_inst2|count_conv[5]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; devis_clk:b2v_inst2|count_conv[3]  ; devis_clk:b2v_inst2|count_conv[3]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; devis_clk:b2v_inst2|count_conv[1]  ; devis_clk:b2v_inst2|count_conv[1]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; devis_clk:b2v_inst2|count_conv[9]  ; devis_clk:b2v_inst2|count_conv[9]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; devis_clk:b2v_inst2|count_conv[7]  ; devis_clk:b2v_inst2|count_conv[7]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; devis_clk:b2v_inst2|count_conv[6]  ; devis_clk:b2v_inst2|count_conv[6]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; devis_clk:b2v_inst2|count_conv[14] ; devis_clk:b2v_inst2|count_conv[14] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; devis_clk:b2v_inst2|count_conv[12] ; devis_clk:b2v_inst2|count_conv[12] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; devis_clk:b2v_inst2|count_conv[8]  ; devis_clk:b2v_inst2|count_conv[8]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; devis_clk:b2v_inst2|count_conv[4]  ; devis_clk:b2v_inst2|count_conv[4]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; devis_clk:b2v_inst2|count_conv[2]  ; devis_clk:b2v_inst2|count_conv[2]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; devis_clk:b2v_inst2|count_conv[10] ; devis_clk:b2v_inst2|count_conv[10] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.416      ;
; 0.305 ; devis_clk:b2v_inst2|count_conv[0]  ; devis_clk:b2v_inst2|count_conv[0]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.425      ;
; 0.316 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[6]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.664      ;
; 0.318 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[4]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.666      ;
; 0.321 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[7]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.669      ;
; 0.322 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[5]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.670      ;
; 0.341 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|decalage[3]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.689      ;
; 0.341 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|decalage[2]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.689      ;
; 0.343 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|decalage[6]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.691      ;
; 0.343 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[3]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.691      ;
; 0.344 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[2]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.692      ;
; 0.345 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|decalage[4]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.693      ;
; 0.348 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|decalage[7]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.696      ;
; 0.349 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|decalage[5]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.697      ;
; 0.357 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[9]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.705      ;
; 0.358 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[5]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.706      ;
; 0.359 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[8]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.707      ;
; 0.359 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[4]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.707      ;
; 0.360 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[1]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.258      ; 0.702      ;
; 0.364 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|count[3]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.038      ; 0.486      ;
; 0.368 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|count_n1[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.488      ;
; 0.375 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[1]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.258      ; 0.717      ;
; 0.383 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[10]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.731      ;
; 0.386 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[6]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.734      ;
; 0.393 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[11]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.741      ;
; 0.394 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|decalage[7]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.742      ;
; 0.395 ; traitement:b2v_inst5|count[1]      ; traitement:b2v_inst5|count[2]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.038      ; 0.517      ;
; 0.403 ; CSconv:b2v_inst3|count_n1[0]       ; CSconv:b2v_inst3|count_n1[1]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.523      ;
; 0.407 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|decalage[1]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.258      ; 0.749      ;
; 0.408 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[10]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.756      ;
; 0.411 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[6]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.759      ;
; 0.418 ; CSconv:b2v_inst3|count_n1[1]       ; CSconv:b2v_inst3|count_n1[2]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.538      ;
; 0.423 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[9]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.771      ;
; 0.424 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[10]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.772      ;
; 0.425 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|count[3]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.038      ; 0.547      ;
; 0.427 ; CSconv:b2v_inst3|count_n1[2]       ; CSconv:b2v_inst3|count_n1[4]       ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.547      ;
; 0.427 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[8]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.775      ;
; 0.428 ; traitement:b2v_inst5|count[2]      ; traitement:b2v_inst5|decalage[11]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.776      ;
; 0.431 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[8]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.779      ;
; 0.431 ; traitement:b2v_inst5|count[0]      ; traitement:b2v_inst5|decalage[4]   ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.264      ; 0.779      ;
; 0.442 ; devis_clk:b2v_inst2|count_conv[5]  ; devis_clk:b2v_inst2|count_conv[6]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; devis_clk:b2v_inst2|count_conv[13] ; devis_clk:b2v_inst2|count_conv[14] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; devis_clk:b2v_inst2|count_conv[11] ; devis_clk:b2v_inst2|count_conv[12] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; devis_clk:b2v_inst2|count_conv[3]  ; devis_clk:b2v_inst2|count_conv[4]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; devis_clk:b2v_inst2|count_conv[1]  ; devis_clk:b2v_inst2|count_conv[2]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; devis_clk:b2v_inst2|count_conv[7]  ; devis_clk:b2v_inst2|count_conv[8]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; devis_clk:b2v_inst2|count_conv[9]  ; devis_clk:b2v_inst2|count_conv[10] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; traitement:b2v_inst5|count[3]      ; traitement:b2v_inst5|count[4]      ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.038      ; 0.566      ;
; 0.452 ; devis_clk:b2v_inst2|count_conv[0]  ; devis_clk:b2v_inst2|count_conv[1]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; devis_clk:b2v_inst2|count_conv[6]  ; devis_clk:b2v_inst2|count_conv[7]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; devis_clk:b2v_inst2|count_conv[14] ; devis_clk:b2v_inst2|count_conv[15] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; devis_clk:b2v_inst2|count_conv[12] ; devis_clk:b2v_inst2|count_conv[13] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; devis_clk:b2v_inst2|count_conv[4]  ; devis_clk:b2v_inst2|count_conv[5]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; devis_clk:b2v_inst2|count_conv[2]  ; devis_clk:b2v_inst2|count_conv[3]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; devis_clk:b2v_inst2|count_conv[8]  ; devis_clk:b2v_inst2|count_conv[9]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; devis_clk:b2v_inst2|count_conv[10] ; devis_clk:b2v_inst2|count_conv[11] ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; devis_clk:b2v_inst2|count_conv[0]  ; devis_clk:b2v_inst2|count_conv[2]  ; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 0.000        ; 0.036      ; 0.575      ;
+-------+------------------------------------+------------------------------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50Mhz'                                                                                                        ;
+-------+----------------------------+----------------------------+----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+----------------------+-------------+--------------+------------+------------+
; 0.290 ; div_1M:b2v_inst4|count[15] ; div_1M:b2v_inst4|count[15] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.411      ;
; 0.291 ; div_1M:b2v_inst4|count[31] ; div_1M:b2v_inst4|count[31] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.412      ;
; 0.291 ; div_1M:b2v_inst4|count[13] ; div_1M:b2v_inst4|count[13] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.412      ;
; 0.291 ; div_1M:b2v_inst4|count[5]  ; div_1M:b2v_inst4|count[5]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; div_1M:b2v_inst4|count[29] ; div_1M:b2v_inst4|count[29] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; div_1M:b2v_inst4|count[27] ; div_1M:b2v_inst4|count[27] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; div_1M:b2v_inst4|count[21] ; div_1M:b2v_inst4|count[21] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; div_1M:b2v_inst4|count[19] ; div_1M:b2v_inst4|count[19] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; div_1M:b2v_inst4|count[17] ; div_1M:b2v_inst4|count[17] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; div_1M:b2v_inst4|count[11] ; div_1M:b2v_inst4|count[11] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; div_1M:b2v_inst4|count[7]  ; div_1M:b2v_inst4|count[7]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; div_1M:b2v_inst4|count[6]  ; div_1M:b2v_inst4|count[6]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; div_1M:b2v_inst4|count[1]  ; div_1M:b2v_inst4|count[1]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; div_1M:b2v_inst4|count[30] ; div_1M:b2v_inst4|count[30] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; div_1M:b2v_inst4|count[25] ; div_1M:b2v_inst4|count[25] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; div_1M:b2v_inst4|count[23] ; div_1M:b2v_inst4|count[23] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; div_1M:b2v_inst4|count[22] ; div_1M:b2v_inst4|count[22] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; div_1M:b2v_inst4|count[18] ; div_1M:b2v_inst4|count[18] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; div_1M:b2v_inst4|count[16] ; div_1M:b2v_inst4|count[16] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; div_1M:b2v_inst4|count[14] ; div_1M:b2v_inst4|count[14] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; div_1M:b2v_inst4|count[9]  ; div_1M:b2v_inst4|count[9]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; div_1M:b2v_inst4|count[8]  ; div_1M:b2v_inst4|count[8]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; div_1M:b2v_inst4|count[2]  ; div_1M:b2v_inst4|count[2]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; div_1M:b2v_inst4|count[28] ; div_1M:b2v_inst4|count[28] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; div_1M:b2v_inst4|count[26] ; div_1M:b2v_inst4|count[26] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; div_1M:b2v_inst4|count[24] ; div_1M:b2v_inst4|count[24] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; div_1M:b2v_inst4|count[20] ; div_1M:b2v_inst4|count[20] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; div_1M:b2v_inst4|count[12] ; div_1M:b2v_inst4|count[12] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; div_1M:b2v_inst4|count[10] ; div_1M:b2v_inst4|count[10] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.341 ; div_1M:b2v_inst4|tmp       ; div_1M:b2v_inst4|tmp       ; div_1M:b2v_inst4|tmp ; clk_50Mhz   ; 0.000        ; 1.247      ; 1.807      ;
; 0.440 ; div_1M:b2v_inst4|count[5]  ; div_1M:b2v_inst4|count[6]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.561      ;
; 0.440 ; div_1M:b2v_inst4|count[15] ; div_1M:b2v_inst4|count[16] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.036      ; 0.560      ;
; 0.440 ; div_1M:b2v_inst4|count[13] ; div_1M:b2v_inst4|count[14] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.561      ;
; 0.441 ; div_1M:b2v_inst4|count[29] ; div_1M:b2v_inst4|count[30] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; div_1M:b2v_inst4|count[21] ; div_1M:b2v_inst4|count[22] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; div_1M:b2v_inst4|count[17] ; div_1M:b2v_inst4|count[18] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; div_1M:b2v_inst4|count[7]  ; div_1M:b2v_inst4|count[8]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; div_1M:b2v_inst4|count[1]  ; div_1M:b2v_inst4|count[2]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; div_1M:b2v_inst4|count[27] ; div_1M:b2v_inst4|count[28] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; div_1M:b2v_inst4|count[19] ; div_1M:b2v_inst4|count[20] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; div_1M:b2v_inst4|count[11] ; div_1M:b2v_inst4|count[12] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; div_1M:b2v_inst4|count[25] ; div_1M:b2v_inst4|count[26] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; div_1M:b2v_inst4|count[23] ; div_1M:b2v_inst4|count[24] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; div_1M:b2v_inst4|count[9]  ; div_1M:b2v_inst4|count[10] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.563      ;
; 0.450 ; div_1M:b2v_inst4|count[6]  ; div_1M:b2v_inst4|count[7]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.571      ;
; 0.451 ; div_1M:b2v_inst4|count[14] ; div_1M:b2v_inst4|count[15] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; div_1M:b2v_inst4|count[30] ; div_1M:b2v_inst4|count[31] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; div_1M:b2v_inst4|count[18] ; div_1M:b2v_inst4|count[19] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; div_1M:b2v_inst4|count[16] ; div_1M:b2v_inst4|count[17] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; div_1M:b2v_inst4|count[22] ; div_1M:b2v_inst4|count[23] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; div_1M:b2v_inst4|count[8]  ; div_1M:b2v_inst4|count[9]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; div_1M:b2v_inst4|count[12] ; div_1M:b2v_inst4|count[13] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; div_1M:b2v_inst4|count[28] ; div_1M:b2v_inst4|count[29] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; div_1M:b2v_inst4|count[26] ; div_1M:b2v_inst4|count[27] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; div_1M:b2v_inst4|count[20] ; div_1M:b2v_inst4|count[21] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; div_1M:b2v_inst4|count[10] ; div_1M:b2v_inst4|count[11] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; div_1M:b2v_inst4|count[24] ; div_1M:b2v_inst4|count[25] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; div_1M:b2v_inst4|count[6]  ; div_1M:b2v_inst4|count[8]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; div_1M:b2v_inst4|count[16] ; div_1M:b2v_inst4|count[18] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; div_1M:b2v_inst4|count[18] ; div_1M:b2v_inst4|count[20] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; div_1M:b2v_inst4|count[22] ; div_1M:b2v_inst4|count[24] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; div_1M:b2v_inst4|count[8]  ; div_1M:b2v_inst4|count[10] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; div_1M:b2v_inst4|count[14] ; div_1M:b2v_inst4|count[16] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; div_1M:b2v_inst4|count[12] ; div_1M:b2v_inst4|count[14] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; div_1M:b2v_inst4|count[28] ; div_1M:b2v_inst4|count[30] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; div_1M:b2v_inst4|count[20] ; div_1M:b2v_inst4|count[22] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; div_1M:b2v_inst4|count[26] ; div_1M:b2v_inst4|count[28] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; div_1M:b2v_inst4|count[10] ; div_1M:b2v_inst4|count[12] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; div_1M:b2v_inst4|count[24] ; div_1M:b2v_inst4|count[26] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.576      ;
; 0.503 ; div_1M:b2v_inst4|count[5]  ; div_1M:b2v_inst4|count[7]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.624      ;
; 0.503 ; div_1M:b2v_inst4|count[13] ; div_1M:b2v_inst4|count[15] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.624      ;
; 0.503 ; div_1M:b2v_inst4|count[15] ; div_1M:b2v_inst4|count[17] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.036      ; 0.623      ;
; 0.504 ; div_1M:b2v_inst4|count[29] ; div_1M:b2v_inst4|count[31] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; div_1M:b2v_inst4|count[17] ; div_1M:b2v_inst4|count[19] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; div_1M:b2v_inst4|count[21] ; div_1M:b2v_inst4|count[23] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; div_1M:b2v_inst4|count[7]  ; div_1M:b2v_inst4|count[9]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; div_1M:b2v_inst4|count[11] ; div_1M:b2v_inst4|count[13] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; div_1M:b2v_inst4|count[27] ; div_1M:b2v_inst4|count[29] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; div_1M:b2v_inst4|count[19] ; div_1M:b2v_inst4|count[21] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.625      ;
; 0.505 ; div_1M:b2v_inst4|count[25] ; div_1M:b2v_inst4|count[27] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; div_1M:b2v_inst4|count[9]  ; div_1M:b2v_inst4|count[11] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; div_1M:b2v_inst4|count[23] ; div_1M:b2v_inst4|count[25] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.626      ;
; 0.506 ; div_1M:b2v_inst4|count[5]  ; div_1M:b2v_inst4|count[8]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; div_1M:b2v_inst4|count[15] ; div_1M:b2v_inst4|count[18] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.036      ; 0.626      ;
; 0.507 ; div_1M:b2v_inst4|count[17] ; div_1M:b2v_inst4|count[20] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; div_1M:b2v_inst4|count[21] ; div_1M:b2v_inst4|count[24] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; div_1M:b2v_inst4|count[7]  ; div_1M:b2v_inst4|count[10] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; div_1M:b2v_inst4|count[13] ; div_1M:b2v_inst4|count[16] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; div_1M:b2v_inst4|count[11] ; div_1M:b2v_inst4|count[14] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; div_1M:b2v_inst4|count[27] ; div_1M:b2v_inst4|count[30] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; div_1M:b2v_inst4|count[19] ; div_1M:b2v_inst4|count[22] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.628      ;
; 0.508 ; div_1M:b2v_inst4|count[25] ; div_1M:b2v_inst4|count[28] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; div_1M:b2v_inst4|count[9]  ; div_1M:b2v_inst4|count[12] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; div_1M:b2v_inst4|count[23] ; div_1M:b2v_inst4|count[26] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.629      ;
; 0.516 ; div_1M:b2v_inst4|count[6]  ; div_1M:b2v_inst4|count[9]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; div_1M:b2v_inst4|count[2]  ; div_1M:b2v_inst4|count[5]  ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; div_1M:b2v_inst4|count[16] ; div_1M:b2v_inst4|count[19] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; div_1M:b2v_inst4|count[18] ; div_1M:b2v_inst4|count[21] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; div_1M:b2v_inst4|count[8]  ; div_1M:b2v_inst4|count[11] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; div_1M:b2v_inst4|count[22] ; div_1M:b2v_inst4|count[25] ; clk_50Mhz            ; clk_50Mhz   ; 0.000        ; 0.037      ; 0.638      ;
+-------+----------------------------+----------------------------+----------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                 ;
+-----------------------+----------+-------+----------+---------+---------------------+
; Clock                 ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack      ; -5.050   ; 0.176 ; N/A      ; N/A     ; -3.000              ;
;  clk_50Mhz            ; -5.050   ; 0.290 ; N/A      ; N/A     ; -3.000              ;
;  div_1M:b2v_inst4|tmp ; -2.748   ; 0.176 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS       ; -124.726 ; 0.0   ; 0.0      ; 0.0     ; -82.815             ;
;  clk_50Mhz            ; -66.153  ; 0.000 ; N/A      ; N/A     ; -37.815             ;
;  div_1M:b2v_inst4|tmp ; -58.573  ; 0.000 ; N/A      ; N/A     ; -45.000             ;
+-----------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; data_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Cs            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_out       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; data_in                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50Mhz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; Cs            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; Cs            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; Cs            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------+
; Setup Transfers                                                                         ;
+----------------------+----------------------+----------+----------+----------+----------+
; From Clock           ; To Clock             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------+----------------------+----------+----------+----------+----------+
; clk_50Mhz            ; clk_50Mhz            ; 2640     ; 0        ; 0        ; 0        ;
; div_1M:b2v_inst4|tmp ; clk_50Mhz            ; 1        ; 1        ; 0        ; 0        ;
; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 488      ; 0        ; 32       ; 169      ;
+----------------------+----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Hold Transfers                                                                          ;
+----------------------+----------------------+----------+----------+----------+----------+
; From Clock           ; To Clock             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------+----------------------+----------+----------+----------+----------+
; clk_50Mhz            ; clk_50Mhz            ; 2640     ; 0        ; 0        ; 0        ;
; div_1M:b2v_inst4|tmp ; clk_50Mhz            ; 1        ; 1        ; 0        ; 0        ;
; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; 488      ; 0        ; 32       ; 169      ;
+----------------------+----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 89    ; 89   ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 13    ; 13   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------+
; Clock Status Summary                                             ;
+----------------------+----------------------+------+-------------+
; Target               ; Clock                ; Type ; Status      ;
+----------------------+----------------------+------+-------------+
; clk_50Mhz            ; clk_50Mhz            ; Base ; Constrained ;
; div_1M:b2v_inst4|tmp ; div_1M:b2v_inst4|tmp ; Base ; Constrained ;
+----------------------+----------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; Cs           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_out      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; Cs           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_out      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Dec 20 10:11:37 2023
Info: Command: quartus_sta spi_rayane -c spi_rayane
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "nios_data_in" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "nios_data_out" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "nios_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "nios_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "nios_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "nios_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_mm_interconnect_0_cmd_mux_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_mm_interconnect_0_router_004" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 149 assignments for entity "nios_nios2_gen2_0" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "nios_nios2_gen2_0_cpu" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_onchip_memory2_0" -- entity does not exist in design
Warning (20013): Ignored 10 assignments for entity "nios_sysid_qsys_0" -- entity does not exist in design
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'nios/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc'
Warning (332174): Ignored filter at nios_nios2_gen2_0_cpu.sdc(46): *nios_nios2_gen2_0_cpu:*|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci|nios_nios2_gen2_0_cpu_nios2_oci_break:the_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg* could not be matched with a keeper File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 46
Warning (332174): Ignored filter at nios_nios2_gen2_0_cpu.sdc(46): *nios_nios2_gen2_0_cpu:*|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck|*sr* could not be matched with a keeper File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 46
Warning (332049): Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 46
    Info (332050): set_false_path -from [get_keepers *$nios_nios2_gen2_0_cpu_oci_break_path|break_readreg*] -to [get_keepers *$nios_nios2_gen2_0_cpu_jtag_sr*] File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 46
Warning (332049): Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 46
Warning (332174): Ignored filter at nios_nios2_gen2_0_cpu.sdc(47): *nios_nios2_gen2_0_cpu:*|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug|*resetlatch could not be matched with a keeper File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 47
Warning (332174): Ignored filter at nios_nios2_gen2_0_cpu.sdc(47): *nios_nios2_gen2_0_cpu:*|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck|*sr[33] could not be matched with a keeper File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 47
Warning (332049): Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 47
    Info (332050): set_false_path -from [get_keepers *$nios_nios2_gen2_0_cpu_oci_debug_path|*resetlatch]     -to [get_keepers *$nios_nios2_gen2_0_cpu_jtag_sr[33]] File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 47
Warning (332049): Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 47
Warning (332174): Ignored filter at nios_nios2_gen2_0_cpu.sdc(48): *nios_nios2_gen2_0_cpu:*|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready could not be matched with a keeper File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 48
Warning (332174): Ignored filter at nios_nios2_gen2_0_cpu.sdc(48): *nios_nios2_gen2_0_cpu:*|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck|*sr[0] could not be matched with a keeper File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 48
Warning (332049): Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 48
    Info (332050): set_false_path -from [get_keepers *$nios_nios2_gen2_0_cpu_oci_debug_path|monitor_ready]  -to [get_keepers *$nios_nios2_gen2_0_cpu_jtag_sr[0]] File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 48
Warning (332049): Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 48
Warning (332174): Ignored filter at nios_nios2_gen2_0_cpu.sdc(49): *nios_nios2_gen2_0_cpu:*|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error could not be matched with a keeper File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 49
Warning (332174): Ignored filter at nios_nios2_gen2_0_cpu.sdc(49): *nios_nios2_gen2_0_cpu:*|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck|*sr[34] could not be matched with a keeper File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 49
Warning (332049): Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 49
    Info (332050): set_false_path -from [get_keepers *$nios_nios2_gen2_0_cpu_oci_debug_path|monitor_error]  -to [get_keepers *$nios_nios2_gen2_0_cpu_jtag_sr[34]] File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 49
Warning (332049): Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 49
Warning (332174): Ignored filter at nios_nios2_gen2_0_cpu.sdc(50): *nios_nios2_gen2_0_cpu:*|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem|*MonDReg* could not be matched with a keeper File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 50
Warning (332049): Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 50
    Info (332050): set_false_path -from [get_keepers *$nios_nios2_gen2_0_cpu_ocimem_path|*MonDReg*] -to [get_keepers *$nios_nios2_gen2_0_cpu_jtag_sr*] File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 50
Warning (332049): Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 50
Warning (332174): Ignored filter at nios_nios2_gen2_0_cpu.sdc(51): *nios_nios2_gen2_0_cpu:*|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 51
Warning (332174): Ignored filter at nios_nios2_gen2_0_cpu.sdc(51): *nios_nios2_gen2_0_cpu:*|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper|nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_nios2_gen2_0_cpu_debug_slave_sysclk|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 51
Warning (332049): Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 51
    Info (332050): set_false_path -from *$nios_nios2_gen2_0_cpu_jtag_sr*    -to *$nios_nios2_gen2_0_cpu_jtag_sysclk_path|*jdo* File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 51
Warning (332049): Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 51
Warning (332174): Ignored filter at nios_nios2_gen2_0_cpu.sdc(52): sld_hub:*|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 52
Warning (332174): Ignored filter at nios_nios2_gen2_0_cpu.sdc(52): *nios_nios2_gen2_0_cpu:*|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper|nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_nios2_gen2_0_cpu_debug_slave_sysclk|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 52
Warning (332049): Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(52): Argument <from> is not an object ID File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 52
    Info (332050): set_false_path -from sld_hub:*|irf_reg* -to *$nios_nios2_gen2_0_cpu_jtag_sysclk_path|ir* File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 52
Warning (332049): Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 52
Warning (332174): Ignored filter at nios_nios2_gen2_0_cpu.sdc(53): sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 53
Warning (332174): Ignored filter at nios_nios2_gen2_0_cpu.sdc(53): *nios_nios2_gen2_0_cpu:*|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 53
Warning (332049): Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(53): Argument <from> is not an object ID File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 53
    Info (332050): set_false_path -from sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] -to *$nios_nios2_gen2_0_cpu_oci_debug_path|monitor_go File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 53
Warning (332049): Ignored set_false_path at nios_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID File: E:/TP_VHDL/spi/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc Line: 53
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name div_1M:b2v_inst4|tmp div_1M:b2v_inst4|tmp
    Info (332105): create_clock -period 1.000 -name clk_50Mhz clk_50Mhz
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.050             -66.153 clk_50Mhz 
    Info (332119):    -2.748             -58.573 div_1M:b2v_inst4|tmp 
Info (332146): Worst-case hold slack is 0.342
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.342               0.000 div_1M:b2v_inst4|tmp 
    Info (332119):     0.546               0.000 clk_50Mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -36.000 clk_50Mhz 
    Info (332119):    -1.000             -45.000 div_1M:b2v_inst4|tmp 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.389
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.389             -54.887 clk_50Mhz 
    Info (332119):    -2.357             -47.733 div_1M:b2v_inst4|tmp 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 div_1M:b2v_inst4|tmp 
    Info (332119):     0.490               0.000 clk_50Mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -36.000 clk_50Mhz 
    Info (332119):    -1.000             -45.000 div_1M:b2v_inst4|tmp 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.395
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.395             -22.973 clk_50Mhz 
    Info (332119):    -1.097             -15.399 div_1M:b2v_inst4|tmp 
Info (332146): Worst-case hold slack is 0.176
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.176               0.000 div_1M:b2v_inst4|tmp 
    Info (332119):     0.290               0.000 clk_50Mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.815 clk_50Mhz 
    Info (332119):    -1.000             -45.000 div_1M:b2v_inst4|tmp 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 64 warnings
    Info: Peak virtual memory: 4927 megabytes
    Info: Processing ended: Wed Dec 20 10:11:39 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


