{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731253110644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731253110644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 22:38:30 2024 " "Processing started: Sun Nov 10 22:38:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731253110644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1731253110644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1731253110644 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1731253110959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1731253110959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/uart_transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modules/uart_transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Transmitter-rtl " "Found design unit 1: UART_Transmitter-rtl" {  } { { "modules/UART_Transmitter.vhd" "" { Text "D:/Code/VHDL/UART/modules/UART_Transmitter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731253120113 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Transmitter " "Found entity 1: UART_Transmitter" {  } { { "modules/UART_Transmitter.vhd" "" { Text "D:/Code/VHDL/UART/modules/UART_Transmitter.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731253120113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731253120113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/uart_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modules/uart_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Receiver-rtl " "Found design unit 1: UART_Receiver-rtl" {  } { { "modules/UART_Receiver.vhd" "" { Text "D:/Code/VHDL/UART/modules/UART_Receiver.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731253120115 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Receiver " "Found entity 1: UART_Receiver" {  } { { "modules/UART_Receiver.vhd" "" { Text "D:/Code/VHDL/UART/modules/UART_Receiver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731253120115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731253120115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modules/toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "modules/TopLevel.vhd" "" { Text "D:/Code/VHDL/UART/modules/TopLevel.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731253120116 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "modules/TopLevel.vhd" "" { Text "D:/Code/VHDL/UART/modules/TopLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731253120116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731253120116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modules/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Synchronizer-rtl " "Found design unit 1: Synchronizer-rtl" {  } { { "modules/Synchronizer.vhd" "" { Text "D:/Code/VHDL/UART/modules/Synchronizer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731253120118 ""} { "Info" "ISGN_ENTITY_NAME" "1 Synchronizer " "Found entity 1: Synchronizer" {  } { { "modules/Synchronizer.vhd" "" { Text "D:/Code/VHDL/UART/modules/Synchronizer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731253120118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731253120118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modules/shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister-rtl " "Found design unit 1: ShiftRegister-rtl" {  } { { "modules/ShiftRegister.vhd" "" { Text "D:/Code/VHDL/UART/modules/ShiftRegister.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731253120119 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "modules/ShiftRegister.vhd" "" { Text "D:/Code/VHDL/UART/modules/ShiftRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731253120119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731253120119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/serialiser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modules/serialiser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Serialiser-rtl " "Found design unit 1: Serialiser-rtl" {  } { { "modules/Serialiser.vhd" "" { Text "D:/Code/VHDL/UART/modules/Serialiser.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731253120120 ""} { "Info" "ISGN_ENTITY_NAME" "1 Serialiser " "Found entity 1: Serialiser" {  } { { "modules/Serialiser.vhd" "" { Text "D:/Code/VHDL/UART/modules/Serialiser.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731253120120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731253120120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/baudclkgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modules/baudclkgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BaudClkGenerator-rtl " "Found design unit 1: BaudClkGenerator-rtl" {  } { { "modules/BaudClkGenerator.vhd" "" { Text "D:/Code/VHDL/UART/modules/BaudClkGenerator.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731253120122 ""} { "Info" "ISGN_ENTITY_NAME" "1 BaudClkGenerator " "Found entity 1: BaudClkGenerator" {  } { { "modules/BaudClkGenerator.vhd" "" { Text "D:/Code/VHDL/UART/modules/BaudClkGenerator.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731253120122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731253120122 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ShiftRegister " "Elaborating entity \"ShiftRegister\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1731253120145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731253120273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 22:38:40 2024 " "Processing ended: Sun Nov 10 22:38:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731253120273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731253120273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731253120273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1731253120273 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731253211999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731253211999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 22:40:11 2024 " "Processing started: Sun Nov 10 22:40:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731253211999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1731253211999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp UART -c UART --netlist_type=sgate " "Command: quartus_npp UART -c UART --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1731253211999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1731253212122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731253212135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 22:40:12 2024 " "Processing ended: Sun Nov 10 22:40:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731253212135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731253212135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731253212135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1731253212135 ""}
