
---------- Begin Simulation Statistics ----------
host_inst_rate                                 287542                       # Simulator instruction rate (inst/s)
host_mem_usage                                 305192                       # Number of bytes of host memory used
host_seconds                                    69.56                       # Real time elapsed on the host
host_tick_rate                              488976736                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.034011                       # Number of seconds simulated
sim_ticks                                 34010970500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5355499                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 35269.500376                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30539.824674                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4905841                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    15859213000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.083962                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               449658                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            122725                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9984476500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.061046                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          326933                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 63015.689627                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 62182.000476                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1257089                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13682533673                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.147284                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              217129                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            78536                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8617989992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         138593                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs         9000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 47187.765500                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.313422                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           16226                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        18000                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    765668683                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6829717                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 44304.623025                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 39960.102104                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6162930                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     29541746673                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.097630                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                666787                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             201261                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  18602466492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.068162                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996532                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.002378                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.448905                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -2.435389                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6829717                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 44304.623025                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 39960.102104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6162930                       # number of overall hits
system.cpu.dcache.overall_miss_latency    29541746673                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.097630                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               666787                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            201261                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  18602466492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.068162                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465526                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384440                       # number of replacements
system.cpu.dcache.sampled_refs                 385464                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.232255                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6288237                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501869235000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145160                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13277345                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14356.569009                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11396.992574                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13235771                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      596860000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003131                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41574                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1173                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    460438500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003043                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40400                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 327.609985                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13277345                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14356.569009                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11396.992574                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13235771                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       596860000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003131                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41574                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1173                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    460438500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003043                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40400                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435684                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.070449                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13277345                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14356.569009                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11396.992574                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13235771                       # number of overall hits
system.cpu.icache.overall_miss_latency      596860000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003131                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41574                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1173                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    460438500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003043                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40400                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40170                       # number of replacements
system.cpu.icache.sampled_refs                  40401                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.070449                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13235771                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 79385.772259                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1550483518                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 19531                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    62681                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     59545.835567                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 43879.753724                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         1124                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3665463000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.982068                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      61557                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      2701106000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.982068                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 61557                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     363184                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       60132.456816                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  44339.678924                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         241148                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7338324500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.336017                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       122036                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5410638000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.335992                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  122027                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   82862                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    59761.838961                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 44073.990490                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          4951985500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     82862                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3652059000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                82862                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145160                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145160                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.268546                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425865                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        59935.768248                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   44185.462785                       # average overall mshr miss latency
system.l2.demand_hits                          242272                       # number of demand (read+write) hits
system.l2.demand_miss_latency             11003787500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.431106                       # miss rate for demand accesses
system.l2.demand_misses                        183593                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8111744000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.431085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   183584                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.367972                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.278554                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6028.859255                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4563.825580                       # Average occupied blocks per context
system.l2.overall_accesses                     425865                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       59935.768248                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  47570.231238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         242272                       # number of overall hits
system.l2.overall_miss_latency            11003787500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.431106                       # miss rate for overall accesses
system.l2.overall_misses                       183593                       # number of overall misses
system.l2.overall_mshr_hits                         8                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        9662227518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.476947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  203115                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.477190                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          9320                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher          696                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        20294                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            19531                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit           67                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         145608                       # number of replacements
system.l2.sampled_refs                         156394                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10592.684835                       # Cycle average of tags in use
system.l2.total_refs                           354787                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            63235                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44723350                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2392450                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3169118                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       274047                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3212926                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3790985                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         170797                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       342244                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17151015                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.620429                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.521395                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12871952     75.05%     75.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2141929     12.49%     87.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       796793      4.65%     92.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       416011      2.43%     94.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       257686      1.50%     96.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       135896      0.79%     96.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       110265      0.64%     97.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        78239      0.46%     98.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       342244      2.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17151015                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       273845                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     12933824                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.329859                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.329859                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4691321                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       397539                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     27754189                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7267654                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5088972                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1933264                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          643                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       103067                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4568718                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4414888                       # DTB hits
system.switch_cpus_1.dtb.data_misses           153830                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3665644                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3516246                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           149398                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        903074                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            898642                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4432                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3790985                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3224741                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8659537                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        77030                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29286537                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        523128                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.162713                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3224741                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2563247                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.257009                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19084279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.534590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.758284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13649547     71.52%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         469032      2.46%     73.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         334925      1.75%     75.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         406423      2.13%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1266206      6.63%     84.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         265711      1.39%     85.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         260553      1.37%     87.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         483367      2.53%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1948515     10.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19084279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4214312                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1974728                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1517462                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.643592                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4569746                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           903074                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12627352                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14370988                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.732580                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9250548                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.616818                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14585251                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       321934                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2869293                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5690902                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       398994                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1814621                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24321187                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3666672                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       371117                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14994786                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       127756                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         5664                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1933264                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       171045                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       270061                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       106523                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          287                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        14672                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3331665                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1053287                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        14672                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        63080                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       258854                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.429211                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.429211                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10080380     65.60%     65.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        46941      0.31%     65.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       229508      1.49%     67.40% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7187      0.05%     67.45% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       202496      1.32%     68.77% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19525      0.13%     68.89% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64715      0.42%     69.31% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.31% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3793374     24.69%     94.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       921778      6.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15365904                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       148710                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009678                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        21741     14.62%     14.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     14.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     14.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           67      0.05%     14.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     14.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            7      0.00%     14.67% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            8      0.01%     14.67% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        73609     49.50%     64.17% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     64.17% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        47359     31.85%     96.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         5919      3.98%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19084279                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.805160                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.340224                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12012728     62.95%     62.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      3099051     16.24%     79.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1661513      8.71%     87.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1051020      5.51%     93.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       737389      3.86%     97.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       324361      1.70%     98.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       174366      0.91%     99.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        17598      0.09%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         6253      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19084279                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.659521                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         22803725                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15365904                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12626828                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        26757                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11379229                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3224805                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3224741                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2601766                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       792764                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5690902                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1814621                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23298591                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3878638                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       390815                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7571483                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       384681                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        10030                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     34535957                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     26835731                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     19901641                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4887869                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1933264                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       813024                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     11897034                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1959914                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 96081                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
