info x 32 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 296 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 randtop
term mark 291 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 2 0 0 226 9 11 296 100 50 50 10 10 0 0 0 0 clkinstd_logicRISING_EDGEclk
var add 4 7 0 36 11 11 296 100 50 50 10 10 0 0 0 0 seedinstd_logic_vectorRISING_EDGEclk
var add 3 0 0 34 10 16 296 100 50 50 10 10 0 0 0 0 load_seedinstd_logicRISING_EDGEclk
var add 5 7 0 36 12 15 296 100 50 50 10 10 0 0 0 0 rand_outoutstd_logic_vectorRISING_EDGEclk
var add 1 0 0 34 8 14 296 100 50 50 10 10 0 0 0 0 clk_eninstd_logicRISING_EDGEclk
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01010101
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
time info 50 50 10 10 50 50 1 1 0 0 0 0 0 0 0 0 nsclk
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 305448878 29530916 6 0 0 0 0 0 0 0 0 0 0 0 0 randtop.vhd
utd false 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 0 10 177 6 0 -71 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 2.01
Source = randtop.vhd
Tue Dec 03 16:59:52 2002
type info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 unsignedVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
val info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 l1
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clock_1 name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 clk
