// Generated by CIRCT firtool-1.135.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module Tage(
  input         clock,
  input         reset,
  input         io_enable,
  input         io_stageCtrl_s0_fire,
  input         io_stageCtrl_s1_fire,
  input         io_stageCtrl_s2_fire,
  input         io_stageCtrl_t0_fire,
  input  [48:0] io_startPc_addr,
  output        io_trainReady,
  input  [48:0] io_train_startPc_addr,
  input         io_train_branches_0_valid,
  input         io_train_branches_0_bits_taken,
  input  [4:0]  io_train_branches_0_bits_cfiPosition,
  input  [1:0]  io_train_branches_0_bits_attribute_branchType,
  input         io_train_branches_0_bits_mispredict,
  input         io_train_branches_1_valid,
  input         io_train_branches_1_bits_taken,
  input  [4:0]  io_train_branches_1_bits_cfiPosition,
  input  [1:0]  io_train_branches_1_bits_attribute_branchType,
  input         io_train_branches_1_bits_mispredict,
  input         io_train_branches_2_valid,
  input         io_train_branches_2_bits_taken,
  input  [4:0]  io_train_branches_2_bits_cfiPosition,
  input  [1:0]  io_train_branches_2_bits_attribute_branchType,
  input         io_train_branches_2_bits_mispredict,
  input         io_train_branches_3_valid,
  input         io_train_branches_3_bits_taken,
  input  [4:0]  io_train_branches_3_bits_cfiPosition,
  input  [1:0]  io_train_branches_3_bits_attribute_branchType,
  input         io_train_branches_3_bits_mispredict,
  input         io_train_branches_4_valid,
  input         io_train_branches_4_bits_taken,
  input  [4:0]  io_train_branches_4_bits_cfiPosition,
  input  [1:0]  io_train_branches_4_bits_attribute_branchType,
  input         io_train_branches_4_bits_mispredict,
  input         io_train_branches_5_valid,
  input         io_train_branches_5_bits_taken,
  input  [4:0]  io_train_branches_5_bits_cfiPosition,
  input  [1:0]  io_train_branches_5_bits_attribute_branchType,
  input         io_train_branches_5_bits_mispredict,
  input         io_train_branches_6_valid,
  input         io_train_branches_6_bits_taken,
  input  [4:0]  io_train_branches_6_bits_cfiPosition,
  input  [1:0]  io_train_branches_6_bits_attribute_branchType,
  input         io_train_branches_6_bits_mispredict,
  input         io_train_branches_7_valid,
  input         io_train_branches_7_bits_taken,
  input  [4:0]  io_train_branches_7_bits_cfiPosition,
  input  [1:0]  io_train_branches_7_bits_attribute_branchType,
  input         io_train_branches_7_bits_mispredict,
  input         io_train_meta_mbtb_entries_0_0_rawHit,
  input  [4:0]  io_train_meta_mbtb_entries_0_0_position,
  input  [1:0]  io_train_meta_mbtb_entries_0_0_counter_value,
  input         io_train_meta_mbtb_entries_0_1_rawHit,
  input  [4:0]  io_train_meta_mbtb_entries_0_1_position,
  input  [1:0]  io_train_meta_mbtb_entries_0_1_counter_value,
  input         io_train_meta_mbtb_entries_0_2_rawHit,
  input  [4:0]  io_train_meta_mbtb_entries_0_2_position,
  input  [1:0]  io_train_meta_mbtb_entries_0_2_counter_value,
  input         io_train_meta_mbtb_entries_0_3_rawHit,
  input  [4:0]  io_train_meta_mbtb_entries_0_3_position,
  input  [1:0]  io_train_meta_mbtb_entries_0_3_counter_value,
  input         io_train_meta_mbtb_entries_1_0_rawHit,
  input  [4:0]  io_train_meta_mbtb_entries_1_0_position,
  input  [1:0]  io_train_meta_mbtb_entries_1_0_counter_value,
  input         io_train_meta_mbtb_entries_1_1_rawHit,
  input  [4:0]  io_train_meta_mbtb_entries_1_1_position,
  input  [1:0]  io_train_meta_mbtb_entries_1_1_counter_value,
  input         io_train_meta_mbtb_entries_1_2_rawHit,
  input  [4:0]  io_train_meta_mbtb_entries_1_2_position,
  input  [1:0]  io_train_meta_mbtb_entries_1_2_counter_value,
  input         io_train_meta_mbtb_entries_1_3_rawHit,
  input  [4:0]  io_train_meta_mbtb_entries_1_3_position,
  input  [1:0]  io_train_meta_mbtb_entries_1_3_counter_value,
  input         io_train_meta_tage_entries_0_useProvider,
  input  [2:0]  io_train_meta_tage_entries_0_providerTableIdx,
  input  [1:0]  io_train_meta_tage_entries_0_providerWayIdx,
  input  [2:0]  io_train_meta_tage_entries_0_providerTakenCtr_value,
  input  [1:0]  io_train_meta_tage_entries_0_providerUsefulCtr_value,
  input         io_train_meta_tage_entries_0_altOrBasePred,
  input         io_train_meta_tage_entries_1_useProvider,
  input  [2:0]  io_train_meta_tage_entries_1_providerTableIdx,
  input  [1:0]  io_train_meta_tage_entries_1_providerWayIdx,
  input  [2:0]  io_train_meta_tage_entries_1_providerTakenCtr_value,
  input  [1:0]  io_train_meta_tage_entries_1_providerUsefulCtr_value,
  input         io_train_meta_tage_entries_1_altOrBasePred,
  input         io_train_meta_tage_entries_2_useProvider,
  input  [2:0]  io_train_meta_tage_entries_2_providerTableIdx,
  input  [1:0]  io_train_meta_tage_entries_2_providerWayIdx,
  input  [2:0]  io_train_meta_tage_entries_2_providerTakenCtr_value,
  input  [1:0]  io_train_meta_tage_entries_2_providerUsefulCtr_value,
  input         io_train_meta_tage_entries_2_altOrBasePred,
  input         io_train_meta_tage_entries_3_useProvider,
  input  [2:0]  io_train_meta_tage_entries_3_providerTableIdx,
  input  [1:0]  io_train_meta_tage_entries_3_providerWayIdx,
  input  [2:0]  io_train_meta_tage_entries_3_providerTakenCtr_value,
  input  [1:0]  io_train_meta_tage_entries_3_providerUsefulCtr_value,
  input         io_train_meta_tage_entries_3_altOrBasePred,
  input         io_train_meta_tage_entries_4_useProvider,
  input  [2:0]  io_train_meta_tage_entries_4_providerTableIdx,
  input  [1:0]  io_train_meta_tage_entries_4_providerWayIdx,
  input  [2:0]  io_train_meta_tage_entries_4_providerTakenCtr_value,
  input  [1:0]  io_train_meta_tage_entries_4_providerUsefulCtr_value,
  input         io_train_meta_tage_entries_4_altOrBasePred,
  input         io_train_meta_tage_entries_5_useProvider,
  input  [2:0]  io_train_meta_tage_entries_5_providerTableIdx,
  input  [1:0]  io_train_meta_tage_entries_5_providerWayIdx,
  input  [2:0]  io_train_meta_tage_entries_5_providerTakenCtr_value,
  input  [1:0]  io_train_meta_tage_entries_5_providerUsefulCtr_value,
  input         io_train_meta_tage_entries_5_altOrBasePred,
  input         io_train_meta_tage_entries_6_useProvider,
  input  [2:0]  io_train_meta_tage_entries_6_providerTableIdx,
  input  [1:0]  io_train_meta_tage_entries_6_providerWayIdx,
  input  [2:0]  io_train_meta_tage_entries_6_providerTakenCtr_value,
  input  [1:0]  io_train_meta_tage_entries_6_providerUsefulCtr_value,
  input         io_train_meta_tage_entries_6_altOrBasePred,
  input         io_train_meta_tage_entries_7_useProvider,
  input  [2:0]  io_train_meta_tage_entries_7_providerTableIdx,
  input  [1:0]  io_train_meta_tage_entries_7_providerWayIdx,
  input  [2:0]  io_train_meta_tage_entries_7_providerTakenCtr_value,
  input  [1:0]  io_train_meta_tage_entries_7_providerUsefulCtr_value,
  input         io_train_meta_tage_entries_7_altOrBasePred,
  output        io_resetDone,
  input  [12:0] io_fromPhr_foldedPathHist_hist_31_foldedHist,
  input  [11:0] io_fromPhr_foldedPathHist_hist_30_foldedHist,
  input  [8:0]  io_fromPhr_foldedPathHist_hist_29_foldedHist,
  input  [12:0] io_fromPhr_foldedPathHist_hist_28_foldedHist,
  input  [11:0] io_fromPhr_foldedPathHist_hist_27_foldedHist,
  input  [8:0]  io_fromPhr_foldedPathHist_hist_26_foldedHist,
  input  [12:0] io_fromPhr_foldedPathHist_hist_25_foldedHist,
  input  [11:0] io_fromPhr_foldedPathHist_hist_24_foldedHist,
  input  [8:0]  io_fromPhr_foldedPathHist_hist_23_foldedHist,
  input  [12:0] io_fromPhr_foldedPathHist_hist_22_foldedHist,
  input  [11:0] io_fromPhr_foldedPathHist_hist_21_foldedHist,
  input  [8:0]  io_fromPhr_foldedPathHist_hist_20_foldedHist,
  input  [12:0] io_fromPhr_foldedPathHist_hist_17_foldedHist,
  input  [11:0] io_fromPhr_foldedPathHist_hist_16_foldedHist,
  input  [8:0]  io_fromPhr_foldedPathHist_hist_15_foldedHist,
  input  [12:0] io_fromPhr_foldedPathHist_hist_14_foldedHist,
  input  [11:0] io_fromPhr_foldedPathHist_hist_13_foldedHist,
  input  [8:0]  io_fromPhr_foldedPathHist_hist_12_foldedHist,
  input  [8:0]  io_fromPhr_foldedPathHist_hist_4_foldedHist,
  input  [3:0]  io_fromPhr_foldedPathHist_hist_0_foldedHist,
  input  [12:0] io_fromPhr_foldedPathHistForTrain_hist_31_foldedHist,
  input  [11:0] io_fromPhr_foldedPathHistForTrain_hist_30_foldedHist,
  input  [8:0]  io_fromPhr_foldedPathHistForTrain_hist_29_foldedHist,
  input  [12:0] io_fromPhr_foldedPathHistForTrain_hist_28_foldedHist,
  input  [11:0] io_fromPhr_foldedPathHistForTrain_hist_27_foldedHist,
  input  [8:0]  io_fromPhr_foldedPathHistForTrain_hist_26_foldedHist,
  input  [12:0] io_fromPhr_foldedPathHistForTrain_hist_25_foldedHist,
  input  [11:0] io_fromPhr_foldedPathHistForTrain_hist_24_foldedHist,
  input  [8:0]  io_fromPhr_foldedPathHistForTrain_hist_23_foldedHist,
  input  [12:0] io_fromPhr_foldedPathHistForTrain_hist_22_foldedHist,
  input  [11:0] io_fromPhr_foldedPathHistForTrain_hist_21_foldedHist,
  input  [8:0]  io_fromPhr_foldedPathHistForTrain_hist_20_foldedHist,
  input  [12:0] io_fromPhr_foldedPathHistForTrain_hist_17_foldedHist,
  input  [11:0] io_fromPhr_foldedPathHistForTrain_hist_16_foldedHist,
  input  [8:0]  io_fromPhr_foldedPathHistForTrain_hist_15_foldedHist,
  input  [12:0] io_fromPhr_foldedPathHistForTrain_hist_14_foldedHist,
  input  [11:0] io_fromPhr_foldedPathHistForTrain_hist_13_foldedHist,
  input  [8:0]  io_fromPhr_foldedPathHistForTrain_hist_12_foldedHist,
  input  [8:0]  io_fromPhr_foldedPathHistForTrain_hist_4_foldedHist,
  input  [3:0]  io_fromPhr_foldedPathHistForTrain_hist_0_foldedHist,
  input         io_fromMainBtb_result_0_valid,
  input  [4:0]  io_fromMainBtb_result_0_bits_cfiPosition,
  input  [1:0]  io_fromMainBtb_result_0_bits_attribute_branchType,
  input         io_fromMainBtb_result_0_bits_taken,
  input         io_fromMainBtb_result_1_valid,
  input  [4:0]  io_fromMainBtb_result_1_bits_cfiPosition,
  input  [1:0]  io_fromMainBtb_result_1_bits_attribute_branchType,
  input         io_fromMainBtb_result_1_bits_taken,
  input         io_fromMainBtb_result_2_valid,
  input  [4:0]  io_fromMainBtb_result_2_bits_cfiPosition,
  input  [1:0]  io_fromMainBtb_result_2_bits_attribute_branchType,
  input         io_fromMainBtb_result_2_bits_taken,
  input         io_fromMainBtb_result_3_valid,
  input  [4:0]  io_fromMainBtb_result_3_bits_cfiPosition,
  input  [1:0]  io_fromMainBtb_result_3_bits_attribute_branchType,
  input         io_fromMainBtb_result_3_bits_taken,
  input         io_fromMainBtb_result_4_valid,
  input  [4:0]  io_fromMainBtb_result_4_bits_cfiPosition,
  input  [1:0]  io_fromMainBtb_result_4_bits_attribute_branchType,
  input         io_fromMainBtb_result_4_bits_taken,
  input         io_fromMainBtb_result_5_valid,
  input  [4:0]  io_fromMainBtb_result_5_bits_cfiPosition,
  input  [1:0]  io_fromMainBtb_result_5_bits_attribute_branchType,
  input         io_fromMainBtb_result_5_bits_taken,
  input         io_fromMainBtb_result_6_valid,
  input  [4:0]  io_fromMainBtb_result_6_bits_cfiPosition,
  input  [1:0]  io_fromMainBtb_result_6_bits_attribute_branchType,
  input         io_fromMainBtb_result_6_bits_taken,
  input         io_fromMainBtb_result_7_valid,
  input  [4:0]  io_fromMainBtb_result_7_bits_cfiPosition,
  input  [1:0]  io_fromMainBtb_result_7_bits_attribute_branchType,
  input         io_fromMainBtb_result_7_bits_taken,
  output        io_toSc_providerTakenCtrVec_0_valid,
  output [2:0]  io_toSc_providerTakenCtrVec_0_bits_value,
  output        io_toSc_providerTakenCtrVec_1_valid,
  output [2:0]  io_toSc_providerTakenCtrVec_1_bits_value,
  output        io_toSc_providerTakenCtrVec_2_valid,
  output [2:0]  io_toSc_providerTakenCtrVec_2_bits_value,
  output        io_toSc_providerTakenCtrVec_3_valid,
  output [2:0]  io_toSc_providerTakenCtrVec_3_bits_value,
  output        io_toSc_providerTakenCtrVec_4_valid,
  output [2:0]  io_toSc_providerTakenCtrVec_4_bits_value,
  output        io_toSc_providerTakenCtrVec_5_valid,
  output [2:0]  io_toSc_providerTakenCtrVec_5_bits_value,
  output        io_toSc_providerTakenCtrVec_6_valid,
  output [2:0]  io_toSc_providerTakenCtrVec_6_bits_value,
  output        io_toSc_providerTakenCtrVec_7_valid,
  output [2:0]  io_toSc_providerTakenCtrVec_7_bits_value,
  output        io_prediction_0_useProvider,
  output        io_prediction_0_providerPred,
  output        io_prediction_0_hasAlt,
  output        io_prediction_0_altPred,
  output        io_prediction_1_useProvider,
  output        io_prediction_1_providerPred,
  output        io_prediction_1_hasAlt,
  output        io_prediction_1_altPred,
  output        io_prediction_2_useProvider,
  output        io_prediction_2_providerPred,
  output        io_prediction_2_hasAlt,
  output        io_prediction_2_altPred,
  output        io_prediction_3_useProvider,
  output        io_prediction_3_providerPred,
  output        io_prediction_3_hasAlt,
  output        io_prediction_3_altPred,
  output        io_prediction_4_useProvider,
  output        io_prediction_4_providerPred,
  output        io_prediction_4_hasAlt,
  output        io_prediction_4_altPred,
  output        io_prediction_5_useProvider,
  output        io_prediction_5_providerPred,
  output        io_prediction_5_hasAlt,
  output        io_prediction_5_altPred,
  output        io_prediction_6_useProvider,
  output        io_prediction_6_providerPred,
  output        io_prediction_6_hasAlt,
  output        io_prediction_6_altPred,
  output        io_prediction_7_useProvider,
  output        io_prediction_7_providerPred,
  output        io_prediction_7_hasAlt,
  output        io_prediction_7_altPred,
  output        io_meta_entries_0_useProvider,
  output [2:0]  io_meta_entries_0_providerTableIdx,
  output [1:0]  io_meta_entries_0_providerWayIdx,
  output [2:0]  io_meta_entries_0_providerTakenCtr_value,
  output [1:0]  io_meta_entries_0_providerUsefulCtr_value,
  output        io_meta_entries_0_altOrBasePred,
  output        io_meta_entries_1_useProvider,
  output [2:0]  io_meta_entries_1_providerTableIdx,
  output [1:0]  io_meta_entries_1_providerWayIdx,
  output [2:0]  io_meta_entries_1_providerTakenCtr_value,
  output [1:0]  io_meta_entries_1_providerUsefulCtr_value,
  output        io_meta_entries_1_altOrBasePred,
  output        io_meta_entries_2_useProvider,
  output [2:0]  io_meta_entries_2_providerTableIdx,
  output [1:0]  io_meta_entries_2_providerWayIdx,
  output [2:0]  io_meta_entries_2_providerTakenCtr_value,
  output [1:0]  io_meta_entries_2_providerUsefulCtr_value,
  output        io_meta_entries_2_altOrBasePred,
  output        io_meta_entries_3_useProvider,
  output [2:0]  io_meta_entries_3_providerTableIdx,
  output [1:0]  io_meta_entries_3_providerWayIdx,
  output [2:0]  io_meta_entries_3_providerTakenCtr_value,
  output [1:0]  io_meta_entries_3_providerUsefulCtr_value,
  output        io_meta_entries_3_altOrBasePred,
  output        io_meta_entries_4_useProvider,
  output [2:0]  io_meta_entries_4_providerTableIdx,
  output [1:0]  io_meta_entries_4_providerWayIdx,
  output [2:0]  io_meta_entries_4_providerTakenCtr_value,
  output [1:0]  io_meta_entries_4_providerUsefulCtr_value,
  output        io_meta_entries_4_altOrBasePred,
  output        io_meta_entries_5_useProvider,
  output [2:0]  io_meta_entries_5_providerTableIdx,
  output [1:0]  io_meta_entries_5_providerWayIdx,
  output [2:0]  io_meta_entries_5_providerTakenCtr_value,
  output [1:0]  io_meta_entries_5_providerUsefulCtr_value,
  output        io_meta_entries_5_altOrBasePred,
  output        io_meta_entries_6_useProvider,
  output [2:0]  io_meta_entries_6_providerTableIdx,
  output [1:0]  io_meta_entries_6_providerWayIdx,
  output [2:0]  io_meta_entries_6_providerTakenCtr_value,
  output [1:0]  io_meta_entries_6_providerUsefulCtr_value,
  output        io_meta_entries_6_altOrBasePred,
  output        io_meta_entries_7_useProvider,
  output [2:0]  io_meta_entries_7_providerTableIdx,
  output [1:0]  io_meta_entries_7_providerWayIdx,
  output [2:0]  io_meta_entries_7_providerTakenCtr_value,
  output [1:0]  io_meta_entries_7_providerUsefulCtr_value,
  output        io_meta_entries_7_altOrBasePred,
  input         io_debug_trainValid,
  input  [9:0]  boreChildrenBd_bore_addr,
  input  [9:0]  boreChildrenBd_bore_addr_rd,
  input  [16:0] boreChildrenBd_bore_wdata,
  input         boreChildrenBd_bore_wmask,
  input         boreChildrenBd_bore_re,
  input         boreChildrenBd_bore_we,
  output [16:0] boreChildrenBd_bore_rdata,
  input         boreChildrenBd_bore_ack,
  input         boreChildrenBd_bore_selectedOH,
  input  [6:0]  boreChildrenBd_bore_array,
  input  [9:0]  boreChildrenBd_bore_1_addr,
  input  [9:0]  boreChildrenBd_bore_1_addr_rd,
  input  [16:0] boreChildrenBd_bore_1_wdata,
  input         boreChildrenBd_bore_1_wmask,
  input         boreChildrenBd_bore_1_re,
  input         boreChildrenBd_bore_1_we,
  output [16:0] boreChildrenBd_bore_1_rdata,
  input         boreChildrenBd_bore_1_ack,
  input         boreChildrenBd_bore_1_selectedOH,
  input  [6:0]  boreChildrenBd_bore_1_array,
  input  [9:0]  boreChildrenBd_bore_2_addr,
  input  [9:0]  boreChildrenBd_bore_2_addr_rd,
  input  [16:0] boreChildrenBd_bore_2_wdata,
  input         boreChildrenBd_bore_2_wmask,
  input         boreChildrenBd_bore_2_re,
  input         boreChildrenBd_bore_2_we,
  output [16:0] boreChildrenBd_bore_2_rdata,
  input         boreChildrenBd_bore_2_ack,
  input         boreChildrenBd_bore_2_selectedOH,
  input  [6:0]  boreChildrenBd_bore_2_array,
  input  [9:0]  boreChildrenBd_bore_3_addr,
  input  [9:0]  boreChildrenBd_bore_3_addr_rd,
  input  [16:0] boreChildrenBd_bore_3_wdata,
  input         boreChildrenBd_bore_3_wmask,
  input         boreChildrenBd_bore_3_re,
  input         boreChildrenBd_bore_3_we,
  output [16:0] boreChildrenBd_bore_3_rdata,
  input         boreChildrenBd_bore_3_ack,
  input         boreChildrenBd_bore_3_selectedOH,
  input  [6:0]  boreChildrenBd_bore_3_array,
  input  [9:0]  boreChildrenBd_bore_4_addr,
  input  [9:0]  boreChildrenBd_bore_4_addr_rd,
  input  [16:0] boreChildrenBd_bore_4_wdata,
  input         boreChildrenBd_bore_4_wmask,
  input         boreChildrenBd_bore_4_re,
  input         boreChildrenBd_bore_4_we,
  output [16:0] boreChildrenBd_bore_4_rdata,
  input         boreChildrenBd_bore_4_ack,
  input         boreChildrenBd_bore_4_selectedOH,
  input  [6:0]  boreChildrenBd_bore_4_array,
  input  [9:0]  boreChildrenBd_bore_5_addr,
  input  [9:0]  boreChildrenBd_bore_5_addr_rd,
  input  [16:0] boreChildrenBd_bore_5_wdata,
  input         boreChildrenBd_bore_5_wmask,
  input         boreChildrenBd_bore_5_re,
  input         boreChildrenBd_bore_5_we,
  output [16:0] boreChildrenBd_bore_5_rdata,
  input         boreChildrenBd_bore_5_ack,
  input         boreChildrenBd_bore_5_selectedOH,
  input  [6:0]  boreChildrenBd_bore_5_array,
  input  [9:0]  boreChildrenBd_bore_6_addr,
  input  [9:0]  boreChildrenBd_bore_6_addr_rd,
  input  [16:0] boreChildrenBd_bore_6_wdata,
  input         boreChildrenBd_bore_6_wmask,
  input         boreChildrenBd_bore_6_re,
  input         boreChildrenBd_bore_6_we,
  output [16:0] boreChildrenBd_bore_6_rdata,
  input         boreChildrenBd_bore_6_ack,
  input         boreChildrenBd_bore_6_selectedOH,
  input  [6:0]  boreChildrenBd_bore_6_array,
  input  [9:0]  boreChildrenBd_bore_7_addr,
  input  [9:0]  boreChildrenBd_bore_7_addr_rd,
  input  [16:0] boreChildrenBd_bore_7_wdata,
  input         boreChildrenBd_bore_7_wmask,
  input         boreChildrenBd_bore_7_re,
  input         boreChildrenBd_bore_7_we,
  output [16:0] boreChildrenBd_bore_7_rdata,
  input         boreChildrenBd_bore_7_ack,
  input         boreChildrenBd_bore_7_selectedOH,
  input  [6:0]  boreChildrenBd_bore_7_array,
  input  [9:0]  boreChildrenBd_bore_8_addr,
  input  [9:0]  boreChildrenBd_bore_8_addr_rd,
  input  [16:0] boreChildrenBd_bore_8_wdata,
  input         boreChildrenBd_bore_8_wmask,
  input         boreChildrenBd_bore_8_re,
  input         boreChildrenBd_bore_8_we,
  output [16:0] boreChildrenBd_bore_8_rdata,
  input         boreChildrenBd_bore_8_ack,
  input         boreChildrenBd_bore_8_selectedOH,
  input  [6:0]  boreChildrenBd_bore_8_array,
  input  [9:0]  boreChildrenBd_bore_9_addr,
  input  [9:0]  boreChildrenBd_bore_9_addr_rd,
  input  [16:0] boreChildrenBd_bore_9_wdata,
  input         boreChildrenBd_bore_9_wmask,
  input         boreChildrenBd_bore_9_re,
  input         boreChildrenBd_bore_9_we,
  output [16:0] boreChildrenBd_bore_9_rdata,
  input         boreChildrenBd_bore_9_ack,
  input         boreChildrenBd_bore_9_selectedOH,
  input  [6:0]  boreChildrenBd_bore_9_array,
  input  [9:0]  boreChildrenBd_bore_10_addr,
  input  [9:0]  boreChildrenBd_bore_10_addr_rd,
  input  [16:0] boreChildrenBd_bore_10_wdata,
  input         boreChildrenBd_bore_10_wmask,
  input         boreChildrenBd_bore_10_re,
  input         boreChildrenBd_bore_10_we,
  output [16:0] boreChildrenBd_bore_10_rdata,
  input         boreChildrenBd_bore_10_ack,
  input         boreChildrenBd_bore_10_selectedOH,
  input  [6:0]  boreChildrenBd_bore_10_array,
  input  [9:0]  boreChildrenBd_bore_11_addr,
  input  [9:0]  boreChildrenBd_bore_11_addr_rd,
  input  [16:0] boreChildrenBd_bore_11_wdata,
  input         boreChildrenBd_bore_11_wmask,
  input         boreChildrenBd_bore_11_re,
  input         boreChildrenBd_bore_11_we,
  output [16:0] boreChildrenBd_bore_11_rdata,
  input         boreChildrenBd_bore_11_ack,
  input         boreChildrenBd_bore_11_selectedOH,
  input  [6:0]  boreChildrenBd_bore_11_array,
  input  [9:0]  boreChildrenBd_bore_12_addr,
  input  [9:0]  boreChildrenBd_bore_12_addr_rd,
  input  [16:0] boreChildrenBd_bore_12_wdata,
  input         boreChildrenBd_bore_12_wmask,
  input         boreChildrenBd_bore_12_re,
  input         boreChildrenBd_bore_12_we,
  output [16:0] boreChildrenBd_bore_12_rdata,
  input         boreChildrenBd_bore_12_ack,
  input         boreChildrenBd_bore_12_selectedOH,
  input  [6:0]  boreChildrenBd_bore_12_array,
  input  [9:0]  boreChildrenBd_bore_13_addr,
  input  [9:0]  boreChildrenBd_bore_13_addr_rd,
  input  [16:0] boreChildrenBd_bore_13_wdata,
  input         boreChildrenBd_bore_13_wmask,
  input         boreChildrenBd_bore_13_re,
  input         boreChildrenBd_bore_13_we,
  output [16:0] boreChildrenBd_bore_13_rdata,
  input         boreChildrenBd_bore_13_ack,
  input         boreChildrenBd_bore_13_selectedOH,
  input  [6:0]  boreChildrenBd_bore_13_array,
  input  [9:0]  boreChildrenBd_bore_14_addr,
  input  [9:0]  boreChildrenBd_bore_14_addr_rd,
  input  [16:0] boreChildrenBd_bore_14_wdata,
  input         boreChildrenBd_bore_14_wmask,
  input         boreChildrenBd_bore_14_re,
  input         boreChildrenBd_bore_14_we,
  output [16:0] boreChildrenBd_bore_14_rdata,
  input         boreChildrenBd_bore_14_ack,
  input         boreChildrenBd_bore_14_selectedOH,
  input  [6:0]  boreChildrenBd_bore_14_array,
  input  [9:0]  boreChildrenBd_bore_15_addr,
  input  [9:0]  boreChildrenBd_bore_15_addr_rd,
  input  [16:0] boreChildrenBd_bore_15_wdata,
  input         boreChildrenBd_bore_15_wmask,
  input         boreChildrenBd_bore_15_re,
  input         boreChildrenBd_bore_15_we,
  output [16:0] boreChildrenBd_bore_15_rdata,
  input         boreChildrenBd_bore_15_ack,
  input         boreChildrenBd_bore_15_selectedOH,
  input  [6:0]  boreChildrenBd_bore_15_array,
  input  [9:0]  boreChildrenBd_bore_16_addr,
  input  [9:0]  boreChildrenBd_bore_16_addr_rd,
  input  [16:0] boreChildrenBd_bore_16_wdata,
  input         boreChildrenBd_bore_16_wmask,
  input         boreChildrenBd_bore_16_re,
  input         boreChildrenBd_bore_16_we,
  output [16:0] boreChildrenBd_bore_16_rdata,
  input         boreChildrenBd_bore_16_ack,
  input         boreChildrenBd_bore_16_selectedOH,
  input  [6:0]  boreChildrenBd_bore_16_array,
  input  [9:0]  boreChildrenBd_bore_17_addr,
  input  [9:0]  boreChildrenBd_bore_17_addr_rd,
  input  [16:0] boreChildrenBd_bore_17_wdata,
  input         boreChildrenBd_bore_17_wmask,
  input         boreChildrenBd_bore_17_re,
  input         boreChildrenBd_bore_17_we,
  output [16:0] boreChildrenBd_bore_17_rdata,
  input         boreChildrenBd_bore_17_ack,
  input         boreChildrenBd_bore_17_selectedOH,
  input  [6:0]  boreChildrenBd_bore_17_array,
  input  [9:0]  boreChildrenBd_bore_18_addr,
  input  [9:0]  boreChildrenBd_bore_18_addr_rd,
  input  [16:0] boreChildrenBd_bore_18_wdata,
  input         boreChildrenBd_bore_18_wmask,
  input         boreChildrenBd_bore_18_re,
  input         boreChildrenBd_bore_18_we,
  output [16:0] boreChildrenBd_bore_18_rdata,
  input         boreChildrenBd_bore_18_ack,
  input         boreChildrenBd_bore_18_selectedOH,
  input  [6:0]  boreChildrenBd_bore_18_array,
  input  [9:0]  boreChildrenBd_bore_19_addr,
  input  [9:0]  boreChildrenBd_bore_19_addr_rd,
  input  [16:0] boreChildrenBd_bore_19_wdata,
  input         boreChildrenBd_bore_19_wmask,
  input         boreChildrenBd_bore_19_re,
  input         boreChildrenBd_bore_19_we,
  output [16:0] boreChildrenBd_bore_19_rdata,
  input         boreChildrenBd_bore_19_ack,
  input         boreChildrenBd_bore_19_selectedOH,
  input  [6:0]  boreChildrenBd_bore_19_array,
  input  [9:0]  boreChildrenBd_bore_20_addr,
  input  [9:0]  boreChildrenBd_bore_20_addr_rd,
  input  [16:0] boreChildrenBd_bore_20_wdata,
  input         boreChildrenBd_bore_20_wmask,
  input         boreChildrenBd_bore_20_re,
  input         boreChildrenBd_bore_20_we,
  output [16:0] boreChildrenBd_bore_20_rdata,
  input         boreChildrenBd_bore_20_ack,
  input         boreChildrenBd_bore_20_selectedOH,
  input  [6:0]  boreChildrenBd_bore_20_array,
  input  [9:0]  boreChildrenBd_bore_21_addr,
  input  [9:0]  boreChildrenBd_bore_21_addr_rd,
  input  [16:0] boreChildrenBd_bore_21_wdata,
  input         boreChildrenBd_bore_21_wmask,
  input         boreChildrenBd_bore_21_re,
  input         boreChildrenBd_bore_21_we,
  output [16:0] boreChildrenBd_bore_21_rdata,
  input         boreChildrenBd_bore_21_ack,
  input         boreChildrenBd_bore_21_selectedOH,
  input  [6:0]  boreChildrenBd_bore_21_array,
  input  [9:0]  boreChildrenBd_bore_22_addr,
  input  [9:0]  boreChildrenBd_bore_22_addr_rd,
  input  [16:0] boreChildrenBd_bore_22_wdata,
  input         boreChildrenBd_bore_22_wmask,
  input         boreChildrenBd_bore_22_re,
  input         boreChildrenBd_bore_22_we,
  output [16:0] boreChildrenBd_bore_22_rdata,
  input         boreChildrenBd_bore_22_ack,
  input         boreChildrenBd_bore_22_selectedOH,
  input  [6:0]  boreChildrenBd_bore_22_array,
  input  [9:0]  boreChildrenBd_bore_23_addr,
  input  [9:0]  boreChildrenBd_bore_23_addr_rd,
  input  [16:0] boreChildrenBd_bore_23_wdata,
  input         boreChildrenBd_bore_23_wmask,
  input         boreChildrenBd_bore_23_re,
  input         boreChildrenBd_bore_23_we,
  output [16:0] boreChildrenBd_bore_23_rdata,
  input         boreChildrenBd_bore_23_ack,
  input         boreChildrenBd_bore_23_selectedOH,
  input  [6:0]  boreChildrenBd_bore_23_array,
  input  [9:0]  boreChildrenBd_bore_24_addr,
  input  [9:0]  boreChildrenBd_bore_24_addr_rd,
  input  [16:0] boreChildrenBd_bore_24_wdata,
  input         boreChildrenBd_bore_24_wmask,
  input         boreChildrenBd_bore_24_re,
  input         boreChildrenBd_bore_24_we,
  output [16:0] boreChildrenBd_bore_24_rdata,
  input         boreChildrenBd_bore_24_ack,
  input         boreChildrenBd_bore_24_selectedOH,
  input  [6:0]  boreChildrenBd_bore_24_array,
  input  [9:0]  boreChildrenBd_bore_25_addr,
  input  [9:0]  boreChildrenBd_bore_25_addr_rd,
  input  [16:0] boreChildrenBd_bore_25_wdata,
  input         boreChildrenBd_bore_25_wmask,
  input         boreChildrenBd_bore_25_re,
  input         boreChildrenBd_bore_25_we,
  output [16:0] boreChildrenBd_bore_25_rdata,
  input         boreChildrenBd_bore_25_ack,
  input         boreChildrenBd_bore_25_selectedOH,
  input  [6:0]  boreChildrenBd_bore_25_array,
  input  [9:0]  boreChildrenBd_bore_26_addr,
  input  [9:0]  boreChildrenBd_bore_26_addr_rd,
  input  [16:0] boreChildrenBd_bore_26_wdata,
  input         boreChildrenBd_bore_26_wmask,
  input         boreChildrenBd_bore_26_re,
  input         boreChildrenBd_bore_26_we,
  output [16:0] boreChildrenBd_bore_26_rdata,
  input         boreChildrenBd_bore_26_ack,
  input         boreChildrenBd_bore_26_selectedOH,
  input  [6:0]  boreChildrenBd_bore_26_array,
  input  [9:0]  boreChildrenBd_bore_27_addr,
  input  [9:0]  boreChildrenBd_bore_27_addr_rd,
  input  [16:0] boreChildrenBd_bore_27_wdata,
  input         boreChildrenBd_bore_27_wmask,
  input         boreChildrenBd_bore_27_re,
  input         boreChildrenBd_bore_27_we,
  output [16:0] boreChildrenBd_bore_27_rdata,
  input         boreChildrenBd_bore_27_ack,
  input         boreChildrenBd_bore_27_selectedOH,
  input  [6:0]  boreChildrenBd_bore_27_array,
  input  [9:0]  boreChildrenBd_bore_28_addr,
  input  [9:0]  boreChildrenBd_bore_28_addr_rd,
  input  [16:0] boreChildrenBd_bore_28_wdata,
  input         boreChildrenBd_bore_28_wmask,
  input         boreChildrenBd_bore_28_re,
  input         boreChildrenBd_bore_28_we,
  output [16:0] boreChildrenBd_bore_28_rdata,
  input         boreChildrenBd_bore_28_ack,
  input         boreChildrenBd_bore_28_selectedOH,
  input  [6:0]  boreChildrenBd_bore_28_array,
  input  [9:0]  boreChildrenBd_bore_29_addr,
  input  [9:0]  boreChildrenBd_bore_29_addr_rd,
  input  [16:0] boreChildrenBd_bore_29_wdata,
  input         boreChildrenBd_bore_29_wmask,
  input         boreChildrenBd_bore_29_re,
  input         boreChildrenBd_bore_29_we,
  output [16:0] boreChildrenBd_bore_29_rdata,
  input         boreChildrenBd_bore_29_ack,
  input         boreChildrenBd_bore_29_selectedOH,
  input  [6:0]  boreChildrenBd_bore_29_array,
  input  [9:0]  boreChildrenBd_bore_30_addr,
  input  [9:0]  boreChildrenBd_bore_30_addr_rd,
  input  [16:0] boreChildrenBd_bore_30_wdata,
  input         boreChildrenBd_bore_30_wmask,
  input         boreChildrenBd_bore_30_re,
  input         boreChildrenBd_bore_30_we,
  output [16:0] boreChildrenBd_bore_30_rdata,
  input         boreChildrenBd_bore_30_ack,
  input         boreChildrenBd_bore_30_selectedOH,
  input  [6:0]  boreChildrenBd_bore_30_array,
  input  [9:0]  boreChildrenBd_bore_31_addr,
  input  [9:0]  boreChildrenBd_bore_31_addr_rd,
  input  [16:0] boreChildrenBd_bore_31_wdata,
  input         boreChildrenBd_bore_31_wmask,
  input         boreChildrenBd_bore_31_re,
  input         boreChildrenBd_bore_31_we,
  output [16:0] boreChildrenBd_bore_31_rdata,
  input         boreChildrenBd_bore_31_ack,
  input         boreChildrenBd_bore_31_selectedOH,
  input  [6:0]  boreChildrenBd_bore_31_array,
  input  [9:0]  boreChildrenBd_bore_32_addr,
  input  [9:0]  boreChildrenBd_bore_32_addr_rd,
  input  [16:0] boreChildrenBd_bore_32_wdata,
  input         boreChildrenBd_bore_32_wmask,
  input         boreChildrenBd_bore_32_re,
  input         boreChildrenBd_bore_32_we,
  output [16:0] boreChildrenBd_bore_32_rdata,
  input         boreChildrenBd_bore_32_ack,
  input         boreChildrenBd_bore_32_selectedOH,
  input  [6:0]  boreChildrenBd_bore_32_array,
  input  [9:0]  boreChildrenBd_bore_33_addr,
  input  [9:0]  boreChildrenBd_bore_33_addr_rd,
  input  [16:0] boreChildrenBd_bore_33_wdata,
  input         boreChildrenBd_bore_33_wmask,
  input         boreChildrenBd_bore_33_re,
  input         boreChildrenBd_bore_33_we,
  output [16:0] boreChildrenBd_bore_33_rdata,
  input         boreChildrenBd_bore_33_ack,
  input         boreChildrenBd_bore_33_selectedOH,
  input  [6:0]  boreChildrenBd_bore_33_array,
  input  [9:0]  boreChildrenBd_bore_34_addr,
  input  [9:0]  boreChildrenBd_bore_34_addr_rd,
  input  [16:0] boreChildrenBd_bore_34_wdata,
  input         boreChildrenBd_bore_34_wmask,
  input         boreChildrenBd_bore_34_re,
  input         boreChildrenBd_bore_34_we,
  output [16:0] boreChildrenBd_bore_34_rdata,
  input         boreChildrenBd_bore_34_ack,
  input         boreChildrenBd_bore_34_selectedOH,
  input  [6:0]  boreChildrenBd_bore_34_array,
  input  [9:0]  boreChildrenBd_bore_35_addr,
  input  [9:0]  boreChildrenBd_bore_35_addr_rd,
  input  [16:0] boreChildrenBd_bore_35_wdata,
  input         boreChildrenBd_bore_35_wmask,
  input         boreChildrenBd_bore_35_re,
  input         boreChildrenBd_bore_35_we,
  output [16:0] boreChildrenBd_bore_35_rdata,
  input         boreChildrenBd_bore_35_ack,
  input         boreChildrenBd_bore_35_selectedOH,
  input  [6:0]  boreChildrenBd_bore_35_array,
  input  [9:0]  boreChildrenBd_bore_36_addr,
  input  [9:0]  boreChildrenBd_bore_36_addr_rd,
  input  [16:0] boreChildrenBd_bore_36_wdata,
  input         boreChildrenBd_bore_36_wmask,
  input         boreChildrenBd_bore_36_re,
  input         boreChildrenBd_bore_36_we,
  output [16:0] boreChildrenBd_bore_36_rdata,
  input         boreChildrenBd_bore_36_ack,
  input         boreChildrenBd_bore_36_selectedOH,
  input  [7:0]  boreChildrenBd_bore_36_array,
  input  [9:0]  boreChildrenBd_bore_37_addr,
  input  [9:0]  boreChildrenBd_bore_37_addr_rd,
  input  [16:0] boreChildrenBd_bore_37_wdata,
  input         boreChildrenBd_bore_37_wmask,
  input         boreChildrenBd_bore_37_re,
  input         boreChildrenBd_bore_37_we,
  output [16:0] boreChildrenBd_bore_37_rdata,
  input         boreChildrenBd_bore_37_ack,
  input         boreChildrenBd_bore_37_selectedOH,
  input  [7:0]  boreChildrenBd_bore_37_array,
  input  [9:0]  boreChildrenBd_bore_38_addr,
  input  [9:0]  boreChildrenBd_bore_38_addr_rd,
  input  [16:0] boreChildrenBd_bore_38_wdata,
  input         boreChildrenBd_bore_38_wmask,
  input         boreChildrenBd_bore_38_re,
  input         boreChildrenBd_bore_38_we,
  output [16:0] boreChildrenBd_bore_38_rdata,
  input         boreChildrenBd_bore_38_ack,
  input         boreChildrenBd_bore_38_selectedOH,
  input  [7:0]  boreChildrenBd_bore_38_array,
  input  [9:0]  boreChildrenBd_bore_39_addr,
  input  [9:0]  boreChildrenBd_bore_39_addr_rd,
  input  [16:0] boreChildrenBd_bore_39_wdata,
  input         boreChildrenBd_bore_39_wmask,
  input         boreChildrenBd_bore_39_re,
  input         boreChildrenBd_bore_39_we,
  output [16:0] boreChildrenBd_bore_39_rdata,
  input         boreChildrenBd_bore_39_ack,
  input         boreChildrenBd_bore_39_selectedOH,
  input  [7:0]  boreChildrenBd_bore_39_array,
  input  [9:0]  boreChildrenBd_bore_40_addr,
  input  [9:0]  boreChildrenBd_bore_40_addr_rd,
  input  [16:0] boreChildrenBd_bore_40_wdata,
  input         boreChildrenBd_bore_40_wmask,
  input         boreChildrenBd_bore_40_re,
  input         boreChildrenBd_bore_40_we,
  output [16:0] boreChildrenBd_bore_40_rdata,
  input         boreChildrenBd_bore_40_ack,
  input         boreChildrenBd_bore_40_selectedOH,
  input  [7:0]  boreChildrenBd_bore_40_array,
  input  [9:0]  boreChildrenBd_bore_41_addr,
  input  [9:0]  boreChildrenBd_bore_41_addr_rd,
  input  [16:0] boreChildrenBd_bore_41_wdata,
  input         boreChildrenBd_bore_41_wmask,
  input         boreChildrenBd_bore_41_re,
  input         boreChildrenBd_bore_41_we,
  output [16:0] boreChildrenBd_bore_41_rdata,
  input         boreChildrenBd_bore_41_ack,
  input         boreChildrenBd_bore_41_selectedOH,
  input  [7:0]  boreChildrenBd_bore_41_array,
  input  [9:0]  boreChildrenBd_bore_42_addr,
  input  [9:0]  boreChildrenBd_bore_42_addr_rd,
  input  [16:0] boreChildrenBd_bore_42_wdata,
  input         boreChildrenBd_bore_42_wmask,
  input         boreChildrenBd_bore_42_re,
  input         boreChildrenBd_bore_42_we,
  output [16:0] boreChildrenBd_bore_42_rdata,
  input         boreChildrenBd_bore_42_ack,
  input         boreChildrenBd_bore_42_selectedOH,
  input  [7:0]  boreChildrenBd_bore_42_array,
  input  [9:0]  boreChildrenBd_bore_43_addr,
  input  [9:0]  boreChildrenBd_bore_43_addr_rd,
  input  [16:0] boreChildrenBd_bore_43_wdata,
  input         boreChildrenBd_bore_43_wmask,
  input         boreChildrenBd_bore_43_re,
  input         boreChildrenBd_bore_43_we,
  output [16:0] boreChildrenBd_bore_43_rdata,
  input         boreChildrenBd_bore_43_ack,
  input         boreChildrenBd_bore_43_selectedOH,
  input  [7:0]  boreChildrenBd_bore_43_array,
  input  [9:0]  boreChildrenBd_bore_44_addr,
  input  [9:0]  boreChildrenBd_bore_44_addr_rd,
  input  [16:0] boreChildrenBd_bore_44_wdata,
  input         boreChildrenBd_bore_44_wmask,
  input         boreChildrenBd_bore_44_re,
  input         boreChildrenBd_bore_44_we,
  output [16:0] boreChildrenBd_bore_44_rdata,
  input         boreChildrenBd_bore_44_ack,
  input         boreChildrenBd_bore_44_selectedOH,
  input  [7:0]  boreChildrenBd_bore_44_array,
  input  [9:0]  boreChildrenBd_bore_45_addr,
  input  [9:0]  boreChildrenBd_bore_45_addr_rd,
  input  [16:0] boreChildrenBd_bore_45_wdata,
  input         boreChildrenBd_bore_45_wmask,
  input         boreChildrenBd_bore_45_re,
  input         boreChildrenBd_bore_45_we,
  output [16:0] boreChildrenBd_bore_45_rdata,
  input         boreChildrenBd_bore_45_ack,
  input         boreChildrenBd_bore_45_selectedOH,
  input  [7:0]  boreChildrenBd_bore_45_array,
  input  [9:0]  boreChildrenBd_bore_46_addr,
  input  [9:0]  boreChildrenBd_bore_46_addr_rd,
  input  [16:0] boreChildrenBd_bore_46_wdata,
  input         boreChildrenBd_bore_46_wmask,
  input         boreChildrenBd_bore_46_re,
  input         boreChildrenBd_bore_46_we,
  output [16:0] boreChildrenBd_bore_46_rdata,
  input         boreChildrenBd_bore_46_ack,
  input         boreChildrenBd_bore_46_selectedOH,
  input  [7:0]  boreChildrenBd_bore_46_array,
  input  [9:0]  boreChildrenBd_bore_47_addr,
  input  [9:0]  boreChildrenBd_bore_47_addr_rd,
  input  [16:0] boreChildrenBd_bore_47_wdata,
  input         boreChildrenBd_bore_47_wmask,
  input         boreChildrenBd_bore_47_re,
  input         boreChildrenBd_bore_47_we,
  output [16:0] boreChildrenBd_bore_47_rdata,
  input         boreChildrenBd_bore_47_ack,
  input         boreChildrenBd_bore_47_selectedOH,
  input  [7:0]  boreChildrenBd_bore_47_array,
  input  [9:0]  boreChildrenBd_bore_48_addr,
  input  [9:0]  boreChildrenBd_bore_48_addr_rd,
  input  [16:0] boreChildrenBd_bore_48_wdata,
  input         boreChildrenBd_bore_48_wmask,
  input         boreChildrenBd_bore_48_re,
  input         boreChildrenBd_bore_48_we,
  output [16:0] boreChildrenBd_bore_48_rdata,
  input         boreChildrenBd_bore_48_ack,
  input         boreChildrenBd_bore_48_selectedOH,
  input  [7:0]  boreChildrenBd_bore_48_array,
  input  [9:0]  boreChildrenBd_bore_49_addr,
  input  [9:0]  boreChildrenBd_bore_49_addr_rd,
  input  [16:0] boreChildrenBd_bore_49_wdata,
  input         boreChildrenBd_bore_49_wmask,
  input         boreChildrenBd_bore_49_re,
  input         boreChildrenBd_bore_49_we,
  output [16:0] boreChildrenBd_bore_49_rdata,
  input         boreChildrenBd_bore_49_ack,
  input         boreChildrenBd_bore_49_selectedOH,
  input  [7:0]  boreChildrenBd_bore_49_array,
  input  [9:0]  boreChildrenBd_bore_50_addr,
  input  [9:0]  boreChildrenBd_bore_50_addr_rd,
  input  [16:0] boreChildrenBd_bore_50_wdata,
  input         boreChildrenBd_bore_50_wmask,
  input         boreChildrenBd_bore_50_re,
  input         boreChildrenBd_bore_50_we,
  output [16:0] boreChildrenBd_bore_50_rdata,
  input         boreChildrenBd_bore_50_ack,
  input         boreChildrenBd_bore_50_selectedOH,
  input  [7:0]  boreChildrenBd_bore_50_array,
  input  [9:0]  boreChildrenBd_bore_51_addr,
  input  [9:0]  boreChildrenBd_bore_51_addr_rd,
  input  [16:0] boreChildrenBd_bore_51_wdata,
  input         boreChildrenBd_bore_51_wmask,
  input         boreChildrenBd_bore_51_re,
  input         boreChildrenBd_bore_51_we,
  output [16:0] boreChildrenBd_bore_51_rdata,
  input         boreChildrenBd_bore_51_ack,
  input         boreChildrenBd_bore_51_selectedOH,
  input  [7:0]  boreChildrenBd_bore_51_array,
  input  [9:0]  boreChildrenBd_bore_52_addr,
  input  [9:0]  boreChildrenBd_bore_52_addr_rd,
  input  [16:0] boreChildrenBd_bore_52_wdata,
  input         boreChildrenBd_bore_52_wmask,
  input         boreChildrenBd_bore_52_re,
  input         boreChildrenBd_bore_52_we,
  output [16:0] boreChildrenBd_bore_52_rdata,
  input         boreChildrenBd_bore_52_ack,
  input         boreChildrenBd_bore_52_selectedOH,
  input  [7:0]  boreChildrenBd_bore_52_array,
  input  [9:0]  boreChildrenBd_bore_53_addr,
  input  [9:0]  boreChildrenBd_bore_53_addr_rd,
  input  [16:0] boreChildrenBd_bore_53_wdata,
  input         boreChildrenBd_bore_53_wmask,
  input         boreChildrenBd_bore_53_re,
  input         boreChildrenBd_bore_53_we,
  output [16:0] boreChildrenBd_bore_53_rdata,
  input         boreChildrenBd_bore_53_ack,
  input         boreChildrenBd_bore_53_selectedOH,
  input  [7:0]  boreChildrenBd_bore_53_array,
  input  [9:0]  boreChildrenBd_bore_54_addr,
  input  [9:0]  boreChildrenBd_bore_54_addr_rd,
  input  [16:0] boreChildrenBd_bore_54_wdata,
  input         boreChildrenBd_bore_54_wmask,
  input         boreChildrenBd_bore_54_re,
  input         boreChildrenBd_bore_54_we,
  output [16:0] boreChildrenBd_bore_54_rdata,
  input         boreChildrenBd_bore_54_ack,
  input         boreChildrenBd_bore_54_selectedOH,
  input  [7:0]  boreChildrenBd_bore_54_array,
  input  [9:0]  boreChildrenBd_bore_55_addr,
  input  [9:0]  boreChildrenBd_bore_55_addr_rd,
  input  [16:0] boreChildrenBd_bore_55_wdata,
  input         boreChildrenBd_bore_55_wmask,
  input         boreChildrenBd_bore_55_re,
  input         boreChildrenBd_bore_55_we,
  output [16:0] boreChildrenBd_bore_55_rdata,
  input         boreChildrenBd_bore_55_ack,
  input         boreChildrenBd_bore_55_selectedOH,
  input  [7:0]  boreChildrenBd_bore_55_array,
  input  [9:0]  boreChildrenBd_bore_56_addr,
  input  [9:0]  boreChildrenBd_bore_56_addr_rd,
  input  [16:0] boreChildrenBd_bore_56_wdata,
  input         boreChildrenBd_bore_56_wmask,
  input         boreChildrenBd_bore_56_re,
  input         boreChildrenBd_bore_56_we,
  output [16:0] boreChildrenBd_bore_56_rdata,
  input         boreChildrenBd_bore_56_ack,
  input         boreChildrenBd_bore_56_selectedOH,
  input  [7:0]  boreChildrenBd_bore_56_array,
  input  [9:0]  boreChildrenBd_bore_57_addr,
  input  [9:0]  boreChildrenBd_bore_57_addr_rd,
  input  [16:0] boreChildrenBd_bore_57_wdata,
  input         boreChildrenBd_bore_57_wmask,
  input         boreChildrenBd_bore_57_re,
  input         boreChildrenBd_bore_57_we,
  output [16:0] boreChildrenBd_bore_57_rdata,
  input         boreChildrenBd_bore_57_ack,
  input         boreChildrenBd_bore_57_selectedOH,
  input  [7:0]  boreChildrenBd_bore_57_array,
  input  [9:0]  boreChildrenBd_bore_58_addr,
  input  [9:0]  boreChildrenBd_bore_58_addr_rd,
  input  [16:0] boreChildrenBd_bore_58_wdata,
  input         boreChildrenBd_bore_58_wmask,
  input         boreChildrenBd_bore_58_re,
  input         boreChildrenBd_bore_58_we,
  output [16:0] boreChildrenBd_bore_58_rdata,
  input         boreChildrenBd_bore_58_ack,
  input         boreChildrenBd_bore_58_selectedOH,
  input  [7:0]  boreChildrenBd_bore_58_array,
  input  [9:0]  boreChildrenBd_bore_59_addr,
  input  [9:0]  boreChildrenBd_bore_59_addr_rd,
  input  [16:0] boreChildrenBd_bore_59_wdata,
  input         boreChildrenBd_bore_59_wmask,
  input         boreChildrenBd_bore_59_re,
  input         boreChildrenBd_bore_59_we,
  output [16:0] boreChildrenBd_bore_59_rdata,
  input         boreChildrenBd_bore_59_ack,
  input         boreChildrenBd_bore_59_selectedOH,
  input  [7:0]  boreChildrenBd_bore_59_array,
  input  [9:0]  boreChildrenBd_bore_60_addr,
  input  [9:0]  boreChildrenBd_bore_60_addr_rd,
  input  [16:0] boreChildrenBd_bore_60_wdata,
  input         boreChildrenBd_bore_60_wmask,
  input         boreChildrenBd_bore_60_re,
  input         boreChildrenBd_bore_60_we,
  output [16:0] boreChildrenBd_bore_60_rdata,
  input         boreChildrenBd_bore_60_ack,
  input         boreChildrenBd_bore_60_selectedOH,
  input  [7:0]  boreChildrenBd_bore_60_array,
  input  [9:0]  boreChildrenBd_bore_61_addr,
  input  [9:0]  boreChildrenBd_bore_61_addr_rd,
  input  [16:0] boreChildrenBd_bore_61_wdata,
  input         boreChildrenBd_bore_61_wmask,
  input         boreChildrenBd_bore_61_re,
  input         boreChildrenBd_bore_61_we,
  output [16:0] boreChildrenBd_bore_61_rdata,
  input         boreChildrenBd_bore_61_ack,
  input         boreChildrenBd_bore_61_selectedOH,
  input  [7:0]  boreChildrenBd_bore_61_array,
  input  [9:0]  boreChildrenBd_bore_62_addr,
  input  [9:0]  boreChildrenBd_bore_62_addr_rd,
  input  [16:0] boreChildrenBd_bore_62_wdata,
  input         boreChildrenBd_bore_62_wmask,
  input         boreChildrenBd_bore_62_re,
  input         boreChildrenBd_bore_62_we,
  output [16:0] boreChildrenBd_bore_62_rdata,
  input         boreChildrenBd_bore_62_ack,
  input         boreChildrenBd_bore_62_selectedOH,
  input  [7:0]  boreChildrenBd_bore_62_array,
  input  [9:0]  boreChildrenBd_bore_63_addr,
  input  [9:0]  boreChildrenBd_bore_63_addr_rd,
  input  [16:0] boreChildrenBd_bore_63_wdata,
  input         boreChildrenBd_bore_63_wmask,
  input         boreChildrenBd_bore_63_re,
  input         boreChildrenBd_bore_63_we,
  output [16:0] boreChildrenBd_bore_63_rdata,
  input         boreChildrenBd_bore_63_ack,
  input         boreChildrenBd_bore_63_selectedOH,
  input  [7:0]  boreChildrenBd_bore_63_array,
  input         sigFromSrams_bore_ram_hold,
  input         sigFromSrams_bore_ram_bypass,
  input         sigFromSrams_bore_ram_bp_clken,
  input         sigFromSrams_bore_ram_aux_clk,
  input         sigFromSrams_bore_ram_aux_ckbp,
  input         sigFromSrams_bore_ram_mcp_hold,
  input         sigFromSrams_bore_cgen,
  input         sigFromSrams_bore_1_ram_hold,
  input         sigFromSrams_bore_1_ram_bypass,
  input         sigFromSrams_bore_1_ram_bp_clken,
  input         sigFromSrams_bore_1_ram_aux_clk,
  input         sigFromSrams_bore_1_ram_aux_ckbp,
  input         sigFromSrams_bore_1_ram_mcp_hold,
  input         sigFromSrams_bore_1_cgen,
  input         sigFromSrams_bore_2_ram_hold,
  input         sigFromSrams_bore_2_ram_bypass,
  input         sigFromSrams_bore_2_ram_bp_clken,
  input         sigFromSrams_bore_2_ram_aux_clk,
  input         sigFromSrams_bore_2_ram_aux_ckbp,
  input         sigFromSrams_bore_2_ram_mcp_hold,
  input         sigFromSrams_bore_2_cgen,
  input         sigFromSrams_bore_3_ram_hold,
  input         sigFromSrams_bore_3_ram_bypass,
  input         sigFromSrams_bore_3_ram_bp_clken,
  input         sigFromSrams_bore_3_ram_aux_clk,
  input         sigFromSrams_bore_3_ram_aux_ckbp,
  input         sigFromSrams_bore_3_ram_mcp_hold,
  input         sigFromSrams_bore_3_cgen,
  input         sigFromSrams_bore_4_ram_hold,
  input         sigFromSrams_bore_4_ram_bypass,
  input         sigFromSrams_bore_4_ram_bp_clken,
  input         sigFromSrams_bore_4_ram_aux_clk,
  input         sigFromSrams_bore_4_ram_aux_ckbp,
  input         sigFromSrams_bore_4_ram_mcp_hold,
  input         sigFromSrams_bore_4_cgen,
  input         sigFromSrams_bore_5_ram_hold,
  input         sigFromSrams_bore_5_ram_bypass,
  input         sigFromSrams_bore_5_ram_bp_clken,
  input         sigFromSrams_bore_5_ram_aux_clk,
  input         sigFromSrams_bore_5_ram_aux_ckbp,
  input         sigFromSrams_bore_5_ram_mcp_hold,
  input         sigFromSrams_bore_5_cgen,
  input         sigFromSrams_bore_6_ram_hold,
  input         sigFromSrams_bore_6_ram_bypass,
  input         sigFromSrams_bore_6_ram_bp_clken,
  input         sigFromSrams_bore_6_ram_aux_clk,
  input         sigFromSrams_bore_6_ram_aux_ckbp,
  input         sigFromSrams_bore_6_ram_mcp_hold,
  input         sigFromSrams_bore_6_cgen,
  input         sigFromSrams_bore_7_ram_hold,
  input         sigFromSrams_bore_7_ram_bypass,
  input         sigFromSrams_bore_7_ram_bp_clken,
  input         sigFromSrams_bore_7_ram_aux_clk,
  input         sigFromSrams_bore_7_ram_aux_ckbp,
  input         sigFromSrams_bore_7_ram_mcp_hold,
  input         sigFromSrams_bore_7_cgen,
  input         sigFromSrams_bore_8_ram_hold,
  input         sigFromSrams_bore_8_ram_bypass,
  input         sigFromSrams_bore_8_ram_bp_clken,
  input         sigFromSrams_bore_8_ram_aux_clk,
  input         sigFromSrams_bore_8_ram_aux_ckbp,
  input         sigFromSrams_bore_8_ram_mcp_hold,
  input         sigFromSrams_bore_8_cgen,
  input         sigFromSrams_bore_9_ram_hold,
  input         sigFromSrams_bore_9_ram_bypass,
  input         sigFromSrams_bore_9_ram_bp_clken,
  input         sigFromSrams_bore_9_ram_aux_clk,
  input         sigFromSrams_bore_9_ram_aux_ckbp,
  input         sigFromSrams_bore_9_ram_mcp_hold,
  input         sigFromSrams_bore_9_cgen,
  input         sigFromSrams_bore_10_ram_hold,
  input         sigFromSrams_bore_10_ram_bypass,
  input         sigFromSrams_bore_10_ram_bp_clken,
  input         sigFromSrams_bore_10_ram_aux_clk,
  input         sigFromSrams_bore_10_ram_aux_ckbp,
  input         sigFromSrams_bore_10_ram_mcp_hold,
  input         sigFromSrams_bore_10_cgen,
  input         sigFromSrams_bore_11_ram_hold,
  input         sigFromSrams_bore_11_ram_bypass,
  input         sigFromSrams_bore_11_ram_bp_clken,
  input         sigFromSrams_bore_11_ram_aux_clk,
  input         sigFromSrams_bore_11_ram_aux_ckbp,
  input         sigFromSrams_bore_11_ram_mcp_hold,
  input         sigFromSrams_bore_11_cgen,
  input         sigFromSrams_bore_12_ram_hold,
  input         sigFromSrams_bore_12_ram_bypass,
  input         sigFromSrams_bore_12_ram_bp_clken,
  input         sigFromSrams_bore_12_ram_aux_clk,
  input         sigFromSrams_bore_12_ram_aux_ckbp,
  input         sigFromSrams_bore_12_ram_mcp_hold,
  input         sigFromSrams_bore_12_cgen,
  input         sigFromSrams_bore_13_ram_hold,
  input         sigFromSrams_bore_13_ram_bypass,
  input         sigFromSrams_bore_13_ram_bp_clken,
  input         sigFromSrams_bore_13_ram_aux_clk,
  input         sigFromSrams_bore_13_ram_aux_ckbp,
  input         sigFromSrams_bore_13_ram_mcp_hold,
  input         sigFromSrams_bore_13_cgen,
  input         sigFromSrams_bore_14_ram_hold,
  input         sigFromSrams_bore_14_ram_bypass,
  input         sigFromSrams_bore_14_ram_bp_clken,
  input         sigFromSrams_bore_14_ram_aux_clk,
  input         sigFromSrams_bore_14_ram_aux_ckbp,
  input         sigFromSrams_bore_14_ram_mcp_hold,
  input         sigFromSrams_bore_14_cgen,
  input         sigFromSrams_bore_15_ram_hold,
  input         sigFromSrams_bore_15_ram_bypass,
  input         sigFromSrams_bore_15_ram_bp_clken,
  input         sigFromSrams_bore_15_ram_aux_clk,
  input         sigFromSrams_bore_15_ram_aux_ckbp,
  input         sigFromSrams_bore_15_ram_mcp_hold,
  input         sigFromSrams_bore_15_cgen,
  input         sigFromSrams_bore_16_ram_hold,
  input         sigFromSrams_bore_16_ram_bypass,
  input         sigFromSrams_bore_16_ram_bp_clken,
  input         sigFromSrams_bore_16_ram_aux_clk,
  input         sigFromSrams_bore_16_ram_aux_ckbp,
  input         sigFromSrams_bore_16_ram_mcp_hold,
  input         sigFromSrams_bore_16_cgen,
  input         sigFromSrams_bore_17_ram_hold,
  input         sigFromSrams_bore_17_ram_bypass,
  input         sigFromSrams_bore_17_ram_bp_clken,
  input         sigFromSrams_bore_17_ram_aux_clk,
  input         sigFromSrams_bore_17_ram_aux_ckbp,
  input         sigFromSrams_bore_17_ram_mcp_hold,
  input         sigFromSrams_bore_17_cgen,
  input         sigFromSrams_bore_18_ram_hold,
  input         sigFromSrams_bore_18_ram_bypass,
  input         sigFromSrams_bore_18_ram_bp_clken,
  input         sigFromSrams_bore_18_ram_aux_clk,
  input         sigFromSrams_bore_18_ram_aux_ckbp,
  input         sigFromSrams_bore_18_ram_mcp_hold,
  input         sigFromSrams_bore_18_cgen,
  input         sigFromSrams_bore_19_ram_hold,
  input         sigFromSrams_bore_19_ram_bypass,
  input         sigFromSrams_bore_19_ram_bp_clken,
  input         sigFromSrams_bore_19_ram_aux_clk,
  input         sigFromSrams_bore_19_ram_aux_ckbp,
  input         sigFromSrams_bore_19_ram_mcp_hold,
  input         sigFromSrams_bore_19_cgen,
  input         sigFromSrams_bore_20_ram_hold,
  input         sigFromSrams_bore_20_ram_bypass,
  input         sigFromSrams_bore_20_ram_bp_clken,
  input         sigFromSrams_bore_20_ram_aux_clk,
  input         sigFromSrams_bore_20_ram_aux_ckbp,
  input         sigFromSrams_bore_20_ram_mcp_hold,
  input         sigFromSrams_bore_20_cgen,
  input         sigFromSrams_bore_21_ram_hold,
  input         sigFromSrams_bore_21_ram_bypass,
  input         sigFromSrams_bore_21_ram_bp_clken,
  input         sigFromSrams_bore_21_ram_aux_clk,
  input         sigFromSrams_bore_21_ram_aux_ckbp,
  input         sigFromSrams_bore_21_ram_mcp_hold,
  input         sigFromSrams_bore_21_cgen,
  input         sigFromSrams_bore_22_ram_hold,
  input         sigFromSrams_bore_22_ram_bypass,
  input         sigFromSrams_bore_22_ram_bp_clken,
  input         sigFromSrams_bore_22_ram_aux_clk,
  input         sigFromSrams_bore_22_ram_aux_ckbp,
  input         sigFromSrams_bore_22_ram_mcp_hold,
  input         sigFromSrams_bore_22_cgen,
  input         sigFromSrams_bore_23_ram_hold,
  input         sigFromSrams_bore_23_ram_bypass,
  input         sigFromSrams_bore_23_ram_bp_clken,
  input         sigFromSrams_bore_23_ram_aux_clk,
  input         sigFromSrams_bore_23_ram_aux_ckbp,
  input         sigFromSrams_bore_23_ram_mcp_hold,
  input         sigFromSrams_bore_23_cgen,
  input         sigFromSrams_bore_24_ram_hold,
  input         sigFromSrams_bore_24_ram_bypass,
  input         sigFromSrams_bore_24_ram_bp_clken,
  input         sigFromSrams_bore_24_ram_aux_clk,
  input         sigFromSrams_bore_24_ram_aux_ckbp,
  input         sigFromSrams_bore_24_ram_mcp_hold,
  input         sigFromSrams_bore_24_cgen,
  input         sigFromSrams_bore_25_ram_hold,
  input         sigFromSrams_bore_25_ram_bypass,
  input         sigFromSrams_bore_25_ram_bp_clken,
  input         sigFromSrams_bore_25_ram_aux_clk,
  input         sigFromSrams_bore_25_ram_aux_ckbp,
  input         sigFromSrams_bore_25_ram_mcp_hold,
  input         sigFromSrams_bore_25_cgen,
  input         sigFromSrams_bore_26_ram_hold,
  input         sigFromSrams_bore_26_ram_bypass,
  input         sigFromSrams_bore_26_ram_bp_clken,
  input         sigFromSrams_bore_26_ram_aux_clk,
  input         sigFromSrams_bore_26_ram_aux_ckbp,
  input         sigFromSrams_bore_26_ram_mcp_hold,
  input         sigFromSrams_bore_26_cgen,
  input         sigFromSrams_bore_27_ram_hold,
  input         sigFromSrams_bore_27_ram_bypass,
  input         sigFromSrams_bore_27_ram_bp_clken,
  input         sigFromSrams_bore_27_ram_aux_clk,
  input         sigFromSrams_bore_27_ram_aux_ckbp,
  input         sigFromSrams_bore_27_ram_mcp_hold,
  input         sigFromSrams_bore_27_cgen,
  input         sigFromSrams_bore_28_ram_hold,
  input         sigFromSrams_bore_28_ram_bypass,
  input         sigFromSrams_bore_28_ram_bp_clken,
  input         sigFromSrams_bore_28_ram_aux_clk,
  input         sigFromSrams_bore_28_ram_aux_ckbp,
  input         sigFromSrams_bore_28_ram_mcp_hold,
  input         sigFromSrams_bore_28_cgen,
  input         sigFromSrams_bore_29_ram_hold,
  input         sigFromSrams_bore_29_ram_bypass,
  input         sigFromSrams_bore_29_ram_bp_clken,
  input         sigFromSrams_bore_29_ram_aux_clk,
  input         sigFromSrams_bore_29_ram_aux_ckbp,
  input         sigFromSrams_bore_29_ram_mcp_hold,
  input         sigFromSrams_bore_29_cgen,
  input         sigFromSrams_bore_30_ram_hold,
  input         sigFromSrams_bore_30_ram_bypass,
  input         sigFromSrams_bore_30_ram_bp_clken,
  input         sigFromSrams_bore_30_ram_aux_clk,
  input         sigFromSrams_bore_30_ram_aux_ckbp,
  input         sigFromSrams_bore_30_ram_mcp_hold,
  input         sigFromSrams_bore_30_cgen,
  input         sigFromSrams_bore_31_ram_hold,
  input         sigFromSrams_bore_31_ram_bypass,
  input         sigFromSrams_bore_31_ram_bp_clken,
  input         sigFromSrams_bore_31_ram_aux_clk,
  input         sigFromSrams_bore_31_ram_aux_ckbp,
  input         sigFromSrams_bore_31_ram_mcp_hold,
  input         sigFromSrams_bore_31_cgen,
  input         sigFromSrams_bore_32_ram_hold,
  input         sigFromSrams_bore_32_ram_bypass,
  input         sigFromSrams_bore_32_ram_bp_clken,
  input         sigFromSrams_bore_32_ram_aux_clk,
  input         sigFromSrams_bore_32_ram_aux_ckbp,
  input         sigFromSrams_bore_32_ram_mcp_hold,
  input         sigFromSrams_bore_32_cgen,
  input         sigFromSrams_bore_33_ram_hold,
  input         sigFromSrams_bore_33_ram_bypass,
  input         sigFromSrams_bore_33_ram_bp_clken,
  input         sigFromSrams_bore_33_ram_aux_clk,
  input         sigFromSrams_bore_33_ram_aux_ckbp,
  input         sigFromSrams_bore_33_ram_mcp_hold,
  input         sigFromSrams_bore_33_cgen,
  input         sigFromSrams_bore_34_ram_hold,
  input         sigFromSrams_bore_34_ram_bypass,
  input         sigFromSrams_bore_34_ram_bp_clken,
  input         sigFromSrams_bore_34_ram_aux_clk,
  input         sigFromSrams_bore_34_ram_aux_ckbp,
  input         sigFromSrams_bore_34_ram_mcp_hold,
  input         sigFromSrams_bore_34_cgen,
  input         sigFromSrams_bore_35_ram_hold,
  input         sigFromSrams_bore_35_ram_bypass,
  input         sigFromSrams_bore_35_ram_bp_clken,
  input         sigFromSrams_bore_35_ram_aux_clk,
  input         sigFromSrams_bore_35_ram_aux_ckbp,
  input         sigFromSrams_bore_35_ram_mcp_hold,
  input         sigFromSrams_bore_35_cgen,
  input         sigFromSrams_bore_36_ram_hold,
  input         sigFromSrams_bore_36_ram_bypass,
  input         sigFromSrams_bore_36_ram_bp_clken,
  input         sigFromSrams_bore_36_ram_aux_clk,
  input         sigFromSrams_bore_36_ram_aux_ckbp,
  input         sigFromSrams_bore_36_ram_mcp_hold,
  input         sigFromSrams_bore_36_cgen,
  input         sigFromSrams_bore_37_ram_hold,
  input         sigFromSrams_bore_37_ram_bypass,
  input         sigFromSrams_bore_37_ram_bp_clken,
  input         sigFromSrams_bore_37_ram_aux_clk,
  input         sigFromSrams_bore_37_ram_aux_ckbp,
  input         sigFromSrams_bore_37_ram_mcp_hold,
  input         sigFromSrams_bore_37_cgen,
  input         sigFromSrams_bore_38_ram_hold,
  input         sigFromSrams_bore_38_ram_bypass,
  input         sigFromSrams_bore_38_ram_bp_clken,
  input         sigFromSrams_bore_38_ram_aux_clk,
  input         sigFromSrams_bore_38_ram_aux_ckbp,
  input         sigFromSrams_bore_38_ram_mcp_hold,
  input         sigFromSrams_bore_38_cgen,
  input         sigFromSrams_bore_39_ram_hold,
  input         sigFromSrams_bore_39_ram_bypass,
  input         sigFromSrams_bore_39_ram_bp_clken,
  input         sigFromSrams_bore_39_ram_aux_clk,
  input         sigFromSrams_bore_39_ram_aux_ckbp,
  input         sigFromSrams_bore_39_ram_mcp_hold,
  input         sigFromSrams_bore_39_cgen,
  input         sigFromSrams_bore_40_ram_hold,
  input         sigFromSrams_bore_40_ram_bypass,
  input         sigFromSrams_bore_40_ram_bp_clken,
  input         sigFromSrams_bore_40_ram_aux_clk,
  input         sigFromSrams_bore_40_ram_aux_ckbp,
  input         sigFromSrams_bore_40_ram_mcp_hold,
  input         sigFromSrams_bore_40_cgen,
  input         sigFromSrams_bore_41_ram_hold,
  input         sigFromSrams_bore_41_ram_bypass,
  input         sigFromSrams_bore_41_ram_bp_clken,
  input         sigFromSrams_bore_41_ram_aux_clk,
  input         sigFromSrams_bore_41_ram_aux_ckbp,
  input         sigFromSrams_bore_41_ram_mcp_hold,
  input         sigFromSrams_bore_41_cgen,
  input         sigFromSrams_bore_42_ram_hold,
  input         sigFromSrams_bore_42_ram_bypass,
  input         sigFromSrams_bore_42_ram_bp_clken,
  input         sigFromSrams_bore_42_ram_aux_clk,
  input         sigFromSrams_bore_42_ram_aux_ckbp,
  input         sigFromSrams_bore_42_ram_mcp_hold,
  input         sigFromSrams_bore_42_cgen,
  input         sigFromSrams_bore_43_ram_hold,
  input         sigFromSrams_bore_43_ram_bypass,
  input         sigFromSrams_bore_43_ram_bp_clken,
  input         sigFromSrams_bore_43_ram_aux_clk,
  input         sigFromSrams_bore_43_ram_aux_ckbp,
  input         sigFromSrams_bore_43_ram_mcp_hold,
  input         sigFromSrams_bore_43_cgen,
  input         sigFromSrams_bore_44_ram_hold,
  input         sigFromSrams_bore_44_ram_bypass,
  input         sigFromSrams_bore_44_ram_bp_clken,
  input         sigFromSrams_bore_44_ram_aux_clk,
  input         sigFromSrams_bore_44_ram_aux_ckbp,
  input         sigFromSrams_bore_44_ram_mcp_hold,
  input         sigFromSrams_bore_44_cgen,
  input         sigFromSrams_bore_45_ram_hold,
  input         sigFromSrams_bore_45_ram_bypass,
  input         sigFromSrams_bore_45_ram_bp_clken,
  input         sigFromSrams_bore_45_ram_aux_clk,
  input         sigFromSrams_bore_45_ram_aux_ckbp,
  input         sigFromSrams_bore_45_ram_mcp_hold,
  input         sigFromSrams_bore_45_cgen,
  input         sigFromSrams_bore_46_ram_hold,
  input         sigFromSrams_bore_46_ram_bypass,
  input         sigFromSrams_bore_46_ram_bp_clken,
  input         sigFromSrams_bore_46_ram_aux_clk,
  input         sigFromSrams_bore_46_ram_aux_ckbp,
  input         sigFromSrams_bore_46_ram_mcp_hold,
  input         sigFromSrams_bore_46_cgen,
  input         sigFromSrams_bore_47_ram_hold,
  input         sigFromSrams_bore_47_ram_bypass,
  input         sigFromSrams_bore_47_ram_bp_clken,
  input         sigFromSrams_bore_47_ram_aux_clk,
  input         sigFromSrams_bore_47_ram_aux_ckbp,
  input         sigFromSrams_bore_47_ram_mcp_hold,
  input         sigFromSrams_bore_47_cgen,
  input         sigFromSrams_bore_48_ram_hold,
  input         sigFromSrams_bore_48_ram_bypass,
  input         sigFromSrams_bore_48_ram_bp_clken,
  input         sigFromSrams_bore_48_ram_aux_clk,
  input         sigFromSrams_bore_48_ram_aux_ckbp,
  input         sigFromSrams_bore_48_ram_mcp_hold,
  input         sigFromSrams_bore_48_cgen,
  input         sigFromSrams_bore_49_ram_hold,
  input         sigFromSrams_bore_49_ram_bypass,
  input         sigFromSrams_bore_49_ram_bp_clken,
  input         sigFromSrams_bore_49_ram_aux_clk,
  input         sigFromSrams_bore_49_ram_aux_ckbp,
  input         sigFromSrams_bore_49_ram_mcp_hold,
  input         sigFromSrams_bore_49_cgen,
  input         sigFromSrams_bore_50_ram_hold,
  input         sigFromSrams_bore_50_ram_bypass,
  input         sigFromSrams_bore_50_ram_bp_clken,
  input         sigFromSrams_bore_50_ram_aux_clk,
  input         sigFromSrams_bore_50_ram_aux_ckbp,
  input         sigFromSrams_bore_50_ram_mcp_hold,
  input         sigFromSrams_bore_50_cgen,
  input         sigFromSrams_bore_51_ram_hold,
  input         sigFromSrams_bore_51_ram_bypass,
  input         sigFromSrams_bore_51_ram_bp_clken,
  input         sigFromSrams_bore_51_ram_aux_clk,
  input         sigFromSrams_bore_51_ram_aux_ckbp,
  input         sigFromSrams_bore_51_ram_mcp_hold,
  input         sigFromSrams_bore_51_cgen,
  input         sigFromSrams_bore_52_ram_hold,
  input         sigFromSrams_bore_52_ram_bypass,
  input         sigFromSrams_bore_52_ram_bp_clken,
  input         sigFromSrams_bore_52_ram_aux_clk,
  input         sigFromSrams_bore_52_ram_aux_ckbp,
  input         sigFromSrams_bore_52_ram_mcp_hold,
  input         sigFromSrams_bore_52_cgen,
  input         sigFromSrams_bore_53_ram_hold,
  input         sigFromSrams_bore_53_ram_bypass,
  input         sigFromSrams_bore_53_ram_bp_clken,
  input         sigFromSrams_bore_53_ram_aux_clk,
  input         sigFromSrams_bore_53_ram_aux_ckbp,
  input         sigFromSrams_bore_53_ram_mcp_hold,
  input         sigFromSrams_bore_53_cgen,
  input         sigFromSrams_bore_54_ram_hold,
  input         sigFromSrams_bore_54_ram_bypass,
  input         sigFromSrams_bore_54_ram_bp_clken,
  input         sigFromSrams_bore_54_ram_aux_clk,
  input         sigFromSrams_bore_54_ram_aux_ckbp,
  input         sigFromSrams_bore_54_ram_mcp_hold,
  input         sigFromSrams_bore_54_cgen,
  input         sigFromSrams_bore_55_ram_hold,
  input         sigFromSrams_bore_55_ram_bypass,
  input         sigFromSrams_bore_55_ram_bp_clken,
  input         sigFromSrams_bore_55_ram_aux_clk,
  input         sigFromSrams_bore_55_ram_aux_ckbp,
  input         sigFromSrams_bore_55_ram_mcp_hold,
  input         sigFromSrams_bore_55_cgen,
  input         sigFromSrams_bore_56_ram_hold,
  input         sigFromSrams_bore_56_ram_bypass,
  input         sigFromSrams_bore_56_ram_bp_clken,
  input         sigFromSrams_bore_56_ram_aux_clk,
  input         sigFromSrams_bore_56_ram_aux_ckbp,
  input         sigFromSrams_bore_56_ram_mcp_hold,
  input         sigFromSrams_bore_56_cgen,
  input         sigFromSrams_bore_57_ram_hold,
  input         sigFromSrams_bore_57_ram_bypass,
  input         sigFromSrams_bore_57_ram_bp_clken,
  input         sigFromSrams_bore_57_ram_aux_clk,
  input         sigFromSrams_bore_57_ram_aux_ckbp,
  input         sigFromSrams_bore_57_ram_mcp_hold,
  input         sigFromSrams_bore_57_cgen,
  input         sigFromSrams_bore_58_ram_hold,
  input         sigFromSrams_bore_58_ram_bypass,
  input         sigFromSrams_bore_58_ram_bp_clken,
  input         sigFromSrams_bore_58_ram_aux_clk,
  input         sigFromSrams_bore_58_ram_aux_ckbp,
  input         sigFromSrams_bore_58_ram_mcp_hold,
  input         sigFromSrams_bore_58_cgen,
  input         sigFromSrams_bore_59_ram_hold,
  input         sigFromSrams_bore_59_ram_bypass,
  input         sigFromSrams_bore_59_ram_bp_clken,
  input         sigFromSrams_bore_59_ram_aux_clk,
  input         sigFromSrams_bore_59_ram_aux_ckbp,
  input         sigFromSrams_bore_59_ram_mcp_hold,
  input         sigFromSrams_bore_59_cgen,
  input         sigFromSrams_bore_60_ram_hold,
  input         sigFromSrams_bore_60_ram_bypass,
  input         sigFromSrams_bore_60_ram_bp_clken,
  input         sigFromSrams_bore_60_ram_aux_clk,
  input         sigFromSrams_bore_60_ram_aux_ckbp,
  input         sigFromSrams_bore_60_ram_mcp_hold,
  input         sigFromSrams_bore_60_cgen,
  input         sigFromSrams_bore_61_ram_hold,
  input         sigFromSrams_bore_61_ram_bypass,
  input         sigFromSrams_bore_61_ram_bp_clken,
  input         sigFromSrams_bore_61_ram_aux_clk,
  input         sigFromSrams_bore_61_ram_aux_ckbp,
  input         sigFromSrams_bore_61_ram_mcp_hold,
  input         sigFromSrams_bore_61_cgen,
  input         sigFromSrams_bore_62_ram_hold,
  input         sigFromSrams_bore_62_ram_bypass,
  input         sigFromSrams_bore_62_ram_bp_clken,
  input         sigFromSrams_bore_62_ram_aux_clk,
  input         sigFromSrams_bore_62_ram_aux_ckbp,
  input         sigFromSrams_bore_62_ram_mcp_hold,
  input         sigFromSrams_bore_62_cgen,
  input         sigFromSrams_bore_63_ram_hold,
  input         sigFromSrams_bore_63_ram_bypass,
  input         sigFromSrams_bore_63_ram_bp_clken,
  input         sigFromSrams_bore_63_ram_aux_clk,
  input         sigFromSrams_bore_63_ram_aux_ckbp,
  input         sigFromSrams_bore_63_ram_mcp_hold,
  input         sigFromSrams_bore_63_cgen
);

  wire              _tables_7_io_predictReadResp_entries_0_valid;
  wire [12:0]       _tables_7_io_predictReadResp_entries_0_tag;
  wire [2:0]        _tables_7_io_predictReadResp_entries_0_takenCtr_value;
  wire              _tables_7_io_predictReadResp_entries_1_valid;
  wire [12:0]       _tables_7_io_predictReadResp_entries_1_tag;
  wire [2:0]        _tables_7_io_predictReadResp_entries_1_takenCtr_value;
  wire [1:0]        _tables_7_io_predictReadResp_usefulCtrs_0_value;
  wire [1:0]        _tables_7_io_predictReadResp_usefulCtrs_1_value;
  wire              _tables_7_io_trainReadResp_entries_0_valid;
  wire [12:0]       _tables_7_io_trainReadResp_entries_0_tag;
  wire [2:0]        _tables_7_io_trainReadResp_entries_0_takenCtr_value;
  wire              _tables_7_io_trainReadResp_entries_1_valid;
  wire [12:0]       _tables_7_io_trainReadResp_entries_1_tag;
  wire [2:0]        _tables_7_io_trainReadResp_entries_1_takenCtr_value;
  wire [1:0]        _tables_7_io_trainReadResp_usefulCtrs_0_value;
  wire [1:0]        _tables_7_io_trainReadResp_usefulCtrs_1_value;
  wire              _tables_7_io_resetDone;
  wire              _tables_6_io_predictReadResp_entries_0_valid;
  wire [12:0]       _tables_6_io_predictReadResp_entries_0_tag;
  wire [2:0]        _tables_6_io_predictReadResp_entries_0_takenCtr_value;
  wire              _tables_6_io_predictReadResp_entries_1_valid;
  wire [12:0]       _tables_6_io_predictReadResp_entries_1_tag;
  wire [2:0]        _tables_6_io_predictReadResp_entries_1_takenCtr_value;
  wire [1:0]        _tables_6_io_predictReadResp_usefulCtrs_0_value;
  wire [1:0]        _tables_6_io_predictReadResp_usefulCtrs_1_value;
  wire              _tables_6_io_trainReadResp_entries_0_valid;
  wire [12:0]       _tables_6_io_trainReadResp_entries_0_tag;
  wire [2:0]        _tables_6_io_trainReadResp_entries_0_takenCtr_value;
  wire              _tables_6_io_trainReadResp_entries_1_valid;
  wire [12:0]       _tables_6_io_trainReadResp_entries_1_tag;
  wire [2:0]        _tables_6_io_trainReadResp_entries_1_takenCtr_value;
  wire [1:0]        _tables_6_io_trainReadResp_usefulCtrs_0_value;
  wire [1:0]        _tables_6_io_trainReadResp_usefulCtrs_1_value;
  wire              _tables_6_io_resetDone;
  wire              _tables_5_io_predictReadResp_entries_0_valid;
  wire [12:0]       _tables_5_io_predictReadResp_entries_0_tag;
  wire [2:0]        _tables_5_io_predictReadResp_entries_0_takenCtr_value;
  wire              _tables_5_io_predictReadResp_entries_1_valid;
  wire [12:0]       _tables_5_io_predictReadResp_entries_1_tag;
  wire [2:0]        _tables_5_io_predictReadResp_entries_1_takenCtr_value;
  wire [1:0]        _tables_5_io_predictReadResp_usefulCtrs_0_value;
  wire [1:0]        _tables_5_io_predictReadResp_usefulCtrs_1_value;
  wire              _tables_5_io_trainReadResp_entries_0_valid;
  wire [12:0]       _tables_5_io_trainReadResp_entries_0_tag;
  wire [2:0]        _tables_5_io_trainReadResp_entries_0_takenCtr_value;
  wire              _tables_5_io_trainReadResp_entries_1_valid;
  wire [12:0]       _tables_5_io_trainReadResp_entries_1_tag;
  wire [2:0]        _tables_5_io_trainReadResp_entries_1_takenCtr_value;
  wire [1:0]        _tables_5_io_trainReadResp_usefulCtrs_0_value;
  wire [1:0]        _tables_5_io_trainReadResp_usefulCtrs_1_value;
  wire              _tables_5_io_resetDone;
  wire              _tables_4_io_predictReadResp_entries_0_valid;
  wire [12:0]       _tables_4_io_predictReadResp_entries_0_tag;
  wire [2:0]        _tables_4_io_predictReadResp_entries_0_takenCtr_value;
  wire              _tables_4_io_predictReadResp_entries_1_valid;
  wire [12:0]       _tables_4_io_predictReadResp_entries_1_tag;
  wire [2:0]        _tables_4_io_predictReadResp_entries_1_takenCtr_value;
  wire [1:0]        _tables_4_io_predictReadResp_usefulCtrs_0_value;
  wire [1:0]        _tables_4_io_predictReadResp_usefulCtrs_1_value;
  wire              _tables_4_io_trainReadResp_entries_0_valid;
  wire [12:0]       _tables_4_io_trainReadResp_entries_0_tag;
  wire [2:0]        _tables_4_io_trainReadResp_entries_0_takenCtr_value;
  wire              _tables_4_io_trainReadResp_entries_1_valid;
  wire [12:0]       _tables_4_io_trainReadResp_entries_1_tag;
  wire [2:0]        _tables_4_io_trainReadResp_entries_1_takenCtr_value;
  wire [1:0]        _tables_4_io_trainReadResp_usefulCtrs_0_value;
  wire [1:0]        _tables_4_io_trainReadResp_usefulCtrs_1_value;
  wire              _tables_4_io_resetDone;
  wire              _tables_3_io_predictReadResp_entries_0_valid;
  wire [12:0]       _tables_3_io_predictReadResp_entries_0_tag;
  wire [2:0]        _tables_3_io_predictReadResp_entries_0_takenCtr_value;
  wire              _tables_3_io_predictReadResp_entries_1_valid;
  wire [12:0]       _tables_3_io_predictReadResp_entries_1_tag;
  wire [2:0]        _tables_3_io_predictReadResp_entries_1_takenCtr_value;
  wire [1:0]        _tables_3_io_predictReadResp_usefulCtrs_0_value;
  wire [1:0]        _tables_3_io_predictReadResp_usefulCtrs_1_value;
  wire              _tables_3_io_trainReadResp_entries_0_valid;
  wire [12:0]       _tables_3_io_trainReadResp_entries_0_tag;
  wire [2:0]        _tables_3_io_trainReadResp_entries_0_takenCtr_value;
  wire              _tables_3_io_trainReadResp_entries_1_valid;
  wire [12:0]       _tables_3_io_trainReadResp_entries_1_tag;
  wire [2:0]        _tables_3_io_trainReadResp_entries_1_takenCtr_value;
  wire [1:0]        _tables_3_io_trainReadResp_usefulCtrs_0_value;
  wire [1:0]        _tables_3_io_trainReadResp_usefulCtrs_1_value;
  wire              _tables_3_io_resetDone;
  wire              _tables_2_io_predictReadResp_entries_0_valid;
  wire [12:0]       _tables_2_io_predictReadResp_entries_0_tag;
  wire [2:0]        _tables_2_io_predictReadResp_entries_0_takenCtr_value;
  wire              _tables_2_io_predictReadResp_entries_1_valid;
  wire [12:0]       _tables_2_io_predictReadResp_entries_1_tag;
  wire [2:0]        _tables_2_io_predictReadResp_entries_1_takenCtr_value;
  wire [1:0]        _tables_2_io_predictReadResp_usefulCtrs_0_value;
  wire [1:0]        _tables_2_io_predictReadResp_usefulCtrs_1_value;
  wire              _tables_2_io_trainReadResp_entries_0_valid;
  wire [12:0]       _tables_2_io_trainReadResp_entries_0_tag;
  wire [2:0]        _tables_2_io_trainReadResp_entries_0_takenCtr_value;
  wire              _tables_2_io_trainReadResp_entries_1_valid;
  wire [12:0]       _tables_2_io_trainReadResp_entries_1_tag;
  wire [2:0]        _tables_2_io_trainReadResp_entries_1_takenCtr_value;
  wire [1:0]        _tables_2_io_trainReadResp_usefulCtrs_0_value;
  wire [1:0]        _tables_2_io_trainReadResp_usefulCtrs_1_value;
  wire              _tables_2_io_resetDone;
  wire              _tables_1_io_predictReadResp_entries_0_valid;
  wire [12:0]       _tables_1_io_predictReadResp_entries_0_tag;
  wire [2:0]        _tables_1_io_predictReadResp_entries_0_takenCtr_value;
  wire              _tables_1_io_predictReadResp_entries_1_valid;
  wire [12:0]       _tables_1_io_predictReadResp_entries_1_tag;
  wire [2:0]        _tables_1_io_predictReadResp_entries_1_takenCtr_value;
  wire [1:0]        _tables_1_io_predictReadResp_usefulCtrs_0_value;
  wire [1:0]        _tables_1_io_predictReadResp_usefulCtrs_1_value;
  wire              _tables_1_io_trainReadResp_entries_0_valid;
  wire [12:0]       _tables_1_io_trainReadResp_entries_0_tag;
  wire [2:0]        _tables_1_io_trainReadResp_entries_0_takenCtr_value;
  wire              _tables_1_io_trainReadResp_entries_1_valid;
  wire [12:0]       _tables_1_io_trainReadResp_entries_1_tag;
  wire [2:0]        _tables_1_io_trainReadResp_entries_1_takenCtr_value;
  wire [1:0]        _tables_1_io_trainReadResp_usefulCtrs_0_value;
  wire [1:0]        _tables_1_io_trainReadResp_usefulCtrs_1_value;
  wire              _tables_1_io_resetDone;
  wire              _tables_0_io_predictReadResp_entries_0_valid;
  wire [12:0]       _tables_0_io_predictReadResp_entries_0_tag;
  wire [2:0]        _tables_0_io_predictReadResp_entries_0_takenCtr_value;
  wire              _tables_0_io_predictReadResp_entries_1_valid;
  wire [12:0]       _tables_0_io_predictReadResp_entries_1_tag;
  wire [2:0]        _tables_0_io_predictReadResp_entries_1_takenCtr_value;
  wire [1:0]        _tables_0_io_predictReadResp_usefulCtrs_0_value;
  wire [1:0]        _tables_0_io_predictReadResp_usefulCtrs_1_value;
  wire              _tables_0_io_trainReadResp_entries_0_valid;
  wire [12:0]       _tables_0_io_trainReadResp_entries_0_tag;
  wire [2:0]        _tables_0_io_trainReadResp_entries_0_takenCtr_value;
  wire              _tables_0_io_trainReadResp_entries_1_valid;
  wire [12:0]       _tables_0_io_trainReadResp_entries_1_tag;
  wire [2:0]        _tables_0_io_trainReadResp_entries_1_takenCtr_value;
  wire [1:0]        _tables_0_io_trainReadResp_usefulCtrs_0_value;
  wire [1:0]        _tables_0_io_trainReadResp_usefulCtrs_1_value;
  wire              _tables_0_io_resetDone;
  reg  [7:0]        usefulResetCtr_value;
  reg  [6:0]        useAltOnNaVec_0_value;
  reg  [6:0]        useAltOnNaVec_1_value;
  reg  [6:0]        useAltOnNaVec_2_value;
  reg  [6:0]        useAltOnNaVec_3_value;
  reg  [6:0]        useAltOnNaVec_4_value;
  reg  [6:0]        useAltOnNaVec_5_value;
  reg  [6:0]        useAltOnNaVec_6_value;
  reg  [6:0]        useAltOnNaVec_7_value;
  reg  [6:0]        useAltOnNaVec_8_value;
  reg  [6:0]        useAltOnNaVec_9_value;
  reg  [6:0]        useAltOnNaVec_10_value;
  reg  [6:0]        useAltOnNaVec_11_value;
  reg  [6:0]        useAltOnNaVec_12_value;
  reg  [6:0]        useAltOnNaVec_13_value;
  reg  [6:0]        useAltOnNaVec_14_value;
  reg  [6:0]        useAltOnNaVec_15_value;
  reg  [6:0]        useAltOnNaVec_16_value;
  reg  [6:0]        useAltOnNaVec_17_value;
  reg  [6:0]        useAltOnNaVec_18_value;
  reg  [6:0]        useAltOnNaVec_19_value;
  reg  [6:0]        useAltOnNaVec_20_value;
  reg  [6:0]        useAltOnNaVec_21_value;
  reg  [6:0]        useAltOnNaVec_22_value;
  reg  [6:0]        useAltOnNaVec_23_value;
  reg  [6:0]        useAltOnNaVec_24_value;
  reg  [6:0]        useAltOnNaVec_25_value;
  reg  [6:0]        useAltOnNaVec_26_value;
  reg  [6:0]        useAltOnNaVec_27_value;
  reg  [6:0]        useAltOnNaVec_28_value;
  reg  [6:0]        useAltOnNaVec_29_value;
  reg  [6:0]        useAltOnNaVec_30_value;
  reg  [6:0]        useAltOnNaVec_31_value;
  reg  [6:0]        useAltOnNaVec_32_value;
  reg  [6:0]        useAltOnNaVec_33_value;
  reg  [6:0]        useAltOnNaVec_34_value;
  reg  [6:0]        useAltOnNaVec_35_value;
  reg  [6:0]        useAltOnNaVec_36_value;
  reg  [6:0]        useAltOnNaVec_37_value;
  reg  [6:0]        useAltOnNaVec_38_value;
  reg  [6:0]        useAltOnNaVec_39_value;
  reg  [6:0]        useAltOnNaVec_40_value;
  reg  [6:0]        useAltOnNaVec_41_value;
  reg  [6:0]        useAltOnNaVec_42_value;
  reg  [6:0]        useAltOnNaVec_43_value;
  reg  [6:0]        useAltOnNaVec_44_value;
  reg  [6:0]        useAltOnNaVec_45_value;
  reg  [6:0]        useAltOnNaVec_46_value;
  reg  [6:0]        useAltOnNaVec_47_value;
  reg  [6:0]        useAltOnNaVec_48_value;
  reg  [6:0]        useAltOnNaVec_49_value;
  reg  [6:0]        useAltOnNaVec_50_value;
  reg  [6:0]        useAltOnNaVec_51_value;
  reg  [6:0]        useAltOnNaVec_52_value;
  reg  [6:0]        useAltOnNaVec_53_value;
  reg  [6:0]        useAltOnNaVec_54_value;
  reg  [6:0]        useAltOnNaVec_55_value;
  reg  [6:0]        useAltOnNaVec_56_value;
  reg  [6:0]        useAltOnNaVec_57_value;
  reg  [6:0]        useAltOnNaVec_58_value;
  reg  [6:0]        useAltOnNaVec_59_value;
  reg  [6:0]        useAltOnNaVec_60_value;
  reg  [6:0]        useAltOnNaVec_61_value;
  reg  [6:0]        useAltOnNaVec_62_value;
  reg  [6:0]        useAltOnNaVec_63_value;
  reg  [6:0]        useAltOnNaVec_64_value;
  reg  [6:0]        useAltOnNaVec_65_value;
  reg  [6:0]        useAltOnNaVec_66_value;
  reg  [6:0]        useAltOnNaVec_67_value;
  reg  [6:0]        useAltOnNaVec_68_value;
  reg  [6:0]        useAltOnNaVec_69_value;
  reg  [6:0]        useAltOnNaVec_70_value;
  reg  [6:0]        useAltOnNaVec_71_value;
  reg  [6:0]        useAltOnNaVec_72_value;
  reg  [6:0]        useAltOnNaVec_73_value;
  reg  [6:0]        useAltOnNaVec_74_value;
  reg  [6:0]        useAltOnNaVec_75_value;
  reg  [6:0]        useAltOnNaVec_76_value;
  reg  [6:0]        useAltOnNaVec_77_value;
  reg  [6:0]        useAltOnNaVec_78_value;
  reg  [6:0]        useAltOnNaVec_79_value;
  reg  [6:0]        useAltOnNaVec_80_value;
  reg  [6:0]        useAltOnNaVec_81_value;
  reg  [6:0]        useAltOnNaVec_82_value;
  reg  [6:0]        useAltOnNaVec_83_value;
  reg  [6:0]        useAltOnNaVec_84_value;
  reg  [6:0]        useAltOnNaVec_85_value;
  reg  [6:0]        useAltOnNaVec_86_value;
  reg  [6:0]        useAltOnNaVec_87_value;
  reg  [6:0]        useAltOnNaVec_88_value;
  reg  [6:0]        useAltOnNaVec_89_value;
  reg  [6:0]        useAltOnNaVec_90_value;
  reg  [6:0]        useAltOnNaVec_91_value;
  reg  [6:0]        useAltOnNaVec_92_value;
  reg  [6:0]        useAltOnNaVec_93_value;
  reg  [6:0]        useAltOnNaVec_94_value;
  reg  [6:0]        useAltOnNaVec_95_value;
  reg  [6:0]        useAltOnNaVec_96_value;
  reg  [6:0]        useAltOnNaVec_97_value;
  reg  [6:0]        useAltOnNaVec_98_value;
  reg  [6:0]        useAltOnNaVec_99_value;
  reg  [6:0]        useAltOnNaVec_100_value;
  reg  [6:0]        useAltOnNaVec_101_value;
  reg  [6:0]        useAltOnNaVec_102_value;
  reg  [6:0]        useAltOnNaVec_103_value;
  reg  [6:0]        useAltOnNaVec_104_value;
  reg  [6:0]        useAltOnNaVec_105_value;
  reg  [6:0]        useAltOnNaVec_106_value;
  reg  [6:0]        useAltOnNaVec_107_value;
  reg  [6:0]        useAltOnNaVec_108_value;
  reg  [6:0]        useAltOnNaVec_109_value;
  reg  [6:0]        useAltOnNaVec_110_value;
  reg  [6:0]        useAltOnNaVec_111_value;
  reg  [6:0]        useAltOnNaVec_112_value;
  reg  [6:0]        useAltOnNaVec_113_value;
  reg  [6:0]        useAltOnNaVec_114_value;
  reg  [6:0]        useAltOnNaVec_115_value;
  reg  [6:0]        useAltOnNaVec_116_value;
  reg  [6:0]        useAltOnNaVec_117_value;
  reg  [6:0]        useAltOnNaVec_118_value;
  reg  [6:0]        useAltOnNaVec_119_value;
  reg  [6:0]        useAltOnNaVec_120_value;
  reg  [6:0]        useAltOnNaVec_121_value;
  reg  [6:0]        useAltOnNaVec_122_value;
  reg  [6:0]        useAltOnNaVec_123_value;
  reg  [6:0]        useAltOnNaVec_124_value;
  reg  [6:0]        useAltOnNaVec_125_value;
  reg  [6:0]        useAltOnNaVec_126_value;
  reg  [6:0]        useAltOnNaVec_127_value;
  reg               resetDone;
  wire              s0_fire = io_stageCtrl_s0_fire & io_enable;
  wire              tables_0_io_predictReadReq_valid_probe;
  assign tables_0_io_predictReadReq_valid_probe = s0_fire;
  wire              tables_1_io_predictReadReq_valid_probe;
  assign tables_1_io_predictReadReq_valid_probe = s0_fire;
  wire              tables_2_io_predictReadReq_valid_probe;
  assign tables_2_io_predictReadReq_valid_probe = s0_fire;
  wire              tables_3_io_predictReadReq_valid_probe;
  assign tables_3_io_predictReadReq_valid_probe = s0_fire;
  wire              tables_4_io_predictReadReq_valid_probe;
  assign tables_4_io_predictReadReq_valid_probe = s0_fire;
  wire              tables_5_io_predictReadReq_valid_probe;
  assign tables_5_io_predictReadReq_valid_probe = s0_fire;
  wire              tables_6_io_predictReadReq_valid_probe;
  assign tables_6_io_predictReadReq_valid_probe = s0_fire;
  wire              tables_7_io_predictReadReq_valid_probe;
  assign tables_7_io_predictReadReq_valid_probe = s0_fire;
  wire [3:0]        s0_bankMask = 4'h1 << io_startPc_addr[1:0];
  reg  [48:0]       s1_startPc_addr;
  reg  [12:0]       s1_foldedHist_0_forTag;
  reg  [12:0]       s1_foldedHist_1_forTag;
  reg  [12:0]       s1_foldedHist_2_forTag;
  reg  [12:0]       s1_foldedHist_3_forTag;
  reg  [12:0]       s1_foldedHist_4_forTag;
  reg  [12:0]       s1_foldedHist_5_forTag;
  reg  [12:0]       s1_foldedHist_6_forTag;
  reg  [12:0]       s1_foldedHist_7_forTag;
  reg               s1_readResp_REG;
  reg               s1_readResp_r_0_entries_0_valid;
  reg  [12:0]       s1_readResp_r_0_entries_0_tag;
  reg  [2:0]        s1_readResp_r_0_entries_0_takenCtr_value;
  reg               s1_readResp_r_0_entries_1_valid;
  reg  [12:0]       s1_readResp_r_0_entries_1_tag;
  reg  [2:0]        s1_readResp_r_0_entries_1_takenCtr_value;
  reg  [1:0]        s1_readResp_r_0_usefulCtrs_0_value;
  reg  [1:0]        s1_readResp_r_0_usefulCtrs_1_value;
  reg               s1_readResp_r_1_entries_0_valid;
  reg  [12:0]       s1_readResp_r_1_entries_0_tag;
  reg  [2:0]        s1_readResp_r_1_entries_0_takenCtr_value;
  reg               s1_readResp_r_1_entries_1_valid;
  reg  [12:0]       s1_readResp_r_1_entries_1_tag;
  reg  [2:0]        s1_readResp_r_1_entries_1_takenCtr_value;
  reg  [1:0]        s1_readResp_r_1_usefulCtrs_0_value;
  reg  [1:0]        s1_readResp_r_1_usefulCtrs_1_value;
  reg               s1_readResp_r_2_entries_0_valid;
  reg  [12:0]       s1_readResp_r_2_entries_0_tag;
  reg  [2:0]        s1_readResp_r_2_entries_0_takenCtr_value;
  reg               s1_readResp_r_2_entries_1_valid;
  reg  [12:0]       s1_readResp_r_2_entries_1_tag;
  reg  [2:0]        s1_readResp_r_2_entries_1_takenCtr_value;
  reg  [1:0]        s1_readResp_r_2_usefulCtrs_0_value;
  reg  [1:0]        s1_readResp_r_2_usefulCtrs_1_value;
  reg               s1_readResp_r_3_entries_0_valid;
  reg  [12:0]       s1_readResp_r_3_entries_0_tag;
  reg  [2:0]        s1_readResp_r_3_entries_0_takenCtr_value;
  reg               s1_readResp_r_3_entries_1_valid;
  reg  [12:0]       s1_readResp_r_3_entries_1_tag;
  reg  [2:0]        s1_readResp_r_3_entries_1_takenCtr_value;
  reg  [1:0]        s1_readResp_r_3_usefulCtrs_0_value;
  reg  [1:0]        s1_readResp_r_3_usefulCtrs_1_value;
  reg               s1_readResp_r_4_entries_0_valid;
  reg  [12:0]       s1_readResp_r_4_entries_0_tag;
  reg  [2:0]        s1_readResp_r_4_entries_0_takenCtr_value;
  reg               s1_readResp_r_4_entries_1_valid;
  reg  [12:0]       s1_readResp_r_4_entries_1_tag;
  reg  [2:0]        s1_readResp_r_4_entries_1_takenCtr_value;
  reg  [1:0]        s1_readResp_r_4_usefulCtrs_0_value;
  reg  [1:0]        s1_readResp_r_4_usefulCtrs_1_value;
  reg               s1_readResp_r_5_entries_0_valid;
  reg  [12:0]       s1_readResp_r_5_entries_0_tag;
  reg  [2:0]        s1_readResp_r_5_entries_0_takenCtr_value;
  reg               s1_readResp_r_5_entries_1_valid;
  reg  [12:0]       s1_readResp_r_5_entries_1_tag;
  reg  [2:0]        s1_readResp_r_5_entries_1_takenCtr_value;
  reg  [1:0]        s1_readResp_r_5_usefulCtrs_0_value;
  reg  [1:0]        s1_readResp_r_5_usefulCtrs_1_value;
  reg               s1_readResp_r_6_entries_0_valid;
  reg  [12:0]       s1_readResp_r_6_entries_0_tag;
  reg  [2:0]        s1_readResp_r_6_entries_0_takenCtr_value;
  reg               s1_readResp_r_6_entries_1_valid;
  reg  [12:0]       s1_readResp_r_6_entries_1_tag;
  reg  [2:0]        s1_readResp_r_6_entries_1_takenCtr_value;
  reg  [1:0]        s1_readResp_r_6_usefulCtrs_0_value;
  reg  [1:0]        s1_readResp_r_6_usefulCtrs_1_value;
  reg               s1_readResp_r_7_entries_0_valid;
  reg  [12:0]       s1_readResp_r_7_entries_0_tag;
  reg  [2:0]        s1_readResp_r_7_entries_0_takenCtr_value;
  reg               s1_readResp_r_7_entries_1_valid;
  reg  [12:0]       s1_readResp_r_7_entries_1_tag;
  reg  [2:0]        s1_readResp_r_7_entries_1_takenCtr_value;
  reg  [1:0]        s1_readResp_r_7_usefulCtrs_0_value;
  reg  [1:0]        s1_readResp_r_7_usefulCtrs_1_value;
  reg  [48:0]       s2_startPc_addr;
  reg  [12:0]       s2_rawTag_0;
  reg  [12:0]       s2_rawTag_1;
  reg  [12:0]       s2_rawTag_2;
  reg  [12:0]       s2_rawTag_3;
  reg  [12:0]       s2_rawTag_4;
  reg  [12:0]       s2_rawTag_5;
  reg  [12:0]       s2_rawTag_6;
  reg  [12:0]       s2_rawTag_7;
  reg               s2_readResp_0_entries_0_valid;
  reg  [12:0]       s2_readResp_0_entries_0_tag;
  reg  [2:0]        s2_readResp_0_entries_0_takenCtr_value;
  reg               s2_readResp_0_entries_1_valid;
  reg  [12:0]       s2_readResp_0_entries_1_tag;
  reg  [2:0]        s2_readResp_0_entries_1_takenCtr_value;
  reg  [1:0]        s2_readResp_0_usefulCtrs_0_value;
  reg  [1:0]        s2_readResp_0_usefulCtrs_1_value;
  reg               s2_readResp_1_entries_0_valid;
  reg  [12:0]       s2_readResp_1_entries_0_tag;
  reg  [2:0]        s2_readResp_1_entries_0_takenCtr_value;
  reg               s2_readResp_1_entries_1_valid;
  reg  [12:0]       s2_readResp_1_entries_1_tag;
  reg  [2:0]        s2_readResp_1_entries_1_takenCtr_value;
  reg  [1:0]        s2_readResp_1_usefulCtrs_0_value;
  reg  [1:0]        s2_readResp_1_usefulCtrs_1_value;
  reg               s2_readResp_2_entries_0_valid;
  reg  [12:0]       s2_readResp_2_entries_0_tag;
  reg  [2:0]        s2_readResp_2_entries_0_takenCtr_value;
  reg               s2_readResp_2_entries_1_valid;
  reg  [12:0]       s2_readResp_2_entries_1_tag;
  reg  [2:0]        s2_readResp_2_entries_1_takenCtr_value;
  reg  [1:0]        s2_readResp_2_usefulCtrs_0_value;
  reg  [1:0]        s2_readResp_2_usefulCtrs_1_value;
  reg               s2_readResp_3_entries_0_valid;
  reg  [12:0]       s2_readResp_3_entries_0_tag;
  reg  [2:0]        s2_readResp_3_entries_0_takenCtr_value;
  reg               s2_readResp_3_entries_1_valid;
  reg  [12:0]       s2_readResp_3_entries_1_tag;
  reg  [2:0]        s2_readResp_3_entries_1_takenCtr_value;
  reg  [1:0]        s2_readResp_3_usefulCtrs_0_value;
  reg  [1:0]        s2_readResp_3_usefulCtrs_1_value;
  reg               s2_readResp_4_entries_0_valid;
  reg  [12:0]       s2_readResp_4_entries_0_tag;
  reg  [2:0]        s2_readResp_4_entries_0_takenCtr_value;
  reg               s2_readResp_4_entries_1_valid;
  reg  [12:0]       s2_readResp_4_entries_1_tag;
  reg  [2:0]        s2_readResp_4_entries_1_takenCtr_value;
  reg  [1:0]        s2_readResp_4_usefulCtrs_0_value;
  reg  [1:0]        s2_readResp_4_usefulCtrs_1_value;
  reg               s2_readResp_5_entries_0_valid;
  reg  [12:0]       s2_readResp_5_entries_0_tag;
  reg  [2:0]        s2_readResp_5_entries_0_takenCtr_value;
  reg               s2_readResp_5_entries_1_valid;
  reg  [12:0]       s2_readResp_5_entries_1_tag;
  reg  [2:0]        s2_readResp_5_entries_1_takenCtr_value;
  reg  [1:0]        s2_readResp_5_usefulCtrs_0_value;
  reg  [1:0]        s2_readResp_5_usefulCtrs_1_value;
  reg               s2_readResp_6_entries_0_valid;
  reg  [12:0]       s2_readResp_6_entries_0_tag;
  reg  [2:0]        s2_readResp_6_entries_0_takenCtr_value;
  reg               s2_readResp_6_entries_1_valid;
  reg  [12:0]       s2_readResp_6_entries_1_tag;
  reg  [2:0]        s2_readResp_6_entries_1_takenCtr_value;
  reg  [1:0]        s2_readResp_6_usefulCtrs_0_value;
  reg  [1:0]        s2_readResp_6_usefulCtrs_1_value;
  reg               s2_readResp_7_entries_0_valid;
  reg  [12:0]       s2_readResp_7_entries_0_tag;
  reg  [2:0]        s2_readResp_7_entries_0_takenCtr_value;
  reg               s2_readResp_7_entries_1_valid;
  reg  [12:0]       s2_readResp_7_entries_1_tag;
  reg  [2:0]        s2_readResp_7_entries_1_takenCtr_value;
  reg  [1:0]        s2_readResp_7_usefulCtrs_0_value;
  reg  [1:0]        s2_readResp_7_usefulCtrs_1_value;
  wire [127:0][6:0] _GEN =
    {{useAltOnNaVec_127_value},
     {useAltOnNaVec_126_value},
     {useAltOnNaVec_125_value},
     {useAltOnNaVec_124_value},
     {useAltOnNaVec_123_value},
     {useAltOnNaVec_122_value},
     {useAltOnNaVec_121_value},
     {useAltOnNaVec_120_value},
     {useAltOnNaVec_119_value},
     {useAltOnNaVec_118_value},
     {useAltOnNaVec_117_value},
     {useAltOnNaVec_116_value},
     {useAltOnNaVec_115_value},
     {useAltOnNaVec_114_value},
     {useAltOnNaVec_113_value},
     {useAltOnNaVec_112_value},
     {useAltOnNaVec_111_value},
     {useAltOnNaVec_110_value},
     {useAltOnNaVec_109_value},
     {useAltOnNaVec_108_value},
     {useAltOnNaVec_107_value},
     {useAltOnNaVec_106_value},
     {useAltOnNaVec_105_value},
     {useAltOnNaVec_104_value},
     {useAltOnNaVec_103_value},
     {useAltOnNaVec_102_value},
     {useAltOnNaVec_101_value},
     {useAltOnNaVec_100_value},
     {useAltOnNaVec_99_value},
     {useAltOnNaVec_98_value},
     {useAltOnNaVec_97_value},
     {useAltOnNaVec_96_value},
     {useAltOnNaVec_95_value},
     {useAltOnNaVec_94_value},
     {useAltOnNaVec_93_value},
     {useAltOnNaVec_92_value},
     {useAltOnNaVec_91_value},
     {useAltOnNaVec_90_value},
     {useAltOnNaVec_89_value},
     {useAltOnNaVec_88_value},
     {useAltOnNaVec_87_value},
     {useAltOnNaVec_86_value},
     {useAltOnNaVec_85_value},
     {useAltOnNaVec_84_value},
     {useAltOnNaVec_83_value},
     {useAltOnNaVec_82_value},
     {useAltOnNaVec_81_value},
     {useAltOnNaVec_80_value},
     {useAltOnNaVec_79_value},
     {useAltOnNaVec_78_value},
     {useAltOnNaVec_77_value},
     {useAltOnNaVec_76_value},
     {useAltOnNaVec_75_value},
     {useAltOnNaVec_74_value},
     {useAltOnNaVec_73_value},
     {useAltOnNaVec_72_value},
     {useAltOnNaVec_71_value},
     {useAltOnNaVec_70_value},
     {useAltOnNaVec_69_value},
     {useAltOnNaVec_68_value},
     {useAltOnNaVec_67_value},
     {useAltOnNaVec_66_value},
     {useAltOnNaVec_65_value},
     {useAltOnNaVec_64_value},
     {useAltOnNaVec_63_value},
     {useAltOnNaVec_62_value},
     {useAltOnNaVec_61_value},
     {useAltOnNaVec_60_value},
     {useAltOnNaVec_59_value},
     {useAltOnNaVec_58_value},
     {useAltOnNaVec_57_value},
     {useAltOnNaVec_56_value},
     {useAltOnNaVec_55_value},
     {useAltOnNaVec_54_value},
     {useAltOnNaVec_53_value},
     {useAltOnNaVec_52_value},
     {useAltOnNaVec_51_value},
     {useAltOnNaVec_50_value},
     {useAltOnNaVec_49_value},
     {useAltOnNaVec_48_value},
     {useAltOnNaVec_47_value},
     {useAltOnNaVec_46_value},
     {useAltOnNaVec_45_value},
     {useAltOnNaVec_44_value},
     {useAltOnNaVec_43_value},
     {useAltOnNaVec_42_value},
     {useAltOnNaVec_41_value},
     {useAltOnNaVec_40_value},
     {useAltOnNaVec_39_value},
     {useAltOnNaVec_38_value},
     {useAltOnNaVec_37_value},
     {useAltOnNaVec_36_value},
     {useAltOnNaVec_35_value},
     {useAltOnNaVec_34_value},
     {useAltOnNaVec_33_value},
     {useAltOnNaVec_32_value},
     {useAltOnNaVec_31_value},
     {useAltOnNaVec_30_value},
     {useAltOnNaVec_29_value},
     {useAltOnNaVec_28_value},
     {useAltOnNaVec_27_value},
     {useAltOnNaVec_26_value},
     {useAltOnNaVec_25_value},
     {useAltOnNaVec_24_value},
     {useAltOnNaVec_23_value},
     {useAltOnNaVec_22_value},
     {useAltOnNaVec_21_value},
     {useAltOnNaVec_20_value},
     {useAltOnNaVec_19_value},
     {useAltOnNaVec_18_value},
     {useAltOnNaVec_17_value},
     {useAltOnNaVec_16_value},
     {useAltOnNaVec_15_value},
     {useAltOnNaVec_14_value},
     {useAltOnNaVec_13_value},
     {useAltOnNaVec_12_value},
     {useAltOnNaVec_11_value},
     {useAltOnNaVec_10_value},
     {useAltOnNaVec_9_value},
     {useAltOnNaVec_8_value},
     {useAltOnNaVec_7_value},
     {useAltOnNaVec_6_value},
     {useAltOnNaVec_5_value},
     {useAltOnNaVec_4_value},
     {useAltOnNaVec_3_value},
     {useAltOnNaVec_2_value},
     {useAltOnNaVec_1_value},
     {useAltOnNaVec_0_value}};
  wire [12:0]       allTableTagMatchResults_tag =
    {s2_rawTag_0[12:5], s2_rawTag_0[4:0] ^ io_fromMainBtb_result_0_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0 =
    s2_readResp_0_entries_0_valid
    & s2_readResp_0_entries_0_tag == allTableTagMatchResults_tag;
  wire              allTableTagMatchResults_hitWayMask_1 =
    s2_readResp_0_entries_1_valid
    & s2_readResp_0_entries_1_tag == allTableTagMatchResults_tag;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc =
    allTableTagMatchResults_hitWayMask_0
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1, 1'h0};
  wire              s2_branch_0_table_0_result_hit =
    allTableTagMatchResults_hitWayMask_0 | allTableTagMatchResults_hitWayMask_1;
  wire [2:0]        s2_branch_0_table_0_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc[0]
       ? s2_readResp_0_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc[1]
         ? s2_readResp_0_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_1 =
    {s2_rawTag_1[12:5], s2_rawTag_1[4:0] ^ io_fromMainBtb_result_0_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_1 =
    s2_readResp_1_entries_0_valid
    & s2_readResp_1_entries_0_tag == allTableTagMatchResults_tag_1;
  wire              allTableTagMatchResults_hitWayMask_1_1 =
    s2_readResp_1_entries_1_valid
    & s2_readResp_1_entries_1_tag == allTableTagMatchResults_tag_1;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_1 =
    allTableTagMatchResults_hitWayMask_0_1
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_1, 1'h0};
  wire              s2_branch_0_table_1_result_hit =
    allTableTagMatchResults_hitWayMask_0_1 | allTableTagMatchResults_hitWayMask_1_1;
  wire [2:0]        s2_branch_0_table_1_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_1[0]
       ? s2_readResp_1_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_1[1]
         ? s2_readResp_1_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_2 =
    {s2_rawTag_2[12:5], s2_rawTag_2[4:0] ^ io_fromMainBtb_result_0_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_2 =
    s2_readResp_2_entries_0_valid
    & s2_readResp_2_entries_0_tag == allTableTagMatchResults_tag_2;
  wire              allTableTagMatchResults_hitWayMask_1_2 =
    s2_readResp_2_entries_1_valid
    & s2_readResp_2_entries_1_tag == allTableTagMatchResults_tag_2;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_2 =
    allTableTagMatchResults_hitWayMask_0_2
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_2, 1'h0};
  wire              s2_branch_0_table_2_result_hit =
    allTableTagMatchResults_hitWayMask_0_2 | allTableTagMatchResults_hitWayMask_1_2;
  wire [2:0]        s2_branch_0_table_2_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_2[0]
       ? s2_readResp_2_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_2[1]
         ? s2_readResp_2_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_3 =
    {s2_rawTag_3[12:5], s2_rawTag_3[4:0] ^ io_fromMainBtb_result_0_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_3 =
    s2_readResp_3_entries_0_valid
    & s2_readResp_3_entries_0_tag == allTableTagMatchResults_tag_3;
  wire              allTableTagMatchResults_hitWayMask_1_3 =
    s2_readResp_3_entries_1_valid
    & s2_readResp_3_entries_1_tag == allTableTagMatchResults_tag_3;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_3 =
    allTableTagMatchResults_hitWayMask_0_3
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_3, 1'h0};
  wire              s2_branch_0_table_3_result_hit =
    allTableTagMatchResults_hitWayMask_0_3 | allTableTagMatchResults_hitWayMask_1_3;
  wire [2:0]        s2_branch_0_table_3_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_3[0]
       ? s2_readResp_3_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_3[1]
         ? s2_readResp_3_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_4 =
    {s2_rawTag_4[12:5], s2_rawTag_4[4:0] ^ io_fromMainBtb_result_0_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_4 =
    s2_readResp_4_entries_0_valid
    & s2_readResp_4_entries_0_tag == allTableTagMatchResults_tag_4;
  wire              allTableTagMatchResults_hitWayMask_1_4 =
    s2_readResp_4_entries_1_valid
    & s2_readResp_4_entries_1_tag == allTableTagMatchResults_tag_4;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_4 =
    allTableTagMatchResults_hitWayMask_0_4
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_4, 1'h0};
  wire              s2_branch_0_table_4_result_hit =
    allTableTagMatchResults_hitWayMask_0_4 | allTableTagMatchResults_hitWayMask_1_4;
  wire [2:0]        s2_branch_0_table_4_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_4[0]
       ? s2_readResp_4_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_4[1]
         ? s2_readResp_4_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_5 =
    {s2_rawTag_5[12:5], s2_rawTag_5[4:0] ^ io_fromMainBtb_result_0_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_5 =
    s2_readResp_5_entries_0_valid
    & s2_readResp_5_entries_0_tag == allTableTagMatchResults_tag_5;
  wire              allTableTagMatchResults_hitWayMask_1_5 =
    s2_readResp_5_entries_1_valid
    & s2_readResp_5_entries_1_tag == allTableTagMatchResults_tag_5;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_5 =
    allTableTagMatchResults_hitWayMask_0_5
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_5, 1'h0};
  wire              s2_branch_0_table_5_result_hit =
    allTableTagMatchResults_hitWayMask_0_5 | allTableTagMatchResults_hitWayMask_1_5;
  wire [2:0]        s2_branch_0_table_5_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_5[0]
       ? s2_readResp_5_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_5[1]
         ? s2_readResp_5_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_6 =
    {s2_rawTag_6[12:5], s2_rawTag_6[4:0] ^ io_fromMainBtb_result_0_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_6 =
    s2_readResp_6_entries_0_valid
    & s2_readResp_6_entries_0_tag == allTableTagMatchResults_tag_6;
  wire              allTableTagMatchResults_hitWayMask_1_6 =
    s2_readResp_6_entries_1_valid
    & s2_readResp_6_entries_1_tag == allTableTagMatchResults_tag_6;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_6 =
    allTableTagMatchResults_hitWayMask_0_6
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_6, 1'h0};
  wire              s2_branch_0_table_6_result_hit =
    allTableTagMatchResults_hitWayMask_0_6 | allTableTagMatchResults_hitWayMask_1_6;
  wire [2:0]        s2_branch_0_table_6_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_6[0]
       ? s2_readResp_6_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_6[1]
         ? s2_readResp_6_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_7 =
    {s2_rawTag_7[12:5], s2_rawTag_7[4:0] ^ io_fromMainBtb_result_0_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_7 =
    s2_readResp_7_entries_0_valid
    & s2_readResp_7_entries_0_tag == allTableTagMatchResults_tag_7;
  wire              allTableTagMatchResults_hitWayMask_1_7 =
    s2_readResp_7_entries_1_valid
    & s2_readResp_7_entries_1_tag == allTableTagMatchResults_tag_7;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_7 =
    allTableTagMatchResults_hitWayMask_0_7
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_7, 1'h0};
  wire              s2_branch_0_table_7_result_hit =
    allTableTagMatchResults_hitWayMask_0_7 | allTableTagMatchResults_hitWayMask_1_7;
  wire [2:0]        s2_branch_0_table_7_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_7[0]
       ? s2_readResp_7_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_7[1]
         ? s2_readResp_7_entries_1_takenCtr_value
         : 3'h0);
  wire              hasProvider =
    s2_branch_0_table_0_result_hit | s2_branch_0_table_1_result_hit
    | s2_branch_0_table_2_result_hit | s2_branch_0_table_3_result_hit
    | s2_branch_0_table_4_result_hit | s2_branch_0_table_5_result_hit
    | s2_branch_0_table_6_result_hit | s2_branch_0_table_7_result_hit;
  wire [7:0]        providerTableOH_enc =
    s2_branch_0_table_7_result_hit
      ? 8'h1
      : s2_branch_0_table_6_result_hit
          ? 8'h2
          : s2_branch_0_table_5_result_hit
              ? 8'h4
              : s2_branch_0_table_4_result_hit
                  ? 8'h8
                  : s2_branch_0_table_3_result_hit
                      ? 8'h10
                      : s2_branch_0_table_2_result_hit
                          ? 8'h20
                          : s2_branch_0_table_1_result_hit
                              ? 8'h40
                              : {s2_branch_0_table_0_result_hit, 7'h0};
  wire [2:0]        provider_takenCtr_value =
    (providerTableOH_enc[7] ? s2_branch_0_table_0_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc[6] ? s2_branch_0_table_1_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc[5] ? s2_branch_0_table_2_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc[4] ? s2_branch_0_table_3_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc[3] ? s2_branch_0_table_4_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc[2] ? s2_branch_0_table_5_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc[1] ? s2_branch_0_table_6_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc[0] ? s2_branch_0_table_7_result_takenCtr_value : 3'h0);
  wire              hitTableMaskNoProvider_0 =
    s2_branch_0_table_0_result_hit & ~(providerTableOH_enc[7]);
  wire              hitTableMaskNoProvider_1 =
    s2_branch_0_table_1_result_hit & ~(providerTableOH_enc[6]);
  wire              hitTableMaskNoProvider_2 =
    s2_branch_0_table_2_result_hit & ~(providerTableOH_enc[5]);
  wire              hitTableMaskNoProvider_3 =
    s2_branch_0_table_3_result_hit & ~(providerTableOH_enc[4]);
  wire              hitTableMaskNoProvider_4 =
    s2_branch_0_table_4_result_hit & ~(providerTableOH_enc[3]);
  wire              hitTableMaskNoProvider_5 =
    s2_branch_0_table_5_result_hit & ~(providerTableOH_enc[2]);
  wire              hitTableMaskNoProvider_6 =
    s2_branch_0_table_6_result_hit & ~(providerTableOH_enc[1]);
  wire              hitTableMaskNoProvider_7 =
    s2_branch_0_table_7_result_hit & ~(providerTableOH_enc[0]);
  wire              hasAlt =
    hasProvider
    & (hitTableMaskNoProvider_0 | hitTableMaskNoProvider_1 | hitTableMaskNoProvider_2
       | hitTableMaskNoProvider_3 | hitTableMaskNoProvider_4 | hitTableMaskNoProvider_5
       | hitTableMaskNoProvider_6 | hitTableMaskNoProvider_7);
  wire [7:0]        altTableOH_enc =
    hitTableMaskNoProvider_7
      ? 8'h1
      : hitTableMaskNoProvider_6
          ? 8'h2
          : hitTableMaskNoProvider_5
              ? 8'h4
              : hitTableMaskNoProvider_4
                  ? 8'h8
                  : hitTableMaskNoProvider_3
                      ? 8'h10
                      : hitTableMaskNoProvider_2
                          ? 8'h20
                          : hitTableMaskNoProvider_1
                              ? 8'h40
                              : {hitTableMaskNoProvider_0, 7'h0};
  wire              alt_takenCtr_value =
    altTableOH_enc[7] & s2_branch_0_table_0_result_takenCtr_value[2] | altTableOH_enc[6]
    & s2_branch_0_table_1_result_takenCtr_value[2] | altTableOH_enc[5]
    & s2_branch_0_table_2_result_takenCtr_value[2] | altTableOH_enc[4]
    & s2_branch_0_table_3_result_takenCtr_value[2] | altTableOH_enc[3]
    & s2_branch_0_table_4_result_takenCtr_value[2] | altTableOH_enc[2]
    & s2_branch_0_table_5_result_takenCtr_value[2] | altTableOH_enc[1]
    & s2_branch_0_table_6_result_takenCtr_value[2] | altTableOH_enc[0]
    & s2_branch_0_table_7_result_takenCtr_value[2];
  wire              useProvider =
    hasProvider
    & (~(_GEN[{3'(s2_startPc_addr[6:4]
                  + {2'h0, io_fromMainBtb_result_0_bits_cfiPosition[4]}),
               io_fromMainBtb_result_0_bits_cfiPosition[3:0]}][6])
       | ~(provider_takenCtr_value[2] & provider_takenCtr_value[1:0] == 2'h0
           | ~(provider_takenCtr_value[2]) & (&(provider_takenCtr_value[1:0]))));
  wire [2:0]        _io_meta_entries_0_providerTableIdx_T_2 =
    {providerTableOH_enc[0], providerTableOH_enc[1], providerTableOH_enc[2]}
    | {providerTableOH_enc[4], providerTableOH_enc[5], providerTableOH_enc[6]};
  wire [1:0]        _GEN_0 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0}
       + {1'h0, allTableTagMatchResults_hitWayMask_1});
  wire [1:0]        _GEN_1 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_1}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_1});
  wire [1:0]        _GEN_2 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_2}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_2});
  wire [1:0]        _GEN_3 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_3}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_3});
  wire [1:0]        _GEN_4 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_4}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_4});
  wire [1:0]        _GEN_5 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_5}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_5});
  wire [1:0]        _GEN_6 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_6}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_6});
  wire [1:0]        _GEN_7 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_7}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_7});
  wire [7:0]        _GEN_8 =
    8'({1'h0,
        7'({1'h0,
            6'({1'h0,
                5'({1'h0,
                    4'({1'h0,
                        3'({1'h0,
                            2'({1'h0, io_stageCtrl_s2_fire & _GEN_0[1]}
                               + {1'h0, io_stageCtrl_s2_fire & _GEN_1[1]})}
                           + {2'h0, io_stageCtrl_s2_fire & _GEN_2[1]})}
                       + {3'h0, io_stageCtrl_s2_fire & _GEN_3[1]})}
                   + {4'h0, io_stageCtrl_s2_fire & _GEN_4[1]})}
               + {5'h0, io_stageCtrl_s2_fire & _GEN_5[1]})}
           + {6'h0, io_stageCtrl_s2_fire & _GEN_6[1]})}
       + {7'h0, io_stageCtrl_s2_fire & _GEN_7[1]});
  wire [12:0]       allTableTagMatchResults_tag_8 =
    {s2_rawTag_0[12:5], s2_rawTag_0[4:0] ^ io_fromMainBtb_result_1_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_8 =
    s2_readResp_0_entries_0_valid
    & s2_readResp_0_entries_0_tag == allTableTagMatchResults_tag_8;
  wire              allTableTagMatchResults_hitWayMask_1_8 =
    s2_readResp_0_entries_1_valid
    & s2_readResp_0_entries_1_tag == allTableTagMatchResults_tag_8;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_8 =
    allTableTagMatchResults_hitWayMask_0_8
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_8, 1'h0};
  wire              s2_branch_1_table_0_result_hit =
    allTableTagMatchResults_hitWayMask_0_8 | allTableTagMatchResults_hitWayMask_1_8;
  wire [2:0]        s2_branch_1_table_0_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_8[0]
       ? s2_readResp_0_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_8[1]
         ? s2_readResp_0_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_9 =
    {s2_rawTag_1[12:5], s2_rawTag_1[4:0] ^ io_fromMainBtb_result_1_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_9 =
    s2_readResp_1_entries_0_valid
    & s2_readResp_1_entries_0_tag == allTableTagMatchResults_tag_9;
  wire              allTableTagMatchResults_hitWayMask_1_9 =
    s2_readResp_1_entries_1_valid
    & s2_readResp_1_entries_1_tag == allTableTagMatchResults_tag_9;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_9 =
    allTableTagMatchResults_hitWayMask_0_9
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_9, 1'h0};
  wire              s2_branch_1_table_1_result_hit =
    allTableTagMatchResults_hitWayMask_0_9 | allTableTagMatchResults_hitWayMask_1_9;
  wire [2:0]        s2_branch_1_table_1_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_9[0]
       ? s2_readResp_1_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_9[1]
         ? s2_readResp_1_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_10 =
    {s2_rawTag_2[12:5], s2_rawTag_2[4:0] ^ io_fromMainBtb_result_1_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_10 =
    s2_readResp_2_entries_0_valid
    & s2_readResp_2_entries_0_tag == allTableTagMatchResults_tag_10;
  wire              allTableTagMatchResults_hitWayMask_1_10 =
    s2_readResp_2_entries_1_valid
    & s2_readResp_2_entries_1_tag == allTableTagMatchResults_tag_10;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_10 =
    allTableTagMatchResults_hitWayMask_0_10
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_10, 1'h0};
  wire              s2_branch_1_table_2_result_hit =
    allTableTagMatchResults_hitWayMask_0_10 | allTableTagMatchResults_hitWayMask_1_10;
  wire [2:0]        s2_branch_1_table_2_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_10[0]
       ? s2_readResp_2_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_10[1]
         ? s2_readResp_2_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_11 =
    {s2_rawTag_3[12:5], s2_rawTag_3[4:0] ^ io_fromMainBtb_result_1_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_11 =
    s2_readResp_3_entries_0_valid
    & s2_readResp_3_entries_0_tag == allTableTagMatchResults_tag_11;
  wire              allTableTagMatchResults_hitWayMask_1_11 =
    s2_readResp_3_entries_1_valid
    & s2_readResp_3_entries_1_tag == allTableTagMatchResults_tag_11;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_11 =
    allTableTagMatchResults_hitWayMask_0_11
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_11, 1'h0};
  wire              s2_branch_1_table_3_result_hit =
    allTableTagMatchResults_hitWayMask_0_11 | allTableTagMatchResults_hitWayMask_1_11;
  wire [2:0]        s2_branch_1_table_3_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_11[0]
       ? s2_readResp_3_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_11[1]
         ? s2_readResp_3_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_12 =
    {s2_rawTag_4[12:5], s2_rawTag_4[4:0] ^ io_fromMainBtb_result_1_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_12 =
    s2_readResp_4_entries_0_valid
    & s2_readResp_4_entries_0_tag == allTableTagMatchResults_tag_12;
  wire              allTableTagMatchResults_hitWayMask_1_12 =
    s2_readResp_4_entries_1_valid
    & s2_readResp_4_entries_1_tag == allTableTagMatchResults_tag_12;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_12 =
    allTableTagMatchResults_hitWayMask_0_12
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_12, 1'h0};
  wire              s2_branch_1_table_4_result_hit =
    allTableTagMatchResults_hitWayMask_0_12 | allTableTagMatchResults_hitWayMask_1_12;
  wire [2:0]        s2_branch_1_table_4_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_12[0]
       ? s2_readResp_4_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_12[1]
         ? s2_readResp_4_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_13 =
    {s2_rawTag_5[12:5], s2_rawTag_5[4:0] ^ io_fromMainBtb_result_1_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_13 =
    s2_readResp_5_entries_0_valid
    & s2_readResp_5_entries_0_tag == allTableTagMatchResults_tag_13;
  wire              allTableTagMatchResults_hitWayMask_1_13 =
    s2_readResp_5_entries_1_valid
    & s2_readResp_5_entries_1_tag == allTableTagMatchResults_tag_13;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_13 =
    allTableTagMatchResults_hitWayMask_0_13
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_13, 1'h0};
  wire              s2_branch_1_table_5_result_hit =
    allTableTagMatchResults_hitWayMask_0_13 | allTableTagMatchResults_hitWayMask_1_13;
  wire [2:0]        s2_branch_1_table_5_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_13[0]
       ? s2_readResp_5_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_13[1]
         ? s2_readResp_5_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_14 =
    {s2_rawTag_6[12:5], s2_rawTag_6[4:0] ^ io_fromMainBtb_result_1_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_14 =
    s2_readResp_6_entries_0_valid
    & s2_readResp_6_entries_0_tag == allTableTagMatchResults_tag_14;
  wire              allTableTagMatchResults_hitWayMask_1_14 =
    s2_readResp_6_entries_1_valid
    & s2_readResp_6_entries_1_tag == allTableTagMatchResults_tag_14;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_14 =
    allTableTagMatchResults_hitWayMask_0_14
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_14, 1'h0};
  wire              s2_branch_1_table_6_result_hit =
    allTableTagMatchResults_hitWayMask_0_14 | allTableTagMatchResults_hitWayMask_1_14;
  wire [2:0]        s2_branch_1_table_6_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_14[0]
       ? s2_readResp_6_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_14[1]
         ? s2_readResp_6_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_15 =
    {s2_rawTag_7[12:5], s2_rawTag_7[4:0] ^ io_fromMainBtb_result_1_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_15 =
    s2_readResp_7_entries_0_valid
    & s2_readResp_7_entries_0_tag == allTableTagMatchResults_tag_15;
  wire              allTableTagMatchResults_hitWayMask_1_15 =
    s2_readResp_7_entries_1_valid
    & s2_readResp_7_entries_1_tag == allTableTagMatchResults_tag_15;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_15 =
    allTableTagMatchResults_hitWayMask_0_15
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_15, 1'h0};
  wire              s2_branch_1_table_7_result_hit =
    allTableTagMatchResults_hitWayMask_0_15 | allTableTagMatchResults_hitWayMask_1_15;
  wire [2:0]        s2_branch_1_table_7_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_15[0]
       ? s2_readResp_7_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_15[1]
         ? s2_readResp_7_entries_1_takenCtr_value
         : 3'h0);
  wire              hasProvider_1 =
    s2_branch_1_table_0_result_hit | s2_branch_1_table_1_result_hit
    | s2_branch_1_table_2_result_hit | s2_branch_1_table_3_result_hit
    | s2_branch_1_table_4_result_hit | s2_branch_1_table_5_result_hit
    | s2_branch_1_table_6_result_hit | s2_branch_1_table_7_result_hit;
  wire [7:0]        providerTableOH_enc_1 =
    s2_branch_1_table_7_result_hit
      ? 8'h1
      : s2_branch_1_table_6_result_hit
          ? 8'h2
          : s2_branch_1_table_5_result_hit
              ? 8'h4
              : s2_branch_1_table_4_result_hit
                  ? 8'h8
                  : s2_branch_1_table_3_result_hit
                      ? 8'h10
                      : s2_branch_1_table_2_result_hit
                          ? 8'h20
                          : s2_branch_1_table_1_result_hit
                              ? 8'h40
                              : {s2_branch_1_table_0_result_hit, 7'h0};
  wire [2:0]        provider_1_takenCtr_value =
    (providerTableOH_enc_1[7] ? s2_branch_1_table_0_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_1[6] ? s2_branch_1_table_1_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_1[5] ? s2_branch_1_table_2_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_1[4] ? s2_branch_1_table_3_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_1[3] ? s2_branch_1_table_4_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_1[2] ? s2_branch_1_table_5_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_1[1] ? s2_branch_1_table_6_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_1[0] ? s2_branch_1_table_7_result_takenCtr_value : 3'h0);
  wire              hitTableMaskNoProvider_0_1 =
    s2_branch_1_table_0_result_hit & ~(providerTableOH_enc_1[7]);
  wire              hitTableMaskNoProvider_1_1 =
    s2_branch_1_table_1_result_hit & ~(providerTableOH_enc_1[6]);
  wire              hitTableMaskNoProvider_2_1 =
    s2_branch_1_table_2_result_hit & ~(providerTableOH_enc_1[5]);
  wire              hitTableMaskNoProvider_3_1 =
    s2_branch_1_table_3_result_hit & ~(providerTableOH_enc_1[4]);
  wire              hitTableMaskNoProvider_4_1 =
    s2_branch_1_table_4_result_hit & ~(providerTableOH_enc_1[3]);
  wire              hitTableMaskNoProvider_5_1 =
    s2_branch_1_table_5_result_hit & ~(providerTableOH_enc_1[2]);
  wire              hitTableMaskNoProvider_6_1 =
    s2_branch_1_table_6_result_hit & ~(providerTableOH_enc_1[1]);
  wire              hitTableMaskNoProvider_7_1 =
    s2_branch_1_table_7_result_hit & ~(providerTableOH_enc_1[0]);
  wire              hasAlt_1 =
    hasProvider_1
    & (hitTableMaskNoProvider_0_1 | hitTableMaskNoProvider_1_1
       | hitTableMaskNoProvider_2_1 | hitTableMaskNoProvider_3_1
       | hitTableMaskNoProvider_4_1 | hitTableMaskNoProvider_5_1
       | hitTableMaskNoProvider_6_1 | hitTableMaskNoProvider_7_1);
  wire [7:0]        altTableOH_enc_1 =
    hitTableMaskNoProvider_7_1
      ? 8'h1
      : hitTableMaskNoProvider_6_1
          ? 8'h2
          : hitTableMaskNoProvider_5_1
              ? 8'h4
              : hitTableMaskNoProvider_4_1
                  ? 8'h8
                  : hitTableMaskNoProvider_3_1
                      ? 8'h10
                      : hitTableMaskNoProvider_2_1
                          ? 8'h20
                          : hitTableMaskNoProvider_1_1
                              ? 8'h40
                              : {hitTableMaskNoProvider_0_1, 7'h0};
  wire              alt_1_takenCtr_value =
    altTableOH_enc_1[7] & s2_branch_1_table_0_result_takenCtr_value[2]
    | altTableOH_enc_1[6] & s2_branch_1_table_1_result_takenCtr_value[2]
    | altTableOH_enc_1[5] & s2_branch_1_table_2_result_takenCtr_value[2]
    | altTableOH_enc_1[4] & s2_branch_1_table_3_result_takenCtr_value[2]
    | altTableOH_enc_1[3] & s2_branch_1_table_4_result_takenCtr_value[2]
    | altTableOH_enc_1[2] & s2_branch_1_table_5_result_takenCtr_value[2]
    | altTableOH_enc_1[1] & s2_branch_1_table_6_result_takenCtr_value[2]
    | altTableOH_enc_1[0] & s2_branch_1_table_7_result_takenCtr_value[2];
  wire              useProvider_1 =
    hasProvider_1
    & (~(_GEN[{3'(s2_startPc_addr[6:4]
                  + {2'h0, io_fromMainBtb_result_1_bits_cfiPosition[4]}),
               io_fromMainBtb_result_1_bits_cfiPosition[3:0]}][6])
       | ~(provider_1_takenCtr_value[2] & provider_1_takenCtr_value[1:0] == 2'h0
           | ~(provider_1_takenCtr_value[2]) & (&(provider_1_takenCtr_value[1:0]))));
  wire [2:0]        _io_meta_entries_1_providerTableIdx_T_2 =
    {providerTableOH_enc_1[0], providerTableOH_enc_1[1], providerTableOH_enc_1[2]}
    | {providerTableOH_enc_1[4], providerTableOH_enc_1[5], providerTableOH_enc_1[6]};
  wire [1:0]        _GEN_9 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_8}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_8});
  wire [1:0]        _GEN_10 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_9}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_9});
  wire [1:0]        _GEN_11 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_10}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_10});
  wire [1:0]        _GEN_12 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_11}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_11});
  wire [1:0]        _GEN_13 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_12}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_12});
  wire [1:0]        _GEN_14 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_13}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_13});
  wire [1:0]        _GEN_15 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_14}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_14});
  wire [1:0]        _GEN_16 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_15}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_15});
  wire [7:0]        _GEN_17 =
    8'({1'h0,
        7'({1'h0,
            6'({1'h0,
                5'({1'h0,
                    4'({1'h0,
                        3'({1'h0,
                            2'({1'h0, io_stageCtrl_s2_fire & _GEN_9[1]}
                               + {1'h0, io_stageCtrl_s2_fire & _GEN_10[1]})}
                           + {2'h0, io_stageCtrl_s2_fire & _GEN_11[1]})}
                       + {3'h0, io_stageCtrl_s2_fire & _GEN_12[1]})}
                   + {4'h0, io_stageCtrl_s2_fire & _GEN_13[1]})}
               + {5'h0, io_stageCtrl_s2_fire & _GEN_14[1]})}
           + {6'h0, io_stageCtrl_s2_fire & _GEN_15[1]})}
       + {7'h0, io_stageCtrl_s2_fire & _GEN_16[1]});
  wire [12:0]       allTableTagMatchResults_tag_16 =
    {s2_rawTag_0[12:5], s2_rawTag_0[4:0] ^ io_fromMainBtb_result_2_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_16 =
    s2_readResp_0_entries_0_valid
    & s2_readResp_0_entries_0_tag == allTableTagMatchResults_tag_16;
  wire              allTableTagMatchResults_hitWayMask_1_16 =
    s2_readResp_0_entries_1_valid
    & s2_readResp_0_entries_1_tag == allTableTagMatchResults_tag_16;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_16 =
    allTableTagMatchResults_hitWayMask_0_16
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_16, 1'h0};
  wire              s2_branch_2_table_0_result_hit =
    allTableTagMatchResults_hitWayMask_0_16 | allTableTagMatchResults_hitWayMask_1_16;
  wire [2:0]        s2_branch_2_table_0_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_16[0]
       ? s2_readResp_0_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_16[1]
         ? s2_readResp_0_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_17 =
    {s2_rawTag_1[12:5], s2_rawTag_1[4:0] ^ io_fromMainBtb_result_2_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_17 =
    s2_readResp_1_entries_0_valid
    & s2_readResp_1_entries_0_tag == allTableTagMatchResults_tag_17;
  wire              allTableTagMatchResults_hitWayMask_1_17 =
    s2_readResp_1_entries_1_valid
    & s2_readResp_1_entries_1_tag == allTableTagMatchResults_tag_17;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_17 =
    allTableTagMatchResults_hitWayMask_0_17
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_17, 1'h0};
  wire              s2_branch_2_table_1_result_hit =
    allTableTagMatchResults_hitWayMask_0_17 | allTableTagMatchResults_hitWayMask_1_17;
  wire [2:0]        s2_branch_2_table_1_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_17[0]
       ? s2_readResp_1_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_17[1]
         ? s2_readResp_1_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_18 =
    {s2_rawTag_2[12:5], s2_rawTag_2[4:0] ^ io_fromMainBtb_result_2_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_18 =
    s2_readResp_2_entries_0_valid
    & s2_readResp_2_entries_0_tag == allTableTagMatchResults_tag_18;
  wire              allTableTagMatchResults_hitWayMask_1_18 =
    s2_readResp_2_entries_1_valid
    & s2_readResp_2_entries_1_tag == allTableTagMatchResults_tag_18;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_18 =
    allTableTagMatchResults_hitWayMask_0_18
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_18, 1'h0};
  wire              s2_branch_2_table_2_result_hit =
    allTableTagMatchResults_hitWayMask_0_18 | allTableTagMatchResults_hitWayMask_1_18;
  wire [2:0]        s2_branch_2_table_2_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_18[0]
       ? s2_readResp_2_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_18[1]
         ? s2_readResp_2_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_19 =
    {s2_rawTag_3[12:5], s2_rawTag_3[4:0] ^ io_fromMainBtb_result_2_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_19 =
    s2_readResp_3_entries_0_valid
    & s2_readResp_3_entries_0_tag == allTableTagMatchResults_tag_19;
  wire              allTableTagMatchResults_hitWayMask_1_19 =
    s2_readResp_3_entries_1_valid
    & s2_readResp_3_entries_1_tag == allTableTagMatchResults_tag_19;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_19 =
    allTableTagMatchResults_hitWayMask_0_19
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_19, 1'h0};
  wire              s2_branch_2_table_3_result_hit =
    allTableTagMatchResults_hitWayMask_0_19 | allTableTagMatchResults_hitWayMask_1_19;
  wire [2:0]        s2_branch_2_table_3_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_19[0]
       ? s2_readResp_3_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_19[1]
         ? s2_readResp_3_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_20 =
    {s2_rawTag_4[12:5], s2_rawTag_4[4:0] ^ io_fromMainBtb_result_2_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_20 =
    s2_readResp_4_entries_0_valid
    & s2_readResp_4_entries_0_tag == allTableTagMatchResults_tag_20;
  wire              allTableTagMatchResults_hitWayMask_1_20 =
    s2_readResp_4_entries_1_valid
    & s2_readResp_4_entries_1_tag == allTableTagMatchResults_tag_20;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_20 =
    allTableTagMatchResults_hitWayMask_0_20
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_20, 1'h0};
  wire              s2_branch_2_table_4_result_hit =
    allTableTagMatchResults_hitWayMask_0_20 | allTableTagMatchResults_hitWayMask_1_20;
  wire [2:0]        s2_branch_2_table_4_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_20[0]
       ? s2_readResp_4_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_20[1]
         ? s2_readResp_4_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_21 =
    {s2_rawTag_5[12:5], s2_rawTag_5[4:0] ^ io_fromMainBtb_result_2_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_21 =
    s2_readResp_5_entries_0_valid
    & s2_readResp_5_entries_0_tag == allTableTagMatchResults_tag_21;
  wire              allTableTagMatchResults_hitWayMask_1_21 =
    s2_readResp_5_entries_1_valid
    & s2_readResp_5_entries_1_tag == allTableTagMatchResults_tag_21;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_21 =
    allTableTagMatchResults_hitWayMask_0_21
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_21, 1'h0};
  wire              s2_branch_2_table_5_result_hit =
    allTableTagMatchResults_hitWayMask_0_21 | allTableTagMatchResults_hitWayMask_1_21;
  wire [2:0]        s2_branch_2_table_5_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_21[0]
       ? s2_readResp_5_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_21[1]
         ? s2_readResp_5_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_22 =
    {s2_rawTag_6[12:5], s2_rawTag_6[4:0] ^ io_fromMainBtb_result_2_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_22 =
    s2_readResp_6_entries_0_valid
    & s2_readResp_6_entries_0_tag == allTableTagMatchResults_tag_22;
  wire              allTableTagMatchResults_hitWayMask_1_22 =
    s2_readResp_6_entries_1_valid
    & s2_readResp_6_entries_1_tag == allTableTagMatchResults_tag_22;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_22 =
    allTableTagMatchResults_hitWayMask_0_22
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_22, 1'h0};
  wire              s2_branch_2_table_6_result_hit =
    allTableTagMatchResults_hitWayMask_0_22 | allTableTagMatchResults_hitWayMask_1_22;
  wire [2:0]        s2_branch_2_table_6_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_22[0]
       ? s2_readResp_6_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_22[1]
         ? s2_readResp_6_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_23 =
    {s2_rawTag_7[12:5], s2_rawTag_7[4:0] ^ io_fromMainBtb_result_2_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_23 =
    s2_readResp_7_entries_0_valid
    & s2_readResp_7_entries_0_tag == allTableTagMatchResults_tag_23;
  wire              allTableTagMatchResults_hitWayMask_1_23 =
    s2_readResp_7_entries_1_valid
    & s2_readResp_7_entries_1_tag == allTableTagMatchResults_tag_23;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_23 =
    allTableTagMatchResults_hitWayMask_0_23
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_23, 1'h0};
  wire              s2_branch_2_table_7_result_hit =
    allTableTagMatchResults_hitWayMask_0_23 | allTableTagMatchResults_hitWayMask_1_23;
  wire [2:0]        s2_branch_2_table_7_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_23[0]
       ? s2_readResp_7_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_23[1]
         ? s2_readResp_7_entries_1_takenCtr_value
         : 3'h0);
  wire              hasProvider_2 =
    s2_branch_2_table_0_result_hit | s2_branch_2_table_1_result_hit
    | s2_branch_2_table_2_result_hit | s2_branch_2_table_3_result_hit
    | s2_branch_2_table_4_result_hit | s2_branch_2_table_5_result_hit
    | s2_branch_2_table_6_result_hit | s2_branch_2_table_7_result_hit;
  wire [7:0]        providerTableOH_enc_2 =
    s2_branch_2_table_7_result_hit
      ? 8'h1
      : s2_branch_2_table_6_result_hit
          ? 8'h2
          : s2_branch_2_table_5_result_hit
              ? 8'h4
              : s2_branch_2_table_4_result_hit
                  ? 8'h8
                  : s2_branch_2_table_3_result_hit
                      ? 8'h10
                      : s2_branch_2_table_2_result_hit
                          ? 8'h20
                          : s2_branch_2_table_1_result_hit
                              ? 8'h40
                              : {s2_branch_2_table_0_result_hit, 7'h0};
  wire [2:0]        provider_2_takenCtr_value =
    (providerTableOH_enc_2[7] ? s2_branch_2_table_0_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_2[6] ? s2_branch_2_table_1_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_2[5] ? s2_branch_2_table_2_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_2[4] ? s2_branch_2_table_3_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_2[3] ? s2_branch_2_table_4_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_2[2] ? s2_branch_2_table_5_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_2[1] ? s2_branch_2_table_6_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_2[0] ? s2_branch_2_table_7_result_takenCtr_value : 3'h0);
  wire              hitTableMaskNoProvider_0_2 =
    s2_branch_2_table_0_result_hit & ~(providerTableOH_enc_2[7]);
  wire              hitTableMaskNoProvider_1_2 =
    s2_branch_2_table_1_result_hit & ~(providerTableOH_enc_2[6]);
  wire              hitTableMaskNoProvider_2_2 =
    s2_branch_2_table_2_result_hit & ~(providerTableOH_enc_2[5]);
  wire              hitTableMaskNoProvider_3_2 =
    s2_branch_2_table_3_result_hit & ~(providerTableOH_enc_2[4]);
  wire              hitTableMaskNoProvider_4_2 =
    s2_branch_2_table_4_result_hit & ~(providerTableOH_enc_2[3]);
  wire              hitTableMaskNoProvider_5_2 =
    s2_branch_2_table_5_result_hit & ~(providerTableOH_enc_2[2]);
  wire              hitTableMaskNoProvider_6_2 =
    s2_branch_2_table_6_result_hit & ~(providerTableOH_enc_2[1]);
  wire              hitTableMaskNoProvider_7_2 =
    s2_branch_2_table_7_result_hit & ~(providerTableOH_enc_2[0]);
  wire              hasAlt_2 =
    hasProvider_2
    & (hitTableMaskNoProvider_0_2 | hitTableMaskNoProvider_1_2
       | hitTableMaskNoProvider_2_2 | hitTableMaskNoProvider_3_2
       | hitTableMaskNoProvider_4_2 | hitTableMaskNoProvider_5_2
       | hitTableMaskNoProvider_6_2 | hitTableMaskNoProvider_7_2);
  wire [7:0]        altTableOH_enc_2 =
    hitTableMaskNoProvider_7_2
      ? 8'h1
      : hitTableMaskNoProvider_6_2
          ? 8'h2
          : hitTableMaskNoProvider_5_2
              ? 8'h4
              : hitTableMaskNoProvider_4_2
                  ? 8'h8
                  : hitTableMaskNoProvider_3_2
                      ? 8'h10
                      : hitTableMaskNoProvider_2_2
                          ? 8'h20
                          : hitTableMaskNoProvider_1_2
                              ? 8'h40
                              : {hitTableMaskNoProvider_0_2, 7'h0};
  wire              alt_2_takenCtr_value =
    altTableOH_enc_2[7] & s2_branch_2_table_0_result_takenCtr_value[2]
    | altTableOH_enc_2[6] & s2_branch_2_table_1_result_takenCtr_value[2]
    | altTableOH_enc_2[5] & s2_branch_2_table_2_result_takenCtr_value[2]
    | altTableOH_enc_2[4] & s2_branch_2_table_3_result_takenCtr_value[2]
    | altTableOH_enc_2[3] & s2_branch_2_table_4_result_takenCtr_value[2]
    | altTableOH_enc_2[2] & s2_branch_2_table_5_result_takenCtr_value[2]
    | altTableOH_enc_2[1] & s2_branch_2_table_6_result_takenCtr_value[2]
    | altTableOH_enc_2[0] & s2_branch_2_table_7_result_takenCtr_value[2];
  wire              useProvider_2 =
    hasProvider_2
    & (~(_GEN[{3'(s2_startPc_addr[6:4]
                  + {2'h0, io_fromMainBtb_result_2_bits_cfiPosition[4]}),
               io_fromMainBtb_result_2_bits_cfiPosition[3:0]}][6])
       | ~(provider_2_takenCtr_value[2] & provider_2_takenCtr_value[1:0] == 2'h0
           | ~(provider_2_takenCtr_value[2]) & (&(provider_2_takenCtr_value[1:0]))));
  wire [2:0]        _io_meta_entries_2_providerTableIdx_T_2 =
    {providerTableOH_enc_2[0], providerTableOH_enc_2[1], providerTableOH_enc_2[2]}
    | {providerTableOH_enc_2[4], providerTableOH_enc_2[5], providerTableOH_enc_2[6]};
  wire [1:0]        _GEN_18 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_16}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_16});
  wire [1:0]        _GEN_19 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_17}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_17});
  wire [1:0]        _GEN_20 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_18}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_18});
  wire [1:0]        _GEN_21 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_19}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_19});
  wire [1:0]        _GEN_22 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_20}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_20});
  wire [1:0]        _GEN_23 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_21}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_21});
  wire [1:0]        _GEN_24 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_22}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_22});
  wire [1:0]        _GEN_25 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_23}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_23});
  wire [7:0]        _GEN_26 =
    8'({1'h0,
        7'({1'h0,
            6'({1'h0,
                5'({1'h0,
                    4'({1'h0,
                        3'({1'h0,
                            2'({1'h0, io_stageCtrl_s2_fire & _GEN_18[1]}
                               + {1'h0, io_stageCtrl_s2_fire & _GEN_19[1]})}
                           + {2'h0, io_stageCtrl_s2_fire & _GEN_20[1]})}
                       + {3'h0, io_stageCtrl_s2_fire & _GEN_21[1]})}
                   + {4'h0, io_stageCtrl_s2_fire & _GEN_22[1]})}
               + {5'h0, io_stageCtrl_s2_fire & _GEN_23[1]})}
           + {6'h0, io_stageCtrl_s2_fire & _GEN_24[1]})}
       + {7'h0, io_stageCtrl_s2_fire & _GEN_25[1]});
  wire [12:0]       allTableTagMatchResults_tag_24 =
    {s2_rawTag_0[12:5], s2_rawTag_0[4:0] ^ io_fromMainBtb_result_3_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_24 =
    s2_readResp_0_entries_0_valid
    & s2_readResp_0_entries_0_tag == allTableTagMatchResults_tag_24;
  wire              allTableTagMatchResults_hitWayMask_1_24 =
    s2_readResp_0_entries_1_valid
    & s2_readResp_0_entries_1_tag == allTableTagMatchResults_tag_24;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_24 =
    allTableTagMatchResults_hitWayMask_0_24
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_24, 1'h0};
  wire              s2_branch_3_table_0_result_hit =
    allTableTagMatchResults_hitWayMask_0_24 | allTableTagMatchResults_hitWayMask_1_24;
  wire [2:0]        s2_branch_3_table_0_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_24[0]
       ? s2_readResp_0_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_24[1]
         ? s2_readResp_0_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_25 =
    {s2_rawTag_1[12:5], s2_rawTag_1[4:0] ^ io_fromMainBtb_result_3_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_25 =
    s2_readResp_1_entries_0_valid
    & s2_readResp_1_entries_0_tag == allTableTagMatchResults_tag_25;
  wire              allTableTagMatchResults_hitWayMask_1_25 =
    s2_readResp_1_entries_1_valid
    & s2_readResp_1_entries_1_tag == allTableTagMatchResults_tag_25;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_25 =
    allTableTagMatchResults_hitWayMask_0_25
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_25, 1'h0};
  wire              s2_branch_3_table_1_result_hit =
    allTableTagMatchResults_hitWayMask_0_25 | allTableTagMatchResults_hitWayMask_1_25;
  wire [2:0]        s2_branch_3_table_1_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_25[0]
       ? s2_readResp_1_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_25[1]
         ? s2_readResp_1_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_26 =
    {s2_rawTag_2[12:5], s2_rawTag_2[4:0] ^ io_fromMainBtb_result_3_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_26 =
    s2_readResp_2_entries_0_valid
    & s2_readResp_2_entries_0_tag == allTableTagMatchResults_tag_26;
  wire              allTableTagMatchResults_hitWayMask_1_26 =
    s2_readResp_2_entries_1_valid
    & s2_readResp_2_entries_1_tag == allTableTagMatchResults_tag_26;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_26 =
    allTableTagMatchResults_hitWayMask_0_26
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_26, 1'h0};
  wire              s2_branch_3_table_2_result_hit =
    allTableTagMatchResults_hitWayMask_0_26 | allTableTagMatchResults_hitWayMask_1_26;
  wire [2:0]        s2_branch_3_table_2_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_26[0]
       ? s2_readResp_2_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_26[1]
         ? s2_readResp_2_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_27 =
    {s2_rawTag_3[12:5], s2_rawTag_3[4:0] ^ io_fromMainBtb_result_3_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_27 =
    s2_readResp_3_entries_0_valid
    & s2_readResp_3_entries_0_tag == allTableTagMatchResults_tag_27;
  wire              allTableTagMatchResults_hitWayMask_1_27 =
    s2_readResp_3_entries_1_valid
    & s2_readResp_3_entries_1_tag == allTableTagMatchResults_tag_27;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_27 =
    allTableTagMatchResults_hitWayMask_0_27
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_27, 1'h0};
  wire              s2_branch_3_table_3_result_hit =
    allTableTagMatchResults_hitWayMask_0_27 | allTableTagMatchResults_hitWayMask_1_27;
  wire [2:0]        s2_branch_3_table_3_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_27[0]
       ? s2_readResp_3_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_27[1]
         ? s2_readResp_3_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_28 =
    {s2_rawTag_4[12:5], s2_rawTag_4[4:0] ^ io_fromMainBtb_result_3_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_28 =
    s2_readResp_4_entries_0_valid
    & s2_readResp_4_entries_0_tag == allTableTagMatchResults_tag_28;
  wire              allTableTagMatchResults_hitWayMask_1_28 =
    s2_readResp_4_entries_1_valid
    & s2_readResp_4_entries_1_tag == allTableTagMatchResults_tag_28;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_28 =
    allTableTagMatchResults_hitWayMask_0_28
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_28, 1'h0};
  wire              s2_branch_3_table_4_result_hit =
    allTableTagMatchResults_hitWayMask_0_28 | allTableTagMatchResults_hitWayMask_1_28;
  wire [2:0]        s2_branch_3_table_4_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_28[0]
       ? s2_readResp_4_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_28[1]
         ? s2_readResp_4_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_29 =
    {s2_rawTag_5[12:5], s2_rawTag_5[4:0] ^ io_fromMainBtb_result_3_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_29 =
    s2_readResp_5_entries_0_valid
    & s2_readResp_5_entries_0_tag == allTableTagMatchResults_tag_29;
  wire              allTableTagMatchResults_hitWayMask_1_29 =
    s2_readResp_5_entries_1_valid
    & s2_readResp_5_entries_1_tag == allTableTagMatchResults_tag_29;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_29 =
    allTableTagMatchResults_hitWayMask_0_29
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_29, 1'h0};
  wire              s2_branch_3_table_5_result_hit =
    allTableTagMatchResults_hitWayMask_0_29 | allTableTagMatchResults_hitWayMask_1_29;
  wire [2:0]        s2_branch_3_table_5_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_29[0]
       ? s2_readResp_5_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_29[1]
         ? s2_readResp_5_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_30 =
    {s2_rawTag_6[12:5], s2_rawTag_6[4:0] ^ io_fromMainBtb_result_3_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_30 =
    s2_readResp_6_entries_0_valid
    & s2_readResp_6_entries_0_tag == allTableTagMatchResults_tag_30;
  wire              allTableTagMatchResults_hitWayMask_1_30 =
    s2_readResp_6_entries_1_valid
    & s2_readResp_6_entries_1_tag == allTableTagMatchResults_tag_30;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_30 =
    allTableTagMatchResults_hitWayMask_0_30
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_30, 1'h0};
  wire              s2_branch_3_table_6_result_hit =
    allTableTagMatchResults_hitWayMask_0_30 | allTableTagMatchResults_hitWayMask_1_30;
  wire [2:0]        s2_branch_3_table_6_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_30[0]
       ? s2_readResp_6_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_30[1]
         ? s2_readResp_6_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_31 =
    {s2_rawTag_7[12:5], s2_rawTag_7[4:0] ^ io_fromMainBtb_result_3_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_31 =
    s2_readResp_7_entries_0_valid
    & s2_readResp_7_entries_0_tag == allTableTagMatchResults_tag_31;
  wire              allTableTagMatchResults_hitWayMask_1_31 =
    s2_readResp_7_entries_1_valid
    & s2_readResp_7_entries_1_tag == allTableTagMatchResults_tag_31;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_31 =
    allTableTagMatchResults_hitWayMask_0_31
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_31, 1'h0};
  wire              s2_branch_3_table_7_result_hit =
    allTableTagMatchResults_hitWayMask_0_31 | allTableTagMatchResults_hitWayMask_1_31;
  wire [2:0]        s2_branch_3_table_7_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_31[0]
       ? s2_readResp_7_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_31[1]
         ? s2_readResp_7_entries_1_takenCtr_value
         : 3'h0);
  wire              hasProvider_3 =
    s2_branch_3_table_0_result_hit | s2_branch_3_table_1_result_hit
    | s2_branch_3_table_2_result_hit | s2_branch_3_table_3_result_hit
    | s2_branch_3_table_4_result_hit | s2_branch_3_table_5_result_hit
    | s2_branch_3_table_6_result_hit | s2_branch_3_table_7_result_hit;
  wire [7:0]        providerTableOH_enc_3 =
    s2_branch_3_table_7_result_hit
      ? 8'h1
      : s2_branch_3_table_6_result_hit
          ? 8'h2
          : s2_branch_3_table_5_result_hit
              ? 8'h4
              : s2_branch_3_table_4_result_hit
                  ? 8'h8
                  : s2_branch_3_table_3_result_hit
                      ? 8'h10
                      : s2_branch_3_table_2_result_hit
                          ? 8'h20
                          : s2_branch_3_table_1_result_hit
                              ? 8'h40
                              : {s2_branch_3_table_0_result_hit, 7'h0};
  wire [2:0]        provider_3_takenCtr_value =
    (providerTableOH_enc_3[7] ? s2_branch_3_table_0_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_3[6] ? s2_branch_3_table_1_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_3[5] ? s2_branch_3_table_2_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_3[4] ? s2_branch_3_table_3_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_3[3] ? s2_branch_3_table_4_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_3[2] ? s2_branch_3_table_5_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_3[1] ? s2_branch_3_table_6_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_3[0] ? s2_branch_3_table_7_result_takenCtr_value : 3'h0);
  wire              hitTableMaskNoProvider_0_3 =
    s2_branch_3_table_0_result_hit & ~(providerTableOH_enc_3[7]);
  wire              hitTableMaskNoProvider_1_3 =
    s2_branch_3_table_1_result_hit & ~(providerTableOH_enc_3[6]);
  wire              hitTableMaskNoProvider_2_3 =
    s2_branch_3_table_2_result_hit & ~(providerTableOH_enc_3[5]);
  wire              hitTableMaskNoProvider_3_3 =
    s2_branch_3_table_3_result_hit & ~(providerTableOH_enc_3[4]);
  wire              hitTableMaskNoProvider_4_3 =
    s2_branch_3_table_4_result_hit & ~(providerTableOH_enc_3[3]);
  wire              hitTableMaskNoProvider_5_3 =
    s2_branch_3_table_5_result_hit & ~(providerTableOH_enc_3[2]);
  wire              hitTableMaskNoProvider_6_3 =
    s2_branch_3_table_6_result_hit & ~(providerTableOH_enc_3[1]);
  wire              hitTableMaskNoProvider_7_3 =
    s2_branch_3_table_7_result_hit & ~(providerTableOH_enc_3[0]);
  wire              hasAlt_3 =
    hasProvider_3
    & (hitTableMaskNoProvider_0_3 | hitTableMaskNoProvider_1_3
       | hitTableMaskNoProvider_2_3 | hitTableMaskNoProvider_3_3
       | hitTableMaskNoProvider_4_3 | hitTableMaskNoProvider_5_3
       | hitTableMaskNoProvider_6_3 | hitTableMaskNoProvider_7_3);
  wire [7:0]        altTableOH_enc_3 =
    hitTableMaskNoProvider_7_3
      ? 8'h1
      : hitTableMaskNoProvider_6_3
          ? 8'h2
          : hitTableMaskNoProvider_5_3
              ? 8'h4
              : hitTableMaskNoProvider_4_3
                  ? 8'h8
                  : hitTableMaskNoProvider_3_3
                      ? 8'h10
                      : hitTableMaskNoProvider_2_3
                          ? 8'h20
                          : hitTableMaskNoProvider_1_3
                              ? 8'h40
                              : {hitTableMaskNoProvider_0_3, 7'h0};
  wire              alt_3_takenCtr_value =
    altTableOH_enc_3[7] & s2_branch_3_table_0_result_takenCtr_value[2]
    | altTableOH_enc_3[6] & s2_branch_3_table_1_result_takenCtr_value[2]
    | altTableOH_enc_3[5] & s2_branch_3_table_2_result_takenCtr_value[2]
    | altTableOH_enc_3[4] & s2_branch_3_table_3_result_takenCtr_value[2]
    | altTableOH_enc_3[3] & s2_branch_3_table_4_result_takenCtr_value[2]
    | altTableOH_enc_3[2] & s2_branch_3_table_5_result_takenCtr_value[2]
    | altTableOH_enc_3[1] & s2_branch_3_table_6_result_takenCtr_value[2]
    | altTableOH_enc_3[0] & s2_branch_3_table_7_result_takenCtr_value[2];
  wire              useProvider_3 =
    hasProvider_3
    & (~(_GEN[{3'(s2_startPc_addr[6:4]
                  + {2'h0, io_fromMainBtb_result_3_bits_cfiPosition[4]}),
               io_fromMainBtb_result_3_bits_cfiPosition[3:0]}][6])
       | ~(provider_3_takenCtr_value[2] & provider_3_takenCtr_value[1:0] == 2'h0
           | ~(provider_3_takenCtr_value[2]) & (&(provider_3_takenCtr_value[1:0]))));
  wire [2:0]        _io_meta_entries_3_providerTableIdx_T_2 =
    {providerTableOH_enc_3[0], providerTableOH_enc_3[1], providerTableOH_enc_3[2]}
    | {providerTableOH_enc_3[4], providerTableOH_enc_3[5], providerTableOH_enc_3[6]};
  wire [1:0]        _GEN_27 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_24}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_24});
  wire [1:0]        _GEN_28 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_25}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_25});
  wire [1:0]        _GEN_29 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_26}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_26});
  wire [1:0]        _GEN_30 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_27}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_27});
  wire [1:0]        _GEN_31 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_28}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_28});
  wire [1:0]        _GEN_32 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_29}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_29});
  wire [1:0]        _GEN_33 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_30}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_30});
  wire [1:0]        _GEN_34 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_31}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_31});
  wire [7:0]        _GEN_35 =
    8'({1'h0,
        7'({1'h0,
            6'({1'h0,
                5'({1'h0,
                    4'({1'h0,
                        3'({1'h0,
                            2'({1'h0, io_stageCtrl_s2_fire & _GEN_27[1]}
                               + {1'h0, io_stageCtrl_s2_fire & _GEN_28[1]})}
                           + {2'h0, io_stageCtrl_s2_fire & _GEN_29[1]})}
                       + {3'h0, io_stageCtrl_s2_fire & _GEN_30[1]})}
                   + {4'h0, io_stageCtrl_s2_fire & _GEN_31[1]})}
               + {5'h0, io_stageCtrl_s2_fire & _GEN_32[1]})}
           + {6'h0, io_stageCtrl_s2_fire & _GEN_33[1]})}
       + {7'h0, io_stageCtrl_s2_fire & _GEN_34[1]});
  wire [12:0]       allTableTagMatchResults_tag_32 =
    {s2_rawTag_0[12:5], s2_rawTag_0[4:0] ^ io_fromMainBtb_result_4_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_32 =
    s2_readResp_0_entries_0_valid
    & s2_readResp_0_entries_0_tag == allTableTagMatchResults_tag_32;
  wire              allTableTagMatchResults_hitWayMask_1_32 =
    s2_readResp_0_entries_1_valid
    & s2_readResp_0_entries_1_tag == allTableTagMatchResults_tag_32;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_32 =
    allTableTagMatchResults_hitWayMask_0_32
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_32, 1'h0};
  wire              s2_branch_4_table_0_result_hit =
    allTableTagMatchResults_hitWayMask_0_32 | allTableTagMatchResults_hitWayMask_1_32;
  wire [2:0]        s2_branch_4_table_0_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_32[0]
       ? s2_readResp_0_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_32[1]
         ? s2_readResp_0_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_33 =
    {s2_rawTag_1[12:5], s2_rawTag_1[4:0] ^ io_fromMainBtb_result_4_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_33 =
    s2_readResp_1_entries_0_valid
    & s2_readResp_1_entries_0_tag == allTableTagMatchResults_tag_33;
  wire              allTableTagMatchResults_hitWayMask_1_33 =
    s2_readResp_1_entries_1_valid
    & s2_readResp_1_entries_1_tag == allTableTagMatchResults_tag_33;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_33 =
    allTableTagMatchResults_hitWayMask_0_33
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_33, 1'h0};
  wire              s2_branch_4_table_1_result_hit =
    allTableTagMatchResults_hitWayMask_0_33 | allTableTagMatchResults_hitWayMask_1_33;
  wire [2:0]        s2_branch_4_table_1_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_33[0]
       ? s2_readResp_1_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_33[1]
         ? s2_readResp_1_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_34 =
    {s2_rawTag_2[12:5], s2_rawTag_2[4:0] ^ io_fromMainBtb_result_4_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_34 =
    s2_readResp_2_entries_0_valid
    & s2_readResp_2_entries_0_tag == allTableTagMatchResults_tag_34;
  wire              allTableTagMatchResults_hitWayMask_1_34 =
    s2_readResp_2_entries_1_valid
    & s2_readResp_2_entries_1_tag == allTableTagMatchResults_tag_34;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_34 =
    allTableTagMatchResults_hitWayMask_0_34
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_34, 1'h0};
  wire              s2_branch_4_table_2_result_hit =
    allTableTagMatchResults_hitWayMask_0_34 | allTableTagMatchResults_hitWayMask_1_34;
  wire [2:0]        s2_branch_4_table_2_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_34[0]
       ? s2_readResp_2_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_34[1]
         ? s2_readResp_2_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_35 =
    {s2_rawTag_3[12:5], s2_rawTag_3[4:0] ^ io_fromMainBtb_result_4_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_35 =
    s2_readResp_3_entries_0_valid
    & s2_readResp_3_entries_0_tag == allTableTagMatchResults_tag_35;
  wire              allTableTagMatchResults_hitWayMask_1_35 =
    s2_readResp_3_entries_1_valid
    & s2_readResp_3_entries_1_tag == allTableTagMatchResults_tag_35;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_35 =
    allTableTagMatchResults_hitWayMask_0_35
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_35, 1'h0};
  wire              s2_branch_4_table_3_result_hit =
    allTableTagMatchResults_hitWayMask_0_35 | allTableTagMatchResults_hitWayMask_1_35;
  wire [2:0]        s2_branch_4_table_3_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_35[0]
       ? s2_readResp_3_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_35[1]
         ? s2_readResp_3_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_36 =
    {s2_rawTag_4[12:5], s2_rawTag_4[4:0] ^ io_fromMainBtb_result_4_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_36 =
    s2_readResp_4_entries_0_valid
    & s2_readResp_4_entries_0_tag == allTableTagMatchResults_tag_36;
  wire              allTableTagMatchResults_hitWayMask_1_36 =
    s2_readResp_4_entries_1_valid
    & s2_readResp_4_entries_1_tag == allTableTagMatchResults_tag_36;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_36 =
    allTableTagMatchResults_hitWayMask_0_36
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_36, 1'h0};
  wire              s2_branch_4_table_4_result_hit =
    allTableTagMatchResults_hitWayMask_0_36 | allTableTagMatchResults_hitWayMask_1_36;
  wire [2:0]        s2_branch_4_table_4_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_36[0]
       ? s2_readResp_4_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_36[1]
         ? s2_readResp_4_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_37 =
    {s2_rawTag_5[12:5], s2_rawTag_5[4:0] ^ io_fromMainBtb_result_4_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_37 =
    s2_readResp_5_entries_0_valid
    & s2_readResp_5_entries_0_tag == allTableTagMatchResults_tag_37;
  wire              allTableTagMatchResults_hitWayMask_1_37 =
    s2_readResp_5_entries_1_valid
    & s2_readResp_5_entries_1_tag == allTableTagMatchResults_tag_37;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_37 =
    allTableTagMatchResults_hitWayMask_0_37
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_37, 1'h0};
  wire              s2_branch_4_table_5_result_hit =
    allTableTagMatchResults_hitWayMask_0_37 | allTableTagMatchResults_hitWayMask_1_37;
  wire [2:0]        s2_branch_4_table_5_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_37[0]
       ? s2_readResp_5_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_37[1]
         ? s2_readResp_5_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_38 =
    {s2_rawTag_6[12:5], s2_rawTag_6[4:0] ^ io_fromMainBtb_result_4_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_38 =
    s2_readResp_6_entries_0_valid
    & s2_readResp_6_entries_0_tag == allTableTagMatchResults_tag_38;
  wire              allTableTagMatchResults_hitWayMask_1_38 =
    s2_readResp_6_entries_1_valid
    & s2_readResp_6_entries_1_tag == allTableTagMatchResults_tag_38;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_38 =
    allTableTagMatchResults_hitWayMask_0_38
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_38, 1'h0};
  wire              s2_branch_4_table_6_result_hit =
    allTableTagMatchResults_hitWayMask_0_38 | allTableTagMatchResults_hitWayMask_1_38;
  wire [2:0]        s2_branch_4_table_6_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_38[0]
       ? s2_readResp_6_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_38[1]
         ? s2_readResp_6_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_39 =
    {s2_rawTag_7[12:5], s2_rawTag_7[4:0] ^ io_fromMainBtb_result_4_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_39 =
    s2_readResp_7_entries_0_valid
    & s2_readResp_7_entries_0_tag == allTableTagMatchResults_tag_39;
  wire              allTableTagMatchResults_hitWayMask_1_39 =
    s2_readResp_7_entries_1_valid
    & s2_readResp_7_entries_1_tag == allTableTagMatchResults_tag_39;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_39 =
    allTableTagMatchResults_hitWayMask_0_39
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_39, 1'h0};
  wire              s2_branch_4_table_7_result_hit =
    allTableTagMatchResults_hitWayMask_0_39 | allTableTagMatchResults_hitWayMask_1_39;
  wire [2:0]        s2_branch_4_table_7_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_39[0]
       ? s2_readResp_7_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_39[1]
         ? s2_readResp_7_entries_1_takenCtr_value
         : 3'h0);
  wire              hasProvider_4 =
    s2_branch_4_table_0_result_hit | s2_branch_4_table_1_result_hit
    | s2_branch_4_table_2_result_hit | s2_branch_4_table_3_result_hit
    | s2_branch_4_table_4_result_hit | s2_branch_4_table_5_result_hit
    | s2_branch_4_table_6_result_hit | s2_branch_4_table_7_result_hit;
  wire [7:0]        providerTableOH_enc_4 =
    s2_branch_4_table_7_result_hit
      ? 8'h1
      : s2_branch_4_table_6_result_hit
          ? 8'h2
          : s2_branch_4_table_5_result_hit
              ? 8'h4
              : s2_branch_4_table_4_result_hit
                  ? 8'h8
                  : s2_branch_4_table_3_result_hit
                      ? 8'h10
                      : s2_branch_4_table_2_result_hit
                          ? 8'h20
                          : s2_branch_4_table_1_result_hit
                              ? 8'h40
                              : {s2_branch_4_table_0_result_hit, 7'h0};
  wire [2:0]        provider_4_takenCtr_value =
    (providerTableOH_enc_4[7] ? s2_branch_4_table_0_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_4[6] ? s2_branch_4_table_1_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_4[5] ? s2_branch_4_table_2_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_4[4] ? s2_branch_4_table_3_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_4[3] ? s2_branch_4_table_4_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_4[2] ? s2_branch_4_table_5_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_4[1] ? s2_branch_4_table_6_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_4[0] ? s2_branch_4_table_7_result_takenCtr_value : 3'h0);
  wire              hitTableMaskNoProvider_0_4 =
    s2_branch_4_table_0_result_hit & ~(providerTableOH_enc_4[7]);
  wire              hitTableMaskNoProvider_1_4 =
    s2_branch_4_table_1_result_hit & ~(providerTableOH_enc_4[6]);
  wire              hitTableMaskNoProvider_2_4 =
    s2_branch_4_table_2_result_hit & ~(providerTableOH_enc_4[5]);
  wire              hitTableMaskNoProvider_3_4 =
    s2_branch_4_table_3_result_hit & ~(providerTableOH_enc_4[4]);
  wire              hitTableMaskNoProvider_4_4 =
    s2_branch_4_table_4_result_hit & ~(providerTableOH_enc_4[3]);
  wire              hitTableMaskNoProvider_5_4 =
    s2_branch_4_table_5_result_hit & ~(providerTableOH_enc_4[2]);
  wire              hitTableMaskNoProvider_6_4 =
    s2_branch_4_table_6_result_hit & ~(providerTableOH_enc_4[1]);
  wire              hitTableMaskNoProvider_7_4 =
    s2_branch_4_table_7_result_hit & ~(providerTableOH_enc_4[0]);
  wire              hasAlt_4 =
    hasProvider_4
    & (hitTableMaskNoProvider_0_4 | hitTableMaskNoProvider_1_4
       | hitTableMaskNoProvider_2_4 | hitTableMaskNoProvider_3_4
       | hitTableMaskNoProvider_4_4 | hitTableMaskNoProvider_5_4
       | hitTableMaskNoProvider_6_4 | hitTableMaskNoProvider_7_4);
  wire [7:0]        altTableOH_enc_4 =
    hitTableMaskNoProvider_7_4
      ? 8'h1
      : hitTableMaskNoProvider_6_4
          ? 8'h2
          : hitTableMaskNoProvider_5_4
              ? 8'h4
              : hitTableMaskNoProvider_4_4
                  ? 8'h8
                  : hitTableMaskNoProvider_3_4
                      ? 8'h10
                      : hitTableMaskNoProvider_2_4
                          ? 8'h20
                          : hitTableMaskNoProvider_1_4
                              ? 8'h40
                              : {hitTableMaskNoProvider_0_4, 7'h0};
  wire              alt_4_takenCtr_value =
    altTableOH_enc_4[7] & s2_branch_4_table_0_result_takenCtr_value[2]
    | altTableOH_enc_4[6] & s2_branch_4_table_1_result_takenCtr_value[2]
    | altTableOH_enc_4[5] & s2_branch_4_table_2_result_takenCtr_value[2]
    | altTableOH_enc_4[4] & s2_branch_4_table_3_result_takenCtr_value[2]
    | altTableOH_enc_4[3] & s2_branch_4_table_4_result_takenCtr_value[2]
    | altTableOH_enc_4[2] & s2_branch_4_table_5_result_takenCtr_value[2]
    | altTableOH_enc_4[1] & s2_branch_4_table_6_result_takenCtr_value[2]
    | altTableOH_enc_4[0] & s2_branch_4_table_7_result_takenCtr_value[2];
  wire              useProvider_4 =
    hasProvider_4
    & (~(_GEN[{3'(s2_startPc_addr[6:4]
                  + {2'h0, io_fromMainBtb_result_4_bits_cfiPosition[4]}),
               io_fromMainBtb_result_4_bits_cfiPosition[3:0]}][6])
       | ~(provider_4_takenCtr_value[2] & provider_4_takenCtr_value[1:0] == 2'h0
           | ~(provider_4_takenCtr_value[2]) & (&(provider_4_takenCtr_value[1:0]))));
  wire [2:0]        _io_meta_entries_4_providerTableIdx_T_2 =
    {providerTableOH_enc_4[0], providerTableOH_enc_4[1], providerTableOH_enc_4[2]}
    | {providerTableOH_enc_4[4], providerTableOH_enc_4[5], providerTableOH_enc_4[6]};
  wire [1:0]        _GEN_36 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_32}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_32});
  wire [1:0]        _GEN_37 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_33}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_33});
  wire [1:0]        _GEN_38 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_34}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_34});
  wire [1:0]        _GEN_39 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_35}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_35});
  wire [1:0]        _GEN_40 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_36}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_36});
  wire [1:0]        _GEN_41 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_37}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_37});
  wire [1:0]        _GEN_42 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_38}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_38});
  wire [1:0]        _GEN_43 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_39}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_39});
  wire [7:0]        _GEN_44 =
    8'({1'h0,
        7'({1'h0,
            6'({1'h0,
                5'({1'h0,
                    4'({1'h0,
                        3'({1'h0,
                            2'({1'h0, io_stageCtrl_s2_fire & _GEN_36[1]}
                               + {1'h0, io_stageCtrl_s2_fire & _GEN_37[1]})}
                           + {2'h0, io_stageCtrl_s2_fire & _GEN_38[1]})}
                       + {3'h0, io_stageCtrl_s2_fire & _GEN_39[1]})}
                   + {4'h0, io_stageCtrl_s2_fire & _GEN_40[1]})}
               + {5'h0, io_stageCtrl_s2_fire & _GEN_41[1]})}
           + {6'h0, io_stageCtrl_s2_fire & _GEN_42[1]})}
       + {7'h0, io_stageCtrl_s2_fire & _GEN_43[1]});
  wire [12:0]       allTableTagMatchResults_tag_40 =
    {s2_rawTag_0[12:5], s2_rawTag_0[4:0] ^ io_fromMainBtb_result_5_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_40 =
    s2_readResp_0_entries_0_valid
    & s2_readResp_0_entries_0_tag == allTableTagMatchResults_tag_40;
  wire              allTableTagMatchResults_hitWayMask_1_40 =
    s2_readResp_0_entries_1_valid
    & s2_readResp_0_entries_1_tag == allTableTagMatchResults_tag_40;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_40 =
    allTableTagMatchResults_hitWayMask_0_40
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_40, 1'h0};
  wire              s2_branch_5_table_0_result_hit =
    allTableTagMatchResults_hitWayMask_0_40 | allTableTagMatchResults_hitWayMask_1_40;
  wire [2:0]        s2_branch_5_table_0_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_40[0]
       ? s2_readResp_0_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_40[1]
         ? s2_readResp_0_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_41 =
    {s2_rawTag_1[12:5], s2_rawTag_1[4:0] ^ io_fromMainBtb_result_5_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_41 =
    s2_readResp_1_entries_0_valid
    & s2_readResp_1_entries_0_tag == allTableTagMatchResults_tag_41;
  wire              allTableTagMatchResults_hitWayMask_1_41 =
    s2_readResp_1_entries_1_valid
    & s2_readResp_1_entries_1_tag == allTableTagMatchResults_tag_41;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_41 =
    allTableTagMatchResults_hitWayMask_0_41
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_41, 1'h0};
  wire              s2_branch_5_table_1_result_hit =
    allTableTagMatchResults_hitWayMask_0_41 | allTableTagMatchResults_hitWayMask_1_41;
  wire [2:0]        s2_branch_5_table_1_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_41[0]
       ? s2_readResp_1_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_41[1]
         ? s2_readResp_1_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_42 =
    {s2_rawTag_2[12:5], s2_rawTag_2[4:0] ^ io_fromMainBtb_result_5_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_42 =
    s2_readResp_2_entries_0_valid
    & s2_readResp_2_entries_0_tag == allTableTagMatchResults_tag_42;
  wire              allTableTagMatchResults_hitWayMask_1_42 =
    s2_readResp_2_entries_1_valid
    & s2_readResp_2_entries_1_tag == allTableTagMatchResults_tag_42;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_42 =
    allTableTagMatchResults_hitWayMask_0_42
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_42, 1'h0};
  wire              s2_branch_5_table_2_result_hit =
    allTableTagMatchResults_hitWayMask_0_42 | allTableTagMatchResults_hitWayMask_1_42;
  wire [2:0]        s2_branch_5_table_2_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_42[0]
       ? s2_readResp_2_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_42[1]
         ? s2_readResp_2_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_43 =
    {s2_rawTag_3[12:5], s2_rawTag_3[4:0] ^ io_fromMainBtb_result_5_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_43 =
    s2_readResp_3_entries_0_valid
    & s2_readResp_3_entries_0_tag == allTableTagMatchResults_tag_43;
  wire              allTableTagMatchResults_hitWayMask_1_43 =
    s2_readResp_3_entries_1_valid
    & s2_readResp_3_entries_1_tag == allTableTagMatchResults_tag_43;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_43 =
    allTableTagMatchResults_hitWayMask_0_43
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_43, 1'h0};
  wire              s2_branch_5_table_3_result_hit =
    allTableTagMatchResults_hitWayMask_0_43 | allTableTagMatchResults_hitWayMask_1_43;
  wire [2:0]        s2_branch_5_table_3_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_43[0]
       ? s2_readResp_3_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_43[1]
         ? s2_readResp_3_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_44 =
    {s2_rawTag_4[12:5], s2_rawTag_4[4:0] ^ io_fromMainBtb_result_5_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_44 =
    s2_readResp_4_entries_0_valid
    & s2_readResp_4_entries_0_tag == allTableTagMatchResults_tag_44;
  wire              allTableTagMatchResults_hitWayMask_1_44 =
    s2_readResp_4_entries_1_valid
    & s2_readResp_4_entries_1_tag == allTableTagMatchResults_tag_44;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_44 =
    allTableTagMatchResults_hitWayMask_0_44
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_44, 1'h0};
  wire              s2_branch_5_table_4_result_hit =
    allTableTagMatchResults_hitWayMask_0_44 | allTableTagMatchResults_hitWayMask_1_44;
  wire [2:0]        s2_branch_5_table_4_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_44[0]
       ? s2_readResp_4_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_44[1]
         ? s2_readResp_4_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_45 =
    {s2_rawTag_5[12:5], s2_rawTag_5[4:0] ^ io_fromMainBtb_result_5_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_45 =
    s2_readResp_5_entries_0_valid
    & s2_readResp_5_entries_0_tag == allTableTagMatchResults_tag_45;
  wire              allTableTagMatchResults_hitWayMask_1_45 =
    s2_readResp_5_entries_1_valid
    & s2_readResp_5_entries_1_tag == allTableTagMatchResults_tag_45;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_45 =
    allTableTagMatchResults_hitWayMask_0_45
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_45, 1'h0};
  wire              s2_branch_5_table_5_result_hit =
    allTableTagMatchResults_hitWayMask_0_45 | allTableTagMatchResults_hitWayMask_1_45;
  wire [2:0]        s2_branch_5_table_5_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_45[0]
       ? s2_readResp_5_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_45[1]
         ? s2_readResp_5_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_46 =
    {s2_rawTag_6[12:5], s2_rawTag_6[4:0] ^ io_fromMainBtb_result_5_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_46 =
    s2_readResp_6_entries_0_valid
    & s2_readResp_6_entries_0_tag == allTableTagMatchResults_tag_46;
  wire              allTableTagMatchResults_hitWayMask_1_46 =
    s2_readResp_6_entries_1_valid
    & s2_readResp_6_entries_1_tag == allTableTagMatchResults_tag_46;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_46 =
    allTableTagMatchResults_hitWayMask_0_46
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_46, 1'h0};
  wire              s2_branch_5_table_6_result_hit =
    allTableTagMatchResults_hitWayMask_0_46 | allTableTagMatchResults_hitWayMask_1_46;
  wire [2:0]        s2_branch_5_table_6_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_46[0]
       ? s2_readResp_6_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_46[1]
         ? s2_readResp_6_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_47 =
    {s2_rawTag_7[12:5], s2_rawTag_7[4:0] ^ io_fromMainBtb_result_5_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_47 =
    s2_readResp_7_entries_0_valid
    & s2_readResp_7_entries_0_tag == allTableTagMatchResults_tag_47;
  wire              allTableTagMatchResults_hitWayMask_1_47 =
    s2_readResp_7_entries_1_valid
    & s2_readResp_7_entries_1_tag == allTableTagMatchResults_tag_47;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_47 =
    allTableTagMatchResults_hitWayMask_0_47
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_47, 1'h0};
  wire              s2_branch_5_table_7_result_hit =
    allTableTagMatchResults_hitWayMask_0_47 | allTableTagMatchResults_hitWayMask_1_47;
  wire [2:0]        s2_branch_5_table_7_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_47[0]
       ? s2_readResp_7_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_47[1]
         ? s2_readResp_7_entries_1_takenCtr_value
         : 3'h0);
  wire              hasProvider_5 =
    s2_branch_5_table_0_result_hit | s2_branch_5_table_1_result_hit
    | s2_branch_5_table_2_result_hit | s2_branch_5_table_3_result_hit
    | s2_branch_5_table_4_result_hit | s2_branch_5_table_5_result_hit
    | s2_branch_5_table_6_result_hit | s2_branch_5_table_7_result_hit;
  wire [7:0]        providerTableOH_enc_5 =
    s2_branch_5_table_7_result_hit
      ? 8'h1
      : s2_branch_5_table_6_result_hit
          ? 8'h2
          : s2_branch_5_table_5_result_hit
              ? 8'h4
              : s2_branch_5_table_4_result_hit
                  ? 8'h8
                  : s2_branch_5_table_3_result_hit
                      ? 8'h10
                      : s2_branch_5_table_2_result_hit
                          ? 8'h20
                          : s2_branch_5_table_1_result_hit
                              ? 8'h40
                              : {s2_branch_5_table_0_result_hit, 7'h0};
  wire [2:0]        provider_5_takenCtr_value =
    (providerTableOH_enc_5[7] ? s2_branch_5_table_0_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_5[6] ? s2_branch_5_table_1_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_5[5] ? s2_branch_5_table_2_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_5[4] ? s2_branch_5_table_3_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_5[3] ? s2_branch_5_table_4_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_5[2] ? s2_branch_5_table_5_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_5[1] ? s2_branch_5_table_6_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_5[0] ? s2_branch_5_table_7_result_takenCtr_value : 3'h0);
  wire              hitTableMaskNoProvider_0_5 =
    s2_branch_5_table_0_result_hit & ~(providerTableOH_enc_5[7]);
  wire              hitTableMaskNoProvider_1_5 =
    s2_branch_5_table_1_result_hit & ~(providerTableOH_enc_5[6]);
  wire              hitTableMaskNoProvider_2_5 =
    s2_branch_5_table_2_result_hit & ~(providerTableOH_enc_5[5]);
  wire              hitTableMaskNoProvider_3_5 =
    s2_branch_5_table_3_result_hit & ~(providerTableOH_enc_5[4]);
  wire              hitTableMaskNoProvider_4_5 =
    s2_branch_5_table_4_result_hit & ~(providerTableOH_enc_5[3]);
  wire              hitTableMaskNoProvider_5_5 =
    s2_branch_5_table_5_result_hit & ~(providerTableOH_enc_5[2]);
  wire              hitTableMaskNoProvider_6_5 =
    s2_branch_5_table_6_result_hit & ~(providerTableOH_enc_5[1]);
  wire              hitTableMaskNoProvider_7_5 =
    s2_branch_5_table_7_result_hit & ~(providerTableOH_enc_5[0]);
  wire              hasAlt_5 =
    hasProvider_5
    & (hitTableMaskNoProvider_0_5 | hitTableMaskNoProvider_1_5
       | hitTableMaskNoProvider_2_5 | hitTableMaskNoProvider_3_5
       | hitTableMaskNoProvider_4_5 | hitTableMaskNoProvider_5_5
       | hitTableMaskNoProvider_6_5 | hitTableMaskNoProvider_7_5);
  wire [7:0]        altTableOH_enc_5 =
    hitTableMaskNoProvider_7_5
      ? 8'h1
      : hitTableMaskNoProvider_6_5
          ? 8'h2
          : hitTableMaskNoProvider_5_5
              ? 8'h4
              : hitTableMaskNoProvider_4_5
                  ? 8'h8
                  : hitTableMaskNoProvider_3_5
                      ? 8'h10
                      : hitTableMaskNoProvider_2_5
                          ? 8'h20
                          : hitTableMaskNoProvider_1_5
                              ? 8'h40
                              : {hitTableMaskNoProvider_0_5, 7'h0};
  wire              alt_5_takenCtr_value =
    altTableOH_enc_5[7] & s2_branch_5_table_0_result_takenCtr_value[2]
    | altTableOH_enc_5[6] & s2_branch_5_table_1_result_takenCtr_value[2]
    | altTableOH_enc_5[5] & s2_branch_5_table_2_result_takenCtr_value[2]
    | altTableOH_enc_5[4] & s2_branch_5_table_3_result_takenCtr_value[2]
    | altTableOH_enc_5[3] & s2_branch_5_table_4_result_takenCtr_value[2]
    | altTableOH_enc_5[2] & s2_branch_5_table_5_result_takenCtr_value[2]
    | altTableOH_enc_5[1] & s2_branch_5_table_6_result_takenCtr_value[2]
    | altTableOH_enc_5[0] & s2_branch_5_table_7_result_takenCtr_value[2];
  wire              useProvider_5 =
    hasProvider_5
    & (~(_GEN[{3'(s2_startPc_addr[6:4]
                  + {2'h0, io_fromMainBtb_result_5_bits_cfiPosition[4]}),
               io_fromMainBtb_result_5_bits_cfiPosition[3:0]}][6])
       | ~(provider_5_takenCtr_value[2] & provider_5_takenCtr_value[1:0] == 2'h0
           | ~(provider_5_takenCtr_value[2]) & (&(provider_5_takenCtr_value[1:0]))));
  wire [2:0]        _io_meta_entries_5_providerTableIdx_T_2 =
    {providerTableOH_enc_5[0], providerTableOH_enc_5[1], providerTableOH_enc_5[2]}
    | {providerTableOH_enc_5[4], providerTableOH_enc_5[5], providerTableOH_enc_5[6]};
  wire [1:0]        _GEN_45 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_40}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_40});
  wire [1:0]        _GEN_46 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_41}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_41});
  wire [1:0]        _GEN_47 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_42}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_42});
  wire [1:0]        _GEN_48 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_43}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_43});
  wire [1:0]        _GEN_49 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_44}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_44});
  wire [1:0]        _GEN_50 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_45}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_45});
  wire [1:0]        _GEN_51 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_46}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_46});
  wire [1:0]        _GEN_52 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_47}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_47});
  wire [7:0]        _GEN_53 =
    8'({1'h0,
        7'({1'h0,
            6'({1'h0,
                5'({1'h0,
                    4'({1'h0,
                        3'({1'h0,
                            2'({1'h0, io_stageCtrl_s2_fire & _GEN_45[1]}
                               + {1'h0, io_stageCtrl_s2_fire & _GEN_46[1]})}
                           + {2'h0, io_stageCtrl_s2_fire & _GEN_47[1]})}
                       + {3'h0, io_stageCtrl_s2_fire & _GEN_48[1]})}
                   + {4'h0, io_stageCtrl_s2_fire & _GEN_49[1]})}
               + {5'h0, io_stageCtrl_s2_fire & _GEN_50[1]})}
           + {6'h0, io_stageCtrl_s2_fire & _GEN_51[1]})}
       + {7'h0, io_stageCtrl_s2_fire & _GEN_52[1]});
  wire [12:0]       allTableTagMatchResults_tag_48 =
    {s2_rawTag_0[12:5], s2_rawTag_0[4:0] ^ io_fromMainBtb_result_6_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_48 =
    s2_readResp_0_entries_0_valid
    & s2_readResp_0_entries_0_tag == allTableTagMatchResults_tag_48;
  wire              allTableTagMatchResults_hitWayMask_1_48 =
    s2_readResp_0_entries_1_valid
    & s2_readResp_0_entries_1_tag == allTableTagMatchResults_tag_48;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_48 =
    allTableTagMatchResults_hitWayMask_0_48
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_48, 1'h0};
  wire              s2_branch_6_table_0_result_hit =
    allTableTagMatchResults_hitWayMask_0_48 | allTableTagMatchResults_hitWayMask_1_48;
  wire [2:0]        s2_branch_6_table_0_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_48[0]
       ? s2_readResp_0_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_48[1]
         ? s2_readResp_0_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_49 =
    {s2_rawTag_1[12:5], s2_rawTag_1[4:0] ^ io_fromMainBtb_result_6_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_49 =
    s2_readResp_1_entries_0_valid
    & s2_readResp_1_entries_0_tag == allTableTagMatchResults_tag_49;
  wire              allTableTagMatchResults_hitWayMask_1_49 =
    s2_readResp_1_entries_1_valid
    & s2_readResp_1_entries_1_tag == allTableTagMatchResults_tag_49;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_49 =
    allTableTagMatchResults_hitWayMask_0_49
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_49, 1'h0};
  wire              s2_branch_6_table_1_result_hit =
    allTableTagMatchResults_hitWayMask_0_49 | allTableTagMatchResults_hitWayMask_1_49;
  wire [2:0]        s2_branch_6_table_1_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_49[0]
       ? s2_readResp_1_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_49[1]
         ? s2_readResp_1_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_50 =
    {s2_rawTag_2[12:5], s2_rawTag_2[4:0] ^ io_fromMainBtb_result_6_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_50 =
    s2_readResp_2_entries_0_valid
    & s2_readResp_2_entries_0_tag == allTableTagMatchResults_tag_50;
  wire              allTableTagMatchResults_hitWayMask_1_50 =
    s2_readResp_2_entries_1_valid
    & s2_readResp_2_entries_1_tag == allTableTagMatchResults_tag_50;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_50 =
    allTableTagMatchResults_hitWayMask_0_50
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_50, 1'h0};
  wire              s2_branch_6_table_2_result_hit =
    allTableTagMatchResults_hitWayMask_0_50 | allTableTagMatchResults_hitWayMask_1_50;
  wire [2:0]        s2_branch_6_table_2_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_50[0]
       ? s2_readResp_2_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_50[1]
         ? s2_readResp_2_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_51 =
    {s2_rawTag_3[12:5], s2_rawTag_3[4:0] ^ io_fromMainBtb_result_6_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_51 =
    s2_readResp_3_entries_0_valid
    & s2_readResp_3_entries_0_tag == allTableTagMatchResults_tag_51;
  wire              allTableTagMatchResults_hitWayMask_1_51 =
    s2_readResp_3_entries_1_valid
    & s2_readResp_3_entries_1_tag == allTableTagMatchResults_tag_51;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_51 =
    allTableTagMatchResults_hitWayMask_0_51
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_51, 1'h0};
  wire              s2_branch_6_table_3_result_hit =
    allTableTagMatchResults_hitWayMask_0_51 | allTableTagMatchResults_hitWayMask_1_51;
  wire [2:0]        s2_branch_6_table_3_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_51[0]
       ? s2_readResp_3_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_51[1]
         ? s2_readResp_3_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_52 =
    {s2_rawTag_4[12:5], s2_rawTag_4[4:0] ^ io_fromMainBtb_result_6_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_52 =
    s2_readResp_4_entries_0_valid
    & s2_readResp_4_entries_0_tag == allTableTagMatchResults_tag_52;
  wire              allTableTagMatchResults_hitWayMask_1_52 =
    s2_readResp_4_entries_1_valid
    & s2_readResp_4_entries_1_tag == allTableTagMatchResults_tag_52;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_52 =
    allTableTagMatchResults_hitWayMask_0_52
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_52, 1'h0};
  wire              s2_branch_6_table_4_result_hit =
    allTableTagMatchResults_hitWayMask_0_52 | allTableTagMatchResults_hitWayMask_1_52;
  wire [2:0]        s2_branch_6_table_4_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_52[0]
       ? s2_readResp_4_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_52[1]
         ? s2_readResp_4_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_53 =
    {s2_rawTag_5[12:5], s2_rawTag_5[4:0] ^ io_fromMainBtb_result_6_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_53 =
    s2_readResp_5_entries_0_valid
    & s2_readResp_5_entries_0_tag == allTableTagMatchResults_tag_53;
  wire              allTableTagMatchResults_hitWayMask_1_53 =
    s2_readResp_5_entries_1_valid
    & s2_readResp_5_entries_1_tag == allTableTagMatchResults_tag_53;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_53 =
    allTableTagMatchResults_hitWayMask_0_53
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_53, 1'h0};
  wire              s2_branch_6_table_5_result_hit =
    allTableTagMatchResults_hitWayMask_0_53 | allTableTagMatchResults_hitWayMask_1_53;
  wire [2:0]        s2_branch_6_table_5_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_53[0]
       ? s2_readResp_5_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_53[1]
         ? s2_readResp_5_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_54 =
    {s2_rawTag_6[12:5], s2_rawTag_6[4:0] ^ io_fromMainBtb_result_6_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_54 =
    s2_readResp_6_entries_0_valid
    & s2_readResp_6_entries_0_tag == allTableTagMatchResults_tag_54;
  wire              allTableTagMatchResults_hitWayMask_1_54 =
    s2_readResp_6_entries_1_valid
    & s2_readResp_6_entries_1_tag == allTableTagMatchResults_tag_54;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_54 =
    allTableTagMatchResults_hitWayMask_0_54
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_54, 1'h0};
  wire              s2_branch_6_table_6_result_hit =
    allTableTagMatchResults_hitWayMask_0_54 | allTableTagMatchResults_hitWayMask_1_54;
  wire [2:0]        s2_branch_6_table_6_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_54[0]
       ? s2_readResp_6_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_54[1]
         ? s2_readResp_6_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_55 =
    {s2_rawTag_7[12:5], s2_rawTag_7[4:0] ^ io_fromMainBtb_result_6_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_55 =
    s2_readResp_7_entries_0_valid
    & s2_readResp_7_entries_0_tag == allTableTagMatchResults_tag_55;
  wire              allTableTagMatchResults_hitWayMask_1_55 =
    s2_readResp_7_entries_1_valid
    & s2_readResp_7_entries_1_tag == allTableTagMatchResults_tag_55;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_55 =
    allTableTagMatchResults_hitWayMask_0_55
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_55, 1'h0};
  wire              s2_branch_6_table_7_result_hit =
    allTableTagMatchResults_hitWayMask_0_55 | allTableTagMatchResults_hitWayMask_1_55;
  wire [2:0]        s2_branch_6_table_7_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_55[0]
       ? s2_readResp_7_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_55[1]
         ? s2_readResp_7_entries_1_takenCtr_value
         : 3'h0);
  wire              hasProvider_6 =
    s2_branch_6_table_0_result_hit | s2_branch_6_table_1_result_hit
    | s2_branch_6_table_2_result_hit | s2_branch_6_table_3_result_hit
    | s2_branch_6_table_4_result_hit | s2_branch_6_table_5_result_hit
    | s2_branch_6_table_6_result_hit | s2_branch_6_table_7_result_hit;
  wire [7:0]        providerTableOH_enc_6 =
    s2_branch_6_table_7_result_hit
      ? 8'h1
      : s2_branch_6_table_6_result_hit
          ? 8'h2
          : s2_branch_6_table_5_result_hit
              ? 8'h4
              : s2_branch_6_table_4_result_hit
                  ? 8'h8
                  : s2_branch_6_table_3_result_hit
                      ? 8'h10
                      : s2_branch_6_table_2_result_hit
                          ? 8'h20
                          : s2_branch_6_table_1_result_hit
                              ? 8'h40
                              : {s2_branch_6_table_0_result_hit, 7'h0};
  wire [2:0]        provider_6_takenCtr_value =
    (providerTableOH_enc_6[7] ? s2_branch_6_table_0_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_6[6] ? s2_branch_6_table_1_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_6[5] ? s2_branch_6_table_2_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_6[4] ? s2_branch_6_table_3_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_6[3] ? s2_branch_6_table_4_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_6[2] ? s2_branch_6_table_5_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_6[1] ? s2_branch_6_table_6_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_6[0] ? s2_branch_6_table_7_result_takenCtr_value : 3'h0);
  wire              hitTableMaskNoProvider_0_6 =
    s2_branch_6_table_0_result_hit & ~(providerTableOH_enc_6[7]);
  wire              hitTableMaskNoProvider_1_6 =
    s2_branch_6_table_1_result_hit & ~(providerTableOH_enc_6[6]);
  wire              hitTableMaskNoProvider_2_6 =
    s2_branch_6_table_2_result_hit & ~(providerTableOH_enc_6[5]);
  wire              hitTableMaskNoProvider_3_6 =
    s2_branch_6_table_3_result_hit & ~(providerTableOH_enc_6[4]);
  wire              hitTableMaskNoProvider_4_6 =
    s2_branch_6_table_4_result_hit & ~(providerTableOH_enc_6[3]);
  wire              hitTableMaskNoProvider_5_6 =
    s2_branch_6_table_5_result_hit & ~(providerTableOH_enc_6[2]);
  wire              hitTableMaskNoProvider_6_6 =
    s2_branch_6_table_6_result_hit & ~(providerTableOH_enc_6[1]);
  wire              hitTableMaskNoProvider_7_6 =
    s2_branch_6_table_7_result_hit & ~(providerTableOH_enc_6[0]);
  wire              hasAlt_6 =
    hasProvider_6
    & (hitTableMaskNoProvider_0_6 | hitTableMaskNoProvider_1_6
       | hitTableMaskNoProvider_2_6 | hitTableMaskNoProvider_3_6
       | hitTableMaskNoProvider_4_6 | hitTableMaskNoProvider_5_6
       | hitTableMaskNoProvider_6_6 | hitTableMaskNoProvider_7_6);
  wire [7:0]        altTableOH_enc_6 =
    hitTableMaskNoProvider_7_6
      ? 8'h1
      : hitTableMaskNoProvider_6_6
          ? 8'h2
          : hitTableMaskNoProvider_5_6
              ? 8'h4
              : hitTableMaskNoProvider_4_6
                  ? 8'h8
                  : hitTableMaskNoProvider_3_6
                      ? 8'h10
                      : hitTableMaskNoProvider_2_6
                          ? 8'h20
                          : hitTableMaskNoProvider_1_6
                              ? 8'h40
                              : {hitTableMaskNoProvider_0_6, 7'h0};
  wire              alt_6_takenCtr_value =
    altTableOH_enc_6[7] & s2_branch_6_table_0_result_takenCtr_value[2]
    | altTableOH_enc_6[6] & s2_branch_6_table_1_result_takenCtr_value[2]
    | altTableOH_enc_6[5] & s2_branch_6_table_2_result_takenCtr_value[2]
    | altTableOH_enc_6[4] & s2_branch_6_table_3_result_takenCtr_value[2]
    | altTableOH_enc_6[3] & s2_branch_6_table_4_result_takenCtr_value[2]
    | altTableOH_enc_6[2] & s2_branch_6_table_5_result_takenCtr_value[2]
    | altTableOH_enc_6[1] & s2_branch_6_table_6_result_takenCtr_value[2]
    | altTableOH_enc_6[0] & s2_branch_6_table_7_result_takenCtr_value[2];
  wire              useProvider_6 =
    hasProvider_6
    & (~(_GEN[{3'(s2_startPc_addr[6:4]
                  + {2'h0, io_fromMainBtb_result_6_bits_cfiPosition[4]}),
               io_fromMainBtb_result_6_bits_cfiPosition[3:0]}][6])
       | ~(provider_6_takenCtr_value[2] & provider_6_takenCtr_value[1:0] == 2'h0
           | ~(provider_6_takenCtr_value[2]) & (&(provider_6_takenCtr_value[1:0]))));
  wire [2:0]        _io_meta_entries_6_providerTableIdx_T_2 =
    {providerTableOH_enc_6[0], providerTableOH_enc_6[1], providerTableOH_enc_6[2]}
    | {providerTableOH_enc_6[4], providerTableOH_enc_6[5], providerTableOH_enc_6[6]};
  wire [1:0]        _GEN_54 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_48}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_48});
  wire [1:0]        _GEN_55 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_49}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_49});
  wire [1:0]        _GEN_56 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_50}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_50});
  wire [1:0]        _GEN_57 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_51}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_51});
  wire [1:0]        _GEN_58 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_52}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_52});
  wire [1:0]        _GEN_59 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_53}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_53});
  wire [1:0]        _GEN_60 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_54}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_54});
  wire [1:0]        _GEN_61 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_55}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_55});
  wire [7:0]        _GEN_62 =
    8'({1'h0,
        7'({1'h0,
            6'({1'h0,
                5'({1'h0,
                    4'({1'h0,
                        3'({1'h0,
                            2'({1'h0, io_stageCtrl_s2_fire & _GEN_54[1]}
                               + {1'h0, io_stageCtrl_s2_fire & _GEN_55[1]})}
                           + {2'h0, io_stageCtrl_s2_fire & _GEN_56[1]})}
                       + {3'h0, io_stageCtrl_s2_fire & _GEN_57[1]})}
                   + {4'h0, io_stageCtrl_s2_fire & _GEN_58[1]})}
               + {5'h0, io_stageCtrl_s2_fire & _GEN_59[1]})}
           + {6'h0, io_stageCtrl_s2_fire & _GEN_60[1]})}
       + {7'h0, io_stageCtrl_s2_fire & _GEN_61[1]});
  wire [12:0]       allTableTagMatchResults_tag_56 =
    {s2_rawTag_0[12:5], s2_rawTag_0[4:0] ^ io_fromMainBtb_result_7_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_56 =
    s2_readResp_0_entries_0_valid
    & s2_readResp_0_entries_0_tag == allTableTagMatchResults_tag_56;
  wire              allTableTagMatchResults_hitWayMask_1_56 =
    s2_readResp_0_entries_1_valid
    & s2_readResp_0_entries_1_tag == allTableTagMatchResults_tag_56;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_56 =
    allTableTagMatchResults_hitWayMask_0_56
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_56, 1'h0};
  wire              s2_branch_7_table_0_result_hit =
    allTableTagMatchResults_hitWayMask_0_56 | allTableTagMatchResults_hitWayMask_1_56;
  wire [2:0]        s2_branch_7_table_0_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_56[0]
       ? s2_readResp_0_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_56[1]
         ? s2_readResp_0_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_57 =
    {s2_rawTag_1[12:5], s2_rawTag_1[4:0] ^ io_fromMainBtb_result_7_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_57 =
    s2_readResp_1_entries_0_valid
    & s2_readResp_1_entries_0_tag == allTableTagMatchResults_tag_57;
  wire              allTableTagMatchResults_hitWayMask_1_57 =
    s2_readResp_1_entries_1_valid
    & s2_readResp_1_entries_1_tag == allTableTagMatchResults_tag_57;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_57 =
    allTableTagMatchResults_hitWayMask_0_57
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_57, 1'h0};
  wire              s2_branch_7_table_1_result_hit =
    allTableTagMatchResults_hitWayMask_0_57 | allTableTagMatchResults_hitWayMask_1_57;
  wire [2:0]        s2_branch_7_table_1_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_57[0]
       ? s2_readResp_1_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_57[1]
         ? s2_readResp_1_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_58 =
    {s2_rawTag_2[12:5], s2_rawTag_2[4:0] ^ io_fromMainBtb_result_7_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_58 =
    s2_readResp_2_entries_0_valid
    & s2_readResp_2_entries_0_tag == allTableTagMatchResults_tag_58;
  wire              allTableTagMatchResults_hitWayMask_1_58 =
    s2_readResp_2_entries_1_valid
    & s2_readResp_2_entries_1_tag == allTableTagMatchResults_tag_58;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_58 =
    allTableTagMatchResults_hitWayMask_0_58
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_58, 1'h0};
  wire              s2_branch_7_table_2_result_hit =
    allTableTagMatchResults_hitWayMask_0_58 | allTableTagMatchResults_hitWayMask_1_58;
  wire [2:0]        s2_branch_7_table_2_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_58[0]
       ? s2_readResp_2_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_58[1]
         ? s2_readResp_2_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_59 =
    {s2_rawTag_3[12:5], s2_rawTag_3[4:0] ^ io_fromMainBtb_result_7_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_59 =
    s2_readResp_3_entries_0_valid
    & s2_readResp_3_entries_0_tag == allTableTagMatchResults_tag_59;
  wire              allTableTagMatchResults_hitWayMask_1_59 =
    s2_readResp_3_entries_1_valid
    & s2_readResp_3_entries_1_tag == allTableTagMatchResults_tag_59;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_59 =
    allTableTagMatchResults_hitWayMask_0_59
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_59, 1'h0};
  wire              s2_branch_7_table_3_result_hit =
    allTableTagMatchResults_hitWayMask_0_59 | allTableTagMatchResults_hitWayMask_1_59;
  wire [2:0]        s2_branch_7_table_3_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_59[0]
       ? s2_readResp_3_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_59[1]
         ? s2_readResp_3_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_60 =
    {s2_rawTag_4[12:5], s2_rawTag_4[4:0] ^ io_fromMainBtb_result_7_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_60 =
    s2_readResp_4_entries_0_valid
    & s2_readResp_4_entries_0_tag == allTableTagMatchResults_tag_60;
  wire              allTableTagMatchResults_hitWayMask_1_60 =
    s2_readResp_4_entries_1_valid
    & s2_readResp_4_entries_1_tag == allTableTagMatchResults_tag_60;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_60 =
    allTableTagMatchResults_hitWayMask_0_60
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_60, 1'h0};
  wire              s2_branch_7_table_4_result_hit =
    allTableTagMatchResults_hitWayMask_0_60 | allTableTagMatchResults_hitWayMask_1_60;
  wire [2:0]        s2_branch_7_table_4_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_60[0]
       ? s2_readResp_4_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_60[1]
         ? s2_readResp_4_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_61 =
    {s2_rawTag_5[12:5], s2_rawTag_5[4:0] ^ io_fromMainBtb_result_7_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_61 =
    s2_readResp_5_entries_0_valid
    & s2_readResp_5_entries_0_tag == allTableTagMatchResults_tag_61;
  wire              allTableTagMatchResults_hitWayMask_1_61 =
    s2_readResp_5_entries_1_valid
    & s2_readResp_5_entries_1_tag == allTableTagMatchResults_tag_61;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_61 =
    allTableTagMatchResults_hitWayMask_0_61
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_61, 1'h0};
  wire              s2_branch_7_table_5_result_hit =
    allTableTagMatchResults_hitWayMask_0_61 | allTableTagMatchResults_hitWayMask_1_61;
  wire [2:0]        s2_branch_7_table_5_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_61[0]
       ? s2_readResp_5_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_61[1]
         ? s2_readResp_5_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_62 =
    {s2_rawTag_6[12:5], s2_rawTag_6[4:0] ^ io_fromMainBtb_result_7_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_62 =
    s2_readResp_6_entries_0_valid
    & s2_readResp_6_entries_0_tag == allTableTagMatchResults_tag_62;
  wire              allTableTagMatchResults_hitWayMask_1_62 =
    s2_readResp_6_entries_1_valid
    & s2_readResp_6_entries_1_tag == allTableTagMatchResults_tag_62;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_62 =
    allTableTagMatchResults_hitWayMask_0_62
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_62, 1'h0};
  wire              s2_branch_7_table_6_result_hit =
    allTableTagMatchResults_hitWayMask_0_62 | allTableTagMatchResults_hitWayMask_1_62;
  wire [2:0]        s2_branch_7_table_6_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_62[0]
       ? s2_readResp_6_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_62[1]
         ? s2_readResp_6_entries_1_takenCtr_value
         : 3'h0);
  wire [12:0]       allTableTagMatchResults_tag_63 =
    {s2_rawTag_7[12:5], s2_rawTag_7[4:0] ^ io_fromMainBtb_result_7_bits_cfiPosition};
  wire              allTableTagMatchResults_hitWayMask_0_63 =
    s2_readResp_7_entries_0_valid
    & s2_readResp_7_entries_0_tag == allTableTagMatchResults_tag_63;
  wire              allTableTagMatchResults_hitWayMask_1_63 =
    s2_readResp_7_entries_1_valid
    & s2_readResp_7_entries_1_tag == allTableTagMatchResults_tag_63;
  wire [1:0]        allTableTagMatchResults_hitWayMaskOH_enc_63 =
    allTableTagMatchResults_hitWayMask_0_63
      ? 2'h1
      : {allTableTagMatchResults_hitWayMask_1_63, 1'h0};
  wire              s2_branch_7_table_7_result_hit =
    allTableTagMatchResults_hitWayMask_0_63 | allTableTagMatchResults_hitWayMask_1_63;
  wire [2:0]        s2_branch_7_table_7_result_takenCtr_value =
    (allTableTagMatchResults_hitWayMaskOH_enc_63[0]
       ? s2_readResp_7_entries_0_takenCtr_value
       : 3'h0)
    | (allTableTagMatchResults_hitWayMaskOH_enc_63[1]
         ? s2_readResp_7_entries_1_takenCtr_value
         : 3'h0);
  wire              hasProvider_7 =
    s2_branch_7_table_0_result_hit | s2_branch_7_table_1_result_hit
    | s2_branch_7_table_2_result_hit | s2_branch_7_table_3_result_hit
    | s2_branch_7_table_4_result_hit | s2_branch_7_table_5_result_hit
    | s2_branch_7_table_6_result_hit | s2_branch_7_table_7_result_hit;
  wire [7:0]        providerTableOH_enc_7 =
    s2_branch_7_table_7_result_hit
      ? 8'h1
      : s2_branch_7_table_6_result_hit
          ? 8'h2
          : s2_branch_7_table_5_result_hit
              ? 8'h4
              : s2_branch_7_table_4_result_hit
                  ? 8'h8
                  : s2_branch_7_table_3_result_hit
                      ? 8'h10
                      : s2_branch_7_table_2_result_hit
                          ? 8'h20
                          : s2_branch_7_table_1_result_hit
                              ? 8'h40
                              : {s2_branch_7_table_0_result_hit, 7'h0};
  wire [2:0]        provider_7_takenCtr_value =
    (providerTableOH_enc_7[7] ? s2_branch_7_table_0_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_7[6] ? s2_branch_7_table_1_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_7[5] ? s2_branch_7_table_2_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_7[4] ? s2_branch_7_table_3_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_7[3] ? s2_branch_7_table_4_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_7[2] ? s2_branch_7_table_5_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_7[1] ? s2_branch_7_table_6_result_takenCtr_value : 3'h0)
    | (providerTableOH_enc_7[0] ? s2_branch_7_table_7_result_takenCtr_value : 3'h0);
  wire              hitTableMaskNoProvider_0_7 =
    s2_branch_7_table_0_result_hit & ~(providerTableOH_enc_7[7]);
  wire              hitTableMaskNoProvider_1_7 =
    s2_branch_7_table_1_result_hit & ~(providerTableOH_enc_7[6]);
  wire              hitTableMaskNoProvider_2_7 =
    s2_branch_7_table_2_result_hit & ~(providerTableOH_enc_7[5]);
  wire              hitTableMaskNoProvider_3_7 =
    s2_branch_7_table_3_result_hit & ~(providerTableOH_enc_7[4]);
  wire              hitTableMaskNoProvider_4_7 =
    s2_branch_7_table_4_result_hit & ~(providerTableOH_enc_7[3]);
  wire              hitTableMaskNoProvider_5_7 =
    s2_branch_7_table_5_result_hit & ~(providerTableOH_enc_7[2]);
  wire              hitTableMaskNoProvider_6_7 =
    s2_branch_7_table_6_result_hit & ~(providerTableOH_enc_7[1]);
  wire              hitTableMaskNoProvider_7_7 =
    s2_branch_7_table_7_result_hit & ~(providerTableOH_enc_7[0]);
  wire              hasAlt_7 =
    hasProvider_7
    & (hitTableMaskNoProvider_0_7 | hitTableMaskNoProvider_1_7
       | hitTableMaskNoProvider_2_7 | hitTableMaskNoProvider_3_7
       | hitTableMaskNoProvider_4_7 | hitTableMaskNoProvider_5_7
       | hitTableMaskNoProvider_6_7 | hitTableMaskNoProvider_7_7);
  wire [7:0]        altTableOH_enc_7 =
    hitTableMaskNoProvider_7_7
      ? 8'h1
      : hitTableMaskNoProvider_6_7
          ? 8'h2
          : hitTableMaskNoProvider_5_7
              ? 8'h4
              : hitTableMaskNoProvider_4_7
                  ? 8'h8
                  : hitTableMaskNoProvider_3_7
                      ? 8'h10
                      : hitTableMaskNoProvider_2_7
                          ? 8'h20
                          : hitTableMaskNoProvider_1_7
                              ? 8'h40
                              : {hitTableMaskNoProvider_0_7, 7'h0};
  wire              alt_7_takenCtr_value =
    altTableOH_enc_7[7] & s2_branch_7_table_0_result_takenCtr_value[2]
    | altTableOH_enc_7[6] & s2_branch_7_table_1_result_takenCtr_value[2]
    | altTableOH_enc_7[5] & s2_branch_7_table_2_result_takenCtr_value[2]
    | altTableOH_enc_7[4] & s2_branch_7_table_3_result_takenCtr_value[2]
    | altTableOH_enc_7[3] & s2_branch_7_table_4_result_takenCtr_value[2]
    | altTableOH_enc_7[2] & s2_branch_7_table_5_result_takenCtr_value[2]
    | altTableOH_enc_7[1] & s2_branch_7_table_6_result_takenCtr_value[2]
    | altTableOH_enc_7[0] & s2_branch_7_table_7_result_takenCtr_value[2];
  wire              useProvider_7 =
    hasProvider_7
    & (~(_GEN[{3'(s2_startPc_addr[6:4]
                  + {2'h0, io_fromMainBtb_result_7_bits_cfiPosition[4]}),
               io_fromMainBtb_result_7_bits_cfiPosition[3:0]}][6])
       | ~(provider_7_takenCtr_value[2] & provider_7_takenCtr_value[1:0] == 2'h0
           | ~(provider_7_takenCtr_value[2]) & (&(provider_7_takenCtr_value[1:0]))));
  wire [2:0]        _io_meta_entries_7_providerTableIdx_T_2 =
    {providerTableOH_enc_7[0], providerTableOH_enc_7[1], providerTableOH_enc_7[2]}
    | {providerTableOH_enc_7[4], providerTableOH_enc_7[5], providerTableOH_enc_7[6]};
  wire [1:0]        _GEN_63 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_56}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_56});
  wire [1:0]        _GEN_64 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_57}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_57});
  wire [1:0]        _GEN_65 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_58}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_58});
  wire [1:0]        _GEN_66 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_59}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_59});
  wire [1:0]        _GEN_67 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_60}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_60});
  wire [1:0]        _GEN_68 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_61}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_61});
  wire [1:0]        _GEN_69 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_62}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_62});
  wire [1:0]        _GEN_70 =
    2'({1'h0, allTableTagMatchResults_hitWayMask_0_63}
       + {1'h0, allTableTagMatchResults_hitWayMask_1_63});
  wire [7:0]        _GEN_71 =
    8'({1'h0,
        7'({1'h0,
            6'({1'h0,
                5'({1'h0,
                    4'({1'h0,
                        3'({1'h0,
                            2'({1'h0, io_stageCtrl_s2_fire & _GEN_63[1]}
                               + {1'h0, io_stageCtrl_s2_fire & _GEN_64[1]})}
                           + {2'h0, io_stageCtrl_s2_fire & _GEN_65[1]})}
                       + {3'h0, io_stageCtrl_s2_fire & _GEN_66[1]})}
                   + {4'h0, io_stageCtrl_s2_fire & _GEN_67[1]})}
               + {5'h0, io_stageCtrl_s2_fire & _GEN_68[1]})}
           + {6'h0, io_stageCtrl_s2_fire & _GEN_69[1]})}
       + {7'h0, io_stageCtrl_s2_fire & _GEN_70[1]});
  wire [3:0]        t0_bankMask = 4'h1 << io_train_startPc_addr[1:0];
  wire              t0_condMask_0 =
    io_train_branches_0_valid & io_train_branches_0_bits_attribute_branchType == 2'h1;
  wire              t0_condMask_1 =
    io_train_branches_1_valid & io_train_branches_1_bits_attribute_branchType == 2'h1;
  wire              t0_condMask_2 =
    io_train_branches_2_valid & io_train_branches_2_bits_attribute_branchType == 2'h1;
  wire              t0_condMask_3 =
    io_train_branches_3_valid & io_train_branches_3_bits_attribute_branchType == 2'h1;
  wire              t0_condMask_4 =
    io_train_branches_4_valid & io_train_branches_4_bits_attribute_branchType == 2'h1;
  wire              t0_condMask_5 =
    io_train_branches_5_valid & io_train_branches_5_bits_attribute_branchType == 2'h1;
  wire              t0_condMask_6 =
    io_train_branches_6_valid & io_train_branches_6_bits_attribute_branchType == 2'h1;
  wire              t0_condMask_7 =
    io_train_branches_7_valid & io_train_branches_7_bits_attribute_branchType == 2'h1;
  wire              t0_hasCond =
    t0_condMask_0 | t0_condMask_1 | t0_condMask_2 | t0_condMask_3 | t0_condMask_4
    | t0_condMask_5 | t0_condMask_6 | t0_condMask_7;
  wire              t0_fire_probe = io_stageCtrl_t0_fire & t0_hasCond & io_enable;
  wire              hitMask_0 =
    io_train_meta_mbtb_entries_0_0_rawHit
    & io_train_meta_mbtb_entries_0_0_position == io_train_branches_0_bits_cfiPosition;
  wire              hitMask_1 =
    io_train_meta_mbtb_entries_0_1_rawHit
    & io_train_meta_mbtb_entries_0_1_position == io_train_branches_0_bits_cfiPosition;
  wire              hitMask_2 =
    io_train_meta_mbtb_entries_0_2_rawHit
    & io_train_meta_mbtb_entries_0_2_position == io_train_branches_0_bits_cfiPosition;
  wire              hitMask_3 =
    io_train_meta_mbtb_entries_0_3_rawHit
    & io_train_meta_mbtb_entries_0_3_position == io_train_branches_0_bits_cfiPosition;
  wire              hitMask_4 =
    io_train_meta_mbtb_entries_1_0_rawHit
    & io_train_meta_mbtb_entries_1_0_position == io_train_branches_0_bits_cfiPosition;
  wire              hitMask_5 =
    io_train_meta_mbtb_entries_1_1_rawHit
    & io_train_meta_mbtb_entries_1_1_position == io_train_branches_0_bits_cfiPosition;
  wire              hitMask_6 =
    io_train_meta_mbtb_entries_1_2_rawHit
    & io_train_meta_mbtb_entries_1_2_position == io_train_branches_0_bits_cfiPosition;
  wire              hitMask_7 =
    io_train_meta_mbtb_entries_1_3_rawHit
    & io_train_meta_mbtb_entries_1_3_position == io_train_branches_0_bits_cfiPosition;
  wire [7:0]        hitMaskOH_enc =
    hitMask_0
      ? 8'h1
      : hitMask_1
          ? 8'h2
          : hitMask_2
              ? 8'h4
              : hitMask_3
                  ? 8'h8
                  : hitMask_4
                      ? 8'h10
                      : hitMask_5 ? 8'h20 : hitMask_6 ? 8'h40 : {hitMask_7, 7'h0};
  wire              t0_mbtbHitMask_0 =
    hitMask_0 | hitMask_1 | hitMask_2 | hitMask_3 | hitMask_4 | hitMask_5 | hitMask_6
    | hitMask_7;
  wire              hitMask_0_1 =
    io_train_meta_mbtb_entries_0_0_rawHit
    & io_train_meta_mbtb_entries_0_0_position == io_train_branches_1_bits_cfiPosition;
  wire              hitMask_1_1 =
    io_train_meta_mbtb_entries_0_1_rawHit
    & io_train_meta_mbtb_entries_0_1_position == io_train_branches_1_bits_cfiPosition;
  wire              hitMask_2_1 =
    io_train_meta_mbtb_entries_0_2_rawHit
    & io_train_meta_mbtb_entries_0_2_position == io_train_branches_1_bits_cfiPosition;
  wire              hitMask_3_1 =
    io_train_meta_mbtb_entries_0_3_rawHit
    & io_train_meta_mbtb_entries_0_3_position == io_train_branches_1_bits_cfiPosition;
  wire              hitMask_4_1 =
    io_train_meta_mbtb_entries_1_0_rawHit
    & io_train_meta_mbtb_entries_1_0_position == io_train_branches_1_bits_cfiPosition;
  wire              hitMask_5_1 =
    io_train_meta_mbtb_entries_1_1_rawHit
    & io_train_meta_mbtb_entries_1_1_position == io_train_branches_1_bits_cfiPosition;
  wire              hitMask_6_1 =
    io_train_meta_mbtb_entries_1_2_rawHit
    & io_train_meta_mbtb_entries_1_2_position == io_train_branches_1_bits_cfiPosition;
  wire              hitMask_7_1 =
    io_train_meta_mbtb_entries_1_3_rawHit
    & io_train_meta_mbtb_entries_1_3_position == io_train_branches_1_bits_cfiPosition;
  wire [7:0]        hitMaskOH_enc_1 =
    hitMask_0_1
      ? 8'h1
      : hitMask_1_1
          ? 8'h2
          : hitMask_2_1
              ? 8'h4
              : hitMask_3_1
                  ? 8'h8
                  : hitMask_4_1
                      ? 8'h10
                      : hitMask_5_1 ? 8'h20 : hitMask_6_1 ? 8'h40 : {hitMask_7_1, 7'h0};
  wire              t0_mbtbHitMask_1 =
    hitMask_0_1 | hitMask_1_1 | hitMask_2_1 | hitMask_3_1 | hitMask_4_1 | hitMask_5_1
    | hitMask_6_1 | hitMask_7_1;
  wire              hitMask_0_2 =
    io_train_meta_mbtb_entries_0_0_rawHit
    & io_train_meta_mbtb_entries_0_0_position == io_train_branches_2_bits_cfiPosition;
  wire              hitMask_1_2 =
    io_train_meta_mbtb_entries_0_1_rawHit
    & io_train_meta_mbtb_entries_0_1_position == io_train_branches_2_bits_cfiPosition;
  wire              hitMask_2_2 =
    io_train_meta_mbtb_entries_0_2_rawHit
    & io_train_meta_mbtb_entries_0_2_position == io_train_branches_2_bits_cfiPosition;
  wire              hitMask_3_2 =
    io_train_meta_mbtb_entries_0_3_rawHit
    & io_train_meta_mbtb_entries_0_3_position == io_train_branches_2_bits_cfiPosition;
  wire              hitMask_4_2 =
    io_train_meta_mbtb_entries_1_0_rawHit
    & io_train_meta_mbtb_entries_1_0_position == io_train_branches_2_bits_cfiPosition;
  wire              hitMask_5_2 =
    io_train_meta_mbtb_entries_1_1_rawHit
    & io_train_meta_mbtb_entries_1_1_position == io_train_branches_2_bits_cfiPosition;
  wire              hitMask_6_2 =
    io_train_meta_mbtb_entries_1_2_rawHit
    & io_train_meta_mbtb_entries_1_2_position == io_train_branches_2_bits_cfiPosition;
  wire              hitMask_7_2 =
    io_train_meta_mbtb_entries_1_3_rawHit
    & io_train_meta_mbtb_entries_1_3_position == io_train_branches_2_bits_cfiPosition;
  wire [7:0]        hitMaskOH_enc_2 =
    hitMask_0_2
      ? 8'h1
      : hitMask_1_2
          ? 8'h2
          : hitMask_2_2
              ? 8'h4
              : hitMask_3_2
                  ? 8'h8
                  : hitMask_4_2
                      ? 8'h10
                      : hitMask_5_2 ? 8'h20 : hitMask_6_2 ? 8'h40 : {hitMask_7_2, 7'h0};
  wire              t0_mbtbHitMask_2 =
    hitMask_0_2 | hitMask_1_2 | hitMask_2_2 | hitMask_3_2 | hitMask_4_2 | hitMask_5_2
    | hitMask_6_2 | hitMask_7_2;
  wire              hitMask_0_3 =
    io_train_meta_mbtb_entries_0_0_rawHit
    & io_train_meta_mbtb_entries_0_0_position == io_train_branches_3_bits_cfiPosition;
  wire              hitMask_1_3 =
    io_train_meta_mbtb_entries_0_1_rawHit
    & io_train_meta_mbtb_entries_0_1_position == io_train_branches_3_bits_cfiPosition;
  wire              hitMask_2_3 =
    io_train_meta_mbtb_entries_0_2_rawHit
    & io_train_meta_mbtb_entries_0_2_position == io_train_branches_3_bits_cfiPosition;
  wire              hitMask_3_3 =
    io_train_meta_mbtb_entries_0_3_rawHit
    & io_train_meta_mbtb_entries_0_3_position == io_train_branches_3_bits_cfiPosition;
  wire              hitMask_4_3 =
    io_train_meta_mbtb_entries_1_0_rawHit
    & io_train_meta_mbtb_entries_1_0_position == io_train_branches_3_bits_cfiPosition;
  wire              hitMask_5_3 =
    io_train_meta_mbtb_entries_1_1_rawHit
    & io_train_meta_mbtb_entries_1_1_position == io_train_branches_3_bits_cfiPosition;
  wire              hitMask_6_3 =
    io_train_meta_mbtb_entries_1_2_rawHit
    & io_train_meta_mbtb_entries_1_2_position == io_train_branches_3_bits_cfiPosition;
  wire              hitMask_7_3 =
    io_train_meta_mbtb_entries_1_3_rawHit
    & io_train_meta_mbtb_entries_1_3_position == io_train_branches_3_bits_cfiPosition;
  wire [7:0]        hitMaskOH_enc_3 =
    hitMask_0_3
      ? 8'h1
      : hitMask_1_3
          ? 8'h2
          : hitMask_2_3
              ? 8'h4
              : hitMask_3_3
                  ? 8'h8
                  : hitMask_4_3
                      ? 8'h10
                      : hitMask_5_3 ? 8'h20 : hitMask_6_3 ? 8'h40 : {hitMask_7_3, 7'h0};
  wire              t0_mbtbHitMask_3 =
    hitMask_0_3 | hitMask_1_3 | hitMask_2_3 | hitMask_3_3 | hitMask_4_3 | hitMask_5_3
    | hitMask_6_3 | hitMask_7_3;
  wire              hitMask_0_4 =
    io_train_meta_mbtb_entries_0_0_rawHit
    & io_train_meta_mbtb_entries_0_0_position == io_train_branches_4_bits_cfiPosition;
  wire              hitMask_1_4 =
    io_train_meta_mbtb_entries_0_1_rawHit
    & io_train_meta_mbtb_entries_0_1_position == io_train_branches_4_bits_cfiPosition;
  wire              hitMask_2_4 =
    io_train_meta_mbtb_entries_0_2_rawHit
    & io_train_meta_mbtb_entries_0_2_position == io_train_branches_4_bits_cfiPosition;
  wire              hitMask_3_4 =
    io_train_meta_mbtb_entries_0_3_rawHit
    & io_train_meta_mbtb_entries_0_3_position == io_train_branches_4_bits_cfiPosition;
  wire              hitMask_4_4 =
    io_train_meta_mbtb_entries_1_0_rawHit
    & io_train_meta_mbtb_entries_1_0_position == io_train_branches_4_bits_cfiPosition;
  wire              hitMask_5_4 =
    io_train_meta_mbtb_entries_1_1_rawHit
    & io_train_meta_mbtb_entries_1_1_position == io_train_branches_4_bits_cfiPosition;
  wire              hitMask_6_4 =
    io_train_meta_mbtb_entries_1_2_rawHit
    & io_train_meta_mbtb_entries_1_2_position == io_train_branches_4_bits_cfiPosition;
  wire              hitMask_7_4 =
    io_train_meta_mbtb_entries_1_3_rawHit
    & io_train_meta_mbtb_entries_1_3_position == io_train_branches_4_bits_cfiPosition;
  wire [7:0]        hitMaskOH_enc_4 =
    hitMask_0_4
      ? 8'h1
      : hitMask_1_4
          ? 8'h2
          : hitMask_2_4
              ? 8'h4
              : hitMask_3_4
                  ? 8'h8
                  : hitMask_4_4
                      ? 8'h10
                      : hitMask_5_4 ? 8'h20 : hitMask_6_4 ? 8'h40 : {hitMask_7_4, 7'h0};
  wire              t0_mbtbHitMask_4 =
    hitMask_0_4 | hitMask_1_4 | hitMask_2_4 | hitMask_3_4 | hitMask_4_4 | hitMask_5_4
    | hitMask_6_4 | hitMask_7_4;
  wire              hitMask_0_5 =
    io_train_meta_mbtb_entries_0_0_rawHit
    & io_train_meta_mbtb_entries_0_0_position == io_train_branches_5_bits_cfiPosition;
  wire              hitMask_1_5 =
    io_train_meta_mbtb_entries_0_1_rawHit
    & io_train_meta_mbtb_entries_0_1_position == io_train_branches_5_bits_cfiPosition;
  wire              hitMask_2_5 =
    io_train_meta_mbtb_entries_0_2_rawHit
    & io_train_meta_mbtb_entries_0_2_position == io_train_branches_5_bits_cfiPosition;
  wire              hitMask_3_5 =
    io_train_meta_mbtb_entries_0_3_rawHit
    & io_train_meta_mbtb_entries_0_3_position == io_train_branches_5_bits_cfiPosition;
  wire              hitMask_4_5 =
    io_train_meta_mbtb_entries_1_0_rawHit
    & io_train_meta_mbtb_entries_1_0_position == io_train_branches_5_bits_cfiPosition;
  wire              hitMask_5_5 =
    io_train_meta_mbtb_entries_1_1_rawHit
    & io_train_meta_mbtb_entries_1_1_position == io_train_branches_5_bits_cfiPosition;
  wire              hitMask_6_5 =
    io_train_meta_mbtb_entries_1_2_rawHit
    & io_train_meta_mbtb_entries_1_2_position == io_train_branches_5_bits_cfiPosition;
  wire              hitMask_7_5 =
    io_train_meta_mbtb_entries_1_3_rawHit
    & io_train_meta_mbtb_entries_1_3_position == io_train_branches_5_bits_cfiPosition;
  wire [7:0]        hitMaskOH_enc_5 =
    hitMask_0_5
      ? 8'h1
      : hitMask_1_5
          ? 8'h2
          : hitMask_2_5
              ? 8'h4
              : hitMask_3_5
                  ? 8'h8
                  : hitMask_4_5
                      ? 8'h10
                      : hitMask_5_5 ? 8'h20 : hitMask_6_5 ? 8'h40 : {hitMask_7_5, 7'h0};
  wire              t0_mbtbHitMask_5 =
    hitMask_0_5 | hitMask_1_5 | hitMask_2_5 | hitMask_3_5 | hitMask_4_5 | hitMask_5_5
    | hitMask_6_5 | hitMask_7_5;
  wire              hitMask_0_6 =
    io_train_meta_mbtb_entries_0_0_rawHit
    & io_train_meta_mbtb_entries_0_0_position == io_train_branches_6_bits_cfiPosition;
  wire              hitMask_1_6 =
    io_train_meta_mbtb_entries_0_1_rawHit
    & io_train_meta_mbtb_entries_0_1_position == io_train_branches_6_bits_cfiPosition;
  wire              hitMask_2_6 =
    io_train_meta_mbtb_entries_0_2_rawHit
    & io_train_meta_mbtb_entries_0_2_position == io_train_branches_6_bits_cfiPosition;
  wire              hitMask_3_6 =
    io_train_meta_mbtb_entries_0_3_rawHit
    & io_train_meta_mbtb_entries_0_3_position == io_train_branches_6_bits_cfiPosition;
  wire              hitMask_4_6 =
    io_train_meta_mbtb_entries_1_0_rawHit
    & io_train_meta_mbtb_entries_1_0_position == io_train_branches_6_bits_cfiPosition;
  wire              hitMask_5_6 =
    io_train_meta_mbtb_entries_1_1_rawHit
    & io_train_meta_mbtb_entries_1_1_position == io_train_branches_6_bits_cfiPosition;
  wire              hitMask_6_6 =
    io_train_meta_mbtb_entries_1_2_rawHit
    & io_train_meta_mbtb_entries_1_2_position == io_train_branches_6_bits_cfiPosition;
  wire              hitMask_7_6 =
    io_train_meta_mbtb_entries_1_3_rawHit
    & io_train_meta_mbtb_entries_1_3_position == io_train_branches_6_bits_cfiPosition;
  wire [7:0]        hitMaskOH_enc_6 =
    hitMask_0_6
      ? 8'h1
      : hitMask_1_6
          ? 8'h2
          : hitMask_2_6
              ? 8'h4
              : hitMask_3_6
                  ? 8'h8
                  : hitMask_4_6
                      ? 8'h10
                      : hitMask_5_6 ? 8'h20 : hitMask_6_6 ? 8'h40 : {hitMask_7_6, 7'h0};
  wire              t0_mbtbHitMask_6 =
    hitMask_0_6 | hitMask_1_6 | hitMask_2_6 | hitMask_3_6 | hitMask_4_6 | hitMask_5_6
    | hitMask_6_6 | hitMask_7_6;
  wire              hitMask_0_7 =
    io_train_meta_mbtb_entries_0_0_rawHit
    & io_train_meta_mbtb_entries_0_0_position == io_train_branches_7_bits_cfiPosition;
  wire              hitMask_1_7 =
    io_train_meta_mbtb_entries_0_1_rawHit
    & io_train_meta_mbtb_entries_0_1_position == io_train_branches_7_bits_cfiPosition;
  wire              hitMask_2_7 =
    io_train_meta_mbtb_entries_0_2_rawHit
    & io_train_meta_mbtb_entries_0_2_position == io_train_branches_7_bits_cfiPosition;
  wire              hitMask_3_7 =
    io_train_meta_mbtb_entries_0_3_rawHit
    & io_train_meta_mbtb_entries_0_3_position == io_train_branches_7_bits_cfiPosition;
  wire              hitMask_4_7 =
    io_train_meta_mbtb_entries_1_0_rawHit
    & io_train_meta_mbtb_entries_1_0_position == io_train_branches_7_bits_cfiPosition;
  wire              hitMask_5_7 =
    io_train_meta_mbtb_entries_1_1_rawHit
    & io_train_meta_mbtb_entries_1_1_position == io_train_branches_7_bits_cfiPosition;
  wire              hitMask_6_7 =
    io_train_meta_mbtb_entries_1_2_rawHit
    & io_train_meta_mbtb_entries_1_2_position == io_train_branches_7_bits_cfiPosition;
  wire              hitMask_7_7 =
    io_train_meta_mbtb_entries_1_3_rawHit
    & io_train_meta_mbtb_entries_1_3_position == io_train_branches_7_bits_cfiPosition;
  wire [7:0]        hitMaskOH_enc_7 =
    hitMask_0_7
      ? 8'h1
      : hitMask_1_7
          ? 8'h2
          : hitMask_2_7
              ? 8'h4
              : hitMask_3_7
                  ? 8'h8
                  : hitMask_4_7
                      ? 8'h10
                      : hitMask_5_7 ? 8'h20 : hitMask_6_7 ? 8'h40 : {hitMask_7_7, 7'h0};
  wire              t0_mbtbHitMask_7 =
    hitMask_0_7 | hitMask_1_7 | hitMask_2_7 | hitMask_3_7 | hitMask_4_7 | hitMask_5_7
    | hitMask_6_7 | hitMask_7_7;
  wire              t0_useMeta =
    (~(t0_mbtbHitMask_0 & t0_condMask_0)
     | (hitMaskOH_enc[0] & io_train_meta_tage_entries_0_useProvider | hitMaskOH_enc[1]
        & io_train_meta_tage_entries_1_useProvider | hitMaskOH_enc[2]
        & io_train_meta_tage_entries_2_useProvider | hitMaskOH_enc[3]
        & io_train_meta_tage_entries_3_useProvider | hitMaskOH_enc[4]
        & io_train_meta_tage_entries_4_useProvider | hitMaskOH_enc[5]
        & io_train_meta_tage_entries_5_useProvider | hitMaskOH_enc[6]
        & io_train_meta_tage_entries_6_useProvider | hitMaskOH_enc[7]
        & io_train_meta_tage_entries_7_useProvider)
     & ~io_train_branches_0_bits_mispredict)
    & (~(t0_mbtbHitMask_1 & t0_condMask_1)
       | (hitMaskOH_enc_1[0] & io_train_meta_tage_entries_0_useProvider
          | hitMaskOH_enc_1[1] & io_train_meta_tage_entries_1_useProvider
          | hitMaskOH_enc_1[2] & io_train_meta_tage_entries_2_useProvider
          | hitMaskOH_enc_1[3] & io_train_meta_tage_entries_3_useProvider
          | hitMaskOH_enc_1[4] & io_train_meta_tage_entries_4_useProvider
          | hitMaskOH_enc_1[5] & io_train_meta_tage_entries_5_useProvider
          | hitMaskOH_enc_1[6] & io_train_meta_tage_entries_6_useProvider
          | hitMaskOH_enc_1[7] & io_train_meta_tage_entries_7_useProvider)
       & ~io_train_branches_1_bits_mispredict)
    & (~(t0_mbtbHitMask_2 & t0_condMask_2)
       | (hitMaskOH_enc_2[0] & io_train_meta_tage_entries_0_useProvider
          | hitMaskOH_enc_2[1] & io_train_meta_tage_entries_1_useProvider
          | hitMaskOH_enc_2[2] & io_train_meta_tage_entries_2_useProvider
          | hitMaskOH_enc_2[3] & io_train_meta_tage_entries_3_useProvider
          | hitMaskOH_enc_2[4] & io_train_meta_tage_entries_4_useProvider
          | hitMaskOH_enc_2[5] & io_train_meta_tage_entries_5_useProvider
          | hitMaskOH_enc_2[6] & io_train_meta_tage_entries_6_useProvider
          | hitMaskOH_enc_2[7] & io_train_meta_tage_entries_7_useProvider)
       & ~io_train_branches_2_bits_mispredict)
    & (~(t0_mbtbHitMask_3 & t0_condMask_3)
       | (hitMaskOH_enc_3[0] & io_train_meta_tage_entries_0_useProvider
          | hitMaskOH_enc_3[1] & io_train_meta_tage_entries_1_useProvider
          | hitMaskOH_enc_3[2] & io_train_meta_tage_entries_2_useProvider
          | hitMaskOH_enc_3[3] & io_train_meta_tage_entries_3_useProvider
          | hitMaskOH_enc_3[4] & io_train_meta_tage_entries_4_useProvider
          | hitMaskOH_enc_3[5] & io_train_meta_tage_entries_5_useProvider
          | hitMaskOH_enc_3[6] & io_train_meta_tage_entries_6_useProvider
          | hitMaskOH_enc_3[7] & io_train_meta_tage_entries_7_useProvider)
       & ~io_train_branches_3_bits_mispredict)
    & (~(t0_mbtbHitMask_4 & t0_condMask_4)
       | (hitMaskOH_enc_4[0] & io_train_meta_tage_entries_0_useProvider
          | hitMaskOH_enc_4[1] & io_train_meta_tage_entries_1_useProvider
          | hitMaskOH_enc_4[2] & io_train_meta_tage_entries_2_useProvider
          | hitMaskOH_enc_4[3] & io_train_meta_tage_entries_3_useProvider
          | hitMaskOH_enc_4[4] & io_train_meta_tage_entries_4_useProvider
          | hitMaskOH_enc_4[5] & io_train_meta_tage_entries_5_useProvider
          | hitMaskOH_enc_4[6] & io_train_meta_tage_entries_6_useProvider
          | hitMaskOH_enc_4[7] & io_train_meta_tage_entries_7_useProvider)
       & ~io_train_branches_4_bits_mispredict)
    & (~(t0_mbtbHitMask_5 & t0_condMask_5)
       | (hitMaskOH_enc_5[0] & io_train_meta_tage_entries_0_useProvider
          | hitMaskOH_enc_5[1] & io_train_meta_tage_entries_1_useProvider
          | hitMaskOH_enc_5[2] & io_train_meta_tage_entries_2_useProvider
          | hitMaskOH_enc_5[3] & io_train_meta_tage_entries_3_useProvider
          | hitMaskOH_enc_5[4] & io_train_meta_tage_entries_4_useProvider
          | hitMaskOH_enc_5[5] & io_train_meta_tage_entries_5_useProvider
          | hitMaskOH_enc_5[6] & io_train_meta_tage_entries_6_useProvider
          | hitMaskOH_enc_5[7] & io_train_meta_tage_entries_7_useProvider)
       & ~io_train_branches_5_bits_mispredict)
    & (~(t0_mbtbHitMask_6 & t0_condMask_6)
       | (hitMaskOH_enc_6[0] & io_train_meta_tage_entries_0_useProvider
          | hitMaskOH_enc_6[1] & io_train_meta_tage_entries_1_useProvider
          | hitMaskOH_enc_6[2] & io_train_meta_tage_entries_2_useProvider
          | hitMaskOH_enc_6[3] & io_train_meta_tage_entries_3_useProvider
          | hitMaskOH_enc_6[4] & io_train_meta_tage_entries_4_useProvider
          | hitMaskOH_enc_6[5] & io_train_meta_tage_entries_5_useProvider
          | hitMaskOH_enc_6[6] & io_train_meta_tage_entries_6_useProvider
          | hitMaskOH_enc_6[7] & io_train_meta_tage_entries_7_useProvider)
       & ~io_train_branches_6_bits_mispredict)
    & (~(t0_mbtbHitMask_7 & t0_condMask_7)
       | (hitMaskOH_enc_7[0] & io_train_meta_tage_entries_0_useProvider
          | hitMaskOH_enc_7[1] & io_train_meta_tage_entries_1_useProvider
          | hitMaskOH_enc_7[2] & io_train_meta_tage_entries_2_useProvider
          | hitMaskOH_enc_7[3] & io_train_meta_tage_entries_3_useProvider
          | hitMaskOH_enc_7[4] & io_train_meta_tage_entries_4_useProvider
          | hitMaskOH_enc_7[5] & io_train_meta_tage_entries_5_useProvider
          | hitMaskOH_enc_7[6] & io_train_meta_tage_entries_6_useProvider
          | hitMaskOH_enc_7[7] & io_train_meta_tage_entries_7_useProvider)
       & ~io_train_branches_7_bits_mispredict);
  wire              t0_readBankConflict =
    t0_hasCond & ~t0_useMeta & s0_fire
    & io_train_startPc_addr[1:0] == io_startPc_addr[1:0];
  wire              debug_readBankConflict_probe =
    io_debug_trainValid & t0_readBankConflict;
  wire [8:0]        t0_setIdx_0 =
    {io_train_startPc_addr[10:6],
     io_train_startPc_addr[5:2] ^ io_fromPhr_foldedPathHistForTrain_hist_0_foldedHist};
  wire [8:0]        t0_setIdx_1 =
    io_train_startPc_addr[10:2] ^ io_fromPhr_foldedPathHistForTrain_hist_4_foldedHist;
  wire [8:0]        t0_setIdx_2 =
    io_train_startPc_addr[10:2] ^ io_fromPhr_foldedPathHistForTrain_hist_12_foldedHist;
  wire [8:0]        t0_setIdx_3 =
    io_train_startPc_addr[10:2] ^ io_fromPhr_foldedPathHistForTrain_hist_15_foldedHist;
  wire [8:0]        t0_setIdx_4 =
    io_train_startPc_addr[10:2] ^ io_fromPhr_foldedPathHistForTrain_hist_20_foldedHist;
  wire [8:0]        t0_setIdx_5 =
    io_train_startPc_addr[10:2] ^ io_fromPhr_foldedPathHistForTrain_hist_23_foldedHist;
  wire [8:0]        t0_setIdx_6 =
    io_train_startPc_addr[10:2] ^ io_fromPhr_foldedPathHistForTrain_hist_26_foldedHist;
  wire [8:0]        t0_setIdx_7 =
    io_train_startPc_addr[10:2] ^ io_fromPhr_foldedPathHistForTrain_hist_29_foldedHist;
  wire              tables_7_io_trainReadReq_valid = t0_fire_probe & ~t0_useMeta;
  wire              tables_0_io_trainReadReq_valid_probe;
  assign tables_0_io_trainReadReq_valid_probe = tables_7_io_trainReadReq_valid;
  wire              tables_1_io_trainReadReq_valid_probe;
  assign tables_1_io_trainReadReq_valid_probe = tables_7_io_trainReadReq_valid;
  wire              tables_2_io_trainReadReq_valid_probe;
  assign tables_2_io_trainReadReq_valid_probe = tables_7_io_trainReadReq_valid;
  wire              tables_3_io_trainReadReq_valid_probe;
  assign tables_3_io_trainReadReq_valid_probe = tables_7_io_trainReadReq_valid;
  wire              tables_4_io_trainReadReq_valid_probe;
  assign tables_4_io_trainReadReq_valid_probe = tables_7_io_trainReadReq_valid;
  wire              tables_5_io_trainReadReq_valid_probe;
  assign tables_5_io_trainReadReq_valid_probe = tables_7_io_trainReadReq_valid;
  wire              tables_6_io_trainReadReq_valid_probe;
  assign tables_6_io_trainReadReq_valid_probe = tables_7_io_trainReadReq_valid;
  wire              tables_7_io_trainReadReq_valid_probe;
  assign tables_7_io_trainReadReq_valid_probe = tables_7_io_trainReadReq_valid;
  reg               debug_readBankConflictReg;
  wire              debug_readBankConflictNeg_probe =
    ~debug_readBankConflict_probe & debug_readBankConflictReg;
  reg  [3:0]        debug_readBankConflictDistCnt;
  wire [3:0]        debug_readBankConflictDistCnt_probe = debug_readBankConflictDistCnt;
  reg  [1:0]        debug_s1BankIdx;
  wire [49:0]       _GEN_72 = {io_startPc_addr[48:4], 5'h0};
  wire [49:0]       _GEN_73 = {s1_startPc_addr[48:4], 5'h0};
  wire              debug_readBankConflictShortLoop =
    debug_readBankConflictReg & io_stageCtrl_s1_fire
    & debug_s1BankIdx == io_startPc_addr[1:0]
    & (50'(_GEN_72 - _GEN_73) < 50'h41 | 50'(_GEN_73 - _GEN_72) < 50'h41) & s0_fire;
  reg               debug_readBankConflictShortLoopReg;
  wire              debug_readBankConflictShortLoopNeg_probe =
    ~debug_readBankConflictShortLoop & debug_readBankConflictShortLoopReg;
  reg  [3:0]        debug_readBankConflictShortLoopDistCnt;
  wire [3:0]        debug_readBankConflictShortLoopDistCnt_probe =
    debug_readBankConflictShortLoopDistCnt;
  reg               t1_fire;
  reg  [48:0]       t1_startPc_addr;
  reg               t1_branches_0_valid;
  reg               t1_branches_0_bits_taken;
  reg  [4:0]        t1_branches_0_bits_cfiPosition;
  reg  [1:0]        t1_branches_0_bits_attribute_branchType;
  reg               t1_branches_0_bits_mispredict;
  reg               t1_branches_1_valid;
  reg               t1_branches_1_bits_taken;
  reg  [4:0]        t1_branches_1_bits_cfiPosition;
  reg  [1:0]        t1_branches_1_bits_attribute_branchType;
  reg               t1_branches_1_bits_mispredict;
  reg               t1_branches_2_valid;
  reg               t1_branches_2_bits_taken;
  reg  [4:0]        t1_branches_2_bits_cfiPosition;
  reg  [1:0]        t1_branches_2_bits_attribute_branchType;
  reg               t1_branches_2_bits_mispredict;
  reg               t1_branches_3_valid;
  reg               t1_branches_3_bits_taken;
  reg  [4:0]        t1_branches_3_bits_cfiPosition;
  reg  [1:0]        t1_branches_3_bits_attribute_branchType;
  reg               t1_branches_3_bits_mispredict;
  reg               t1_branches_4_valid;
  reg               t1_branches_4_bits_taken;
  reg  [4:0]        t1_branches_4_bits_cfiPosition;
  reg  [1:0]        t1_branches_4_bits_attribute_branchType;
  reg               t1_branches_4_bits_mispredict;
  reg               t1_branches_5_valid;
  reg               t1_branches_5_bits_taken;
  reg  [4:0]        t1_branches_5_bits_cfiPosition;
  reg  [1:0]        t1_branches_5_bits_attribute_branchType;
  reg               t1_branches_5_bits_mispredict;
  reg               t1_branches_6_valid;
  reg               t1_branches_6_bits_taken;
  reg  [4:0]        t1_branches_6_bits_cfiPosition;
  reg  [1:0]        t1_branches_6_bits_attribute_branchType;
  reg               t1_branches_6_bits_mispredict;
  reg               t1_branches_7_valid;
  reg               t1_branches_7_bits_taken;
  reg  [4:0]        t1_branches_7_bits_cfiPosition;
  reg  [1:0]        t1_branches_7_bits_attribute_branchType;
  reg               t1_branches_7_bits_mispredict;
  reg  [8:0]        t1_setIdx_0;
  reg  [8:0]        t1_setIdx_1;
  reg  [8:0]        t1_setIdx_2;
  reg  [8:0]        t1_setIdx_3;
  reg  [8:0]        t1_setIdx_4;
  reg  [8:0]        t1_setIdx_5;
  reg  [8:0]        t1_setIdx_6;
  reg  [8:0]        t1_setIdx_7;
  reg  [3:0]        t1_bankMask;
  reg               t1_useMeta;
  reg  [2:0]        t1_meta_0_providerTableIdx;
  reg  [1:0]        t1_meta_0_providerWayIdx;
  reg  [2:0]        t1_meta_0_providerTakenCtr_value;
  reg  [1:0]        t1_meta_0_providerUsefulCtr_value;
  reg               t1_meta_0_altOrBasePred;
  reg  [2:0]        t1_meta_1_providerTableIdx;
  reg  [1:0]        t1_meta_1_providerWayIdx;
  reg  [2:0]        t1_meta_1_providerTakenCtr_value;
  reg  [1:0]        t1_meta_1_providerUsefulCtr_value;
  reg               t1_meta_1_altOrBasePred;
  reg  [2:0]        t1_meta_2_providerTableIdx;
  reg  [1:0]        t1_meta_2_providerWayIdx;
  reg  [2:0]        t1_meta_2_providerTakenCtr_value;
  reg  [1:0]        t1_meta_2_providerUsefulCtr_value;
  reg               t1_meta_2_altOrBasePred;
  reg  [2:0]        t1_meta_3_providerTableIdx;
  reg  [1:0]        t1_meta_3_providerWayIdx;
  reg  [2:0]        t1_meta_3_providerTakenCtr_value;
  reg  [1:0]        t1_meta_3_providerUsefulCtr_value;
  reg               t1_meta_3_altOrBasePred;
  reg  [2:0]        t1_meta_4_providerTableIdx;
  reg  [1:0]        t1_meta_4_providerWayIdx;
  reg  [2:0]        t1_meta_4_providerTakenCtr_value;
  reg  [1:0]        t1_meta_4_providerUsefulCtr_value;
  reg               t1_meta_4_altOrBasePred;
  reg  [2:0]        t1_meta_5_providerTableIdx;
  reg  [1:0]        t1_meta_5_providerWayIdx;
  reg  [2:0]        t1_meta_5_providerTakenCtr_value;
  reg  [1:0]        t1_meta_5_providerUsefulCtr_value;
  reg               t1_meta_5_altOrBasePred;
  reg  [2:0]        t1_meta_6_providerTableIdx;
  reg  [1:0]        t1_meta_6_providerWayIdx;
  reg  [2:0]        t1_meta_6_providerTakenCtr_value;
  reg  [1:0]        t1_meta_6_providerUsefulCtr_value;
  reg               t1_meta_6_altOrBasePred;
  reg  [2:0]        t1_meta_7_providerTableIdx;
  reg  [1:0]        t1_meta_7_providerWayIdx;
  reg  [2:0]        t1_meta_7_providerTakenCtr_value;
  reg  [1:0]        t1_meta_7_providerUsefulCtr_value;
  reg               t1_meta_7_altOrBasePred;
  reg               t1_basePred_0;
  reg               t1_basePred_1;
  reg               t1_basePred_2;
  reg               t1_basePred_3;
  reg               t1_basePred_4;
  reg               t1_basePred_5;
  reg               t1_basePred_6;
  reg               t1_basePred_7;
  reg               t1_mbtbHitMask_0;
  reg               t1_mbtbHitMask_1;
  reg               t1_mbtbHitMask_2;
  reg               t1_mbtbHitMask_3;
  reg               t1_mbtbHitMask_4;
  reg               t1_mbtbHitMask_5;
  reg               t1_mbtbHitMask_6;
  reg               t1_mbtbHitMask_7;
  reg  [12:0]       t1_foldedHist_0_forTag;
  reg  [12:0]       t1_foldedHist_1_forTag;
  reg  [12:0]       t1_foldedHist_2_forTag;
  reg  [12:0]       t1_foldedHist_3_forTag;
  reg  [12:0]       t1_foldedHist_4_forTag;
  reg  [12:0]       t1_foldedHist_5_forTag;
  reg  [12:0]       t1_foldedHist_6_forTag;
  reg  [12:0]       t1_foldedHist_7_forTag;
  reg               t2_fire;
  reg               t2_branches_0_valid;
  reg               t2_branches_0_bits_taken;
  reg  [4:0]        t2_branches_0_bits_cfiPosition;
  reg  [1:0]        t2_branches_0_bits_attribute_branchType;
  reg               t2_branches_0_bits_mispredict;
  reg               t2_branches_1_valid;
  reg               t2_branches_1_bits_taken;
  reg  [4:0]        t2_branches_1_bits_cfiPosition;
  reg  [1:0]        t2_branches_1_bits_attribute_branchType;
  reg               t2_branches_1_bits_mispredict;
  reg               t2_branches_2_valid;
  reg               t2_branches_2_bits_taken;
  reg  [4:0]        t2_branches_2_bits_cfiPosition;
  reg  [1:0]        t2_branches_2_bits_attribute_branchType;
  reg               t2_branches_2_bits_mispredict;
  reg               t2_branches_3_valid;
  reg               t2_branches_3_bits_taken;
  reg  [4:0]        t2_branches_3_bits_cfiPosition;
  reg  [1:0]        t2_branches_3_bits_attribute_branchType;
  reg               t2_branches_3_bits_mispredict;
  reg               t2_branches_4_valid;
  reg               t2_branches_4_bits_taken;
  reg  [4:0]        t2_branches_4_bits_cfiPosition;
  reg  [1:0]        t2_branches_4_bits_attribute_branchType;
  reg               t2_branches_4_bits_mispredict;
  reg               t2_branches_5_valid;
  reg               t2_branches_5_bits_taken;
  reg  [4:0]        t2_branches_5_bits_cfiPosition;
  reg  [1:0]        t2_branches_5_bits_attribute_branchType;
  reg               t2_branches_5_bits_mispredict;
  reg               t2_branches_6_valid;
  reg               t2_branches_6_bits_taken;
  reg  [4:0]        t2_branches_6_bits_cfiPosition;
  reg  [1:0]        t2_branches_6_bits_attribute_branchType;
  reg               t2_branches_6_bits_mispredict;
  reg               t2_branches_7_valid;
  reg               t2_branches_7_bits_taken;
  reg  [4:0]        t2_branches_7_bits_cfiPosition;
  reg  [1:0]        t2_branches_7_bits_attribute_branchType;
  reg               t2_branches_7_bits_mispredict;
  reg  [48:0]       t2_startPc_addr;
  reg  [8:0]        t2_setIdx_0;
  reg  [8:0]        t2_setIdx_1;
  reg  [8:0]        t2_setIdx_2;
  reg  [8:0]        t2_setIdx_3;
  reg  [8:0]        t2_setIdx_4;
  reg  [8:0]        t2_setIdx_5;
  reg  [8:0]        t2_setIdx_6;
  reg  [8:0]        t2_setIdx_7;
  reg  [3:0]        t2_bankMask;
  reg  [12:0]       t2_rawTag_0;
  reg  [12:0]       t2_rawTag_1;
  reg  [12:0]       t2_rawTag_2;
  reg  [12:0]       t2_rawTag_3;
  reg  [12:0]       t2_rawTag_4;
  reg  [12:0]       t2_rawTag_5;
  reg  [12:0]       t2_rawTag_6;
  reg  [12:0]       t2_rawTag_7;
  reg               t2_readResp_0_entries_0_valid;
  reg  [12:0]       t2_readResp_0_entries_0_tag;
  reg  [2:0]        t2_readResp_0_entries_0_takenCtr_value;
  reg               t2_readResp_0_entries_1_valid;
  reg  [12:0]       t2_readResp_0_entries_1_tag;
  reg  [2:0]        t2_readResp_0_entries_1_takenCtr_value;
  reg  [1:0]        t2_readResp_0_usefulCtrs_0_value;
  reg  [1:0]        t2_readResp_0_usefulCtrs_1_value;
  reg               t2_readResp_1_entries_0_valid;
  reg  [12:0]       t2_readResp_1_entries_0_tag;
  reg  [2:0]        t2_readResp_1_entries_0_takenCtr_value;
  reg               t2_readResp_1_entries_1_valid;
  reg  [12:0]       t2_readResp_1_entries_1_tag;
  reg  [2:0]        t2_readResp_1_entries_1_takenCtr_value;
  reg  [1:0]        t2_readResp_1_usefulCtrs_0_value;
  reg  [1:0]        t2_readResp_1_usefulCtrs_1_value;
  reg               t2_readResp_2_entries_0_valid;
  reg  [12:0]       t2_readResp_2_entries_0_tag;
  reg  [2:0]        t2_readResp_2_entries_0_takenCtr_value;
  reg               t2_readResp_2_entries_1_valid;
  reg  [12:0]       t2_readResp_2_entries_1_tag;
  reg  [2:0]        t2_readResp_2_entries_1_takenCtr_value;
  reg  [1:0]        t2_readResp_2_usefulCtrs_0_value;
  reg  [1:0]        t2_readResp_2_usefulCtrs_1_value;
  reg               t2_readResp_3_entries_0_valid;
  reg  [12:0]       t2_readResp_3_entries_0_tag;
  reg  [2:0]        t2_readResp_3_entries_0_takenCtr_value;
  reg               t2_readResp_3_entries_1_valid;
  reg  [12:0]       t2_readResp_3_entries_1_tag;
  reg  [2:0]        t2_readResp_3_entries_1_takenCtr_value;
  reg  [1:0]        t2_readResp_3_usefulCtrs_0_value;
  reg  [1:0]        t2_readResp_3_usefulCtrs_1_value;
  reg               t2_readResp_4_entries_0_valid;
  reg  [12:0]       t2_readResp_4_entries_0_tag;
  reg  [2:0]        t2_readResp_4_entries_0_takenCtr_value;
  reg               t2_readResp_4_entries_1_valid;
  reg  [12:0]       t2_readResp_4_entries_1_tag;
  reg  [2:0]        t2_readResp_4_entries_1_takenCtr_value;
  reg  [1:0]        t2_readResp_4_usefulCtrs_0_value;
  reg  [1:0]        t2_readResp_4_usefulCtrs_1_value;
  reg               t2_readResp_5_entries_0_valid;
  reg  [12:0]       t2_readResp_5_entries_0_tag;
  reg  [2:0]        t2_readResp_5_entries_0_takenCtr_value;
  reg               t2_readResp_5_entries_1_valid;
  reg  [12:0]       t2_readResp_5_entries_1_tag;
  reg  [2:0]        t2_readResp_5_entries_1_takenCtr_value;
  reg  [1:0]        t2_readResp_5_usefulCtrs_0_value;
  reg  [1:0]        t2_readResp_5_usefulCtrs_1_value;
  reg               t2_readResp_6_entries_0_valid;
  reg  [12:0]       t2_readResp_6_entries_0_tag;
  reg  [2:0]        t2_readResp_6_entries_0_takenCtr_value;
  reg               t2_readResp_6_entries_1_valid;
  reg  [12:0]       t2_readResp_6_entries_1_tag;
  reg  [2:0]        t2_readResp_6_entries_1_takenCtr_value;
  reg  [1:0]        t2_readResp_6_usefulCtrs_0_value;
  reg  [1:0]        t2_readResp_6_usefulCtrs_1_value;
  reg               t2_readResp_7_entries_0_valid;
  reg  [12:0]       t2_readResp_7_entries_0_tag;
  reg  [2:0]        t2_readResp_7_entries_0_takenCtr_value;
  reg               t2_readResp_7_entries_1_valid;
  reg  [12:0]       t2_readResp_7_entries_1_tag;
  reg  [2:0]        t2_readResp_7_entries_1_takenCtr_value;
  reg  [1:0]        t2_readResp_7_usefulCtrs_0_value;
  reg  [1:0]        t2_readResp_7_usefulCtrs_1_value;
  reg               t2_useMeta;
  reg  [2:0]        t2_meta_0_providerTableIdx;
  reg  [1:0]        t2_meta_0_providerWayIdx;
  reg  [2:0]        t2_meta_0_providerTakenCtr_value;
  reg  [1:0]        t2_meta_0_providerUsefulCtr_value;
  reg               t2_meta_0_altOrBasePred;
  reg  [2:0]        t2_meta_1_providerTableIdx;
  reg  [1:0]        t2_meta_1_providerWayIdx;
  reg  [2:0]        t2_meta_1_providerTakenCtr_value;
  reg  [1:0]        t2_meta_1_providerUsefulCtr_value;
  reg               t2_meta_1_altOrBasePred;
  reg  [2:0]        t2_meta_2_providerTableIdx;
  reg  [1:0]        t2_meta_2_providerWayIdx;
  reg  [2:0]        t2_meta_2_providerTakenCtr_value;
  reg  [1:0]        t2_meta_2_providerUsefulCtr_value;
  reg               t2_meta_2_altOrBasePred;
  reg  [2:0]        t2_meta_3_providerTableIdx;
  reg  [1:0]        t2_meta_3_providerWayIdx;
  reg  [2:0]        t2_meta_3_providerTakenCtr_value;
  reg  [1:0]        t2_meta_3_providerUsefulCtr_value;
  reg               t2_meta_3_altOrBasePred;
  reg  [2:0]        t2_meta_4_providerTableIdx;
  reg  [1:0]        t2_meta_4_providerWayIdx;
  reg  [2:0]        t2_meta_4_providerTakenCtr_value;
  reg  [1:0]        t2_meta_4_providerUsefulCtr_value;
  reg               t2_meta_4_altOrBasePred;
  reg  [2:0]        t2_meta_5_providerTableIdx;
  reg  [1:0]        t2_meta_5_providerWayIdx;
  reg  [2:0]        t2_meta_5_providerTakenCtr_value;
  reg  [1:0]        t2_meta_5_providerUsefulCtr_value;
  reg               t2_meta_5_altOrBasePred;
  reg  [2:0]        t2_meta_6_providerTableIdx;
  reg  [1:0]        t2_meta_6_providerWayIdx;
  reg  [2:0]        t2_meta_6_providerTakenCtr_value;
  reg  [1:0]        t2_meta_6_providerUsefulCtr_value;
  reg               t2_meta_6_altOrBasePred;
  reg  [2:0]        t2_meta_7_providerTableIdx;
  reg  [1:0]        t2_meta_7_providerWayIdx;
  reg  [2:0]        t2_meta_7_providerTakenCtr_value;
  reg  [1:0]        t2_meta_7_providerUsefulCtr_value;
  reg               t2_meta_7_altOrBasePred;
  reg               t2_basePred_0;
  reg               t2_basePred_1;
  reg               t2_basePred_2;
  reg               t2_basePred_3;
  reg               t2_basePred_4;
  reg               t2_basePred_5;
  reg               t2_basePred_6;
  reg               t2_basePred_7;
  reg               t2_mbtbHitMask_0;
  reg               t2_mbtbHitMask_1;
  reg               t2_mbtbHitMask_2;
  reg               t2_mbtbHitMask_3;
  reg               t2_mbtbHitMask_4;
  reg               t2_mbtbHitMask_5;
  reg               t2_mbtbHitMask_6;
  reg               t2_mbtbHitMask_7;
  wire [6:0]        t2_cfiUseAltOnNaIdxVec_0 =
    {3'(t2_startPc_addr[6:4] + {2'h0, t2_branches_0_bits_cfiPosition[4]}),
     t2_branches_0_bits_cfiPosition[3:0]};
  wire [6:0]        t2_cfiUseAltOnNaIdxVec_1 =
    {3'(t2_startPc_addr[6:4] + {2'h0, t2_branches_1_bits_cfiPosition[4]}),
     t2_branches_1_bits_cfiPosition[3:0]};
  wire [6:0]        t2_cfiUseAltOnNaIdxVec_2 =
    {3'(t2_startPc_addr[6:4] + {2'h0, t2_branches_2_bits_cfiPosition[4]}),
     t2_branches_2_bits_cfiPosition[3:0]};
  wire [6:0]        t2_cfiUseAltOnNaIdxVec_3 =
    {3'(t2_startPc_addr[6:4] + {2'h0, t2_branches_3_bits_cfiPosition[4]}),
     t2_branches_3_bits_cfiPosition[3:0]};
  wire [6:0]        t2_cfiUseAltOnNaIdxVec_4 =
    {3'(t2_startPc_addr[6:4] + {2'h0, t2_branches_4_bits_cfiPosition[4]}),
     t2_branches_4_bits_cfiPosition[3:0]};
  wire [6:0]        t2_cfiUseAltOnNaIdxVec_5 =
    {3'(t2_startPc_addr[6:4] + {2'h0, t2_branches_5_bits_cfiPosition[4]}),
     t2_branches_5_bits_cfiPosition[3:0]};
  wire [6:0]        t2_cfiUseAltOnNaIdxVec_6 =
    {3'(t2_startPc_addr[6:4] + {2'h0, t2_branches_6_bits_cfiPosition[4]}),
     t2_branches_6_bits_cfiPosition[3:0]};
  wire [6:0]        t2_cfiUseAltOnNaIdxVec_7 =
    {3'(t2_startPc_addr[6:4] + {2'h0, t2_branches_7_bits_cfiPosition[4]}),
     t2_branches_7_bits_cfiPosition[3:0]};
  wire [12:0]       t2_trainInfoVec_t2_branch_0_table_0_result_tag =
    {t2_rawTag_0[12:5], t2_rawTag_0[4:0] ^ t2_branches_0_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0 =
    t2_readResp_0_entries_0_valid
    & t2_readResp_0_entries_0_tag == t2_trainInfoVec_t2_branch_0_table_0_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1 =
    t2_readResp_0_entries_1_valid
    & t2_readResp_0_entries_1_tag == t2_trainInfoVec_t2_branch_0_table_0_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1, 1'h0};
  wire              t2_trainInfoVec_t2_branch_0_table_0_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1;
  wire [2:0]        t2_trainInfoVec_t2_branch_0_table_0_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc[0]
       ? t2_readResp_0_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc[1]
         ? t2_readResp_0_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_0_table_0_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc[0]
       ? t2_readResp_0_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc[1]
         ? t2_readResp_0_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_0_table_1_result_tag =
    {t2_rawTag_1[12:5], t2_rawTag_1[4:0] ^ t2_branches_0_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_1 =
    t2_readResp_1_entries_0_valid
    & t2_readResp_1_entries_0_tag == t2_trainInfoVec_t2_branch_0_table_1_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_1 =
    t2_readResp_1_entries_1_valid
    & t2_readResp_1_entries_1_tag == t2_trainInfoVec_t2_branch_0_table_1_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_1 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_1
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_1, 1'h0};
  wire              t2_trainInfoVec_t2_branch_0_table_1_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_1
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_1;
  wire [2:0]        t2_trainInfoVec_t2_branch_0_table_1_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_1[0]
       ? t2_readResp_1_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_1[1]
         ? t2_readResp_1_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_0_table_1_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_1[0]
       ? t2_readResp_1_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_1[1]
         ? t2_readResp_1_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_0_table_2_result_tag =
    {t2_rawTag_2[12:5], t2_rawTag_2[4:0] ^ t2_branches_0_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_2 =
    t2_readResp_2_entries_0_valid
    & t2_readResp_2_entries_0_tag == t2_trainInfoVec_t2_branch_0_table_2_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_2 =
    t2_readResp_2_entries_1_valid
    & t2_readResp_2_entries_1_tag == t2_trainInfoVec_t2_branch_0_table_2_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_2 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_2
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_2, 1'h0};
  wire              t2_trainInfoVec_t2_branch_0_table_2_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_2
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_2;
  wire [2:0]        t2_trainInfoVec_t2_branch_0_table_2_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_2[0]
       ? t2_readResp_2_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_2[1]
         ? t2_readResp_2_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_0_table_2_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_2[0]
       ? t2_readResp_2_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_2[1]
         ? t2_readResp_2_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_0_table_3_result_tag =
    {t2_rawTag_3[12:5], t2_rawTag_3[4:0] ^ t2_branches_0_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_3 =
    t2_readResp_3_entries_0_valid
    & t2_readResp_3_entries_0_tag == t2_trainInfoVec_t2_branch_0_table_3_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_3 =
    t2_readResp_3_entries_1_valid
    & t2_readResp_3_entries_1_tag == t2_trainInfoVec_t2_branch_0_table_3_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_3 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_3
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_3, 1'h0};
  wire              t2_trainInfoVec_t2_branch_0_table_3_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_3
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_3;
  wire [2:0]        t2_trainInfoVec_t2_branch_0_table_3_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_3[0]
       ? t2_readResp_3_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_3[1]
         ? t2_readResp_3_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_0_table_3_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_3[0]
       ? t2_readResp_3_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_3[1]
         ? t2_readResp_3_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_0_table_4_result_tag =
    {t2_rawTag_4[12:5], t2_rawTag_4[4:0] ^ t2_branches_0_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_4 =
    t2_readResp_4_entries_0_valid
    & t2_readResp_4_entries_0_tag == t2_trainInfoVec_t2_branch_0_table_4_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_4 =
    t2_readResp_4_entries_1_valid
    & t2_readResp_4_entries_1_tag == t2_trainInfoVec_t2_branch_0_table_4_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_4 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_4
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_4, 1'h0};
  wire              t2_trainInfoVec_t2_branch_0_table_4_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_4
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_4;
  wire [2:0]        t2_trainInfoVec_t2_branch_0_table_4_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_4[0]
       ? t2_readResp_4_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_4[1]
         ? t2_readResp_4_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_0_table_4_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_4[0]
       ? t2_readResp_4_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_4[1]
         ? t2_readResp_4_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_0_table_5_result_tag =
    {t2_rawTag_5[12:5], t2_rawTag_5[4:0] ^ t2_branches_0_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_5 =
    t2_readResp_5_entries_0_valid
    & t2_readResp_5_entries_0_tag == t2_trainInfoVec_t2_branch_0_table_5_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_5 =
    t2_readResp_5_entries_1_valid
    & t2_readResp_5_entries_1_tag == t2_trainInfoVec_t2_branch_0_table_5_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_5 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_5
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_5, 1'h0};
  wire              t2_trainInfoVec_t2_branch_0_table_5_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_5
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_5;
  wire [2:0]        t2_trainInfoVec_t2_branch_0_table_5_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_5[0]
       ? t2_readResp_5_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_5[1]
         ? t2_readResp_5_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_0_table_5_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_5[0]
       ? t2_readResp_5_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_5[1]
         ? t2_readResp_5_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_0_table_6_result_tag =
    {t2_rawTag_6[12:5], t2_rawTag_6[4:0] ^ t2_branches_0_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_6 =
    t2_readResp_6_entries_0_valid
    & t2_readResp_6_entries_0_tag == t2_trainInfoVec_t2_branch_0_table_6_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_6 =
    t2_readResp_6_entries_1_valid
    & t2_readResp_6_entries_1_tag == t2_trainInfoVec_t2_branch_0_table_6_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_6 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_6
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_6, 1'h0};
  wire              t2_trainInfoVec_t2_branch_0_table_6_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_6
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_6;
  wire [2:0]        t2_trainInfoVec_t2_branch_0_table_6_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_6[0]
       ? t2_readResp_6_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_6[1]
         ? t2_readResp_6_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_0_table_6_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_6[0]
       ? t2_readResp_6_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_6[1]
         ? t2_readResp_6_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_0_table_7_result_tag =
    {t2_rawTag_7[12:5], t2_rawTag_7[4:0] ^ t2_branches_0_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_7 =
    t2_readResp_7_entries_0_valid
    & t2_readResp_7_entries_0_tag == t2_trainInfoVec_t2_branch_0_table_7_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_7 =
    t2_readResp_7_entries_1_valid
    & t2_readResp_7_entries_1_tag == t2_trainInfoVec_t2_branch_0_table_7_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_7 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_7
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_7, 1'h0};
  wire              t2_trainInfoVec_t2_branch_0_table_7_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_7
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_7;
  wire [2:0]        t2_trainInfoVec_t2_branch_0_table_7_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_7[0]
       ? t2_readResp_7_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_7[1]
         ? t2_readResp_7_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_0_table_7_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_7[0]
       ? t2_readResp_7_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_7[1]
         ? t2_readResp_7_usefulCtrs_1_value
         : 2'h0);
  wire [7:0]        t2_trainInfoVec_t2_branch_0_hitTableMask =
    {t2_trainInfoVec_t2_branch_0_table_7_result_hit,
     t2_trainInfoVec_t2_branch_0_table_6_result_hit,
     t2_trainInfoVec_t2_branch_0_table_5_result_hit,
     t2_trainInfoVec_t2_branch_0_table_4_result_hit,
     t2_trainInfoVec_t2_branch_0_table_3_result_hit,
     t2_trainInfoVec_t2_branch_0_table_2_result_hit,
     t2_trainInfoVec_t2_branch_0_table_1_result_hit,
     t2_trainInfoVec_t2_branch_0_table_0_result_hit};
  wire [7:0][12:0]  _GEN_74 =
    {{t2_rawTag_7},
     {t2_rawTag_6},
     {t2_rawTag_5},
     {t2_rawTag_4},
     {t2_rawTag_3},
     {t2_rawTag_2},
     {t2_rawTag_1},
     {t2_rawTag_0}};
  wire [12:0]       _GEN_75 = _GEN_74[t2_meta_0_providerTableIdx];
  wire              condTraceVec_0_hasProvider =
    t2_useMeta | t2_trainInfoVec_t2_branch_0_table_0_result_hit
    | t2_trainInfoVec_t2_branch_0_table_1_result_hit
    | t2_trainInfoVec_t2_branch_0_table_2_result_hit
    | t2_trainInfoVec_t2_branch_0_table_3_result_hit
    | t2_trainInfoVec_t2_branch_0_table_4_result_hit
    | t2_trainInfoVec_t2_branch_0_table_5_result_hit
    | t2_trainInfoVec_t2_branch_0_table_6_result_hit
    | t2_trainInfoVec_t2_branch_0_table_7_result_hit;
  wire [7:0]        t2_trainInfoVec_providerTableOH_enc =
    t2_trainInfoVec_t2_branch_0_table_7_result_hit
      ? 8'h1
      : t2_trainInfoVec_t2_branch_0_table_6_result_hit
          ? 8'h2
          : t2_trainInfoVec_t2_branch_0_table_5_result_hit
              ? 8'h4
              : t2_trainInfoVec_t2_branch_0_table_4_result_hit
                  ? 8'h8
                  : t2_trainInfoVec_t2_branch_0_table_3_result_hit
                      ? 8'h10
                      : t2_trainInfoVec_t2_branch_0_table_2_result_hit
                          ? 8'h20
                          : t2_trainInfoVec_t2_branch_0_table_1_result_hit
                              ? 8'h40
                              : {t2_trainInfoVec_t2_branch_0_table_0_result_hit, 7'h0};
  wire [7:0]        t2_trainInfoVec_providerTableOH =
    t2_useMeta
      ? 8'h1 << t2_meta_0_providerTableIdx
      : {t2_trainInfoVec_providerTableOH_enc[0],
         t2_trainInfoVec_providerTableOH_enc[1],
         t2_trainInfoVec_providerTableOH_enc[2],
         t2_trainInfoVec_providerTableOH_enc[3],
         t2_trainInfoVec_providerTableOH_enc[4],
         t2_trainInfoVec_providerTableOH_enc[5],
         t2_trainInfoVec_providerTableOH_enc[6],
         t2_trainInfoVec_providerTableOH_enc[7]};
  wire [1:0]        t2_trainInfoVec_provider_hitWayMaskOH =
    t2_useMeta
      ? 2'h1 << t2_meta_0_providerWayIdx[0]
      : (t2_trainInfoVec_providerTableOH[0]
           ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc
           : 2'h0)
        | (t2_trainInfoVec_providerTableOH[1]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_1
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH[2]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_2
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH[3]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_3
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH[4]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_4
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH[5]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_5
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH[6]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_6
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH[7]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_7
             : 2'h0);
  wire [12:0]       t2_trainInfoVec_provider_tag =
    t2_useMeta
      ? {_GEN_75[12:5], _GEN_75[4:0] ^ t2_branches_0_bits_cfiPosition}
      : (t2_trainInfoVec_providerTableOH[0]
           ? t2_trainInfoVec_t2_branch_0_table_0_result_tag
           : 13'h0)
        | (t2_trainInfoVec_providerTableOH[1]
             ? t2_trainInfoVec_t2_branch_0_table_1_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH[2]
             ? t2_trainInfoVec_t2_branch_0_table_2_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH[3]
             ? t2_trainInfoVec_t2_branch_0_table_3_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH[4]
             ? t2_trainInfoVec_t2_branch_0_table_4_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH[5]
             ? t2_trainInfoVec_t2_branch_0_table_5_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH[6]
             ? t2_trainInfoVec_t2_branch_0_table_6_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH[7]
             ? t2_trainInfoVec_t2_branch_0_table_7_result_tag
             : 13'h0);
  wire [2:0]        t2_trainInfoVec_provider_takenCtr_value =
    t2_useMeta
      ? t2_meta_0_providerTakenCtr_value
      : (t2_trainInfoVec_providerTableOH[0]
           ? t2_trainInfoVec_t2_branch_0_table_0_result_takenCtr_value
           : 3'h0)
        | (t2_trainInfoVec_providerTableOH[1]
             ? t2_trainInfoVec_t2_branch_0_table_1_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH[2]
             ? t2_trainInfoVec_t2_branch_0_table_2_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH[3]
             ? t2_trainInfoVec_t2_branch_0_table_3_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH[4]
             ? t2_trainInfoVec_t2_branch_0_table_4_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH[5]
             ? t2_trainInfoVec_t2_branch_0_table_5_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH[6]
             ? t2_trainInfoVec_t2_branch_0_table_6_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH[7]
             ? t2_trainInfoVec_t2_branch_0_table_7_result_takenCtr_value
             : 3'h0);
  wire [1:0]        condTraceVec_0_providerUsefulCtr_value =
    t2_useMeta
      ? t2_meta_0_providerUsefulCtr_value
      : (t2_trainInfoVec_providerTableOH[0]
           ? t2_trainInfoVec_t2_branch_0_table_0_result_usefulCtr_value
           : 2'h0)
        | (t2_trainInfoVec_providerTableOH[1]
             ? t2_trainInfoVec_t2_branch_0_table_1_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH[2]
             ? t2_trainInfoVec_t2_branch_0_table_2_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH[3]
             ? t2_trainInfoVec_t2_branch_0_table_3_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH[4]
             ? t2_trainInfoVec_t2_branch_0_table_4_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH[5]
             ? t2_trainInfoVec_t2_branch_0_table_5_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH[6]
             ? t2_trainInfoVec_t2_branch_0_table_6_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH[7]
             ? t2_trainInfoVec_t2_branch_0_table_7_result_usefulCtr_value
             : 2'h0);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_0 =
    t2_trainInfoVec_t2_branch_0_table_0_result_hit
    & ~(t2_trainInfoVec_providerTableOH[0]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_1 =
    t2_trainInfoVec_t2_branch_0_table_1_result_hit
    & ~(t2_trainInfoVec_providerTableOH[1]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_2 =
    t2_trainInfoVec_t2_branch_0_table_2_result_hit
    & ~(t2_trainInfoVec_providerTableOH[2]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_3 =
    t2_trainInfoVec_t2_branch_0_table_3_result_hit
    & ~(t2_trainInfoVec_providerTableOH[3]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_4 =
    t2_trainInfoVec_t2_branch_0_table_4_result_hit
    & ~(t2_trainInfoVec_providerTableOH[4]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_5 =
    t2_trainInfoVec_t2_branch_0_table_5_result_hit
    & ~(t2_trainInfoVec_providerTableOH[5]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_6 =
    t2_trainInfoVec_t2_branch_0_table_6_result_hit
    & ~(t2_trainInfoVec_providerTableOH[6]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_7 =
    t2_trainInfoVec_t2_branch_0_table_7_result_hit
    & ~(t2_trainInfoVec_providerTableOH[7]);
  wire              condTraceVec_0_hasAlt =
    ~t2_useMeta & condTraceVec_0_hasProvider
    & (t2_trainInfoVec_hitTableMaskNoProvider_0 | t2_trainInfoVec_hitTableMaskNoProvider_1
       | t2_trainInfoVec_hitTableMaskNoProvider_2
       | t2_trainInfoVec_hitTableMaskNoProvider_3
       | t2_trainInfoVec_hitTableMaskNoProvider_4
       | t2_trainInfoVec_hitTableMaskNoProvider_5
       | t2_trainInfoVec_hitTableMaskNoProvider_6
       | t2_trainInfoVec_hitTableMaskNoProvider_7);
  wire [7:0]        t2_trainInfoVec_altTableOH_enc =
    t2_trainInfoVec_hitTableMaskNoProvider_7
      ? 8'h1
      : t2_trainInfoVec_hitTableMaskNoProvider_6
          ? 8'h2
          : t2_trainInfoVec_hitTableMaskNoProvider_5
              ? 8'h4
              : t2_trainInfoVec_hitTableMaskNoProvider_4
                  ? 8'h8
                  : t2_trainInfoVec_hitTableMaskNoProvider_3
                      ? 8'h10
                      : t2_trainInfoVec_hitTableMaskNoProvider_2
                          ? 8'h20
                          : t2_trainInfoVec_hitTableMaskNoProvider_1
                              ? 8'h40
                              : {t2_trainInfoVec_hitTableMaskNoProvider_0, 7'h0};
  wire [7:0]        t2_trainInfoVec_altTableOH =
    t2_useMeta
      ? 8'h0
      : {t2_trainInfoVec_altTableOH_enc[0],
         t2_trainInfoVec_altTableOH_enc[1],
         t2_trainInfoVec_altTableOH_enc[2],
         t2_trainInfoVec_altTableOH_enc[3],
         t2_trainInfoVec_altTableOH_enc[4],
         t2_trainInfoVec_altTableOH_enc[5],
         t2_trainInfoVec_altTableOH_enc[6],
         t2_trainInfoVec_altTableOH_enc[7]};
  wire [1:0]        _t2_trainInfoVec_alt_WIRE_usefulCtr_value =
    (t2_trainInfoVec_altTableOH[0]
       ? t2_trainInfoVec_t2_branch_0_table_0_result_usefulCtr_value
       : 2'h0)
    | (t2_trainInfoVec_altTableOH[1]
         ? t2_trainInfoVec_t2_branch_0_table_1_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH[2]
         ? t2_trainInfoVec_t2_branch_0_table_2_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH[3]
         ? t2_trainInfoVec_t2_branch_0_table_3_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH[4]
         ? t2_trainInfoVec_t2_branch_0_table_4_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH[5]
         ? t2_trainInfoVec_t2_branch_0_table_5_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH[6]
         ? t2_trainInfoVec_t2_branch_0_table_6_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH[7]
         ? t2_trainInfoVec_t2_branch_0_table_7_result_usefulCtr_value
         : 2'h0);
  wire [12:0]       _t2_trainInfoVec_alt_WIRE_tag =
    (t2_trainInfoVec_altTableOH[0]
       ? t2_trainInfoVec_t2_branch_0_table_0_result_tag
       : 13'h0)
    | (t2_trainInfoVec_altTableOH[1]
         ? t2_trainInfoVec_t2_branch_0_table_1_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH[2]
         ? t2_trainInfoVec_t2_branch_0_table_2_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH[3]
         ? t2_trainInfoVec_t2_branch_0_table_3_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH[4]
         ? t2_trainInfoVec_t2_branch_0_table_4_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH[5]
         ? t2_trainInfoVec_t2_branch_0_table_5_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH[6]
         ? t2_trainInfoVec_t2_branch_0_table_6_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH[7]
         ? t2_trainInfoVec_t2_branch_0_table_7_result_tag
         : 13'h0);
  wire [1:0]        t2_trainInfoVec_alt_hitWayMaskOH =
    t2_useMeta
      ? 2'h0
      : (t2_trainInfoVec_altTableOH[0]
           ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc
           : 2'h0)
        | (t2_trainInfoVec_altTableOH[1]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_1
             : 2'h0)
        | (t2_trainInfoVec_altTableOH[2]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_2
             : 2'h0)
        | (t2_trainInfoVec_altTableOH[3]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_3
             : 2'h0)
        | (t2_trainInfoVec_altTableOH[4]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_4
             : 2'h0)
        | (t2_trainInfoVec_altTableOH[5]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_5
             : 2'h0)
        | (t2_trainInfoVec_altTableOH[6]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_6
             : 2'h0)
        | (t2_trainInfoVec_altTableOH[7]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_7
             : 2'h0);
  wire [2:0]        t2_trainInfoVec_alt_takenCtr_value =
    t2_useMeta
      ? 3'h0
      : (t2_trainInfoVec_altTableOH[0]
           ? t2_trainInfoVec_t2_branch_0_table_0_result_takenCtr_value
           : 3'h0)
        | (t2_trainInfoVec_altTableOH[1]
             ? t2_trainInfoVec_t2_branch_0_table_1_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH[2]
             ? t2_trainInfoVec_t2_branch_0_table_2_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH[3]
             ? t2_trainInfoVec_t2_branch_0_table_3_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH[4]
             ? t2_trainInfoVec_t2_branch_0_table_4_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH[5]
             ? t2_trainInfoVec_t2_branch_0_table_5_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH[6]
             ? t2_trainInfoVec_t2_branch_0_table_6_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH[7]
             ? t2_trainInfoVec_t2_branch_0_table_7_result_takenCtr_value
             : 3'h0);
  wire              condTraceVec_0_useProvider =
    t2_useMeta | condTraceVec_0_hasProvider
    & (~(_GEN[t2_cfiUseAltOnNaIdxVec_0][6])
       | ~(t2_trainInfoVec_provider_takenCtr_value[2]
           & t2_trainInfoVec_provider_takenCtr_value[1:0] == 2'h0
           | ~(t2_trainInfoVec_provider_takenCtr_value[2])
           & (&(t2_trainInfoVec_provider_takenCtr_value[1:0]))));
  wire              condTraceVec_0_useAlt =
    ~condTraceVec_0_useProvider & condTraceVec_0_hasAlt;
  wire              t2_trainInfoVec_altOrBasePred =
    t2_useMeta
      ? t2_meta_0_altOrBasePred
      : condTraceVec_0_hasAlt ? t2_trainInfoVec_alt_takenCtr_value[2] : t2_basePred_0;
  wire [2:0]        condTraceVec_0_providerTakenCtr_value =
    (&t2_trainInfoVec_provider_takenCtr_value) & t2_branches_0_bits_taken
    | ~(|t2_trainInfoVec_provider_takenCtr_value) & ~t2_branches_0_bits_taken
      ? t2_trainInfoVec_provider_takenCtr_value
      : t2_branches_0_bits_taken
          ? 3'(t2_trainInfoVec_provider_takenCtr_value + 3'h1)
          : 3'(t2_trainInfoVec_provider_takenCtr_value - 3'h1);
  wire [2:0]        condTraceVec_0_altTakenCtr_value =
    (&t2_trainInfoVec_alt_takenCtr_value) & t2_branches_0_bits_taken
    | ~(|t2_trainInfoVec_alt_takenCtr_value) & ~t2_branches_0_bits_taken
      ? t2_trainInfoVec_alt_takenCtr_value
      : t2_branches_0_bits_taken
          ? 3'(t2_trainInfoVec_alt_takenCtr_value + 3'h1)
          : 3'(t2_trainInfoVec_alt_takenCtr_value - 3'h1);
  wire              _t2_trainInfoVec_needAllocate_T_8 =
    t2_trainInfoVec_provider_takenCtr_value[2] == t2_branches_0_bits_taken;
  wire              t2_trainInfoVec_incProviderUsefulCtr =
    condTraceVec_0_hasProvider & _t2_trainInfoVec_needAllocate_T_8
    & t2_trainInfoVec_provider_takenCtr_value[2] != t2_trainInfoVec_altOrBasePred;
  wire [1:0]        t2_trainInfoVec_providerNewUsefulCtr_value =
    ~t2_trainInfoVec_incProviderUsefulCtr | (&condTraceVec_0_providerUsefulCtr_value)
      ? condTraceVec_0_providerUsefulCtr_value
      : 2'(condTraceVec_0_providerUsefulCtr_value + 2'h1);
  wire              t2_branch_0_trainInfo_newestMispredict =
    (condTraceVec_0_useProvider
       ? t2_trainInfoVec_provider_takenCtr_value[2]
       : t2_trainInfoVec_altOrBasePred) != t2_branches_0_bits_taken;
  wire              t2_trainInfoVec_notNeedUpdate =
    ((&t2_trainInfoVec_provider_takenCtr_value) & t2_branches_0_bits_taken
     | ~(|t2_trainInfoVec_provider_takenCtr_value) & ~t2_branches_0_bits_taken)
    & (&condTraceVec_0_providerUsefulCtr_value) & t2_trainInfoVec_incProviderUsefulCtr
    & (condTraceVec_0_useProvider | ~condTraceVec_0_hasAlt
       | (&t2_trainInfoVec_alt_takenCtr_value) & t2_branches_0_bits_taken
       | ~(|t2_trainInfoVec_alt_takenCtr_value) & ~t2_branches_0_bits_taken);
  wire              t2_trainInfoVec_incUseAltOnNa =
    condTraceVec_0_hasProvider
    & (t2_trainInfoVec_provider_takenCtr_value[2]
       & t2_trainInfoVec_provider_takenCtr_value[1:0] == 2'h0
       | ~(t2_trainInfoVec_provider_takenCtr_value[2])
       & (&(t2_trainInfoVec_provider_takenCtr_value[1:0])))
    & t2_trainInfoVec_altOrBasePred == t2_branches_0_bits_taken;
  wire              t2_trainInfoVec_decUseAltOnNa =
    condTraceVec_0_hasProvider
    & (t2_trainInfoVec_provider_takenCtr_value[2]
       & t2_trainInfoVec_provider_takenCtr_value[1:0] == 2'h0
       | ~(t2_trainInfoVec_provider_takenCtr_value[2])
       & (&(t2_trainInfoVec_provider_takenCtr_value[1:0])))
    & t2_trainInfoVec_altOrBasePred != t2_branches_0_bits_taken;
  wire              t2_branch_0_trainInfo_valid =
    t2_branches_0_valid & t2_branches_0_bits_attribute_branchType == 2'h1
    & t2_mbtbHitMask_0;
  wire [12:0]       t2_trainInfoVec_t2_branch_1_table_0_result_tag =
    {t2_rawTag_0[12:5], t2_rawTag_0[4:0] ^ t2_branches_1_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_8 =
    t2_readResp_0_entries_0_valid
    & t2_readResp_0_entries_0_tag == t2_trainInfoVec_t2_branch_1_table_0_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_8 =
    t2_readResp_0_entries_1_valid
    & t2_readResp_0_entries_1_tag == t2_trainInfoVec_t2_branch_1_table_0_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_8 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_8
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_8, 1'h0};
  wire              t2_trainInfoVec_t2_branch_1_table_0_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_8
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_8;
  wire [2:0]        t2_trainInfoVec_t2_branch_1_table_0_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_8[0]
       ? t2_readResp_0_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_8[1]
         ? t2_readResp_0_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_1_table_0_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_8[0]
       ? t2_readResp_0_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_8[1]
         ? t2_readResp_0_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_1_table_1_result_tag =
    {t2_rawTag_1[12:5], t2_rawTag_1[4:0] ^ t2_branches_1_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_9 =
    t2_readResp_1_entries_0_valid
    & t2_readResp_1_entries_0_tag == t2_trainInfoVec_t2_branch_1_table_1_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_9 =
    t2_readResp_1_entries_1_valid
    & t2_readResp_1_entries_1_tag == t2_trainInfoVec_t2_branch_1_table_1_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_9 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_9
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_9, 1'h0};
  wire              t2_trainInfoVec_t2_branch_1_table_1_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_9
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_9;
  wire [2:0]        t2_trainInfoVec_t2_branch_1_table_1_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_9[0]
       ? t2_readResp_1_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_9[1]
         ? t2_readResp_1_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_1_table_1_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_9[0]
       ? t2_readResp_1_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_9[1]
         ? t2_readResp_1_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_1_table_2_result_tag =
    {t2_rawTag_2[12:5], t2_rawTag_2[4:0] ^ t2_branches_1_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_10 =
    t2_readResp_2_entries_0_valid
    & t2_readResp_2_entries_0_tag == t2_trainInfoVec_t2_branch_1_table_2_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_10 =
    t2_readResp_2_entries_1_valid
    & t2_readResp_2_entries_1_tag == t2_trainInfoVec_t2_branch_1_table_2_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_10 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_10
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_10, 1'h0};
  wire              t2_trainInfoVec_t2_branch_1_table_2_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_10
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_10;
  wire [2:0]        t2_trainInfoVec_t2_branch_1_table_2_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_10[0]
       ? t2_readResp_2_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_10[1]
         ? t2_readResp_2_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_1_table_2_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_10[0]
       ? t2_readResp_2_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_10[1]
         ? t2_readResp_2_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_1_table_3_result_tag =
    {t2_rawTag_3[12:5], t2_rawTag_3[4:0] ^ t2_branches_1_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_11 =
    t2_readResp_3_entries_0_valid
    & t2_readResp_3_entries_0_tag == t2_trainInfoVec_t2_branch_1_table_3_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_11 =
    t2_readResp_3_entries_1_valid
    & t2_readResp_3_entries_1_tag == t2_trainInfoVec_t2_branch_1_table_3_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_11 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_11
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_11, 1'h0};
  wire              t2_trainInfoVec_t2_branch_1_table_3_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_11
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_11;
  wire [2:0]        t2_trainInfoVec_t2_branch_1_table_3_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_11[0]
       ? t2_readResp_3_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_11[1]
         ? t2_readResp_3_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_1_table_3_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_11[0]
       ? t2_readResp_3_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_11[1]
         ? t2_readResp_3_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_1_table_4_result_tag =
    {t2_rawTag_4[12:5], t2_rawTag_4[4:0] ^ t2_branches_1_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_12 =
    t2_readResp_4_entries_0_valid
    & t2_readResp_4_entries_0_tag == t2_trainInfoVec_t2_branch_1_table_4_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_12 =
    t2_readResp_4_entries_1_valid
    & t2_readResp_4_entries_1_tag == t2_trainInfoVec_t2_branch_1_table_4_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_12 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_12
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_12, 1'h0};
  wire              t2_trainInfoVec_t2_branch_1_table_4_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_12
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_12;
  wire [2:0]        t2_trainInfoVec_t2_branch_1_table_4_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_12[0]
       ? t2_readResp_4_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_12[1]
         ? t2_readResp_4_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_1_table_4_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_12[0]
       ? t2_readResp_4_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_12[1]
         ? t2_readResp_4_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_1_table_5_result_tag =
    {t2_rawTag_5[12:5], t2_rawTag_5[4:0] ^ t2_branches_1_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_13 =
    t2_readResp_5_entries_0_valid
    & t2_readResp_5_entries_0_tag == t2_trainInfoVec_t2_branch_1_table_5_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_13 =
    t2_readResp_5_entries_1_valid
    & t2_readResp_5_entries_1_tag == t2_trainInfoVec_t2_branch_1_table_5_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_13 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_13
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_13, 1'h0};
  wire              t2_trainInfoVec_t2_branch_1_table_5_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_13
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_13;
  wire [2:0]        t2_trainInfoVec_t2_branch_1_table_5_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_13[0]
       ? t2_readResp_5_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_13[1]
         ? t2_readResp_5_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_1_table_5_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_13[0]
       ? t2_readResp_5_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_13[1]
         ? t2_readResp_5_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_1_table_6_result_tag =
    {t2_rawTag_6[12:5], t2_rawTag_6[4:0] ^ t2_branches_1_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_14 =
    t2_readResp_6_entries_0_valid
    & t2_readResp_6_entries_0_tag == t2_trainInfoVec_t2_branch_1_table_6_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_14 =
    t2_readResp_6_entries_1_valid
    & t2_readResp_6_entries_1_tag == t2_trainInfoVec_t2_branch_1_table_6_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_14 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_14
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_14, 1'h0};
  wire              t2_trainInfoVec_t2_branch_1_table_6_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_14
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_14;
  wire [2:0]        t2_trainInfoVec_t2_branch_1_table_6_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_14[0]
       ? t2_readResp_6_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_14[1]
         ? t2_readResp_6_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_1_table_6_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_14[0]
       ? t2_readResp_6_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_14[1]
         ? t2_readResp_6_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_1_table_7_result_tag =
    {t2_rawTag_7[12:5], t2_rawTag_7[4:0] ^ t2_branches_1_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_15 =
    t2_readResp_7_entries_0_valid
    & t2_readResp_7_entries_0_tag == t2_trainInfoVec_t2_branch_1_table_7_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_15 =
    t2_readResp_7_entries_1_valid
    & t2_readResp_7_entries_1_tag == t2_trainInfoVec_t2_branch_1_table_7_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_15 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_15
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_15, 1'h0};
  wire              t2_trainInfoVec_t2_branch_1_table_7_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_15
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_15;
  wire [2:0]        t2_trainInfoVec_t2_branch_1_table_7_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_15[0]
       ? t2_readResp_7_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_15[1]
         ? t2_readResp_7_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_1_table_7_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_15[0]
       ? t2_readResp_7_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_15[1]
         ? t2_readResp_7_usefulCtrs_1_value
         : 2'h0);
  wire [7:0]        t2_trainInfoVec_t2_branch_1_hitTableMask =
    {t2_trainInfoVec_t2_branch_1_table_7_result_hit,
     t2_trainInfoVec_t2_branch_1_table_6_result_hit,
     t2_trainInfoVec_t2_branch_1_table_5_result_hit,
     t2_trainInfoVec_t2_branch_1_table_4_result_hit,
     t2_trainInfoVec_t2_branch_1_table_3_result_hit,
     t2_trainInfoVec_t2_branch_1_table_2_result_hit,
     t2_trainInfoVec_t2_branch_1_table_1_result_hit,
     t2_trainInfoVec_t2_branch_1_table_0_result_hit};
  wire [12:0]       _GEN_76 = _GEN_74[t2_meta_1_providerTableIdx];
  wire              condTraceVec_1_hasProvider =
    t2_useMeta | t2_trainInfoVec_t2_branch_1_table_0_result_hit
    | t2_trainInfoVec_t2_branch_1_table_1_result_hit
    | t2_trainInfoVec_t2_branch_1_table_2_result_hit
    | t2_trainInfoVec_t2_branch_1_table_3_result_hit
    | t2_trainInfoVec_t2_branch_1_table_4_result_hit
    | t2_trainInfoVec_t2_branch_1_table_5_result_hit
    | t2_trainInfoVec_t2_branch_1_table_6_result_hit
    | t2_trainInfoVec_t2_branch_1_table_7_result_hit;
  wire [7:0]        t2_trainInfoVec_providerTableOH_enc_1 =
    t2_trainInfoVec_t2_branch_1_table_7_result_hit
      ? 8'h1
      : t2_trainInfoVec_t2_branch_1_table_6_result_hit
          ? 8'h2
          : t2_trainInfoVec_t2_branch_1_table_5_result_hit
              ? 8'h4
              : t2_trainInfoVec_t2_branch_1_table_4_result_hit
                  ? 8'h8
                  : t2_trainInfoVec_t2_branch_1_table_3_result_hit
                      ? 8'h10
                      : t2_trainInfoVec_t2_branch_1_table_2_result_hit
                          ? 8'h20
                          : t2_trainInfoVec_t2_branch_1_table_1_result_hit
                              ? 8'h40
                              : {t2_trainInfoVec_t2_branch_1_table_0_result_hit, 7'h0};
  wire [7:0]        t2_trainInfoVec_providerTableOH_1 =
    t2_useMeta
      ? 8'h1 << t2_meta_1_providerTableIdx
      : {t2_trainInfoVec_providerTableOH_enc_1[0],
         t2_trainInfoVec_providerTableOH_enc_1[1],
         t2_trainInfoVec_providerTableOH_enc_1[2],
         t2_trainInfoVec_providerTableOH_enc_1[3],
         t2_trainInfoVec_providerTableOH_enc_1[4],
         t2_trainInfoVec_providerTableOH_enc_1[5],
         t2_trainInfoVec_providerTableOH_enc_1[6],
         t2_trainInfoVec_providerTableOH_enc_1[7]};
  wire [1:0]        t2_branch_1_trainInfo_providerWayOH =
    t2_useMeta
      ? 2'h1 << t2_meta_1_providerWayIdx[0]
      : (t2_trainInfoVec_providerTableOH_1[0]
           ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_8
           : 2'h0)
        | (t2_trainInfoVec_providerTableOH_1[1]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_9
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_1[2]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_10
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_1[3]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_11
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_1[4]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_12
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_1[5]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_13
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_1[6]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_14
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_1[7]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_15
             : 2'h0);
  wire [12:0]       t2_trainInfoVec_provider_1_tag =
    t2_useMeta
      ? {_GEN_76[12:5], _GEN_76[4:0] ^ t2_branches_1_bits_cfiPosition}
      : (t2_trainInfoVec_providerTableOH_1[0]
           ? t2_trainInfoVec_t2_branch_1_table_0_result_tag
           : 13'h0)
        | (t2_trainInfoVec_providerTableOH_1[1]
             ? t2_trainInfoVec_t2_branch_1_table_1_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_1[2]
             ? t2_trainInfoVec_t2_branch_1_table_2_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_1[3]
             ? t2_trainInfoVec_t2_branch_1_table_3_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_1[4]
             ? t2_trainInfoVec_t2_branch_1_table_4_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_1[5]
             ? t2_trainInfoVec_t2_branch_1_table_5_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_1[6]
             ? t2_trainInfoVec_t2_branch_1_table_6_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_1[7]
             ? t2_trainInfoVec_t2_branch_1_table_7_result_tag
             : 13'h0);
  wire [2:0]        t2_trainInfoVec_provider_1_takenCtr_value =
    t2_useMeta
      ? t2_meta_1_providerTakenCtr_value
      : (t2_trainInfoVec_providerTableOH_1[0]
           ? t2_trainInfoVec_t2_branch_1_table_0_result_takenCtr_value
           : 3'h0)
        | (t2_trainInfoVec_providerTableOH_1[1]
             ? t2_trainInfoVec_t2_branch_1_table_1_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_1[2]
             ? t2_trainInfoVec_t2_branch_1_table_2_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_1[3]
             ? t2_trainInfoVec_t2_branch_1_table_3_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_1[4]
             ? t2_trainInfoVec_t2_branch_1_table_4_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_1[5]
             ? t2_trainInfoVec_t2_branch_1_table_5_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_1[6]
             ? t2_trainInfoVec_t2_branch_1_table_6_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_1[7]
             ? t2_trainInfoVec_t2_branch_1_table_7_result_takenCtr_value
             : 3'h0);
  wire [1:0]        condTraceVec_1_providerUsefulCtr_value =
    t2_useMeta
      ? t2_meta_1_providerUsefulCtr_value
      : (t2_trainInfoVec_providerTableOH_1[0]
           ? t2_trainInfoVec_t2_branch_1_table_0_result_usefulCtr_value
           : 2'h0)
        | (t2_trainInfoVec_providerTableOH_1[1]
             ? t2_trainInfoVec_t2_branch_1_table_1_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_1[2]
             ? t2_trainInfoVec_t2_branch_1_table_2_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_1[3]
             ? t2_trainInfoVec_t2_branch_1_table_3_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_1[4]
             ? t2_trainInfoVec_t2_branch_1_table_4_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_1[5]
             ? t2_trainInfoVec_t2_branch_1_table_5_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_1[6]
             ? t2_trainInfoVec_t2_branch_1_table_6_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_1[7]
             ? t2_trainInfoVec_t2_branch_1_table_7_result_usefulCtr_value
             : 2'h0);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_0_1 =
    t2_trainInfoVec_t2_branch_1_table_0_result_hit
    & ~(t2_trainInfoVec_providerTableOH_1[0]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_1_1 =
    t2_trainInfoVec_t2_branch_1_table_1_result_hit
    & ~(t2_trainInfoVec_providerTableOH_1[1]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_2_1 =
    t2_trainInfoVec_t2_branch_1_table_2_result_hit
    & ~(t2_trainInfoVec_providerTableOH_1[2]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_3_1 =
    t2_trainInfoVec_t2_branch_1_table_3_result_hit
    & ~(t2_trainInfoVec_providerTableOH_1[3]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_4_1 =
    t2_trainInfoVec_t2_branch_1_table_4_result_hit
    & ~(t2_trainInfoVec_providerTableOH_1[4]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_5_1 =
    t2_trainInfoVec_t2_branch_1_table_5_result_hit
    & ~(t2_trainInfoVec_providerTableOH_1[5]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_6_1 =
    t2_trainInfoVec_t2_branch_1_table_6_result_hit
    & ~(t2_trainInfoVec_providerTableOH_1[6]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_7_1 =
    t2_trainInfoVec_t2_branch_1_table_7_result_hit
    & ~(t2_trainInfoVec_providerTableOH_1[7]);
  wire              condTraceVec_1_hasAlt =
    ~t2_useMeta & condTraceVec_1_hasProvider
    & (t2_trainInfoVec_hitTableMaskNoProvider_0_1
       | t2_trainInfoVec_hitTableMaskNoProvider_1_1
       | t2_trainInfoVec_hitTableMaskNoProvider_2_1
       | t2_trainInfoVec_hitTableMaskNoProvider_3_1
       | t2_trainInfoVec_hitTableMaskNoProvider_4_1
       | t2_trainInfoVec_hitTableMaskNoProvider_5_1
       | t2_trainInfoVec_hitTableMaskNoProvider_6_1
       | t2_trainInfoVec_hitTableMaskNoProvider_7_1);
  wire [7:0]        t2_trainInfoVec_altTableOH_enc_1 =
    t2_trainInfoVec_hitTableMaskNoProvider_7_1
      ? 8'h1
      : t2_trainInfoVec_hitTableMaskNoProvider_6_1
          ? 8'h2
          : t2_trainInfoVec_hitTableMaskNoProvider_5_1
              ? 8'h4
              : t2_trainInfoVec_hitTableMaskNoProvider_4_1
                  ? 8'h8
                  : t2_trainInfoVec_hitTableMaskNoProvider_3_1
                      ? 8'h10
                      : t2_trainInfoVec_hitTableMaskNoProvider_2_1
                          ? 8'h20
                          : t2_trainInfoVec_hitTableMaskNoProvider_1_1
                              ? 8'h40
                              : {t2_trainInfoVec_hitTableMaskNoProvider_0_1, 7'h0};
  wire [7:0]        t2_trainInfoVec_altTableOH_1 =
    t2_useMeta
      ? 8'h0
      : {t2_trainInfoVec_altTableOH_enc_1[0],
         t2_trainInfoVec_altTableOH_enc_1[1],
         t2_trainInfoVec_altTableOH_enc_1[2],
         t2_trainInfoVec_altTableOH_enc_1[3],
         t2_trainInfoVec_altTableOH_enc_1[4],
         t2_trainInfoVec_altTableOH_enc_1[5],
         t2_trainInfoVec_altTableOH_enc_1[6],
         t2_trainInfoVec_altTableOH_enc_1[7]};
  wire [1:0]        _t2_trainInfoVec_alt_WIRE_3_usefulCtr_value =
    (t2_trainInfoVec_altTableOH_1[0]
       ? t2_trainInfoVec_t2_branch_1_table_0_result_usefulCtr_value
       : 2'h0)
    | (t2_trainInfoVec_altTableOH_1[1]
         ? t2_trainInfoVec_t2_branch_1_table_1_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_1[2]
         ? t2_trainInfoVec_t2_branch_1_table_2_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_1[3]
         ? t2_trainInfoVec_t2_branch_1_table_3_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_1[4]
         ? t2_trainInfoVec_t2_branch_1_table_4_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_1[5]
         ? t2_trainInfoVec_t2_branch_1_table_5_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_1[6]
         ? t2_trainInfoVec_t2_branch_1_table_6_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_1[7]
         ? t2_trainInfoVec_t2_branch_1_table_7_result_usefulCtr_value
         : 2'h0);
  wire [12:0]       _t2_trainInfoVec_alt_WIRE_3_tag =
    (t2_trainInfoVec_altTableOH_1[0]
       ? t2_trainInfoVec_t2_branch_1_table_0_result_tag
       : 13'h0)
    | (t2_trainInfoVec_altTableOH_1[1]
         ? t2_trainInfoVec_t2_branch_1_table_1_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_1[2]
         ? t2_trainInfoVec_t2_branch_1_table_2_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_1[3]
         ? t2_trainInfoVec_t2_branch_1_table_3_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_1[4]
         ? t2_trainInfoVec_t2_branch_1_table_4_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_1[5]
         ? t2_trainInfoVec_t2_branch_1_table_5_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_1[6]
         ? t2_trainInfoVec_t2_branch_1_table_6_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_1[7]
         ? t2_trainInfoVec_t2_branch_1_table_7_result_tag
         : 13'h0);
  wire [1:0]        t2_branch_1_trainInfo_altWayOH =
    t2_useMeta
      ? 2'h0
      : (t2_trainInfoVec_altTableOH_1[0]
           ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_8
           : 2'h0)
        | (t2_trainInfoVec_altTableOH_1[1]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_9
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_1[2]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_10
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_1[3]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_11
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_1[4]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_12
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_1[5]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_13
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_1[6]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_14
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_1[7]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_15
             : 2'h0);
  wire [2:0]        t2_trainInfoVec_alt_1_takenCtr_value =
    t2_useMeta
      ? 3'h0
      : (t2_trainInfoVec_altTableOH_1[0]
           ? t2_trainInfoVec_t2_branch_1_table_0_result_takenCtr_value
           : 3'h0)
        | (t2_trainInfoVec_altTableOH_1[1]
             ? t2_trainInfoVec_t2_branch_1_table_1_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_1[2]
             ? t2_trainInfoVec_t2_branch_1_table_2_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_1[3]
             ? t2_trainInfoVec_t2_branch_1_table_3_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_1[4]
             ? t2_trainInfoVec_t2_branch_1_table_4_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_1[5]
             ? t2_trainInfoVec_t2_branch_1_table_5_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_1[6]
             ? t2_trainInfoVec_t2_branch_1_table_6_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_1[7]
             ? t2_trainInfoVec_t2_branch_1_table_7_result_takenCtr_value
             : 3'h0);
  wire              condTraceVec_1_useProvider =
    t2_useMeta | condTraceVec_1_hasProvider
    & (~(_GEN[t2_cfiUseAltOnNaIdxVec_1][6])
       | ~(t2_trainInfoVec_provider_1_takenCtr_value[2]
           & t2_trainInfoVec_provider_1_takenCtr_value[1:0] == 2'h0
           | ~(t2_trainInfoVec_provider_1_takenCtr_value[2])
           & (&(t2_trainInfoVec_provider_1_takenCtr_value[1:0]))));
  wire              condTraceVec_1_useAlt =
    ~condTraceVec_1_useProvider & condTraceVec_1_hasAlt;
  wire              t2_trainInfoVec_altOrBasePred_1 =
    t2_useMeta
      ? t2_meta_1_altOrBasePred
      : condTraceVec_1_hasAlt ? t2_trainInfoVec_alt_1_takenCtr_value[2] : t2_basePred_1;
  wire [2:0]        condTraceVec_1_providerTakenCtr_value =
    (&t2_trainInfoVec_provider_1_takenCtr_value) & t2_branches_1_bits_taken
    | ~(|t2_trainInfoVec_provider_1_takenCtr_value) & ~t2_branches_1_bits_taken
      ? t2_trainInfoVec_provider_1_takenCtr_value
      : t2_branches_1_bits_taken
          ? 3'(t2_trainInfoVec_provider_1_takenCtr_value + 3'h1)
          : 3'(t2_trainInfoVec_provider_1_takenCtr_value - 3'h1);
  wire [2:0]        condTraceVec_1_altTakenCtr_value =
    (&t2_trainInfoVec_alt_1_takenCtr_value) & t2_branches_1_bits_taken
    | ~(|t2_trainInfoVec_alt_1_takenCtr_value) & ~t2_branches_1_bits_taken
      ? t2_trainInfoVec_alt_1_takenCtr_value
      : t2_branches_1_bits_taken
          ? 3'(t2_trainInfoVec_alt_1_takenCtr_value + 3'h1)
          : 3'(t2_trainInfoVec_alt_1_takenCtr_value - 3'h1);
  wire              _t2_trainInfoVec_needAllocate_T_31 =
    t2_trainInfoVec_provider_1_takenCtr_value[2] == t2_branches_1_bits_taken;
  wire              t2_trainInfoVec_incProviderUsefulCtr_1 =
    condTraceVec_1_hasProvider & _t2_trainInfoVec_needAllocate_T_31
    & t2_trainInfoVec_provider_1_takenCtr_value[2] != t2_trainInfoVec_altOrBasePred_1;
  wire [1:0]        t2_trainInfoVec_providerNewUsefulCtr_1_value =
    ~t2_trainInfoVec_incProviderUsefulCtr_1 | (&condTraceVec_1_providerUsefulCtr_value)
      ? condTraceVec_1_providerUsefulCtr_value
      : 2'(condTraceVec_1_providerUsefulCtr_value + 2'h1);
  wire              t2_branch_1_trainInfo_newestMispredict =
    (condTraceVec_1_useProvider
       ? t2_trainInfoVec_provider_1_takenCtr_value[2]
       : t2_trainInfoVec_altOrBasePred_1) != t2_branches_1_bits_taken;
  wire              t2_trainInfoVec_notNeedUpdate_1 =
    ((&t2_trainInfoVec_provider_1_takenCtr_value) & t2_branches_1_bits_taken
     | ~(|t2_trainInfoVec_provider_1_takenCtr_value) & ~t2_branches_1_bits_taken)
    & (&condTraceVec_1_providerUsefulCtr_value) & t2_trainInfoVec_incProviderUsefulCtr_1
    & (condTraceVec_1_useProvider | ~condTraceVec_1_hasAlt
       | (&t2_trainInfoVec_alt_1_takenCtr_value) & t2_branches_1_bits_taken
       | ~(|t2_trainInfoVec_alt_1_takenCtr_value) & ~t2_branches_1_bits_taken);
  wire              t2_trainInfoVec_incUseAltOnNa_1 =
    condTraceVec_1_hasProvider
    & (t2_trainInfoVec_provider_1_takenCtr_value[2]
       & t2_trainInfoVec_provider_1_takenCtr_value[1:0] == 2'h0
       | ~(t2_trainInfoVec_provider_1_takenCtr_value[2])
       & (&(t2_trainInfoVec_provider_1_takenCtr_value[1:0])))
    & t2_trainInfoVec_altOrBasePred_1 == t2_branches_1_bits_taken;
  wire              t2_trainInfoVec_decUseAltOnNa_1 =
    condTraceVec_1_hasProvider
    & (t2_trainInfoVec_provider_1_takenCtr_value[2]
       & t2_trainInfoVec_provider_1_takenCtr_value[1:0] == 2'h0
       | ~(t2_trainInfoVec_provider_1_takenCtr_value[2])
       & (&(t2_trainInfoVec_provider_1_takenCtr_value[1:0])))
    & t2_trainInfoVec_altOrBasePred_1 != t2_branches_1_bits_taken;
  wire              t2_branch_1_trainInfo_valid =
    t2_branches_1_valid & t2_branches_1_bits_attribute_branchType == 2'h1
    & t2_mbtbHitMask_1;
  wire [12:0]       t2_trainInfoVec_t2_branch_2_table_0_result_tag =
    {t2_rawTag_0[12:5], t2_rawTag_0[4:0] ^ t2_branches_2_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_16 =
    t2_readResp_0_entries_0_valid
    & t2_readResp_0_entries_0_tag == t2_trainInfoVec_t2_branch_2_table_0_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_16 =
    t2_readResp_0_entries_1_valid
    & t2_readResp_0_entries_1_tag == t2_trainInfoVec_t2_branch_2_table_0_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_16 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_16
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_16, 1'h0};
  wire              t2_trainInfoVec_t2_branch_2_table_0_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_16
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_16;
  wire [2:0]        t2_trainInfoVec_t2_branch_2_table_0_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_16[0]
       ? t2_readResp_0_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_16[1]
         ? t2_readResp_0_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_2_table_0_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_16[0]
       ? t2_readResp_0_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_16[1]
         ? t2_readResp_0_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_2_table_1_result_tag =
    {t2_rawTag_1[12:5], t2_rawTag_1[4:0] ^ t2_branches_2_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_17 =
    t2_readResp_1_entries_0_valid
    & t2_readResp_1_entries_0_tag == t2_trainInfoVec_t2_branch_2_table_1_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_17 =
    t2_readResp_1_entries_1_valid
    & t2_readResp_1_entries_1_tag == t2_trainInfoVec_t2_branch_2_table_1_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_17 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_17
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_17, 1'h0};
  wire              t2_trainInfoVec_t2_branch_2_table_1_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_17
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_17;
  wire [2:0]        t2_trainInfoVec_t2_branch_2_table_1_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_17[0]
       ? t2_readResp_1_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_17[1]
         ? t2_readResp_1_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_2_table_1_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_17[0]
       ? t2_readResp_1_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_17[1]
         ? t2_readResp_1_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_2_table_2_result_tag =
    {t2_rawTag_2[12:5], t2_rawTag_2[4:0] ^ t2_branches_2_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_18 =
    t2_readResp_2_entries_0_valid
    & t2_readResp_2_entries_0_tag == t2_trainInfoVec_t2_branch_2_table_2_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_18 =
    t2_readResp_2_entries_1_valid
    & t2_readResp_2_entries_1_tag == t2_trainInfoVec_t2_branch_2_table_2_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_18 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_18
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_18, 1'h0};
  wire              t2_trainInfoVec_t2_branch_2_table_2_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_18
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_18;
  wire [2:0]        t2_trainInfoVec_t2_branch_2_table_2_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_18[0]
       ? t2_readResp_2_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_18[1]
         ? t2_readResp_2_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_2_table_2_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_18[0]
       ? t2_readResp_2_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_18[1]
         ? t2_readResp_2_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_2_table_3_result_tag =
    {t2_rawTag_3[12:5], t2_rawTag_3[4:0] ^ t2_branches_2_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_19 =
    t2_readResp_3_entries_0_valid
    & t2_readResp_3_entries_0_tag == t2_trainInfoVec_t2_branch_2_table_3_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_19 =
    t2_readResp_3_entries_1_valid
    & t2_readResp_3_entries_1_tag == t2_trainInfoVec_t2_branch_2_table_3_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_19 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_19
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_19, 1'h0};
  wire              t2_trainInfoVec_t2_branch_2_table_3_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_19
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_19;
  wire [2:0]        t2_trainInfoVec_t2_branch_2_table_3_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_19[0]
       ? t2_readResp_3_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_19[1]
         ? t2_readResp_3_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_2_table_3_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_19[0]
       ? t2_readResp_3_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_19[1]
         ? t2_readResp_3_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_2_table_4_result_tag =
    {t2_rawTag_4[12:5], t2_rawTag_4[4:0] ^ t2_branches_2_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_20 =
    t2_readResp_4_entries_0_valid
    & t2_readResp_4_entries_0_tag == t2_trainInfoVec_t2_branch_2_table_4_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_20 =
    t2_readResp_4_entries_1_valid
    & t2_readResp_4_entries_1_tag == t2_trainInfoVec_t2_branch_2_table_4_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_20 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_20
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_20, 1'h0};
  wire              t2_trainInfoVec_t2_branch_2_table_4_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_20
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_20;
  wire [2:0]        t2_trainInfoVec_t2_branch_2_table_4_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_20[0]
       ? t2_readResp_4_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_20[1]
         ? t2_readResp_4_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_2_table_4_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_20[0]
       ? t2_readResp_4_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_20[1]
         ? t2_readResp_4_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_2_table_5_result_tag =
    {t2_rawTag_5[12:5], t2_rawTag_5[4:0] ^ t2_branches_2_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_21 =
    t2_readResp_5_entries_0_valid
    & t2_readResp_5_entries_0_tag == t2_trainInfoVec_t2_branch_2_table_5_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_21 =
    t2_readResp_5_entries_1_valid
    & t2_readResp_5_entries_1_tag == t2_trainInfoVec_t2_branch_2_table_5_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_21 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_21
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_21, 1'h0};
  wire              t2_trainInfoVec_t2_branch_2_table_5_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_21
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_21;
  wire [2:0]        t2_trainInfoVec_t2_branch_2_table_5_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_21[0]
       ? t2_readResp_5_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_21[1]
         ? t2_readResp_5_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_2_table_5_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_21[0]
       ? t2_readResp_5_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_21[1]
         ? t2_readResp_5_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_2_table_6_result_tag =
    {t2_rawTag_6[12:5], t2_rawTag_6[4:0] ^ t2_branches_2_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_22 =
    t2_readResp_6_entries_0_valid
    & t2_readResp_6_entries_0_tag == t2_trainInfoVec_t2_branch_2_table_6_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_22 =
    t2_readResp_6_entries_1_valid
    & t2_readResp_6_entries_1_tag == t2_trainInfoVec_t2_branch_2_table_6_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_22 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_22
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_22, 1'h0};
  wire              t2_trainInfoVec_t2_branch_2_table_6_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_22
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_22;
  wire [2:0]        t2_trainInfoVec_t2_branch_2_table_6_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_22[0]
       ? t2_readResp_6_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_22[1]
         ? t2_readResp_6_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_2_table_6_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_22[0]
       ? t2_readResp_6_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_22[1]
         ? t2_readResp_6_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_2_table_7_result_tag =
    {t2_rawTag_7[12:5], t2_rawTag_7[4:0] ^ t2_branches_2_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_23 =
    t2_readResp_7_entries_0_valid
    & t2_readResp_7_entries_0_tag == t2_trainInfoVec_t2_branch_2_table_7_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_23 =
    t2_readResp_7_entries_1_valid
    & t2_readResp_7_entries_1_tag == t2_trainInfoVec_t2_branch_2_table_7_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_23 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_23
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_23, 1'h0};
  wire              t2_trainInfoVec_t2_branch_2_table_7_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_23
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_23;
  wire [2:0]        t2_trainInfoVec_t2_branch_2_table_7_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_23[0]
       ? t2_readResp_7_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_23[1]
         ? t2_readResp_7_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_2_table_7_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_23[0]
       ? t2_readResp_7_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_23[1]
         ? t2_readResp_7_usefulCtrs_1_value
         : 2'h0);
  wire [7:0]        t2_trainInfoVec_t2_branch_2_hitTableMask =
    {t2_trainInfoVec_t2_branch_2_table_7_result_hit,
     t2_trainInfoVec_t2_branch_2_table_6_result_hit,
     t2_trainInfoVec_t2_branch_2_table_5_result_hit,
     t2_trainInfoVec_t2_branch_2_table_4_result_hit,
     t2_trainInfoVec_t2_branch_2_table_3_result_hit,
     t2_trainInfoVec_t2_branch_2_table_2_result_hit,
     t2_trainInfoVec_t2_branch_2_table_1_result_hit,
     t2_trainInfoVec_t2_branch_2_table_0_result_hit};
  wire [12:0]       _GEN_77 = _GEN_74[t2_meta_2_providerTableIdx];
  wire              condTraceVec_2_hasProvider =
    t2_useMeta | t2_trainInfoVec_t2_branch_2_table_0_result_hit
    | t2_trainInfoVec_t2_branch_2_table_1_result_hit
    | t2_trainInfoVec_t2_branch_2_table_2_result_hit
    | t2_trainInfoVec_t2_branch_2_table_3_result_hit
    | t2_trainInfoVec_t2_branch_2_table_4_result_hit
    | t2_trainInfoVec_t2_branch_2_table_5_result_hit
    | t2_trainInfoVec_t2_branch_2_table_6_result_hit
    | t2_trainInfoVec_t2_branch_2_table_7_result_hit;
  wire [7:0]        t2_trainInfoVec_providerTableOH_enc_2 =
    t2_trainInfoVec_t2_branch_2_table_7_result_hit
      ? 8'h1
      : t2_trainInfoVec_t2_branch_2_table_6_result_hit
          ? 8'h2
          : t2_trainInfoVec_t2_branch_2_table_5_result_hit
              ? 8'h4
              : t2_trainInfoVec_t2_branch_2_table_4_result_hit
                  ? 8'h8
                  : t2_trainInfoVec_t2_branch_2_table_3_result_hit
                      ? 8'h10
                      : t2_trainInfoVec_t2_branch_2_table_2_result_hit
                          ? 8'h20
                          : t2_trainInfoVec_t2_branch_2_table_1_result_hit
                              ? 8'h40
                              : {t2_trainInfoVec_t2_branch_2_table_0_result_hit, 7'h0};
  wire [7:0]        t2_trainInfoVec_providerTableOH_2 =
    t2_useMeta
      ? 8'h1 << t2_meta_2_providerTableIdx
      : {t2_trainInfoVec_providerTableOH_enc_2[0],
         t2_trainInfoVec_providerTableOH_enc_2[1],
         t2_trainInfoVec_providerTableOH_enc_2[2],
         t2_trainInfoVec_providerTableOH_enc_2[3],
         t2_trainInfoVec_providerTableOH_enc_2[4],
         t2_trainInfoVec_providerTableOH_enc_2[5],
         t2_trainInfoVec_providerTableOH_enc_2[6],
         t2_trainInfoVec_providerTableOH_enc_2[7]};
  wire [1:0]        t2_branch_2_trainInfo_providerWayOH =
    t2_useMeta
      ? 2'h1 << t2_meta_2_providerWayIdx[0]
      : (t2_trainInfoVec_providerTableOH_2[0]
           ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_16
           : 2'h0)
        | (t2_trainInfoVec_providerTableOH_2[1]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_17
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_2[2]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_18
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_2[3]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_19
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_2[4]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_20
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_2[5]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_21
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_2[6]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_22
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_2[7]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_23
             : 2'h0);
  wire [12:0]       t2_trainInfoVec_provider_2_tag =
    t2_useMeta
      ? {_GEN_77[12:5], _GEN_77[4:0] ^ t2_branches_2_bits_cfiPosition}
      : (t2_trainInfoVec_providerTableOH_2[0]
           ? t2_trainInfoVec_t2_branch_2_table_0_result_tag
           : 13'h0)
        | (t2_trainInfoVec_providerTableOH_2[1]
             ? t2_trainInfoVec_t2_branch_2_table_1_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_2[2]
             ? t2_trainInfoVec_t2_branch_2_table_2_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_2[3]
             ? t2_trainInfoVec_t2_branch_2_table_3_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_2[4]
             ? t2_trainInfoVec_t2_branch_2_table_4_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_2[5]
             ? t2_trainInfoVec_t2_branch_2_table_5_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_2[6]
             ? t2_trainInfoVec_t2_branch_2_table_6_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_2[7]
             ? t2_trainInfoVec_t2_branch_2_table_7_result_tag
             : 13'h0);
  wire [2:0]        t2_trainInfoVec_provider_2_takenCtr_value =
    t2_useMeta
      ? t2_meta_2_providerTakenCtr_value
      : (t2_trainInfoVec_providerTableOH_2[0]
           ? t2_trainInfoVec_t2_branch_2_table_0_result_takenCtr_value
           : 3'h0)
        | (t2_trainInfoVec_providerTableOH_2[1]
             ? t2_trainInfoVec_t2_branch_2_table_1_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_2[2]
             ? t2_trainInfoVec_t2_branch_2_table_2_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_2[3]
             ? t2_trainInfoVec_t2_branch_2_table_3_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_2[4]
             ? t2_trainInfoVec_t2_branch_2_table_4_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_2[5]
             ? t2_trainInfoVec_t2_branch_2_table_5_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_2[6]
             ? t2_trainInfoVec_t2_branch_2_table_6_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_2[7]
             ? t2_trainInfoVec_t2_branch_2_table_7_result_takenCtr_value
             : 3'h0);
  wire [1:0]        condTraceVec_2_providerUsefulCtr_value =
    t2_useMeta
      ? t2_meta_2_providerUsefulCtr_value
      : (t2_trainInfoVec_providerTableOH_2[0]
           ? t2_trainInfoVec_t2_branch_2_table_0_result_usefulCtr_value
           : 2'h0)
        | (t2_trainInfoVec_providerTableOH_2[1]
             ? t2_trainInfoVec_t2_branch_2_table_1_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_2[2]
             ? t2_trainInfoVec_t2_branch_2_table_2_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_2[3]
             ? t2_trainInfoVec_t2_branch_2_table_3_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_2[4]
             ? t2_trainInfoVec_t2_branch_2_table_4_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_2[5]
             ? t2_trainInfoVec_t2_branch_2_table_5_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_2[6]
             ? t2_trainInfoVec_t2_branch_2_table_6_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_2[7]
             ? t2_trainInfoVec_t2_branch_2_table_7_result_usefulCtr_value
             : 2'h0);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_0_2 =
    t2_trainInfoVec_t2_branch_2_table_0_result_hit
    & ~(t2_trainInfoVec_providerTableOH_2[0]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_1_2 =
    t2_trainInfoVec_t2_branch_2_table_1_result_hit
    & ~(t2_trainInfoVec_providerTableOH_2[1]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_2_2 =
    t2_trainInfoVec_t2_branch_2_table_2_result_hit
    & ~(t2_trainInfoVec_providerTableOH_2[2]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_3_2 =
    t2_trainInfoVec_t2_branch_2_table_3_result_hit
    & ~(t2_trainInfoVec_providerTableOH_2[3]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_4_2 =
    t2_trainInfoVec_t2_branch_2_table_4_result_hit
    & ~(t2_trainInfoVec_providerTableOH_2[4]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_5_2 =
    t2_trainInfoVec_t2_branch_2_table_5_result_hit
    & ~(t2_trainInfoVec_providerTableOH_2[5]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_6_2 =
    t2_trainInfoVec_t2_branch_2_table_6_result_hit
    & ~(t2_trainInfoVec_providerTableOH_2[6]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_7_2 =
    t2_trainInfoVec_t2_branch_2_table_7_result_hit
    & ~(t2_trainInfoVec_providerTableOH_2[7]);
  wire              condTraceVec_2_hasAlt =
    ~t2_useMeta & condTraceVec_2_hasProvider
    & (t2_trainInfoVec_hitTableMaskNoProvider_0_2
       | t2_trainInfoVec_hitTableMaskNoProvider_1_2
       | t2_trainInfoVec_hitTableMaskNoProvider_2_2
       | t2_trainInfoVec_hitTableMaskNoProvider_3_2
       | t2_trainInfoVec_hitTableMaskNoProvider_4_2
       | t2_trainInfoVec_hitTableMaskNoProvider_5_2
       | t2_trainInfoVec_hitTableMaskNoProvider_6_2
       | t2_trainInfoVec_hitTableMaskNoProvider_7_2);
  wire [7:0]        t2_trainInfoVec_altTableOH_enc_2 =
    t2_trainInfoVec_hitTableMaskNoProvider_7_2
      ? 8'h1
      : t2_trainInfoVec_hitTableMaskNoProvider_6_2
          ? 8'h2
          : t2_trainInfoVec_hitTableMaskNoProvider_5_2
              ? 8'h4
              : t2_trainInfoVec_hitTableMaskNoProvider_4_2
                  ? 8'h8
                  : t2_trainInfoVec_hitTableMaskNoProvider_3_2
                      ? 8'h10
                      : t2_trainInfoVec_hitTableMaskNoProvider_2_2
                          ? 8'h20
                          : t2_trainInfoVec_hitTableMaskNoProvider_1_2
                              ? 8'h40
                              : {t2_trainInfoVec_hitTableMaskNoProvider_0_2, 7'h0};
  wire [7:0]        t2_trainInfoVec_altTableOH_2 =
    t2_useMeta
      ? 8'h0
      : {t2_trainInfoVec_altTableOH_enc_2[0],
         t2_trainInfoVec_altTableOH_enc_2[1],
         t2_trainInfoVec_altTableOH_enc_2[2],
         t2_trainInfoVec_altTableOH_enc_2[3],
         t2_trainInfoVec_altTableOH_enc_2[4],
         t2_trainInfoVec_altTableOH_enc_2[5],
         t2_trainInfoVec_altTableOH_enc_2[6],
         t2_trainInfoVec_altTableOH_enc_2[7]};
  wire [1:0]        _t2_trainInfoVec_alt_WIRE_6_usefulCtr_value =
    (t2_trainInfoVec_altTableOH_2[0]
       ? t2_trainInfoVec_t2_branch_2_table_0_result_usefulCtr_value
       : 2'h0)
    | (t2_trainInfoVec_altTableOH_2[1]
         ? t2_trainInfoVec_t2_branch_2_table_1_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_2[2]
         ? t2_trainInfoVec_t2_branch_2_table_2_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_2[3]
         ? t2_trainInfoVec_t2_branch_2_table_3_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_2[4]
         ? t2_trainInfoVec_t2_branch_2_table_4_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_2[5]
         ? t2_trainInfoVec_t2_branch_2_table_5_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_2[6]
         ? t2_trainInfoVec_t2_branch_2_table_6_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_2[7]
         ? t2_trainInfoVec_t2_branch_2_table_7_result_usefulCtr_value
         : 2'h0);
  wire [12:0]       _t2_trainInfoVec_alt_WIRE_6_tag =
    (t2_trainInfoVec_altTableOH_2[0]
       ? t2_trainInfoVec_t2_branch_2_table_0_result_tag
       : 13'h0)
    | (t2_trainInfoVec_altTableOH_2[1]
         ? t2_trainInfoVec_t2_branch_2_table_1_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_2[2]
         ? t2_trainInfoVec_t2_branch_2_table_2_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_2[3]
         ? t2_trainInfoVec_t2_branch_2_table_3_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_2[4]
         ? t2_trainInfoVec_t2_branch_2_table_4_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_2[5]
         ? t2_trainInfoVec_t2_branch_2_table_5_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_2[6]
         ? t2_trainInfoVec_t2_branch_2_table_6_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_2[7]
         ? t2_trainInfoVec_t2_branch_2_table_7_result_tag
         : 13'h0);
  wire [1:0]        t2_branch_2_trainInfo_altWayOH =
    t2_useMeta
      ? 2'h0
      : (t2_trainInfoVec_altTableOH_2[0]
           ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_16
           : 2'h0)
        | (t2_trainInfoVec_altTableOH_2[1]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_17
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_2[2]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_18
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_2[3]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_19
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_2[4]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_20
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_2[5]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_21
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_2[6]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_22
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_2[7]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_23
             : 2'h0);
  wire [2:0]        t2_trainInfoVec_alt_2_takenCtr_value =
    t2_useMeta
      ? 3'h0
      : (t2_trainInfoVec_altTableOH_2[0]
           ? t2_trainInfoVec_t2_branch_2_table_0_result_takenCtr_value
           : 3'h0)
        | (t2_trainInfoVec_altTableOH_2[1]
             ? t2_trainInfoVec_t2_branch_2_table_1_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_2[2]
             ? t2_trainInfoVec_t2_branch_2_table_2_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_2[3]
             ? t2_trainInfoVec_t2_branch_2_table_3_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_2[4]
             ? t2_trainInfoVec_t2_branch_2_table_4_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_2[5]
             ? t2_trainInfoVec_t2_branch_2_table_5_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_2[6]
             ? t2_trainInfoVec_t2_branch_2_table_6_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_2[7]
             ? t2_trainInfoVec_t2_branch_2_table_7_result_takenCtr_value
             : 3'h0);
  wire              condTraceVec_2_useProvider =
    t2_useMeta | condTraceVec_2_hasProvider
    & (~(_GEN[t2_cfiUseAltOnNaIdxVec_2][6])
       | ~(t2_trainInfoVec_provider_2_takenCtr_value[2]
           & t2_trainInfoVec_provider_2_takenCtr_value[1:0] == 2'h0
           | ~(t2_trainInfoVec_provider_2_takenCtr_value[2])
           & (&(t2_trainInfoVec_provider_2_takenCtr_value[1:0]))));
  wire              condTraceVec_2_useAlt =
    ~condTraceVec_2_useProvider & condTraceVec_2_hasAlt;
  wire              t2_trainInfoVec_altOrBasePred_2 =
    t2_useMeta
      ? t2_meta_2_altOrBasePred
      : condTraceVec_2_hasAlt ? t2_trainInfoVec_alt_2_takenCtr_value[2] : t2_basePred_2;
  wire [2:0]        condTraceVec_2_providerTakenCtr_value =
    (&t2_trainInfoVec_provider_2_takenCtr_value) & t2_branches_2_bits_taken
    | ~(|t2_trainInfoVec_provider_2_takenCtr_value) & ~t2_branches_2_bits_taken
      ? t2_trainInfoVec_provider_2_takenCtr_value
      : t2_branches_2_bits_taken
          ? 3'(t2_trainInfoVec_provider_2_takenCtr_value + 3'h1)
          : 3'(t2_trainInfoVec_provider_2_takenCtr_value - 3'h1);
  wire [2:0]        condTraceVec_2_altTakenCtr_value =
    (&t2_trainInfoVec_alt_2_takenCtr_value) & t2_branches_2_bits_taken
    | ~(|t2_trainInfoVec_alt_2_takenCtr_value) & ~t2_branches_2_bits_taken
      ? t2_trainInfoVec_alt_2_takenCtr_value
      : t2_branches_2_bits_taken
          ? 3'(t2_trainInfoVec_alt_2_takenCtr_value + 3'h1)
          : 3'(t2_trainInfoVec_alt_2_takenCtr_value - 3'h1);
  wire              _t2_trainInfoVec_needAllocate_T_54 =
    t2_trainInfoVec_provider_2_takenCtr_value[2] == t2_branches_2_bits_taken;
  wire              t2_trainInfoVec_incProviderUsefulCtr_2 =
    condTraceVec_2_hasProvider & _t2_trainInfoVec_needAllocate_T_54
    & t2_trainInfoVec_provider_2_takenCtr_value[2] != t2_trainInfoVec_altOrBasePred_2;
  wire [1:0]        t2_trainInfoVec_providerNewUsefulCtr_2_value =
    ~t2_trainInfoVec_incProviderUsefulCtr_2 | (&condTraceVec_2_providerUsefulCtr_value)
      ? condTraceVec_2_providerUsefulCtr_value
      : 2'(condTraceVec_2_providerUsefulCtr_value + 2'h1);
  wire              t2_branch_2_trainInfo_newestMispredict =
    (condTraceVec_2_useProvider
       ? t2_trainInfoVec_provider_2_takenCtr_value[2]
       : t2_trainInfoVec_altOrBasePred_2) != t2_branches_2_bits_taken;
  wire              t2_trainInfoVec_notNeedUpdate_2 =
    ((&t2_trainInfoVec_provider_2_takenCtr_value) & t2_branches_2_bits_taken
     | ~(|t2_trainInfoVec_provider_2_takenCtr_value) & ~t2_branches_2_bits_taken)
    & (&condTraceVec_2_providerUsefulCtr_value) & t2_trainInfoVec_incProviderUsefulCtr_2
    & (condTraceVec_2_useProvider | ~condTraceVec_2_hasAlt
       | (&t2_trainInfoVec_alt_2_takenCtr_value) & t2_branches_2_bits_taken
       | ~(|t2_trainInfoVec_alt_2_takenCtr_value) & ~t2_branches_2_bits_taken);
  wire              t2_trainInfoVec_incUseAltOnNa_2 =
    condTraceVec_2_hasProvider
    & (t2_trainInfoVec_provider_2_takenCtr_value[2]
       & t2_trainInfoVec_provider_2_takenCtr_value[1:0] == 2'h0
       | ~(t2_trainInfoVec_provider_2_takenCtr_value[2])
       & (&(t2_trainInfoVec_provider_2_takenCtr_value[1:0])))
    & t2_trainInfoVec_altOrBasePred_2 == t2_branches_2_bits_taken;
  wire              t2_trainInfoVec_decUseAltOnNa_2 =
    condTraceVec_2_hasProvider
    & (t2_trainInfoVec_provider_2_takenCtr_value[2]
       & t2_trainInfoVec_provider_2_takenCtr_value[1:0] == 2'h0
       | ~(t2_trainInfoVec_provider_2_takenCtr_value[2])
       & (&(t2_trainInfoVec_provider_2_takenCtr_value[1:0])))
    & t2_trainInfoVec_altOrBasePred_2 != t2_branches_2_bits_taken;
  wire              t2_branch_2_trainInfo_valid =
    t2_branches_2_valid & t2_branches_2_bits_attribute_branchType == 2'h1
    & t2_mbtbHitMask_2;
  wire [12:0]       t2_trainInfoVec_t2_branch_3_table_0_result_tag =
    {t2_rawTag_0[12:5], t2_rawTag_0[4:0] ^ t2_branches_3_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_24 =
    t2_readResp_0_entries_0_valid
    & t2_readResp_0_entries_0_tag == t2_trainInfoVec_t2_branch_3_table_0_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_24 =
    t2_readResp_0_entries_1_valid
    & t2_readResp_0_entries_1_tag == t2_trainInfoVec_t2_branch_3_table_0_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_24 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_24
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_24, 1'h0};
  wire              t2_trainInfoVec_t2_branch_3_table_0_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_24
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_24;
  wire [2:0]        t2_trainInfoVec_t2_branch_3_table_0_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_24[0]
       ? t2_readResp_0_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_24[1]
         ? t2_readResp_0_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_3_table_0_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_24[0]
       ? t2_readResp_0_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_24[1]
         ? t2_readResp_0_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_3_table_1_result_tag =
    {t2_rawTag_1[12:5], t2_rawTag_1[4:0] ^ t2_branches_3_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_25 =
    t2_readResp_1_entries_0_valid
    & t2_readResp_1_entries_0_tag == t2_trainInfoVec_t2_branch_3_table_1_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_25 =
    t2_readResp_1_entries_1_valid
    & t2_readResp_1_entries_1_tag == t2_trainInfoVec_t2_branch_3_table_1_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_25 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_25
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_25, 1'h0};
  wire              t2_trainInfoVec_t2_branch_3_table_1_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_25
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_25;
  wire [2:0]        t2_trainInfoVec_t2_branch_3_table_1_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_25[0]
       ? t2_readResp_1_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_25[1]
         ? t2_readResp_1_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_3_table_1_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_25[0]
       ? t2_readResp_1_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_25[1]
         ? t2_readResp_1_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_3_table_2_result_tag =
    {t2_rawTag_2[12:5], t2_rawTag_2[4:0] ^ t2_branches_3_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_26 =
    t2_readResp_2_entries_0_valid
    & t2_readResp_2_entries_0_tag == t2_trainInfoVec_t2_branch_3_table_2_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_26 =
    t2_readResp_2_entries_1_valid
    & t2_readResp_2_entries_1_tag == t2_trainInfoVec_t2_branch_3_table_2_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_26 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_26
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_26, 1'h0};
  wire              t2_trainInfoVec_t2_branch_3_table_2_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_26
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_26;
  wire [2:0]        t2_trainInfoVec_t2_branch_3_table_2_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_26[0]
       ? t2_readResp_2_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_26[1]
         ? t2_readResp_2_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_3_table_2_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_26[0]
       ? t2_readResp_2_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_26[1]
         ? t2_readResp_2_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_3_table_3_result_tag =
    {t2_rawTag_3[12:5], t2_rawTag_3[4:0] ^ t2_branches_3_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_27 =
    t2_readResp_3_entries_0_valid
    & t2_readResp_3_entries_0_tag == t2_trainInfoVec_t2_branch_3_table_3_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_27 =
    t2_readResp_3_entries_1_valid
    & t2_readResp_3_entries_1_tag == t2_trainInfoVec_t2_branch_3_table_3_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_27 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_27
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_27, 1'h0};
  wire              t2_trainInfoVec_t2_branch_3_table_3_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_27
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_27;
  wire [2:0]        t2_trainInfoVec_t2_branch_3_table_3_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_27[0]
       ? t2_readResp_3_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_27[1]
         ? t2_readResp_3_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_3_table_3_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_27[0]
       ? t2_readResp_3_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_27[1]
         ? t2_readResp_3_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_3_table_4_result_tag =
    {t2_rawTag_4[12:5], t2_rawTag_4[4:0] ^ t2_branches_3_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_28 =
    t2_readResp_4_entries_0_valid
    & t2_readResp_4_entries_0_tag == t2_trainInfoVec_t2_branch_3_table_4_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_28 =
    t2_readResp_4_entries_1_valid
    & t2_readResp_4_entries_1_tag == t2_trainInfoVec_t2_branch_3_table_4_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_28 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_28
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_28, 1'h0};
  wire              t2_trainInfoVec_t2_branch_3_table_4_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_28
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_28;
  wire [2:0]        t2_trainInfoVec_t2_branch_3_table_4_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_28[0]
       ? t2_readResp_4_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_28[1]
         ? t2_readResp_4_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_3_table_4_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_28[0]
       ? t2_readResp_4_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_28[1]
         ? t2_readResp_4_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_3_table_5_result_tag =
    {t2_rawTag_5[12:5], t2_rawTag_5[4:0] ^ t2_branches_3_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_29 =
    t2_readResp_5_entries_0_valid
    & t2_readResp_5_entries_0_tag == t2_trainInfoVec_t2_branch_3_table_5_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_29 =
    t2_readResp_5_entries_1_valid
    & t2_readResp_5_entries_1_tag == t2_trainInfoVec_t2_branch_3_table_5_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_29 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_29
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_29, 1'h0};
  wire              t2_trainInfoVec_t2_branch_3_table_5_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_29
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_29;
  wire [2:0]        t2_trainInfoVec_t2_branch_3_table_5_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_29[0]
       ? t2_readResp_5_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_29[1]
         ? t2_readResp_5_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_3_table_5_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_29[0]
       ? t2_readResp_5_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_29[1]
         ? t2_readResp_5_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_3_table_6_result_tag =
    {t2_rawTag_6[12:5], t2_rawTag_6[4:0] ^ t2_branches_3_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_30 =
    t2_readResp_6_entries_0_valid
    & t2_readResp_6_entries_0_tag == t2_trainInfoVec_t2_branch_3_table_6_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_30 =
    t2_readResp_6_entries_1_valid
    & t2_readResp_6_entries_1_tag == t2_trainInfoVec_t2_branch_3_table_6_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_30 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_30
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_30, 1'h0};
  wire              t2_trainInfoVec_t2_branch_3_table_6_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_30
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_30;
  wire [2:0]        t2_trainInfoVec_t2_branch_3_table_6_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_30[0]
       ? t2_readResp_6_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_30[1]
         ? t2_readResp_6_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_3_table_6_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_30[0]
       ? t2_readResp_6_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_30[1]
         ? t2_readResp_6_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_3_table_7_result_tag =
    {t2_rawTag_7[12:5], t2_rawTag_7[4:0] ^ t2_branches_3_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_31 =
    t2_readResp_7_entries_0_valid
    & t2_readResp_7_entries_0_tag == t2_trainInfoVec_t2_branch_3_table_7_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_31 =
    t2_readResp_7_entries_1_valid
    & t2_readResp_7_entries_1_tag == t2_trainInfoVec_t2_branch_3_table_7_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_31 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_31
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_31, 1'h0};
  wire              t2_trainInfoVec_t2_branch_3_table_7_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_31
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_31;
  wire [2:0]        t2_trainInfoVec_t2_branch_3_table_7_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_31[0]
       ? t2_readResp_7_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_31[1]
         ? t2_readResp_7_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_3_table_7_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_31[0]
       ? t2_readResp_7_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_31[1]
         ? t2_readResp_7_usefulCtrs_1_value
         : 2'h0);
  wire [7:0]        t2_trainInfoVec_t2_branch_3_hitTableMask =
    {t2_trainInfoVec_t2_branch_3_table_7_result_hit,
     t2_trainInfoVec_t2_branch_3_table_6_result_hit,
     t2_trainInfoVec_t2_branch_3_table_5_result_hit,
     t2_trainInfoVec_t2_branch_3_table_4_result_hit,
     t2_trainInfoVec_t2_branch_3_table_3_result_hit,
     t2_trainInfoVec_t2_branch_3_table_2_result_hit,
     t2_trainInfoVec_t2_branch_3_table_1_result_hit,
     t2_trainInfoVec_t2_branch_3_table_0_result_hit};
  wire [12:0]       _GEN_78 = _GEN_74[t2_meta_3_providerTableIdx];
  wire              condTraceVec_3_hasProvider =
    t2_useMeta | t2_trainInfoVec_t2_branch_3_table_0_result_hit
    | t2_trainInfoVec_t2_branch_3_table_1_result_hit
    | t2_trainInfoVec_t2_branch_3_table_2_result_hit
    | t2_trainInfoVec_t2_branch_3_table_3_result_hit
    | t2_trainInfoVec_t2_branch_3_table_4_result_hit
    | t2_trainInfoVec_t2_branch_3_table_5_result_hit
    | t2_trainInfoVec_t2_branch_3_table_6_result_hit
    | t2_trainInfoVec_t2_branch_3_table_7_result_hit;
  wire [7:0]        t2_trainInfoVec_providerTableOH_enc_3 =
    t2_trainInfoVec_t2_branch_3_table_7_result_hit
      ? 8'h1
      : t2_trainInfoVec_t2_branch_3_table_6_result_hit
          ? 8'h2
          : t2_trainInfoVec_t2_branch_3_table_5_result_hit
              ? 8'h4
              : t2_trainInfoVec_t2_branch_3_table_4_result_hit
                  ? 8'h8
                  : t2_trainInfoVec_t2_branch_3_table_3_result_hit
                      ? 8'h10
                      : t2_trainInfoVec_t2_branch_3_table_2_result_hit
                          ? 8'h20
                          : t2_trainInfoVec_t2_branch_3_table_1_result_hit
                              ? 8'h40
                              : {t2_trainInfoVec_t2_branch_3_table_0_result_hit, 7'h0};
  wire [7:0]        t2_trainInfoVec_providerTableOH_3 =
    t2_useMeta
      ? 8'h1 << t2_meta_3_providerTableIdx
      : {t2_trainInfoVec_providerTableOH_enc_3[0],
         t2_trainInfoVec_providerTableOH_enc_3[1],
         t2_trainInfoVec_providerTableOH_enc_3[2],
         t2_trainInfoVec_providerTableOH_enc_3[3],
         t2_trainInfoVec_providerTableOH_enc_3[4],
         t2_trainInfoVec_providerTableOH_enc_3[5],
         t2_trainInfoVec_providerTableOH_enc_3[6],
         t2_trainInfoVec_providerTableOH_enc_3[7]};
  wire [1:0]        t2_branch_3_trainInfo_providerWayOH =
    t2_useMeta
      ? 2'h1 << t2_meta_3_providerWayIdx[0]
      : (t2_trainInfoVec_providerTableOH_3[0]
           ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_24
           : 2'h0)
        | (t2_trainInfoVec_providerTableOH_3[1]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_25
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_3[2]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_26
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_3[3]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_27
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_3[4]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_28
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_3[5]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_29
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_3[6]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_30
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_3[7]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_31
             : 2'h0);
  wire [12:0]       t2_trainInfoVec_provider_3_tag =
    t2_useMeta
      ? {_GEN_78[12:5], _GEN_78[4:0] ^ t2_branches_3_bits_cfiPosition}
      : (t2_trainInfoVec_providerTableOH_3[0]
           ? t2_trainInfoVec_t2_branch_3_table_0_result_tag
           : 13'h0)
        | (t2_trainInfoVec_providerTableOH_3[1]
             ? t2_trainInfoVec_t2_branch_3_table_1_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_3[2]
             ? t2_trainInfoVec_t2_branch_3_table_2_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_3[3]
             ? t2_trainInfoVec_t2_branch_3_table_3_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_3[4]
             ? t2_trainInfoVec_t2_branch_3_table_4_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_3[5]
             ? t2_trainInfoVec_t2_branch_3_table_5_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_3[6]
             ? t2_trainInfoVec_t2_branch_3_table_6_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_3[7]
             ? t2_trainInfoVec_t2_branch_3_table_7_result_tag
             : 13'h0);
  wire [2:0]        t2_trainInfoVec_provider_3_takenCtr_value =
    t2_useMeta
      ? t2_meta_3_providerTakenCtr_value
      : (t2_trainInfoVec_providerTableOH_3[0]
           ? t2_trainInfoVec_t2_branch_3_table_0_result_takenCtr_value
           : 3'h0)
        | (t2_trainInfoVec_providerTableOH_3[1]
             ? t2_trainInfoVec_t2_branch_3_table_1_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_3[2]
             ? t2_trainInfoVec_t2_branch_3_table_2_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_3[3]
             ? t2_trainInfoVec_t2_branch_3_table_3_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_3[4]
             ? t2_trainInfoVec_t2_branch_3_table_4_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_3[5]
             ? t2_trainInfoVec_t2_branch_3_table_5_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_3[6]
             ? t2_trainInfoVec_t2_branch_3_table_6_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_3[7]
             ? t2_trainInfoVec_t2_branch_3_table_7_result_takenCtr_value
             : 3'h0);
  wire [1:0]        condTraceVec_3_providerUsefulCtr_value =
    t2_useMeta
      ? t2_meta_3_providerUsefulCtr_value
      : (t2_trainInfoVec_providerTableOH_3[0]
           ? t2_trainInfoVec_t2_branch_3_table_0_result_usefulCtr_value
           : 2'h0)
        | (t2_trainInfoVec_providerTableOH_3[1]
             ? t2_trainInfoVec_t2_branch_3_table_1_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_3[2]
             ? t2_trainInfoVec_t2_branch_3_table_2_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_3[3]
             ? t2_trainInfoVec_t2_branch_3_table_3_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_3[4]
             ? t2_trainInfoVec_t2_branch_3_table_4_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_3[5]
             ? t2_trainInfoVec_t2_branch_3_table_5_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_3[6]
             ? t2_trainInfoVec_t2_branch_3_table_6_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_3[7]
             ? t2_trainInfoVec_t2_branch_3_table_7_result_usefulCtr_value
             : 2'h0);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_0_3 =
    t2_trainInfoVec_t2_branch_3_table_0_result_hit
    & ~(t2_trainInfoVec_providerTableOH_3[0]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_1_3 =
    t2_trainInfoVec_t2_branch_3_table_1_result_hit
    & ~(t2_trainInfoVec_providerTableOH_3[1]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_2_3 =
    t2_trainInfoVec_t2_branch_3_table_2_result_hit
    & ~(t2_trainInfoVec_providerTableOH_3[2]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_3_3 =
    t2_trainInfoVec_t2_branch_3_table_3_result_hit
    & ~(t2_trainInfoVec_providerTableOH_3[3]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_4_3 =
    t2_trainInfoVec_t2_branch_3_table_4_result_hit
    & ~(t2_trainInfoVec_providerTableOH_3[4]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_5_3 =
    t2_trainInfoVec_t2_branch_3_table_5_result_hit
    & ~(t2_trainInfoVec_providerTableOH_3[5]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_6_3 =
    t2_trainInfoVec_t2_branch_3_table_6_result_hit
    & ~(t2_trainInfoVec_providerTableOH_3[6]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_7_3 =
    t2_trainInfoVec_t2_branch_3_table_7_result_hit
    & ~(t2_trainInfoVec_providerTableOH_3[7]);
  wire              condTraceVec_3_hasAlt =
    ~t2_useMeta & condTraceVec_3_hasProvider
    & (t2_trainInfoVec_hitTableMaskNoProvider_0_3
       | t2_trainInfoVec_hitTableMaskNoProvider_1_3
       | t2_trainInfoVec_hitTableMaskNoProvider_2_3
       | t2_trainInfoVec_hitTableMaskNoProvider_3_3
       | t2_trainInfoVec_hitTableMaskNoProvider_4_3
       | t2_trainInfoVec_hitTableMaskNoProvider_5_3
       | t2_trainInfoVec_hitTableMaskNoProvider_6_3
       | t2_trainInfoVec_hitTableMaskNoProvider_7_3);
  wire [7:0]        t2_trainInfoVec_altTableOH_enc_3 =
    t2_trainInfoVec_hitTableMaskNoProvider_7_3
      ? 8'h1
      : t2_trainInfoVec_hitTableMaskNoProvider_6_3
          ? 8'h2
          : t2_trainInfoVec_hitTableMaskNoProvider_5_3
              ? 8'h4
              : t2_trainInfoVec_hitTableMaskNoProvider_4_3
                  ? 8'h8
                  : t2_trainInfoVec_hitTableMaskNoProvider_3_3
                      ? 8'h10
                      : t2_trainInfoVec_hitTableMaskNoProvider_2_3
                          ? 8'h20
                          : t2_trainInfoVec_hitTableMaskNoProvider_1_3
                              ? 8'h40
                              : {t2_trainInfoVec_hitTableMaskNoProvider_0_3, 7'h0};
  wire [7:0]        t2_trainInfoVec_altTableOH_3 =
    t2_useMeta
      ? 8'h0
      : {t2_trainInfoVec_altTableOH_enc_3[0],
         t2_trainInfoVec_altTableOH_enc_3[1],
         t2_trainInfoVec_altTableOH_enc_3[2],
         t2_trainInfoVec_altTableOH_enc_3[3],
         t2_trainInfoVec_altTableOH_enc_3[4],
         t2_trainInfoVec_altTableOH_enc_3[5],
         t2_trainInfoVec_altTableOH_enc_3[6],
         t2_trainInfoVec_altTableOH_enc_3[7]};
  wire [1:0]        _t2_trainInfoVec_alt_WIRE_9_usefulCtr_value =
    (t2_trainInfoVec_altTableOH_3[0]
       ? t2_trainInfoVec_t2_branch_3_table_0_result_usefulCtr_value
       : 2'h0)
    | (t2_trainInfoVec_altTableOH_3[1]
         ? t2_trainInfoVec_t2_branch_3_table_1_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_3[2]
         ? t2_trainInfoVec_t2_branch_3_table_2_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_3[3]
         ? t2_trainInfoVec_t2_branch_3_table_3_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_3[4]
         ? t2_trainInfoVec_t2_branch_3_table_4_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_3[5]
         ? t2_trainInfoVec_t2_branch_3_table_5_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_3[6]
         ? t2_trainInfoVec_t2_branch_3_table_6_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_3[7]
         ? t2_trainInfoVec_t2_branch_3_table_7_result_usefulCtr_value
         : 2'h0);
  wire [12:0]       _t2_trainInfoVec_alt_WIRE_9_tag =
    (t2_trainInfoVec_altTableOH_3[0]
       ? t2_trainInfoVec_t2_branch_3_table_0_result_tag
       : 13'h0)
    | (t2_trainInfoVec_altTableOH_3[1]
         ? t2_trainInfoVec_t2_branch_3_table_1_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_3[2]
         ? t2_trainInfoVec_t2_branch_3_table_2_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_3[3]
         ? t2_trainInfoVec_t2_branch_3_table_3_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_3[4]
         ? t2_trainInfoVec_t2_branch_3_table_4_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_3[5]
         ? t2_trainInfoVec_t2_branch_3_table_5_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_3[6]
         ? t2_trainInfoVec_t2_branch_3_table_6_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_3[7]
         ? t2_trainInfoVec_t2_branch_3_table_7_result_tag
         : 13'h0);
  wire [1:0]        t2_branch_3_trainInfo_altWayOH =
    t2_useMeta
      ? 2'h0
      : (t2_trainInfoVec_altTableOH_3[0]
           ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_24
           : 2'h0)
        | (t2_trainInfoVec_altTableOH_3[1]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_25
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_3[2]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_26
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_3[3]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_27
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_3[4]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_28
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_3[5]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_29
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_3[6]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_30
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_3[7]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_31
             : 2'h0);
  wire [2:0]        t2_trainInfoVec_alt_3_takenCtr_value =
    t2_useMeta
      ? 3'h0
      : (t2_trainInfoVec_altTableOH_3[0]
           ? t2_trainInfoVec_t2_branch_3_table_0_result_takenCtr_value
           : 3'h0)
        | (t2_trainInfoVec_altTableOH_3[1]
             ? t2_trainInfoVec_t2_branch_3_table_1_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_3[2]
             ? t2_trainInfoVec_t2_branch_3_table_2_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_3[3]
             ? t2_trainInfoVec_t2_branch_3_table_3_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_3[4]
             ? t2_trainInfoVec_t2_branch_3_table_4_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_3[5]
             ? t2_trainInfoVec_t2_branch_3_table_5_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_3[6]
             ? t2_trainInfoVec_t2_branch_3_table_6_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_3[7]
             ? t2_trainInfoVec_t2_branch_3_table_7_result_takenCtr_value
             : 3'h0);
  wire              condTraceVec_3_useProvider =
    t2_useMeta | condTraceVec_3_hasProvider
    & (~(_GEN[t2_cfiUseAltOnNaIdxVec_3][6])
       | ~(t2_trainInfoVec_provider_3_takenCtr_value[2]
           & t2_trainInfoVec_provider_3_takenCtr_value[1:0] == 2'h0
           | ~(t2_trainInfoVec_provider_3_takenCtr_value[2])
           & (&(t2_trainInfoVec_provider_3_takenCtr_value[1:0]))));
  wire              condTraceVec_3_useAlt =
    ~condTraceVec_3_useProvider & condTraceVec_3_hasAlt;
  wire              t2_trainInfoVec_altOrBasePred_3 =
    t2_useMeta
      ? t2_meta_3_altOrBasePred
      : condTraceVec_3_hasAlt ? t2_trainInfoVec_alt_3_takenCtr_value[2] : t2_basePred_3;
  wire [2:0]        condTraceVec_3_providerTakenCtr_value =
    (&t2_trainInfoVec_provider_3_takenCtr_value) & t2_branches_3_bits_taken
    | ~(|t2_trainInfoVec_provider_3_takenCtr_value) & ~t2_branches_3_bits_taken
      ? t2_trainInfoVec_provider_3_takenCtr_value
      : t2_branches_3_bits_taken
          ? 3'(t2_trainInfoVec_provider_3_takenCtr_value + 3'h1)
          : 3'(t2_trainInfoVec_provider_3_takenCtr_value - 3'h1);
  wire [2:0]        condTraceVec_3_altTakenCtr_value =
    (&t2_trainInfoVec_alt_3_takenCtr_value) & t2_branches_3_bits_taken
    | ~(|t2_trainInfoVec_alt_3_takenCtr_value) & ~t2_branches_3_bits_taken
      ? t2_trainInfoVec_alt_3_takenCtr_value
      : t2_branches_3_bits_taken
          ? 3'(t2_trainInfoVec_alt_3_takenCtr_value + 3'h1)
          : 3'(t2_trainInfoVec_alt_3_takenCtr_value - 3'h1);
  wire              _t2_trainInfoVec_needAllocate_T_77 =
    t2_trainInfoVec_provider_3_takenCtr_value[2] == t2_branches_3_bits_taken;
  wire              t2_trainInfoVec_incProviderUsefulCtr_3 =
    condTraceVec_3_hasProvider & _t2_trainInfoVec_needAllocate_T_77
    & t2_trainInfoVec_provider_3_takenCtr_value[2] != t2_trainInfoVec_altOrBasePred_3;
  wire [1:0]        t2_trainInfoVec_providerNewUsefulCtr_3_value =
    ~t2_trainInfoVec_incProviderUsefulCtr_3 | (&condTraceVec_3_providerUsefulCtr_value)
      ? condTraceVec_3_providerUsefulCtr_value
      : 2'(condTraceVec_3_providerUsefulCtr_value + 2'h1);
  wire              t2_branch_3_trainInfo_newestMispredict =
    (condTraceVec_3_useProvider
       ? t2_trainInfoVec_provider_3_takenCtr_value[2]
       : t2_trainInfoVec_altOrBasePred_3) != t2_branches_3_bits_taken;
  wire              t2_trainInfoVec_notNeedUpdate_3 =
    ((&t2_trainInfoVec_provider_3_takenCtr_value) & t2_branches_3_bits_taken
     | ~(|t2_trainInfoVec_provider_3_takenCtr_value) & ~t2_branches_3_bits_taken)
    & (&condTraceVec_3_providerUsefulCtr_value) & t2_trainInfoVec_incProviderUsefulCtr_3
    & (condTraceVec_3_useProvider | ~condTraceVec_3_hasAlt
       | (&t2_trainInfoVec_alt_3_takenCtr_value) & t2_branches_3_bits_taken
       | ~(|t2_trainInfoVec_alt_3_takenCtr_value) & ~t2_branches_3_bits_taken);
  wire              t2_trainInfoVec_incUseAltOnNa_3 =
    condTraceVec_3_hasProvider
    & (t2_trainInfoVec_provider_3_takenCtr_value[2]
       & t2_trainInfoVec_provider_3_takenCtr_value[1:0] == 2'h0
       | ~(t2_trainInfoVec_provider_3_takenCtr_value[2])
       & (&(t2_trainInfoVec_provider_3_takenCtr_value[1:0])))
    & t2_trainInfoVec_altOrBasePred_3 == t2_branches_3_bits_taken;
  wire              t2_trainInfoVec_decUseAltOnNa_3 =
    condTraceVec_3_hasProvider
    & (t2_trainInfoVec_provider_3_takenCtr_value[2]
       & t2_trainInfoVec_provider_3_takenCtr_value[1:0] == 2'h0
       | ~(t2_trainInfoVec_provider_3_takenCtr_value[2])
       & (&(t2_trainInfoVec_provider_3_takenCtr_value[1:0])))
    & t2_trainInfoVec_altOrBasePred_3 != t2_branches_3_bits_taken;
  wire              t2_branch_3_trainInfo_valid =
    t2_branches_3_valid & t2_branches_3_bits_attribute_branchType == 2'h1
    & t2_mbtbHitMask_3;
  wire [12:0]       t2_trainInfoVec_t2_branch_4_table_0_result_tag =
    {t2_rawTag_0[12:5], t2_rawTag_0[4:0] ^ t2_branches_4_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_32 =
    t2_readResp_0_entries_0_valid
    & t2_readResp_0_entries_0_tag == t2_trainInfoVec_t2_branch_4_table_0_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_32 =
    t2_readResp_0_entries_1_valid
    & t2_readResp_0_entries_1_tag == t2_trainInfoVec_t2_branch_4_table_0_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_32 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_32
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_32, 1'h0};
  wire              t2_trainInfoVec_t2_branch_4_table_0_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_32
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_32;
  wire [2:0]        t2_trainInfoVec_t2_branch_4_table_0_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_32[0]
       ? t2_readResp_0_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_32[1]
         ? t2_readResp_0_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_4_table_0_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_32[0]
       ? t2_readResp_0_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_32[1]
         ? t2_readResp_0_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_4_table_1_result_tag =
    {t2_rawTag_1[12:5], t2_rawTag_1[4:0] ^ t2_branches_4_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_33 =
    t2_readResp_1_entries_0_valid
    & t2_readResp_1_entries_0_tag == t2_trainInfoVec_t2_branch_4_table_1_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_33 =
    t2_readResp_1_entries_1_valid
    & t2_readResp_1_entries_1_tag == t2_trainInfoVec_t2_branch_4_table_1_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_33 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_33
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_33, 1'h0};
  wire              t2_trainInfoVec_t2_branch_4_table_1_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_33
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_33;
  wire [2:0]        t2_trainInfoVec_t2_branch_4_table_1_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_33[0]
       ? t2_readResp_1_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_33[1]
         ? t2_readResp_1_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_4_table_1_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_33[0]
       ? t2_readResp_1_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_33[1]
         ? t2_readResp_1_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_4_table_2_result_tag =
    {t2_rawTag_2[12:5], t2_rawTag_2[4:0] ^ t2_branches_4_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_34 =
    t2_readResp_2_entries_0_valid
    & t2_readResp_2_entries_0_tag == t2_trainInfoVec_t2_branch_4_table_2_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_34 =
    t2_readResp_2_entries_1_valid
    & t2_readResp_2_entries_1_tag == t2_trainInfoVec_t2_branch_4_table_2_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_34 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_34
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_34, 1'h0};
  wire              t2_trainInfoVec_t2_branch_4_table_2_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_34
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_34;
  wire [2:0]        t2_trainInfoVec_t2_branch_4_table_2_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_34[0]
       ? t2_readResp_2_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_34[1]
         ? t2_readResp_2_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_4_table_2_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_34[0]
       ? t2_readResp_2_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_34[1]
         ? t2_readResp_2_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_4_table_3_result_tag =
    {t2_rawTag_3[12:5], t2_rawTag_3[4:0] ^ t2_branches_4_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_35 =
    t2_readResp_3_entries_0_valid
    & t2_readResp_3_entries_0_tag == t2_trainInfoVec_t2_branch_4_table_3_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_35 =
    t2_readResp_3_entries_1_valid
    & t2_readResp_3_entries_1_tag == t2_trainInfoVec_t2_branch_4_table_3_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_35 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_35
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_35, 1'h0};
  wire              t2_trainInfoVec_t2_branch_4_table_3_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_35
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_35;
  wire [2:0]        t2_trainInfoVec_t2_branch_4_table_3_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_35[0]
       ? t2_readResp_3_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_35[1]
         ? t2_readResp_3_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_4_table_3_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_35[0]
       ? t2_readResp_3_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_35[1]
         ? t2_readResp_3_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_4_table_4_result_tag =
    {t2_rawTag_4[12:5], t2_rawTag_4[4:0] ^ t2_branches_4_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_36 =
    t2_readResp_4_entries_0_valid
    & t2_readResp_4_entries_0_tag == t2_trainInfoVec_t2_branch_4_table_4_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_36 =
    t2_readResp_4_entries_1_valid
    & t2_readResp_4_entries_1_tag == t2_trainInfoVec_t2_branch_4_table_4_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_36 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_36
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_36, 1'h0};
  wire              t2_trainInfoVec_t2_branch_4_table_4_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_36
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_36;
  wire [2:0]        t2_trainInfoVec_t2_branch_4_table_4_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_36[0]
       ? t2_readResp_4_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_36[1]
         ? t2_readResp_4_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_4_table_4_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_36[0]
       ? t2_readResp_4_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_36[1]
         ? t2_readResp_4_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_4_table_5_result_tag =
    {t2_rawTag_5[12:5], t2_rawTag_5[4:0] ^ t2_branches_4_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_37 =
    t2_readResp_5_entries_0_valid
    & t2_readResp_5_entries_0_tag == t2_trainInfoVec_t2_branch_4_table_5_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_37 =
    t2_readResp_5_entries_1_valid
    & t2_readResp_5_entries_1_tag == t2_trainInfoVec_t2_branch_4_table_5_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_37 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_37
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_37, 1'h0};
  wire              t2_trainInfoVec_t2_branch_4_table_5_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_37
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_37;
  wire [2:0]        t2_trainInfoVec_t2_branch_4_table_5_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_37[0]
       ? t2_readResp_5_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_37[1]
         ? t2_readResp_5_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_4_table_5_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_37[0]
       ? t2_readResp_5_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_37[1]
         ? t2_readResp_5_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_4_table_6_result_tag =
    {t2_rawTag_6[12:5], t2_rawTag_6[4:0] ^ t2_branches_4_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_38 =
    t2_readResp_6_entries_0_valid
    & t2_readResp_6_entries_0_tag == t2_trainInfoVec_t2_branch_4_table_6_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_38 =
    t2_readResp_6_entries_1_valid
    & t2_readResp_6_entries_1_tag == t2_trainInfoVec_t2_branch_4_table_6_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_38 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_38
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_38, 1'h0};
  wire              t2_trainInfoVec_t2_branch_4_table_6_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_38
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_38;
  wire [2:0]        t2_trainInfoVec_t2_branch_4_table_6_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_38[0]
       ? t2_readResp_6_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_38[1]
         ? t2_readResp_6_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_4_table_6_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_38[0]
       ? t2_readResp_6_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_38[1]
         ? t2_readResp_6_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_4_table_7_result_tag =
    {t2_rawTag_7[12:5], t2_rawTag_7[4:0] ^ t2_branches_4_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_39 =
    t2_readResp_7_entries_0_valid
    & t2_readResp_7_entries_0_tag == t2_trainInfoVec_t2_branch_4_table_7_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_39 =
    t2_readResp_7_entries_1_valid
    & t2_readResp_7_entries_1_tag == t2_trainInfoVec_t2_branch_4_table_7_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_39 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_39
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_39, 1'h0};
  wire              t2_trainInfoVec_t2_branch_4_table_7_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_39
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_39;
  wire [2:0]        t2_trainInfoVec_t2_branch_4_table_7_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_39[0]
       ? t2_readResp_7_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_39[1]
         ? t2_readResp_7_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_4_table_7_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_39[0]
       ? t2_readResp_7_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_39[1]
         ? t2_readResp_7_usefulCtrs_1_value
         : 2'h0);
  wire [7:0]        t2_trainInfoVec_t2_branch_4_hitTableMask =
    {t2_trainInfoVec_t2_branch_4_table_7_result_hit,
     t2_trainInfoVec_t2_branch_4_table_6_result_hit,
     t2_trainInfoVec_t2_branch_4_table_5_result_hit,
     t2_trainInfoVec_t2_branch_4_table_4_result_hit,
     t2_trainInfoVec_t2_branch_4_table_3_result_hit,
     t2_trainInfoVec_t2_branch_4_table_2_result_hit,
     t2_trainInfoVec_t2_branch_4_table_1_result_hit,
     t2_trainInfoVec_t2_branch_4_table_0_result_hit};
  wire [12:0]       _GEN_79 = _GEN_74[t2_meta_4_providerTableIdx];
  wire              condTraceVec_4_hasProvider =
    t2_useMeta | t2_trainInfoVec_t2_branch_4_table_0_result_hit
    | t2_trainInfoVec_t2_branch_4_table_1_result_hit
    | t2_trainInfoVec_t2_branch_4_table_2_result_hit
    | t2_trainInfoVec_t2_branch_4_table_3_result_hit
    | t2_trainInfoVec_t2_branch_4_table_4_result_hit
    | t2_trainInfoVec_t2_branch_4_table_5_result_hit
    | t2_trainInfoVec_t2_branch_4_table_6_result_hit
    | t2_trainInfoVec_t2_branch_4_table_7_result_hit;
  wire [7:0]        t2_trainInfoVec_providerTableOH_enc_4 =
    t2_trainInfoVec_t2_branch_4_table_7_result_hit
      ? 8'h1
      : t2_trainInfoVec_t2_branch_4_table_6_result_hit
          ? 8'h2
          : t2_trainInfoVec_t2_branch_4_table_5_result_hit
              ? 8'h4
              : t2_trainInfoVec_t2_branch_4_table_4_result_hit
                  ? 8'h8
                  : t2_trainInfoVec_t2_branch_4_table_3_result_hit
                      ? 8'h10
                      : t2_trainInfoVec_t2_branch_4_table_2_result_hit
                          ? 8'h20
                          : t2_trainInfoVec_t2_branch_4_table_1_result_hit
                              ? 8'h40
                              : {t2_trainInfoVec_t2_branch_4_table_0_result_hit, 7'h0};
  wire [7:0]        t2_trainInfoVec_providerTableOH_4 =
    t2_useMeta
      ? 8'h1 << t2_meta_4_providerTableIdx
      : {t2_trainInfoVec_providerTableOH_enc_4[0],
         t2_trainInfoVec_providerTableOH_enc_4[1],
         t2_trainInfoVec_providerTableOH_enc_4[2],
         t2_trainInfoVec_providerTableOH_enc_4[3],
         t2_trainInfoVec_providerTableOH_enc_4[4],
         t2_trainInfoVec_providerTableOH_enc_4[5],
         t2_trainInfoVec_providerTableOH_enc_4[6],
         t2_trainInfoVec_providerTableOH_enc_4[7]};
  wire [1:0]        t2_branch_4_trainInfo_providerWayOH =
    t2_useMeta
      ? 2'h1 << t2_meta_4_providerWayIdx[0]
      : (t2_trainInfoVec_providerTableOH_4[0]
           ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_32
           : 2'h0)
        | (t2_trainInfoVec_providerTableOH_4[1]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_33
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_4[2]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_34
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_4[3]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_35
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_4[4]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_36
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_4[5]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_37
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_4[6]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_38
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_4[7]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_39
             : 2'h0);
  wire [12:0]       t2_trainInfoVec_provider_4_tag =
    t2_useMeta
      ? {_GEN_79[12:5], _GEN_79[4:0] ^ t2_branches_4_bits_cfiPosition}
      : (t2_trainInfoVec_providerTableOH_4[0]
           ? t2_trainInfoVec_t2_branch_4_table_0_result_tag
           : 13'h0)
        | (t2_trainInfoVec_providerTableOH_4[1]
             ? t2_trainInfoVec_t2_branch_4_table_1_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_4[2]
             ? t2_trainInfoVec_t2_branch_4_table_2_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_4[3]
             ? t2_trainInfoVec_t2_branch_4_table_3_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_4[4]
             ? t2_trainInfoVec_t2_branch_4_table_4_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_4[5]
             ? t2_trainInfoVec_t2_branch_4_table_5_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_4[6]
             ? t2_trainInfoVec_t2_branch_4_table_6_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_4[7]
             ? t2_trainInfoVec_t2_branch_4_table_7_result_tag
             : 13'h0);
  wire [2:0]        t2_trainInfoVec_provider_4_takenCtr_value =
    t2_useMeta
      ? t2_meta_4_providerTakenCtr_value
      : (t2_trainInfoVec_providerTableOH_4[0]
           ? t2_trainInfoVec_t2_branch_4_table_0_result_takenCtr_value
           : 3'h0)
        | (t2_trainInfoVec_providerTableOH_4[1]
             ? t2_trainInfoVec_t2_branch_4_table_1_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_4[2]
             ? t2_trainInfoVec_t2_branch_4_table_2_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_4[3]
             ? t2_trainInfoVec_t2_branch_4_table_3_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_4[4]
             ? t2_trainInfoVec_t2_branch_4_table_4_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_4[5]
             ? t2_trainInfoVec_t2_branch_4_table_5_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_4[6]
             ? t2_trainInfoVec_t2_branch_4_table_6_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_4[7]
             ? t2_trainInfoVec_t2_branch_4_table_7_result_takenCtr_value
             : 3'h0);
  wire [1:0]        condTraceVec_4_providerUsefulCtr_value =
    t2_useMeta
      ? t2_meta_4_providerUsefulCtr_value
      : (t2_trainInfoVec_providerTableOH_4[0]
           ? t2_trainInfoVec_t2_branch_4_table_0_result_usefulCtr_value
           : 2'h0)
        | (t2_trainInfoVec_providerTableOH_4[1]
             ? t2_trainInfoVec_t2_branch_4_table_1_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_4[2]
             ? t2_trainInfoVec_t2_branch_4_table_2_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_4[3]
             ? t2_trainInfoVec_t2_branch_4_table_3_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_4[4]
             ? t2_trainInfoVec_t2_branch_4_table_4_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_4[5]
             ? t2_trainInfoVec_t2_branch_4_table_5_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_4[6]
             ? t2_trainInfoVec_t2_branch_4_table_6_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_4[7]
             ? t2_trainInfoVec_t2_branch_4_table_7_result_usefulCtr_value
             : 2'h0);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_0_4 =
    t2_trainInfoVec_t2_branch_4_table_0_result_hit
    & ~(t2_trainInfoVec_providerTableOH_4[0]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_1_4 =
    t2_trainInfoVec_t2_branch_4_table_1_result_hit
    & ~(t2_trainInfoVec_providerTableOH_4[1]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_2_4 =
    t2_trainInfoVec_t2_branch_4_table_2_result_hit
    & ~(t2_trainInfoVec_providerTableOH_4[2]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_3_4 =
    t2_trainInfoVec_t2_branch_4_table_3_result_hit
    & ~(t2_trainInfoVec_providerTableOH_4[3]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_4_4 =
    t2_trainInfoVec_t2_branch_4_table_4_result_hit
    & ~(t2_trainInfoVec_providerTableOH_4[4]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_5_4 =
    t2_trainInfoVec_t2_branch_4_table_5_result_hit
    & ~(t2_trainInfoVec_providerTableOH_4[5]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_6_4 =
    t2_trainInfoVec_t2_branch_4_table_6_result_hit
    & ~(t2_trainInfoVec_providerTableOH_4[6]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_7_4 =
    t2_trainInfoVec_t2_branch_4_table_7_result_hit
    & ~(t2_trainInfoVec_providerTableOH_4[7]);
  wire              condTraceVec_4_hasAlt =
    ~t2_useMeta & condTraceVec_4_hasProvider
    & (t2_trainInfoVec_hitTableMaskNoProvider_0_4
       | t2_trainInfoVec_hitTableMaskNoProvider_1_4
       | t2_trainInfoVec_hitTableMaskNoProvider_2_4
       | t2_trainInfoVec_hitTableMaskNoProvider_3_4
       | t2_trainInfoVec_hitTableMaskNoProvider_4_4
       | t2_trainInfoVec_hitTableMaskNoProvider_5_4
       | t2_trainInfoVec_hitTableMaskNoProvider_6_4
       | t2_trainInfoVec_hitTableMaskNoProvider_7_4);
  wire [7:0]        t2_trainInfoVec_altTableOH_enc_4 =
    t2_trainInfoVec_hitTableMaskNoProvider_7_4
      ? 8'h1
      : t2_trainInfoVec_hitTableMaskNoProvider_6_4
          ? 8'h2
          : t2_trainInfoVec_hitTableMaskNoProvider_5_4
              ? 8'h4
              : t2_trainInfoVec_hitTableMaskNoProvider_4_4
                  ? 8'h8
                  : t2_trainInfoVec_hitTableMaskNoProvider_3_4
                      ? 8'h10
                      : t2_trainInfoVec_hitTableMaskNoProvider_2_4
                          ? 8'h20
                          : t2_trainInfoVec_hitTableMaskNoProvider_1_4
                              ? 8'h40
                              : {t2_trainInfoVec_hitTableMaskNoProvider_0_4, 7'h0};
  wire [7:0]        t2_trainInfoVec_altTableOH_4 =
    t2_useMeta
      ? 8'h0
      : {t2_trainInfoVec_altTableOH_enc_4[0],
         t2_trainInfoVec_altTableOH_enc_4[1],
         t2_trainInfoVec_altTableOH_enc_4[2],
         t2_trainInfoVec_altTableOH_enc_4[3],
         t2_trainInfoVec_altTableOH_enc_4[4],
         t2_trainInfoVec_altTableOH_enc_4[5],
         t2_trainInfoVec_altTableOH_enc_4[6],
         t2_trainInfoVec_altTableOH_enc_4[7]};
  wire [1:0]        _t2_trainInfoVec_alt_WIRE_12_usefulCtr_value =
    (t2_trainInfoVec_altTableOH_4[0]
       ? t2_trainInfoVec_t2_branch_4_table_0_result_usefulCtr_value
       : 2'h0)
    | (t2_trainInfoVec_altTableOH_4[1]
         ? t2_trainInfoVec_t2_branch_4_table_1_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_4[2]
         ? t2_trainInfoVec_t2_branch_4_table_2_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_4[3]
         ? t2_trainInfoVec_t2_branch_4_table_3_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_4[4]
         ? t2_trainInfoVec_t2_branch_4_table_4_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_4[5]
         ? t2_trainInfoVec_t2_branch_4_table_5_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_4[6]
         ? t2_trainInfoVec_t2_branch_4_table_6_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_4[7]
         ? t2_trainInfoVec_t2_branch_4_table_7_result_usefulCtr_value
         : 2'h0);
  wire [12:0]       _t2_trainInfoVec_alt_WIRE_12_tag =
    (t2_trainInfoVec_altTableOH_4[0]
       ? t2_trainInfoVec_t2_branch_4_table_0_result_tag
       : 13'h0)
    | (t2_trainInfoVec_altTableOH_4[1]
         ? t2_trainInfoVec_t2_branch_4_table_1_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_4[2]
         ? t2_trainInfoVec_t2_branch_4_table_2_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_4[3]
         ? t2_trainInfoVec_t2_branch_4_table_3_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_4[4]
         ? t2_trainInfoVec_t2_branch_4_table_4_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_4[5]
         ? t2_trainInfoVec_t2_branch_4_table_5_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_4[6]
         ? t2_trainInfoVec_t2_branch_4_table_6_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_4[7]
         ? t2_trainInfoVec_t2_branch_4_table_7_result_tag
         : 13'h0);
  wire [1:0]        t2_branch_4_trainInfo_altWayOH =
    t2_useMeta
      ? 2'h0
      : (t2_trainInfoVec_altTableOH_4[0]
           ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_32
           : 2'h0)
        | (t2_trainInfoVec_altTableOH_4[1]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_33
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_4[2]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_34
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_4[3]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_35
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_4[4]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_36
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_4[5]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_37
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_4[6]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_38
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_4[7]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_39
             : 2'h0);
  wire [2:0]        t2_trainInfoVec_alt_4_takenCtr_value =
    t2_useMeta
      ? 3'h0
      : (t2_trainInfoVec_altTableOH_4[0]
           ? t2_trainInfoVec_t2_branch_4_table_0_result_takenCtr_value
           : 3'h0)
        | (t2_trainInfoVec_altTableOH_4[1]
             ? t2_trainInfoVec_t2_branch_4_table_1_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_4[2]
             ? t2_trainInfoVec_t2_branch_4_table_2_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_4[3]
             ? t2_trainInfoVec_t2_branch_4_table_3_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_4[4]
             ? t2_trainInfoVec_t2_branch_4_table_4_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_4[5]
             ? t2_trainInfoVec_t2_branch_4_table_5_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_4[6]
             ? t2_trainInfoVec_t2_branch_4_table_6_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_4[7]
             ? t2_trainInfoVec_t2_branch_4_table_7_result_takenCtr_value
             : 3'h0);
  wire              condTraceVec_4_useProvider =
    t2_useMeta | condTraceVec_4_hasProvider
    & (~(_GEN[t2_cfiUseAltOnNaIdxVec_4][6])
       | ~(t2_trainInfoVec_provider_4_takenCtr_value[2]
           & t2_trainInfoVec_provider_4_takenCtr_value[1:0] == 2'h0
           | ~(t2_trainInfoVec_provider_4_takenCtr_value[2])
           & (&(t2_trainInfoVec_provider_4_takenCtr_value[1:0]))));
  wire              condTraceVec_4_useAlt =
    ~condTraceVec_4_useProvider & condTraceVec_4_hasAlt;
  wire              t2_trainInfoVec_altOrBasePred_4 =
    t2_useMeta
      ? t2_meta_4_altOrBasePred
      : condTraceVec_4_hasAlt ? t2_trainInfoVec_alt_4_takenCtr_value[2] : t2_basePred_4;
  wire [2:0]        condTraceVec_4_providerTakenCtr_value =
    (&t2_trainInfoVec_provider_4_takenCtr_value) & t2_branches_4_bits_taken
    | ~(|t2_trainInfoVec_provider_4_takenCtr_value) & ~t2_branches_4_bits_taken
      ? t2_trainInfoVec_provider_4_takenCtr_value
      : t2_branches_4_bits_taken
          ? 3'(t2_trainInfoVec_provider_4_takenCtr_value + 3'h1)
          : 3'(t2_trainInfoVec_provider_4_takenCtr_value - 3'h1);
  wire [2:0]        condTraceVec_4_altTakenCtr_value =
    (&t2_trainInfoVec_alt_4_takenCtr_value) & t2_branches_4_bits_taken
    | ~(|t2_trainInfoVec_alt_4_takenCtr_value) & ~t2_branches_4_bits_taken
      ? t2_trainInfoVec_alt_4_takenCtr_value
      : t2_branches_4_bits_taken
          ? 3'(t2_trainInfoVec_alt_4_takenCtr_value + 3'h1)
          : 3'(t2_trainInfoVec_alt_4_takenCtr_value - 3'h1);
  wire              _t2_trainInfoVec_needAllocate_T_100 =
    t2_trainInfoVec_provider_4_takenCtr_value[2] == t2_branches_4_bits_taken;
  wire              t2_trainInfoVec_incProviderUsefulCtr_4 =
    condTraceVec_4_hasProvider & _t2_trainInfoVec_needAllocate_T_100
    & t2_trainInfoVec_provider_4_takenCtr_value[2] != t2_trainInfoVec_altOrBasePred_4;
  wire [1:0]        t2_trainInfoVec_providerNewUsefulCtr_4_value =
    ~t2_trainInfoVec_incProviderUsefulCtr_4 | (&condTraceVec_4_providerUsefulCtr_value)
      ? condTraceVec_4_providerUsefulCtr_value
      : 2'(condTraceVec_4_providerUsefulCtr_value + 2'h1);
  wire              t2_branch_4_trainInfo_newestMispredict =
    (condTraceVec_4_useProvider
       ? t2_trainInfoVec_provider_4_takenCtr_value[2]
       : t2_trainInfoVec_altOrBasePred_4) != t2_branches_4_bits_taken;
  wire              t2_trainInfoVec_notNeedUpdate_4 =
    ((&t2_trainInfoVec_provider_4_takenCtr_value) & t2_branches_4_bits_taken
     | ~(|t2_trainInfoVec_provider_4_takenCtr_value) & ~t2_branches_4_bits_taken)
    & (&condTraceVec_4_providerUsefulCtr_value) & t2_trainInfoVec_incProviderUsefulCtr_4
    & (condTraceVec_4_useProvider | ~condTraceVec_4_hasAlt
       | (&t2_trainInfoVec_alt_4_takenCtr_value) & t2_branches_4_bits_taken
       | ~(|t2_trainInfoVec_alt_4_takenCtr_value) & ~t2_branches_4_bits_taken);
  wire              t2_trainInfoVec_incUseAltOnNa_4 =
    condTraceVec_4_hasProvider
    & (t2_trainInfoVec_provider_4_takenCtr_value[2]
       & t2_trainInfoVec_provider_4_takenCtr_value[1:0] == 2'h0
       | ~(t2_trainInfoVec_provider_4_takenCtr_value[2])
       & (&(t2_trainInfoVec_provider_4_takenCtr_value[1:0])))
    & t2_trainInfoVec_altOrBasePred_4 == t2_branches_4_bits_taken;
  wire              t2_trainInfoVec_decUseAltOnNa_4 =
    condTraceVec_4_hasProvider
    & (t2_trainInfoVec_provider_4_takenCtr_value[2]
       & t2_trainInfoVec_provider_4_takenCtr_value[1:0] == 2'h0
       | ~(t2_trainInfoVec_provider_4_takenCtr_value[2])
       & (&(t2_trainInfoVec_provider_4_takenCtr_value[1:0])))
    & t2_trainInfoVec_altOrBasePred_4 != t2_branches_4_bits_taken;
  wire              t2_branch_4_trainInfo_valid =
    t2_branches_4_valid & t2_branches_4_bits_attribute_branchType == 2'h1
    & t2_mbtbHitMask_4;
  wire [12:0]       t2_trainInfoVec_t2_branch_5_table_0_result_tag =
    {t2_rawTag_0[12:5], t2_rawTag_0[4:0] ^ t2_branches_5_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_40 =
    t2_readResp_0_entries_0_valid
    & t2_readResp_0_entries_0_tag == t2_trainInfoVec_t2_branch_5_table_0_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_40 =
    t2_readResp_0_entries_1_valid
    & t2_readResp_0_entries_1_tag == t2_trainInfoVec_t2_branch_5_table_0_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_40 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_40
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_40, 1'h0};
  wire              t2_trainInfoVec_t2_branch_5_table_0_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_40
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_40;
  wire [2:0]        t2_trainInfoVec_t2_branch_5_table_0_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_40[0]
       ? t2_readResp_0_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_40[1]
         ? t2_readResp_0_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_5_table_0_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_40[0]
       ? t2_readResp_0_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_40[1]
         ? t2_readResp_0_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_5_table_1_result_tag =
    {t2_rawTag_1[12:5], t2_rawTag_1[4:0] ^ t2_branches_5_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_41 =
    t2_readResp_1_entries_0_valid
    & t2_readResp_1_entries_0_tag == t2_trainInfoVec_t2_branch_5_table_1_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_41 =
    t2_readResp_1_entries_1_valid
    & t2_readResp_1_entries_1_tag == t2_trainInfoVec_t2_branch_5_table_1_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_41 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_41
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_41, 1'h0};
  wire              t2_trainInfoVec_t2_branch_5_table_1_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_41
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_41;
  wire [2:0]        t2_trainInfoVec_t2_branch_5_table_1_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_41[0]
       ? t2_readResp_1_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_41[1]
         ? t2_readResp_1_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_5_table_1_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_41[0]
       ? t2_readResp_1_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_41[1]
         ? t2_readResp_1_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_5_table_2_result_tag =
    {t2_rawTag_2[12:5], t2_rawTag_2[4:0] ^ t2_branches_5_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_42 =
    t2_readResp_2_entries_0_valid
    & t2_readResp_2_entries_0_tag == t2_trainInfoVec_t2_branch_5_table_2_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_42 =
    t2_readResp_2_entries_1_valid
    & t2_readResp_2_entries_1_tag == t2_trainInfoVec_t2_branch_5_table_2_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_42 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_42
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_42, 1'h0};
  wire              t2_trainInfoVec_t2_branch_5_table_2_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_42
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_42;
  wire [2:0]        t2_trainInfoVec_t2_branch_5_table_2_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_42[0]
       ? t2_readResp_2_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_42[1]
         ? t2_readResp_2_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_5_table_2_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_42[0]
       ? t2_readResp_2_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_42[1]
         ? t2_readResp_2_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_5_table_3_result_tag =
    {t2_rawTag_3[12:5], t2_rawTag_3[4:0] ^ t2_branches_5_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_43 =
    t2_readResp_3_entries_0_valid
    & t2_readResp_3_entries_0_tag == t2_trainInfoVec_t2_branch_5_table_3_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_43 =
    t2_readResp_3_entries_1_valid
    & t2_readResp_3_entries_1_tag == t2_trainInfoVec_t2_branch_5_table_3_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_43 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_43
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_43, 1'h0};
  wire              t2_trainInfoVec_t2_branch_5_table_3_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_43
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_43;
  wire [2:0]        t2_trainInfoVec_t2_branch_5_table_3_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_43[0]
       ? t2_readResp_3_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_43[1]
         ? t2_readResp_3_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_5_table_3_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_43[0]
       ? t2_readResp_3_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_43[1]
         ? t2_readResp_3_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_5_table_4_result_tag =
    {t2_rawTag_4[12:5], t2_rawTag_4[4:0] ^ t2_branches_5_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_44 =
    t2_readResp_4_entries_0_valid
    & t2_readResp_4_entries_0_tag == t2_trainInfoVec_t2_branch_5_table_4_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_44 =
    t2_readResp_4_entries_1_valid
    & t2_readResp_4_entries_1_tag == t2_trainInfoVec_t2_branch_5_table_4_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_44 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_44
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_44, 1'h0};
  wire              t2_trainInfoVec_t2_branch_5_table_4_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_44
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_44;
  wire [2:0]        t2_trainInfoVec_t2_branch_5_table_4_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_44[0]
       ? t2_readResp_4_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_44[1]
         ? t2_readResp_4_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_5_table_4_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_44[0]
       ? t2_readResp_4_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_44[1]
         ? t2_readResp_4_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_5_table_5_result_tag =
    {t2_rawTag_5[12:5], t2_rawTag_5[4:0] ^ t2_branches_5_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_45 =
    t2_readResp_5_entries_0_valid
    & t2_readResp_5_entries_0_tag == t2_trainInfoVec_t2_branch_5_table_5_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_45 =
    t2_readResp_5_entries_1_valid
    & t2_readResp_5_entries_1_tag == t2_trainInfoVec_t2_branch_5_table_5_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_45 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_45
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_45, 1'h0};
  wire              t2_trainInfoVec_t2_branch_5_table_5_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_45
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_45;
  wire [2:0]        t2_trainInfoVec_t2_branch_5_table_5_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_45[0]
       ? t2_readResp_5_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_45[1]
         ? t2_readResp_5_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_5_table_5_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_45[0]
       ? t2_readResp_5_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_45[1]
         ? t2_readResp_5_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_5_table_6_result_tag =
    {t2_rawTag_6[12:5], t2_rawTag_6[4:0] ^ t2_branches_5_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_46 =
    t2_readResp_6_entries_0_valid
    & t2_readResp_6_entries_0_tag == t2_trainInfoVec_t2_branch_5_table_6_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_46 =
    t2_readResp_6_entries_1_valid
    & t2_readResp_6_entries_1_tag == t2_trainInfoVec_t2_branch_5_table_6_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_46 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_46
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_46, 1'h0};
  wire              t2_trainInfoVec_t2_branch_5_table_6_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_46
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_46;
  wire [2:0]        t2_trainInfoVec_t2_branch_5_table_6_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_46[0]
       ? t2_readResp_6_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_46[1]
         ? t2_readResp_6_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_5_table_6_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_46[0]
       ? t2_readResp_6_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_46[1]
         ? t2_readResp_6_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_5_table_7_result_tag =
    {t2_rawTag_7[12:5], t2_rawTag_7[4:0] ^ t2_branches_5_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_47 =
    t2_readResp_7_entries_0_valid
    & t2_readResp_7_entries_0_tag == t2_trainInfoVec_t2_branch_5_table_7_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_47 =
    t2_readResp_7_entries_1_valid
    & t2_readResp_7_entries_1_tag == t2_trainInfoVec_t2_branch_5_table_7_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_47 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_47
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_47, 1'h0};
  wire              t2_trainInfoVec_t2_branch_5_table_7_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_47
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_47;
  wire [2:0]        t2_trainInfoVec_t2_branch_5_table_7_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_47[0]
       ? t2_readResp_7_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_47[1]
         ? t2_readResp_7_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_5_table_7_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_47[0]
       ? t2_readResp_7_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_47[1]
         ? t2_readResp_7_usefulCtrs_1_value
         : 2'h0);
  wire [7:0]        t2_trainInfoVec_t2_branch_5_hitTableMask =
    {t2_trainInfoVec_t2_branch_5_table_7_result_hit,
     t2_trainInfoVec_t2_branch_5_table_6_result_hit,
     t2_trainInfoVec_t2_branch_5_table_5_result_hit,
     t2_trainInfoVec_t2_branch_5_table_4_result_hit,
     t2_trainInfoVec_t2_branch_5_table_3_result_hit,
     t2_trainInfoVec_t2_branch_5_table_2_result_hit,
     t2_trainInfoVec_t2_branch_5_table_1_result_hit,
     t2_trainInfoVec_t2_branch_5_table_0_result_hit};
  wire [12:0]       _GEN_80 = _GEN_74[t2_meta_5_providerTableIdx];
  wire              condTraceVec_5_hasProvider =
    t2_useMeta | t2_trainInfoVec_t2_branch_5_table_0_result_hit
    | t2_trainInfoVec_t2_branch_5_table_1_result_hit
    | t2_trainInfoVec_t2_branch_5_table_2_result_hit
    | t2_trainInfoVec_t2_branch_5_table_3_result_hit
    | t2_trainInfoVec_t2_branch_5_table_4_result_hit
    | t2_trainInfoVec_t2_branch_5_table_5_result_hit
    | t2_trainInfoVec_t2_branch_5_table_6_result_hit
    | t2_trainInfoVec_t2_branch_5_table_7_result_hit;
  wire [7:0]        t2_trainInfoVec_providerTableOH_enc_5 =
    t2_trainInfoVec_t2_branch_5_table_7_result_hit
      ? 8'h1
      : t2_trainInfoVec_t2_branch_5_table_6_result_hit
          ? 8'h2
          : t2_trainInfoVec_t2_branch_5_table_5_result_hit
              ? 8'h4
              : t2_trainInfoVec_t2_branch_5_table_4_result_hit
                  ? 8'h8
                  : t2_trainInfoVec_t2_branch_5_table_3_result_hit
                      ? 8'h10
                      : t2_trainInfoVec_t2_branch_5_table_2_result_hit
                          ? 8'h20
                          : t2_trainInfoVec_t2_branch_5_table_1_result_hit
                              ? 8'h40
                              : {t2_trainInfoVec_t2_branch_5_table_0_result_hit, 7'h0};
  wire [7:0]        t2_trainInfoVec_providerTableOH_5 =
    t2_useMeta
      ? 8'h1 << t2_meta_5_providerTableIdx
      : {t2_trainInfoVec_providerTableOH_enc_5[0],
         t2_trainInfoVec_providerTableOH_enc_5[1],
         t2_trainInfoVec_providerTableOH_enc_5[2],
         t2_trainInfoVec_providerTableOH_enc_5[3],
         t2_trainInfoVec_providerTableOH_enc_5[4],
         t2_trainInfoVec_providerTableOH_enc_5[5],
         t2_trainInfoVec_providerTableOH_enc_5[6],
         t2_trainInfoVec_providerTableOH_enc_5[7]};
  wire [1:0]        t2_branch_5_trainInfo_providerWayOH =
    t2_useMeta
      ? 2'h1 << t2_meta_5_providerWayIdx[0]
      : (t2_trainInfoVec_providerTableOH_5[0]
           ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_40
           : 2'h0)
        | (t2_trainInfoVec_providerTableOH_5[1]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_41
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_5[2]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_42
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_5[3]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_43
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_5[4]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_44
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_5[5]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_45
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_5[6]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_46
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_5[7]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_47
             : 2'h0);
  wire [12:0]       t2_trainInfoVec_provider_5_tag =
    t2_useMeta
      ? {_GEN_80[12:5], _GEN_80[4:0] ^ t2_branches_5_bits_cfiPosition}
      : (t2_trainInfoVec_providerTableOH_5[0]
           ? t2_trainInfoVec_t2_branch_5_table_0_result_tag
           : 13'h0)
        | (t2_trainInfoVec_providerTableOH_5[1]
             ? t2_trainInfoVec_t2_branch_5_table_1_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_5[2]
             ? t2_trainInfoVec_t2_branch_5_table_2_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_5[3]
             ? t2_trainInfoVec_t2_branch_5_table_3_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_5[4]
             ? t2_trainInfoVec_t2_branch_5_table_4_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_5[5]
             ? t2_trainInfoVec_t2_branch_5_table_5_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_5[6]
             ? t2_trainInfoVec_t2_branch_5_table_6_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_5[7]
             ? t2_trainInfoVec_t2_branch_5_table_7_result_tag
             : 13'h0);
  wire [2:0]        t2_trainInfoVec_provider_5_takenCtr_value =
    t2_useMeta
      ? t2_meta_5_providerTakenCtr_value
      : (t2_trainInfoVec_providerTableOH_5[0]
           ? t2_trainInfoVec_t2_branch_5_table_0_result_takenCtr_value
           : 3'h0)
        | (t2_trainInfoVec_providerTableOH_5[1]
             ? t2_trainInfoVec_t2_branch_5_table_1_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_5[2]
             ? t2_trainInfoVec_t2_branch_5_table_2_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_5[3]
             ? t2_trainInfoVec_t2_branch_5_table_3_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_5[4]
             ? t2_trainInfoVec_t2_branch_5_table_4_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_5[5]
             ? t2_trainInfoVec_t2_branch_5_table_5_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_5[6]
             ? t2_trainInfoVec_t2_branch_5_table_6_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_5[7]
             ? t2_trainInfoVec_t2_branch_5_table_7_result_takenCtr_value
             : 3'h0);
  wire [1:0]        condTraceVec_5_providerUsefulCtr_value =
    t2_useMeta
      ? t2_meta_5_providerUsefulCtr_value
      : (t2_trainInfoVec_providerTableOH_5[0]
           ? t2_trainInfoVec_t2_branch_5_table_0_result_usefulCtr_value
           : 2'h0)
        | (t2_trainInfoVec_providerTableOH_5[1]
             ? t2_trainInfoVec_t2_branch_5_table_1_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_5[2]
             ? t2_trainInfoVec_t2_branch_5_table_2_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_5[3]
             ? t2_trainInfoVec_t2_branch_5_table_3_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_5[4]
             ? t2_trainInfoVec_t2_branch_5_table_4_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_5[5]
             ? t2_trainInfoVec_t2_branch_5_table_5_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_5[6]
             ? t2_trainInfoVec_t2_branch_5_table_6_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_5[7]
             ? t2_trainInfoVec_t2_branch_5_table_7_result_usefulCtr_value
             : 2'h0);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_0_5 =
    t2_trainInfoVec_t2_branch_5_table_0_result_hit
    & ~(t2_trainInfoVec_providerTableOH_5[0]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_1_5 =
    t2_trainInfoVec_t2_branch_5_table_1_result_hit
    & ~(t2_trainInfoVec_providerTableOH_5[1]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_2_5 =
    t2_trainInfoVec_t2_branch_5_table_2_result_hit
    & ~(t2_trainInfoVec_providerTableOH_5[2]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_3_5 =
    t2_trainInfoVec_t2_branch_5_table_3_result_hit
    & ~(t2_trainInfoVec_providerTableOH_5[3]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_4_5 =
    t2_trainInfoVec_t2_branch_5_table_4_result_hit
    & ~(t2_trainInfoVec_providerTableOH_5[4]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_5_5 =
    t2_trainInfoVec_t2_branch_5_table_5_result_hit
    & ~(t2_trainInfoVec_providerTableOH_5[5]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_6_5 =
    t2_trainInfoVec_t2_branch_5_table_6_result_hit
    & ~(t2_trainInfoVec_providerTableOH_5[6]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_7_5 =
    t2_trainInfoVec_t2_branch_5_table_7_result_hit
    & ~(t2_trainInfoVec_providerTableOH_5[7]);
  wire              condTraceVec_5_hasAlt =
    ~t2_useMeta & condTraceVec_5_hasProvider
    & (t2_trainInfoVec_hitTableMaskNoProvider_0_5
       | t2_trainInfoVec_hitTableMaskNoProvider_1_5
       | t2_trainInfoVec_hitTableMaskNoProvider_2_5
       | t2_trainInfoVec_hitTableMaskNoProvider_3_5
       | t2_trainInfoVec_hitTableMaskNoProvider_4_5
       | t2_trainInfoVec_hitTableMaskNoProvider_5_5
       | t2_trainInfoVec_hitTableMaskNoProvider_6_5
       | t2_trainInfoVec_hitTableMaskNoProvider_7_5);
  wire [7:0]        t2_trainInfoVec_altTableOH_enc_5 =
    t2_trainInfoVec_hitTableMaskNoProvider_7_5
      ? 8'h1
      : t2_trainInfoVec_hitTableMaskNoProvider_6_5
          ? 8'h2
          : t2_trainInfoVec_hitTableMaskNoProvider_5_5
              ? 8'h4
              : t2_trainInfoVec_hitTableMaskNoProvider_4_5
                  ? 8'h8
                  : t2_trainInfoVec_hitTableMaskNoProvider_3_5
                      ? 8'h10
                      : t2_trainInfoVec_hitTableMaskNoProvider_2_5
                          ? 8'h20
                          : t2_trainInfoVec_hitTableMaskNoProvider_1_5
                              ? 8'h40
                              : {t2_trainInfoVec_hitTableMaskNoProvider_0_5, 7'h0};
  wire [7:0]        t2_trainInfoVec_altTableOH_5 =
    t2_useMeta
      ? 8'h0
      : {t2_trainInfoVec_altTableOH_enc_5[0],
         t2_trainInfoVec_altTableOH_enc_5[1],
         t2_trainInfoVec_altTableOH_enc_5[2],
         t2_trainInfoVec_altTableOH_enc_5[3],
         t2_trainInfoVec_altTableOH_enc_5[4],
         t2_trainInfoVec_altTableOH_enc_5[5],
         t2_trainInfoVec_altTableOH_enc_5[6],
         t2_trainInfoVec_altTableOH_enc_5[7]};
  wire [1:0]        _t2_trainInfoVec_alt_WIRE_15_usefulCtr_value =
    (t2_trainInfoVec_altTableOH_5[0]
       ? t2_trainInfoVec_t2_branch_5_table_0_result_usefulCtr_value
       : 2'h0)
    | (t2_trainInfoVec_altTableOH_5[1]
         ? t2_trainInfoVec_t2_branch_5_table_1_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_5[2]
         ? t2_trainInfoVec_t2_branch_5_table_2_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_5[3]
         ? t2_trainInfoVec_t2_branch_5_table_3_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_5[4]
         ? t2_trainInfoVec_t2_branch_5_table_4_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_5[5]
         ? t2_trainInfoVec_t2_branch_5_table_5_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_5[6]
         ? t2_trainInfoVec_t2_branch_5_table_6_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_5[7]
         ? t2_trainInfoVec_t2_branch_5_table_7_result_usefulCtr_value
         : 2'h0);
  wire [12:0]       _t2_trainInfoVec_alt_WIRE_15_tag =
    (t2_trainInfoVec_altTableOH_5[0]
       ? t2_trainInfoVec_t2_branch_5_table_0_result_tag
       : 13'h0)
    | (t2_trainInfoVec_altTableOH_5[1]
         ? t2_trainInfoVec_t2_branch_5_table_1_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_5[2]
         ? t2_trainInfoVec_t2_branch_5_table_2_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_5[3]
         ? t2_trainInfoVec_t2_branch_5_table_3_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_5[4]
         ? t2_trainInfoVec_t2_branch_5_table_4_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_5[5]
         ? t2_trainInfoVec_t2_branch_5_table_5_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_5[6]
         ? t2_trainInfoVec_t2_branch_5_table_6_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_5[7]
         ? t2_trainInfoVec_t2_branch_5_table_7_result_tag
         : 13'h0);
  wire [1:0]        t2_branch_5_trainInfo_altWayOH =
    t2_useMeta
      ? 2'h0
      : (t2_trainInfoVec_altTableOH_5[0]
           ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_40
           : 2'h0)
        | (t2_trainInfoVec_altTableOH_5[1]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_41
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_5[2]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_42
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_5[3]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_43
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_5[4]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_44
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_5[5]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_45
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_5[6]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_46
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_5[7]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_47
             : 2'h0);
  wire [2:0]        t2_trainInfoVec_alt_5_takenCtr_value =
    t2_useMeta
      ? 3'h0
      : (t2_trainInfoVec_altTableOH_5[0]
           ? t2_trainInfoVec_t2_branch_5_table_0_result_takenCtr_value
           : 3'h0)
        | (t2_trainInfoVec_altTableOH_5[1]
             ? t2_trainInfoVec_t2_branch_5_table_1_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_5[2]
             ? t2_trainInfoVec_t2_branch_5_table_2_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_5[3]
             ? t2_trainInfoVec_t2_branch_5_table_3_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_5[4]
             ? t2_trainInfoVec_t2_branch_5_table_4_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_5[5]
             ? t2_trainInfoVec_t2_branch_5_table_5_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_5[6]
             ? t2_trainInfoVec_t2_branch_5_table_6_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_5[7]
             ? t2_trainInfoVec_t2_branch_5_table_7_result_takenCtr_value
             : 3'h0);
  wire              condTraceVec_5_useProvider =
    t2_useMeta | condTraceVec_5_hasProvider
    & (~(_GEN[t2_cfiUseAltOnNaIdxVec_5][6])
       | ~(t2_trainInfoVec_provider_5_takenCtr_value[2]
           & t2_trainInfoVec_provider_5_takenCtr_value[1:0] == 2'h0
           | ~(t2_trainInfoVec_provider_5_takenCtr_value[2])
           & (&(t2_trainInfoVec_provider_5_takenCtr_value[1:0]))));
  wire              condTraceVec_5_useAlt =
    ~condTraceVec_5_useProvider & condTraceVec_5_hasAlt;
  wire              t2_trainInfoVec_altOrBasePred_5 =
    t2_useMeta
      ? t2_meta_5_altOrBasePred
      : condTraceVec_5_hasAlt ? t2_trainInfoVec_alt_5_takenCtr_value[2] : t2_basePred_5;
  wire [2:0]        condTraceVec_5_providerTakenCtr_value =
    (&t2_trainInfoVec_provider_5_takenCtr_value) & t2_branches_5_bits_taken
    | ~(|t2_trainInfoVec_provider_5_takenCtr_value) & ~t2_branches_5_bits_taken
      ? t2_trainInfoVec_provider_5_takenCtr_value
      : t2_branches_5_bits_taken
          ? 3'(t2_trainInfoVec_provider_5_takenCtr_value + 3'h1)
          : 3'(t2_trainInfoVec_provider_5_takenCtr_value - 3'h1);
  wire [2:0]        condTraceVec_5_altTakenCtr_value =
    (&t2_trainInfoVec_alt_5_takenCtr_value) & t2_branches_5_bits_taken
    | ~(|t2_trainInfoVec_alt_5_takenCtr_value) & ~t2_branches_5_bits_taken
      ? t2_trainInfoVec_alt_5_takenCtr_value
      : t2_branches_5_bits_taken
          ? 3'(t2_trainInfoVec_alt_5_takenCtr_value + 3'h1)
          : 3'(t2_trainInfoVec_alt_5_takenCtr_value - 3'h1);
  wire              _t2_trainInfoVec_needAllocate_T_123 =
    t2_trainInfoVec_provider_5_takenCtr_value[2] == t2_branches_5_bits_taken;
  wire              t2_trainInfoVec_incProviderUsefulCtr_5 =
    condTraceVec_5_hasProvider & _t2_trainInfoVec_needAllocate_T_123
    & t2_trainInfoVec_provider_5_takenCtr_value[2] != t2_trainInfoVec_altOrBasePred_5;
  wire [1:0]        t2_trainInfoVec_providerNewUsefulCtr_5_value =
    ~t2_trainInfoVec_incProviderUsefulCtr_5 | (&condTraceVec_5_providerUsefulCtr_value)
      ? condTraceVec_5_providerUsefulCtr_value
      : 2'(condTraceVec_5_providerUsefulCtr_value + 2'h1);
  wire              t2_branch_5_trainInfo_newestMispredict =
    (condTraceVec_5_useProvider
       ? t2_trainInfoVec_provider_5_takenCtr_value[2]
       : t2_trainInfoVec_altOrBasePred_5) != t2_branches_5_bits_taken;
  wire              t2_trainInfoVec_notNeedUpdate_5 =
    ((&t2_trainInfoVec_provider_5_takenCtr_value) & t2_branches_5_bits_taken
     | ~(|t2_trainInfoVec_provider_5_takenCtr_value) & ~t2_branches_5_bits_taken)
    & (&condTraceVec_5_providerUsefulCtr_value) & t2_trainInfoVec_incProviderUsefulCtr_5
    & (condTraceVec_5_useProvider | ~condTraceVec_5_hasAlt
       | (&t2_trainInfoVec_alt_5_takenCtr_value) & t2_branches_5_bits_taken
       | ~(|t2_trainInfoVec_alt_5_takenCtr_value) & ~t2_branches_5_bits_taken);
  wire              t2_trainInfoVec_incUseAltOnNa_5 =
    condTraceVec_5_hasProvider
    & (t2_trainInfoVec_provider_5_takenCtr_value[2]
       & t2_trainInfoVec_provider_5_takenCtr_value[1:0] == 2'h0
       | ~(t2_trainInfoVec_provider_5_takenCtr_value[2])
       & (&(t2_trainInfoVec_provider_5_takenCtr_value[1:0])))
    & t2_trainInfoVec_altOrBasePred_5 == t2_branches_5_bits_taken;
  wire              t2_trainInfoVec_decUseAltOnNa_5 =
    condTraceVec_5_hasProvider
    & (t2_trainInfoVec_provider_5_takenCtr_value[2]
       & t2_trainInfoVec_provider_5_takenCtr_value[1:0] == 2'h0
       | ~(t2_trainInfoVec_provider_5_takenCtr_value[2])
       & (&(t2_trainInfoVec_provider_5_takenCtr_value[1:0])))
    & t2_trainInfoVec_altOrBasePred_5 != t2_branches_5_bits_taken;
  wire              t2_branch_5_trainInfo_valid =
    t2_branches_5_valid & t2_branches_5_bits_attribute_branchType == 2'h1
    & t2_mbtbHitMask_5;
  wire [12:0]       t2_trainInfoVec_t2_branch_6_table_0_result_tag =
    {t2_rawTag_0[12:5], t2_rawTag_0[4:0] ^ t2_branches_6_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_48 =
    t2_readResp_0_entries_0_valid
    & t2_readResp_0_entries_0_tag == t2_trainInfoVec_t2_branch_6_table_0_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_48 =
    t2_readResp_0_entries_1_valid
    & t2_readResp_0_entries_1_tag == t2_trainInfoVec_t2_branch_6_table_0_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_48 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_48
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_48, 1'h0};
  wire              t2_trainInfoVec_t2_branch_6_table_0_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_48
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_48;
  wire [2:0]        t2_trainInfoVec_t2_branch_6_table_0_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_48[0]
       ? t2_readResp_0_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_48[1]
         ? t2_readResp_0_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_6_table_0_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_48[0]
       ? t2_readResp_0_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_48[1]
         ? t2_readResp_0_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_6_table_1_result_tag =
    {t2_rawTag_1[12:5], t2_rawTag_1[4:0] ^ t2_branches_6_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_49 =
    t2_readResp_1_entries_0_valid
    & t2_readResp_1_entries_0_tag == t2_trainInfoVec_t2_branch_6_table_1_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_49 =
    t2_readResp_1_entries_1_valid
    & t2_readResp_1_entries_1_tag == t2_trainInfoVec_t2_branch_6_table_1_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_49 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_49
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_49, 1'h0};
  wire              t2_trainInfoVec_t2_branch_6_table_1_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_49
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_49;
  wire [2:0]        t2_trainInfoVec_t2_branch_6_table_1_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_49[0]
       ? t2_readResp_1_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_49[1]
         ? t2_readResp_1_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_6_table_1_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_49[0]
       ? t2_readResp_1_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_49[1]
         ? t2_readResp_1_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_6_table_2_result_tag =
    {t2_rawTag_2[12:5], t2_rawTag_2[4:0] ^ t2_branches_6_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_50 =
    t2_readResp_2_entries_0_valid
    & t2_readResp_2_entries_0_tag == t2_trainInfoVec_t2_branch_6_table_2_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_50 =
    t2_readResp_2_entries_1_valid
    & t2_readResp_2_entries_1_tag == t2_trainInfoVec_t2_branch_6_table_2_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_50 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_50
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_50, 1'h0};
  wire              t2_trainInfoVec_t2_branch_6_table_2_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_50
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_50;
  wire [2:0]        t2_trainInfoVec_t2_branch_6_table_2_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_50[0]
       ? t2_readResp_2_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_50[1]
         ? t2_readResp_2_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_6_table_2_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_50[0]
       ? t2_readResp_2_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_50[1]
         ? t2_readResp_2_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_6_table_3_result_tag =
    {t2_rawTag_3[12:5], t2_rawTag_3[4:0] ^ t2_branches_6_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_51 =
    t2_readResp_3_entries_0_valid
    & t2_readResp_3_entries_0_tag == t2_trainInfoVec_t2_branch_6_table_3_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_51 =
    t2_readResp_3_entries_1_valid
    & t2_readResp_3_entries_1_tag == t2_trainInfoVec_t2_branch_6_table_3_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_51 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_51
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_51, 1'h0};
  wire              t2_trainInfoVec_t2_branch_6_table_3_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_51
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_51;
  wire [2:0]        t2_trainInfoVec_t2_branch_6_table_3_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_51[0]
       ? t2_readResp_3_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_51[1]
         ? t2_readResp_3_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_6_table_3_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_51[0]
       ? t2_readResp_3_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_51[1]
         ? t2_readResp_3_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_6_table_4_result_tag =
    {t2_rawTag_4[12:5], t2_rawTag_4[4:0] ^ t2_branches_6_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_52 =
    t2_readResp_4_entries_0_valid
    & t2_readResp_4_entries_0_tag == t2_trainInfoVec_t2_branch_6_table_4_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_52 =
    t2_readResp_4_entries_1_valid
    & t2_readResp_4_entries_1_tag == t2_trainInfoVec_t2_branch_6_table_4_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_52 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_52
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_52, 1'h0};
  wire              t2_trainInfoVec_t2_branch_6_table_4_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_52
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_52;
  wire [2:0]        t2_trainInfoVec_t2_branch_6_table_4_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_52[0]
       ? t2_readResp_4_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_52[1]
         ? t2_readResp_4_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_6_table_4_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_52[0]
       ? t2_readResp_4_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_52[1]
         ? t2_readResp_4_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_6_table_5_result_tag =
    {t2_rawTag_5[12:5], t2_rawTag_5[4:0] ^ t2_branches_6_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_53 =
    t2_readResp_5_entries_0_valid
    & t2_readResp_5_entries_0_tag == t2_trainInfoVec_t2_branch_6_table_5_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_53 =
    t2_readResp_5_entries_1_valid
    & t2_readResp_5_entries_1_tag == t2_trainInfoVec_t2_branch_6_table_5_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_53 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_53
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_53, 1'h0};
  wire              t2_trainInfoVec_t2_branch_6_table_5_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_53
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_53;
  wire [2:0]        t2_trainInfoVec_t2_branch_6_table_5_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_53[0]
       ? t2_readResp_5_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_53[1]
         ? t2_readResp_5_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_6_table_5_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_53[0]
       ? t2_readResp_5_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_53[1]
         ? t2_readResp_5_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_6_table_6_result_tag =
    {t2_rawTag_6[12:5], t2_rawTag_6[4:0] ^ t2_branches_6_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_54 =
    t2_readResp_6_entries_0_valid
    & t2_readResp_6_entries_0_tag == t2_trainInfoVec_t2_branch_6_table_6_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_54 =
    t2_readResp_6_entries_1_valid
    & t2_readResp_6_entries_1_tag == t2_trainInfoVec_t2_branch_6_table_6_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_54 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_54
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_54, 1'h0};
  wire              t2_trainInfoVec_t2_branch_6_table_6_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_54
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_54;
  wire [2:0]        t2_trainInfoVec_t2_branch_6_table_6_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_54[0]
       ? t2_readResp_6_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_54[1]
         ? t2_readResp_6_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_6_table_6_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_54[0]
       ? t2_readResp_6_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_54[1]
         ? t2_readResp_6_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_6_table_7_result_tag =
    {t2_rawTag_7[12:5], t2_rawTag_7[4:0] ^ t2_branches_6_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_55 =
    t2_readResp_7_entries_0_valid
    & t2_readResp_7_entries_0_tag == t2_trainInfoVec_t2_branch_6_table_7_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_55 =
    t2_readResp_7_entries_1_valid
    & t2_readResp_7_entries_1_tag == t2_trainInfoVec_t2_branch_6_table_7_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_55 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_55
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_55, 1'h0};
  wire              t2_trainInfoVec_t2_branch_6_table_7_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_55
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_55;
  wire [2:0]        t2_trainInfoVec_t2_branch_6_table_7_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_55[0]
       ? t2_readResp_7_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_55[1]
         ? t2_readResp_7_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_6_table_7_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_55[0]
       ? t2_readResp_7_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_55[1]
         ? t2_readResp_7_usefulCtrs_1_value
         : 2'h0);
  wire [7:0]        t2_trainInfoVec_t2_branch_6_hitTableMask =
    {t2_trainInfoVec_t2_branch_6_table_7_result_hit,
     t2_trainInfoVec_t2_branch_6_table_6_result_hit,
     t2_trainInfoVec_t2_branch_6_table_5_result_hit,
     t2_trainInfoVec_t2_branch_6_table_4_result_hit,
     t2_trainInfoVec_t2_branch_6_table_3_result_hit,
     t2_trainInfoVec_t2_branch_6_table_2_result_hit,
     t2_trainInfoVec_t2_branch_6_table_1_result_hit,
     t2_trainInfoVec_t2_branch_6_table_0_result_hit};
  wire [12:0]       _GEN_81 = _GEN_74[t2_meta_6_providerTableIdx];
  wire              condTraceVec_6_hasProvider =
    t2_useMeta | t2_trainInfoVec_t2_branch_6_table_0_result_hit
    | t2_trainInfoVec_t2_branch_6_table_1_result_hit
    | t2_trainInfoVec_t2_branch_6_table_2_result_hit
    | t2_trainInfoVec_t2_branch_6_table_3_result_hit
    | t2_trainInfoVec_t2_branch_6_table_4_result_hit
    | t2_trainInfoVec_t2_branch_6_table_5_result_hit
    | t2_trainInfoVec_t2_branch_6_table_6_result_hit
    | t2_trainInfoVec_t2_branch_6_table_7_result_hit;
  wire [7:0]        t2_trainInfoVec_providerTableOH_enc_6 =
    t2_trainInfoVec_t2_branch_6_table_7_result_hit
      ? 8'h1
      : t2_trainInfoVec_t2_branch_6_table_6_result_hit
          ? 8'h2
          : t2_trainInfoVec_t2_branch_6_table_5_result_hit
              ? 8'h4
              : t2_trainInfoVec_t2_branch_6_table_4_result_hit
                  ? 8'h8
                  : t2_trainInfoVec_t2_branch_6_table_3_result_hit
                      ? 8'h10
                      : t2_trainInfoVec_t2_branch_6_table_2_result_hit
                          ? 8'h20
                          : t2_trainInfoVec_t2_branch_6_table_1_result_hit
                              ? 8'h40
                              : {t2_trainInfoVec_t2_branch_6_table_0_result_hit, 7'h0};
  wire [7:0]        t2_trainInfoVec_providerTableOH_6 =
    t2_useMeta
      ? 8'h1 << t2_meta_6_providerTableIdx
      : {t2_trainInfoVec_providerTableOH_enc_6[0],
         t2_trainInfoVec_providerTableOH_enc_6[1],
         t2_trainInfoVec_providerTableOH_enc_6[2],
         t2_trainInfoVec_providerTableOH_enc_6[3],
         t2_trainInfoVec_providerTableOH_enc_6[4],
         t2_trainInfoVec_providerTableOH_enc_6[5],
         t2_trainInfoVec_providerTableOH_enc_6[6],
         t2_trainInfoVec_providerTableOH_enc_6[7]};
  wire [1:0]        t2_branch_6_trainInfo_providerWayOH =
    t2_useMeta
      ? 2'h1 << t2_meta_6_providerWayIdx[0]
      : (t2_trainInfoVec_providerTableOH_6[0]
           ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_48
           : 2'h0)
        | (t2_trainInfoVec_providerTableOH_6[1]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_49
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_6[2]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_50
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_6[3]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_51
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_6[4]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_52
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_6[5]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_53
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_6[6]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_54
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_6[7]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_55
             : 2'h0);
  wire [12:0]       t2_trainInfoVec_provider_6_tag =
    t2_useMeta
      ? {_GEN_81[12:5], _GEN_81[4:0] ^ t2_branches_6_bits_cfiPosition}
      : (t2_trainInfoVec_providerTableOH_6[0]
           ? t2_trainInfoVec_t2_branch_6_table_0_result_tag
           : 13'h0)
        | (t2_trainInfoVec_providerTableOH_6[1]
             ? t2_trainInfoVec_t2_branch_6_table_1_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_6[2]
             ? t2_trainInfoVec_t2_branch_6_table_2_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_6[3]
             ? t2_trainInfoVec_t2_branch_6_table_3_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_6[4]
             ? t2_trainInfoVec_t2_branch_6_table_4_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_6[5]
             ? t2_trainInfoVec_t2_branch_6_table_5_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_6[6]
             ? t2_trainInfoVec_t2_branch_6_table_6_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_6[7]
             ? t2_trainInfoVec_t2_branch_6_table_7_result_tag
             : 13'h0);
  wire [2:0]        t2_trainInfoVec_provider_6_takenCtr_value =
    t2_useMeta
      ? t2_meta_6_providerTakenCtr_value
      : (t2_trainInfoVec_providerTableOH_6[0]
           ? t2_trainInfoVec_t2_branch_6_table_0_result_takenCtr_value
           : 3'h0)
        | (t2_trainInfoVec_providerTableOH_6[1]
             ? t2_trainInfoVec_t2_branch_6_table_1_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_6[2]
             ? t2_trainInfoVec_t2_branch_6_table_2_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_6[3]
             ? t2_trainInfoVec_t2_branch_6_table_3_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_6[4]
             ? t2_trainInfoVec_t2_branch_6_table_4_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_6[5]
             ? t2_trainInfoVec_t2_branch_6_table_5_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_6[6]
             ? t2_trainInfoVec_t2_branch_6_table_6_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_6[7]
             ? t2_trainInfoVec_t2_branch_6_table_7_result_takenCtr_value
             : 3'h0);
  wire [1:0]        condTraceVec_6_providerUsefulCtr_value =
    t2_useMeta
      ? t2_meta_6_providerUsefulCtr_value
      : (t2_trainInfoVec_providerTableOH_6[0]
           ? t2_trainInfoVec_t2_branch_6_table_0_result_usefulCtr_value
           : 2'h0)
        | (t2_trainInfoVec_providerTableOH_6[1]
             ? t2_trainInfoVec_t2_branch_6_table_1_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_6[2]
             ? t2_trainInfoVec_t2_branch_6_table_2_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_6[3]
             ? t2_trainInfoVec_t2_branch_6_table_3_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_6[4]
             ? t2_trainInfoVec_t2_branch_6_table_4_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_6[5]
             ? t2_trainInfoVec_t2_branch_6_table_5_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_6[6]
             ? t2_trainInfoVec_t2_branch_6_table_6_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_6[7]
             ? t2_trainInfoVec_t2_branch_6_table_7_result_usefulCtr_value
             : 2'h0);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_0_6 =
    t2_trainInfoVec_t2_branch_6_table_0_result_hit
    & ~(t2_trainInfoVec_providerTableOH_6[0]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_1_6 =
    t2_trainInfoVec_t2_branch_6_table_1_result_hit
    & ~(t2_trainInfoVec_providerTableOH_6[1]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_2_6 =
    t2_trainInfoVec_t2_branch_6_table_2_result_hit
    & ~(t2_trainInfoVec_providerTableOH_6[2]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_3_6 =
    t2_trainInfoVec_t2_branch_6_table_3_result_hit
    & ~(t2_trainInfoVec_providerTableOH_6[3]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_4_6 =
    t2_trainInfoVec_t2_branch_6_table_4_result_hit
    & ~(t2_trainInfoVec_providerTableOH_6[4]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_5_6 =
    t2_trainInfoVec_t2_branch_6_table_5_result_hit
    & ~(t2_trainInfoVec_providerTableOH_6[5]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_6_6 =
    t2_trainInfoVec_t2_branch_6_table_6_result_hit
    & ~(t2_trainInfoVec_providerTableOH_6[6]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_7_6 =
    t2_trainInfoVec_t2_branch_6_table_7_result_hit
    & ~(t2_trainInfoVec_providerTableOH_6[7]);
  wire              condTraceVec_6_hasAlt =
    ~t2_useMeta & condTraceVec_6_hasProvider
    & (t2_trainInfoVec_hitTableMaskNoProvider_0_6
       | t2_trainInfoVec_hitTableMaskNoProvider_1_6
       | t2_trainInfoVec_hitTableMaskNoProvider_2_6
       | t2_trainInfoVec_hitTableMaskNoProvider_3_6
       | t2_trainInfoVec_hitTableMaskNoProvider_4_6
       | t2_trainInfoVec_hitTableMaskNoProvider_5_6
       | t2_trainInfoVec_hitTableMaskNoProvider_6_6
       | t2_trainInfoVec_hitTableMaskNoProvider_7_6);
  wire [7:0]        t2_trainInfoVec_altTableOH_enc_6 =
    t2_trainInfoVec_hitTableMaskNoProvider_7_6
      ? 8'h1
      : t2_trainInfoVec_hitTableMaskNoProvider_6_6
          ? 8'h2
          : t2_trainInfoVec_hitTableMaskNoProvider_5_6
              ? 8'h4
              : t2_trainInfoVec_hitTableMaskNoProvider_4_6
                  ? 8'h8
                  : t2_trainInfoVec_hitTableMaskNoProvider_3_6
                      ? 8'h10
                      : t2_trainInfoVec_hitTableMaskNoProvider_2_6
                          ? 8'h20
                          : t2_trainInfoVec_hitTableMaskNoProvider_1_6
                              ? 8'h40
                              : {t2_trainInfoVec_hitTableMaskNoProvider_0_6, 7'h0};
  wire [7:0]        t2_trainInfoVec_altTableOH_6 =
    t2_useMeta
      ? 8'h0
      : {t2_trainInfoVec_altTableOH_enc_6[0],
         t2_trainInfoVec_altTableOH_enc_6[1],
         t2_trainInfoVec_altTableOH_enc_6[2],
         t2_trainInfoVec_altTableOH_enc_6[3],
         t2_trainInfoVec_altTableOH_enc_6[4],
         t2_trainInfoVec_altTableOH_enc_6[5],
         t2_trainInfoVec_altTableOH_enc_6[6],
         t2_trainInfoVec_altTableOH_enc_6[7]};
  wire [1:0]        _t2_trainInfoVec_alt_WIRE_18_usefulCtr_value =
    (t2_trainInfoVec_altTableOH_6[0]
       ? t2_trainInfoVec_t2_branch_6_table_0_result_usefulCtr_value
       : 2'h0)
    | (t2_trainInfoVec_altTableOH_6[1]
         ? t2_trainInfoVec_t2_branch_6_table_1_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_6[2]
         ? t2_trainInfoVec_t2_branch_6_table_2_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_6[3]
         ? t2_trainInfoVec_t2_branch_6_table_3_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_6[4]
         ? t2_trainInfoVec_t2_branch_6_table_4_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_6[5]
         ? t2_trainInfoVec_t2_branch_6_table_5_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_6[6]
         ? t2_trainInfoVec_t2_branch_6_table_6_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_6[7]
         ? t2_trainInfoVec_t2_branch_6_table_7_result_usefulCtr_value
         : 2'h0);
  wire [12:0]       _t2_trainInfoVec_alt_WIRE_18_tag =
    (t2_trainInfoVec_altTableOH_6[0]
       ? t2_trainInfoVec_t2_branch_6_table_0_result_tag
       : 13'h0)
    | (t2_trainInfoVec_altTableOH_6[1]
         ? t2_trainInfoVec_t2_branch_6_table_1_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_6[2]
         ? t2_trainInfoVec_t2_branch_6_table_2_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_6[3]
         ? t2_trainInfoVec_t2_branch_6_table_3_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_6[4]
         ? t2_trainInfoVec_t2_branch_6_table_4_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_6[5]
         ? t2_trainInfoVec_t2_branch_6_table_5_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_6[6]
         ? t2_trainInfoVec_t2_branch_6_table_6_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_6[7]
         ? t2_trainInfoVec_t2_branch_6_table_7_result_tag
         : 13'h0);
  wire [1:0]        t2_branch_6_trainInfo_altWayOH =
    t2_useMeta
      ? 2'h0
      : (t2_trainInfoVec_altTableOH_6[0]
           ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_48
           : 2'h0)
        | (t2_trainInfoVec_altTableOH_6[1]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_49
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_6[2]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_50
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_6[3]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_51
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_6[4]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_52
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_6[5]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_53
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_6[6]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_54
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_6[7]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_55
             : 2'h0);
  wire [2:0]        t2_trainInfoVec_alt_6_takenCtr_value =
    t2_useMeta
      ? 3'h0
      : (t2_trainInfoVec_altTableOH_6[0]
           ? t2_trainInfoVec_t2_branch_6_table_0_result_takenCtr_value
           : 3'h0)
        | (t2_trainInfoVec_altTableOH_6[1]
             ? t2_trainInfoVec_t2_branch_6_table_1_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_6[2]
             ? t2_trainInfoVec_t2_branch_6_table_2_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_6[3]
             ? t2_trainInfoVec_t2_branch_6_table_3_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_6[4]
             ? t2_trainInfoVec_t2_branch_6_table_4_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_6[5]
             ? t2_trainInfoVec_t2_branch_6_table_5_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_6[6]
             ? t2_trainInfoVec_t2_branch_6_table_6_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_6[7]
             ? t2_trainInfoVec_t2_branch_6_table_7_result_takenCtr_value
             : 3'h0);
  wire              condTraceVec_6_useProvider =
    t2_useMeta | condTraceVec_6_hasProvider
    & (~(_GEN[t2_cfiUseAltOnNaIdxVec_6][6])
       | ~(t2_trainInfoVec_provider_6_takenCtr_value[2]
           & t2_trainInfoVec_provider_6_takenCtr_value[1:0] == 2'h0
           | ~(t2_trainInfoVec_provider_6_takenCtr_value[2])
           & (&(t2_trainInfoVec_provider_6_takenCtr_value[1:0]))));
  wire              condTraceVec_6_useAlt =
    ~condTraceVec_6_useProvider & condTraceVec_6_hasAlt;
  wire              t2_trainInfoVec_altOrBasePred_6 =
    t2_useMeta
      ? t2_meta_6_altOrBasePred
      : condTraceVec_6_hasAlt ? t2_trainInfoVec_alt_6_takenCtr_value[2] : t2_basePred_6;
  wire [2:0]        condTraceVec_6_providerTakenCtr_value =
    (&t2_trainInfoVec_provider_6_takenCtr_value) & t2_branches_6_bits_taken
    | ~(|t2_trainInfoVec_provider_6_takenCtr_value) & ~t2_branches_6_bits_taken
      ? t2_trainInfoVec_provider_6_takenCtr_value
      : t2_branches_6_bits_taken
          ? 3'(t2_trainInfoVec_provider_6_takenCtr_value + 3'h1)
          : 3'(t2_trainInfoVec_provider_6_takenCtr_value - 3'h1);
  wire [2:0]        condTraceVec_6_altTakenCtr_value =
    (&t2_trainInfoVec_alt_6_takenCtr_value) & t2_branches_6_bits_taken
    | ~(|t2_trainInfoVec_alt_6_takenCtr_value) & ~t2_branches_6_bits_taken
      ? t2_trainInfoVec_alt_6_takenCtr_value
      : t2_branches_6_bits_taken
          ? 3'(t2_trainInfoVec_alt_6_takenCtr_value + 3'h1)
          : 3'(t2_trainInfoVec_alt_6_takenCtr_value - 3'h1);
  wire              _t2_trainInfoVec_needAllocate_T_146 =
    t2_trainInfoVec_provider_6_takenCtr_value[2] == t2_branches_6_bits_taken;
  wire              t2_trainInfoVec_incProviderUsefulCtr_6 =
    condTraceVec_6_hasProvider & _t2_trainInfoVec_needAllocate_T_146
    & t2_trainInfoVec_provider_6_takenCtr_value[2] != t2_trainInfoVec_altOrBasePred_6;
  wire [1:0]        t2_trainInfoVec_providerNewUsefulCtr_6_value =
    ~t2_trainInfoVec_incProviderUsefulCtr_6 | (&condTraceVec_6_providerUsefulCtr_value)
      ? condTraceVec_6_providerUsefulCtr_value
      : 2'(condTraceVec_6_providerUsefulCtr_value + 2'h1);
  wire              t2_branch_6_trainInfo_newestMispredict =
    (condTraceVec_6_useProvider
       ? t2_trainInfoVec_provider_6_takenCtr_value[2]
       : t2_trainInfoVec_altOrBasePred_6) != t2_branches_6_bits_taken;
  wire              t2_trainInfoVec_notNeedUpdate_6 =
    ((&t2_trainInfoVec_provider_6_takenCtr_value) & t2_branches_6_bits_taken
     | ~(|t2_trainInfoVec_provider_6_takenCtr_value) & ~t2_branches_6_bits_taken)
    & (&condTraceVec_6_providerUsefulCtr_value) & t2_trainInfoVec_incProviderUsefulCtr_6
    & (condTraceVec_6_useProvider | ~condTraceVec_6_hasAlt
       | (&t2_trainInfoVec_alt_6_takenCtr_value) & t2_branches_6_bits_taken
       | ~(|t2_trainInfoVec_alt_6_takenCtr_value) & ~t2_branches_6_bits_taken);
  wire              t2_trainInfoVec_incUseAltOnNa_6 =
    condTraceVec_6_hasProvider
    & (t2_trainInfoVec_provider_6_takenCtr_value[2]
       & t2_trainInfoVec_provider_6_takenCtr_value[1:0] == 2'h0
       | ~(t2_trainInfoVec_provider_6_takenCtr_value[2])
       & (&(t2_trainInfoVec_provider_6_takenCtr_value[1:0])))
    & t2_trainInfoVec_altOrBasePred_6 == t2_branches_6_bits_taken;
  wire              t2_trainInfoVec_decUseAltOnNa_6 =
    condTraceVec_6_hasProvider
    & (t2_trainInfoVec_provider_6_takenCtr_value[2]
       & t2_trainInfoVec_provider_6_takenCtr_value[1:0] == 2'h0
       | ~(t2_trainInfoVec_provider_6_takenCtr_value[2])
       & (&(t2_trainInfoVec_provider_6_takenCtr_value[1:0])))
    & t2_trainInfoVec_altOrBasePred_6 != t2_branches_6_bits_taken;
  wire              t2_branch_6_trainInfo_valid =
    t2_branches_6_valid & t2_branches_6_bits_attribute_branchType == 2'h1
    & t2_mbtbHitMask_6;
  wire [12:0]       t2_trainInfoVec_t2_branch_7_table_0_result_tag =
    {t2_rawTag_0[12:5], t2_rawTag_0[4:0] ^ t2_branches_7_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_56 =
    t2_readResp_0_entries_0_valid
    & t2_readResp_0_entries_0_tag == t2_trainInfoVec_t2_branch_7_table_0_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_56 =
    t2_readResp_0_entries_1_valid
    & t2_readResp_0_entries_1_tag == t2_trainInfoVec_t2_branch_7_table_0_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_56 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_56
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_56, 1'h0};
  wire              t2_trainInfoVec_t2_branch_7_table_0_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_56
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_56;
  wire [2:0]        t2_trainInfoVec_t2_branch_7_table_0_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_56[0]
       ? t2_readResp_0_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_56[1]
         ? t2_readResp_0_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_7_table_0_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_56[0]
       ? t2_readResp_0_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_56[1]
         ? t2_readResp_0_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_7_table_1_result_tag =
    {t2_rawTag_1[12:5], t2_rawTag_1[4:0] ^ t2_branches_7_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_57 =
    t2_readResp_1_entries_0_valid
    & t2_readResp_1_entries_0_tag == t2_trainInfoVec_t2_branch_7_table_1_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_57 =
    t2_readResp_1_entries_1_valid
    & t2_readResp_1_entries_1_tag == t2_trainInfoVec_t2_branch_7_table_1_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_57 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_57
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_57, 1'h0};
  wire              t2_trainInfoVec_t2_branch_7_table_1_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_57
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_57;
  wire [2:0]        t2_trainInfoVec_t2_branch_7_table_1_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_57[0]
       ? t2_readResp_1_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_57[1]
         ? t2_readResp_1_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_7_table_1_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_57[0]
       ? t2_readResp_1_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_57[1]
         ? t2_readResp_1_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_7_table_2_result_tag =
    {t2_rawTag_2[12:5], t2_rawTag_2[4:0] ^ t2_branches_7_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_58 =
    t2_readResp_2_entries_0_valid
    & t2_readResp_2_entries_0_tag == t2_trainInfoVec_t2_branch_7_table_2_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_58 =
    t2_readResp_2_entries_1_valid
    & t2_readResp_2_entries_1_tag == t2_trainInfoVec_t2_branch_7_table_2_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_58 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_58
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_58, 1'h0};
  wire              t2_trainInfoVec_t2_branch_7_table_2_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_58
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_58;
  wire [2:0]        t2_trainInfoVec_t2_branch_7_table_2_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_58[0]
       ? t2_readResp_2_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_58[1]
         ? t2_readResp_2_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_7_table_2_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_58[0]
       ? t2_readResp_2_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_58[1]
         ? t2_readResp_2_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_7_table_3_result_tag =
    {t2_rawTag_3[12:5], t2_rawTag_3[4:0] ^ t2_branches_7_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_59 =
    t2_readResp_3_entries_0_valid
    & t2_readResp_3_entries_0_tag == t2_trainInfoVec_t2_branch_7_table_3_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_59 =
    t2_readResp_3_entries_1_valid
    & t2_readResp_3_entries_1_tag == t2_trainInfoVec_t2_branch_7_table_3_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_59 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_59
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_59, 1'h0};
  wire              t2_trainInfoVec_t2_branch_7_table_3_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_59
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_59;
  wire [2:0]        t2_trainInfoVec_t2_branch_7_table_3_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_59[0]
       ? t2_readResp_3_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_59[1]
         ? t2_readResp_3_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_7_table_3_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_59[0]
       ? t2_readResp_3_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_59[1]
         ? t2_readResp_3_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_7_table_4_result_tag =
    {t2_rawTag_4[12:5], t2_rawTag_4[4:0] ^ t2_branches_7_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_60 =
    t2_readResp_4_entries_0_valid
    & t2_readResp_4_entries_0_tag == t2_trainInfoVec_t2_branch_7_table_4_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_60 =
    t2_readResp_4_entries_1_valid
    & t2_readResp_4_entries_1_tag == t2_trainInfoVec_t2_branch_7_table_4_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_60 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_60
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_60, 1'h0};
  wire              t2_trainInfoVec_t2_branch_7_table_4_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_60
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_60;
  wire [2:0]        t2_trainInfoVec_t2_branch_7_table_4_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_60[0]
       ? t2_readResp_4_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_60[1]
         ? t2_readResp_4_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_7_table_4_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_60[0]
       ? t2_readResp_4_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_60[1]
         ? t2_readResp_4_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_7_table_5_result_tag =
    {t2_rawTag_5[12:5], t2_rawTag_5[4:0] ^ t2_branches_7_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_61 =
    t2_readResp_5_entries_0_valid
    & t2_readResp_5_entries_0_tag == t2_trainInfoVec_t2_branch_7_table_5_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_61 =
    t2_readResp_5_entries_1_valid
    & t2_readResp_5_entries_1_tag == t2_trainInfoVec_t2_branch_7_table_5_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_61 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_61
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_61, 1'h0};
  wire              t2_trainInfoVec_t2_branch_7_table_5_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_61
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_61;
  wire [2:0]        t2_trainInfoVec_t2_branch_7_table_5_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_61[0]
       ? t2_readResp_5_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_61[1]
         ? t2_readResp_5_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_7_table_5_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_61[0]
       ? t2_readResp_5_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_61[1]
         ? t2_readResp_5_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_7_table_6_result_tag =
    {t2_rawTag_6[12:5], t2_rawTag_6[4:0] ^ t2_branches_7_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_62 =
    t2_readResp_6_entries_0_valid
    & t2_readResp_6_entries_0_tag == t2_trainInfoVec_t2_branch_7_table_6_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_62 =
    t2_readResp_6_entries_1_valid
    & t2_readResp_6_entries_1_tag == t2_trainInfoVec_t2_branch_7_table_6_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_62 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_62
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_62, 1'h0};
  wire              t2_trainInfoVec_t2_branch_7_table_6_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_62
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_62;
  wire [2:0]        t2_trainInfoVec_t2_branch_7_table_6_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_62[0]
       ? t2_readResp_6_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_62[1]
         ? t2_readResp_6_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_7_table_6_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_62[0]
       ? t2_readResp_6_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_62[1]
         ? t2_readResp_6_usefulCtrs_1_value
         : 2'h0);
  wire [12:0]       t2_trainInfoVec_t2_branch_7_table_7_result_tag =
    {t2_rawTag_7[12:5], t2_rawTag_7[4:0] ^ t2_branches_7_bits_cfiPosition};
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_63 =
    t2_readResp_7_entries_0_valid
    & t2_readResp_7_entries_0_tag == t2_trainInfoVec_t2_branch_7_table_7_result_tag;
  wire              t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_63 =
    t2_readResp_7_entries_1_valid
    & t2_readResp_7_entries_1_tag == t2_trainInfoVec_t2_branch_7_table_7_result_tag;
  wire [1:0]        t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_63 =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_63
      ? 2'h1
      : {t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_63, 1'h0};
  wire              t2_trainInfoVec_t2_branch_7_table_7_result_hit =
    t2_trainInfoVec_allTableTagMatchResults_hitWayMask_0_63
    | t2_trainInfoVec_allTableTagMatchResults_hitWayMask_1_63;
  wire [2:0]        t2_trainInfoVec_t2_branch_7_table_7_result_takenCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_63[0]
       ? t2_readResp_7_entries_0_takenCtr_value
       : 3'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_63[1]
         ? t2_readResp_7_entries_1_takenCtr_value
         : 3'h0);
  wire [1:0]        t2_trainInfoVec_t2_branch_7_table_7_result_usefulCtr_value =
    (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_63[0]
       ? t2_readResp_7_usefulCtrs_0_value
       : 2'h0)
    | (t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_63[1]
         ? t2_readResp_7_usefulCtrs_1_value
         : 2'h0);
  wire [7:0]        t2_trainInfoVec_t2_branch_7_hitTableMask =
    {t2_trainInfoVec_t2_branch_7_table_7_result_hit,
     t2_trainInfoVec_t2_branch_7_table_6_result_hit,
     t2_trainInfoVec_t2_branch_7_table_5_result_hit,
     t2_trainInfoVec_t2_branch_7_table_4_result_hit,
     t2_trainInfoVec_t2_branch_7_table_3_result_hit,
     t2_trainInfoVec_t2_branch_7_table_2_result_hit,
     t2_trainInfoVec_t2_branch_7_table_1_result_hit,
     t2_trainInfoVec_t2_branch_7_table_0_result_hit};
  wire [12:0]       _GEN_82 = _GEN_74[t2_meta_7_providerTableIdx];
  wire              condTraceVec_7_hasProvider =
    t2_useMeta | t2_trainInfoVec_t2_branch_7_table_0_result_hit
    | t2_trainInfoVec_t2_branch_7_table_1_result_hit
    | t2_trainInfoVec_t2_branch_7_table_2_result_hit
    | t2_trainInfoVec_t2_branch_7_table_3_result_hit
    | t2_trainInfoVec_t2_branch_7_table_4_result_hit
    | t2_trainInfoVec_t2_branch_7_table_5_result_hit
    | t2_trainInfoVec_t2_branch_7_table_6_result_hit
    | t2_trainInfoVec_t2_branch_7_table_7_result_hit;
  wire [7:0]        t2_trainInfoVec_providerTableOH_enc_7 =
    t2_trainInfoVec_t2_branch_7_table_7_result_hit
      ? 8'h1
      : t2_trainInfoVec_t2_branch_7_table_6_result_hit
          ? 8'h2
          : t2_trainInfoVec_t2_branch_7_table_5_result_hit
              ? 8'h4
              : t2_trainInfoVec_t2_branch_7_table_4_result_hit
                  ? 8'h8
                  : t2_trainInfoVec_t2_branch_7_table_3_result_hit
                      ? 8'h10
                      : t2_trainInfoVec_t2_branch_7_table_2_result_hit
                          ? 8'h20
                          : t2_trainInfoVec_t2_branch_7_table_1_result_hit
                              ? 8'h40
                              : {t2_trainInfoVec_t2_branch_7_table_0_result_hit, 7'h0};
  wire [7:0]        t2_trainInfoVec_providerTableOH_7 =
    t2_useMeta
      ? 8'h1 << t2_meta_7_providerTableIdx
      : {t2_trainInfoVec_providerTableOH_enc_7[0],
         t2_trainInfoVec_providerTableOH_enc_7[1],
         t2_trainInfoVec_providerTableOH_enc_7[2],
         t2_trainInfoVec_providerTableOH_enc_7[3],
         t2_trainInfoVec_providerTableOH_enc_7[4],
         t2_trainInfoVec_providerTableOH_enc_7[5],
         t2_trainInfoVec_providerTableOH_enc_7[6],
         t2_trainInfoVec_providerTableOH_enc_7[7]};
  wire [1:0]        t2_branch_7_trainInfo_providerWayOH =
    t2_useMeta
      ? 2'h1 << t2_meta_7_providerWayIdx[0]
      : (t2_trainInfoVec_providerTableOH_7[0]
           ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_56
           : 2'h0)
        | (t2_trainInfoVec_providerTableOH_7[1]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_57
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_7[2]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_58
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_7[3]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_59
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_7[4]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_60
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_7[5]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_61
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_7[6]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_62
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_7[7]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_63
             : 2'h0);
  wire [12:0]       t2_trainInfoVec_provider_7_tag =
    t2_useMeta
      ? {_GEN_82[12:5], _GEN_82[4:0] ^ t2_branches_7_bits_cfiPosition}
      : (t2_trainInfoVec_providerTableOH_7[0]
           ? t2_trainInfoVec_t2_branch_7_table_0_result_tag
           : 13'h0)
        | (t2_trainInfoVec_providerTableOH_7[1]
             ? t2_trainInfoVec_t2_branch_7_table_1_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_7[2]
             ? t2_trainInfoVec_t2_branch_7_table_2_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_7[3]
             ? t2_trainInfoVec_t2_branch_7_table_3_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_7[4]
             ? t2_trainInfoVec_t2_branch_7_table_4_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_7[5]
             ? t2_trainInfoVec_t2_branch_7_table_5_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_7[6]
             ? t2_trainInfoVec_t2_branch_7_table_6_result_tag
             : 13'h0)
        | (t2_trainInfoVec_providerTableOH_7[7]
             ? t2_trainInfoVec_t2_branch_7_table_7_result_tag
             : 13'h0);
  wire [2:0]        t2_trainInfoVec_provider_7_takenCtr_value =
    t2_useMeta
      ? t2_meta_7_providerTakenCtr_value
      : (t2_trainInfoVec_providerTableOH_7[0]
           ? t2_trainInfoVec_t2_branch_7_table_0_result_takenCtr_value
           : 3'h0)
        | (t2_trainInfoVec_providerTableOH_7[1]
             ? t2_trainInfoVec_t2_branch_7_table_1_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_7[2]
             ? t2_trainInfoVec_t2_branch_7_table_2_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_7[3]
             ? t2_trainInfoVec_t2_branch_7_table_3_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_7[4]
             ? t2_trainInfoVec_t2_branch_7_table_4_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_7[5]
             ? t2_trainInfoVec_t2_branch_7_table_5_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_7[6]
             ? t2_trainInfoVec_t2_branch_7_table_6_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_providerTableOH_7[7]
             ? t2_trainInfoVec_t2_branch_7_table_7_result_takenCtr_value
             : 3'h0);
  wire [1:0]        condTraceVec_7_providerUsefulCtr_value =
    t2_useMeta
      ? t2_meta_7_providerUsefulCtr_value
      : (t2_trainInfoVec_providerTableOH_7[0]
           ? t2_trainInfoVec_t2_branch_7_table_0_result_usefulCtr_value
           : 2'h0)
        | (t2_trainInfoVec_providerTableOH_7[1]
             ? t2_trainInfoVec_t2_branch_7_table_1_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_7[2]
             ? t2_trainInfoVec_t2_branch_7_table_2_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_7[3]
             ? t2_trainInfoVec_t2_branch_7_table_3_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_7[4]
             ? t2_trainInfoVec_t2_branch_7_table_4_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_7[5]
             ? t2_trainInfoVec_t2_branch_7_table_5_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_7[6]
             ? t2_trainInfoVec_t2_branch_7_table_6_result_usefulCtr_value
             : 2'h0)
        | (t2_trainInfoVec_providerTableOH_7[7]
             ? t2_trainInfoVec_t2_branch_7_table_7_result_usefulCtr_value
             : 2'h0);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_0_7 =
    t2_trainInfoVec_t2_branch_7_table_0_result_hit
    & ~(t2_trainInfoVec_providerTableOH_7[0]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_1_7 =
    t2_trainInfoVec_t2_branch_7_table_1_result_hit
    & ~(t2_trainInfoVec_providerTableOH_7[1]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_2_7 =
    t2_trainInfoVec_t2_branch_7_table_2_result_hit
    & ~(t2_trainInfoVec_providerTableOH_7[2]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_3_7 =
    t2_trainInfoVec_t2_branch_7_table_3_result_hit
    & ~(t2_trainInfoVec_providerTableOH_7[3]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_4_7 =
    t2_trainInfoVec_t2_branch_7_table_4_result_hit
    & ~(t2_trainInfoVec_providerTableOH_7[4]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_5_7 =
    t2_trainInfoVec_t2_branch_7_table_5_result_hit
    & ~(t2_trainInfoVec_providerTableOH_7[5]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_6_7 =
    t2_trainInfoVec_t2_branch_7_table_6_result_hit
    & ~(t2_trainInfoVec_providerTableOH_7[6]);
  wire              t2_trainInfoVec_hitTableMaskNoProvider_7_7 =
    t2_trainInfoVec_t2_branch_7_table_7_result_hit
    & ~(t2_trainInfoVec_providerTableOH_7[7]);
  wire              condTraceVec_7_hasAlt =
    ~t2_useMeta & condTraceVec_7_hasProvider
    & (t2_trainInfoVec_hitTableMaskNoProvider_0_7
       | t2_trainInfoVec_hitTableMaskNoProvider_1_7
       | t2_trainInfoVec_hitTableMaskNoProvider_2_7
       | t2_trainInfoVec_hitTableMaskNoProvider_3_7
       | t2_trainInfoVec_hitTableMaskNoProvider_4_7
       | t2_trainInfoVec_hitTableMaskNoProvider_5_7
       | t2_trainInfoVec_hitTableMaskNoProvider_6_7
       | t2_trainInfoVec_hitTableMaskNoProvider_7_7);
  wire [7:0]        t2_trainInfoVec_altTableOH_enc_7 =
    t2_trainInfoVec_hitTableMaskNoProvider_7_7
      ? 8'h1
      : t2_trainInfoVec_hitTableMaskNoProvider_6_7
          ? 8'h2
          : t2_trainInfoVec_hitTableMaskNoProvider_5_7
              ? 8'h4
              : t2_trainInfoVec_hitTableMaskNoProvider_4_7
                  ? 8'h8
                  : t2_trainInfoVec_hitTableMaskNoProvider_3_7
                      ? 8'h10
                      : t2_trainInfoVec_hitTableMaskNoProvider_2_7
                          ? 8'h20
                          : t2_trainInfoVec_hitTableMaskNoProvider_1_7
                              ? 8'h40
                              : {t2_trainInfoVec_hitTableMaskNoProvider_0_7, 7'h0};
  wire [7:0]        t2_trainInfoVec_altTableOH_7 =
    t2_useMeta
      ? 8'h0
      : {t2_trainInfoVec_altTableOH_enc_7[0],
         t2_trainInfoVec_altTableOH_enc_7[1],
         t2_trainInfoVec_altTableOH_enc_7[2],
         t2_trainInfoVec_altTableOH_enc_7[3],
         t2_trainInfoVec_altTableOH_enc_7[4],
         t2_trainInfoVec_altTableOH_enc_7[5],
         t2_trainInfoVec_altTableOH_enc_7[6],
         t2_trainInfoVec_altTableOH_enc_7[7]};
  wire [1:0]        _t2_trainInfoVec_alt_WIRE_21_usefulCtr_value =
    (t2_trainInfoVec_altTableOH_7[0]
       ? t2_trainInfoVec_t2_branch_7_table_0_result_usefulCtr_value
       : 2'h0)
    | (t2_trainInfoVec_altTableOH_7[1]
         ? t2_trainInfoVec_t2_branch_7_table_1_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_7[2]
         ? t2_trainInfoVec_t2_branch_7_table_2_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_7[3]
         ? t2_trainInfoVec_t2_branch_7_table_3_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_7[4]
         ? t2_trainInfoVec_t2_branch_7_table_4_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_7[5]
         ? t2_trainInfoVec_t2_branch_7_table_5_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_7[6]
         ? t2_trainInfoVec_t2_branch_7_table_6_result_usefulCtr_value
         : 2'h0)
    | (t2_trainInfoVec_altTableOH_7[7]
         ? t2_trainInfoVec_t2_branch_7_table_7_result_usefulCtr_value
         : 2'h0);
  wire [12:0]       _t2_trainInfoVec_alt_WIRE_21_tag =
    (t2_trainInfoVec_altTableOH_7[0]
       ? t2_trainInfoVec_t2_branch_7_table_0_result_tag
       : 13'h0)
    | (t2_trainInfoVec_altTableOH_7[1]
         ? t2_trainInfoVec_t2_branch_7_table_1_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_7[2]
         ? t2_trainInfoVec_t2_branch_7_table_2_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_7[3]
         ? t2_trainInfoVec_t2_branch_7_table_3_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_7[4]
         ? t2_trainInfoVec_t2_branch_7_table_4_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_7[5]
         ? t2_trainInfoVec_t2_branch_7_table_5_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_7[6]
         ? t2_trainInfoVec_t2_branch_7_table_6_result_tag
         : 13'h0)
    | (t2_trainInfoVec_altTableOH_7[7]
         ? t2_trainInfoVec_t2_branch_7_table_7_result_tag
         : 13'h0);
  wire [1:0]        t2_branch_7_trainInfo_altWayOH =
    t2_useMeta
      ? 2'h0
      : (t2_trainInfoVec_altTableOH_7[0]
           ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_56
           : 2'h0)
        | (t2_trainInfoVec_altTableOH_7[1]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_57
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_7[2]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_58
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_7[3]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_59
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_7[4]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_60
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_7[5]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_61
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_7[6]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_62
             : 2'h0)
        | (t2_trainInfoVec_altTableOH_7[7]
             ? t2_trainInfoVec_allTableTagMatchResults_hitWayMaskOH_enc_63
             : 2'h0);
  wire [2:0]        t2_trainInfoVec_alt_7_takenCtr_value =
    t2_useMeta
      ? 3'h0
      : (t2_trainInfoVec_altTableOH_7[0]
           ? t2_trainInfoVec_t2_branch_7_table_0_result_takenCtr_value
           : 3'h0)
        | (t2_trainInfoVec_altTableOH_7[1]
             ? t2_trainInfoVec_t2_branch_7_table_1_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_7[2]
             ? t2_trainInfoVec_t2_branch_7_table_2_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_7[3]
             ? t2_trainInfoVec_t2_branch_7_table_3_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_7[4]
             ? t2_trainInfoVec_t2_branch_7_table_4_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_7[5]
             ? t2_trainInfoVec_t2_branch_7_table_5_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_7[6]
             ? t2_trainInfoVec_t2_branch_7_table_6_result_takenCtr_value
             : 3'h0)
        | (t2_trainInfoVec_altTableOH_7[7]
             ? t2_trainInfoVec_t2_branch_7_table_7_result_takenCtr_value
             : 3'h0);
  wire              condTraceVec_7_useProvider =
    t2_useMeta | condTraceVec_7_hasProvider
    & (~(_GEN[t2_cfiUseAltOnNaIdxVec_7][6])
       | ~(t2_trainInfoVec_provider_7_takenCtr_value[2]
           & t2_trainInfoVec_provider_7_takenCtr_value[1:0] == 2'h0
           | ~(t2_trainInfoVec_provider_7_takenCtr_value[2])
           & (&(t2_trainInfoVec_provider_7_takenCtr_value[1:0]))));
  wire              condTraceVec_7_useAlt =
    ~condTraceVec_7_useProvider & condTraceVec_7_hasAlt;
  wire              t2_trainInfoVec_altOrBasePred_7 =
    t2_useMeta
      ? t2_meta_7_altOrBasePred
      : condTraceVec_7_hasAlt ? t2_trainInfoVec_alt_7_takenCtr_value[2] : t2_basePred_7;
  wire [2:0]        condTraceVec_7_providerTakenCtr_value =
    (&t2_trainInfoVec_provider_7_takenCtr_value) & t2_branches_7_bits_taken
    | ~(|t2_trainInfoVec_provider_7_takenCtr_value) & ~t2_branches_7_bits_taken
      ? t2_trainInfoVec_provider_7_takenCtr_value
      : t2_branches_7_bits_taken
          ? 3'(t2_trainInfoVec_provider_7_takenCtr_value + 3'h1)
          : 3'(t2_trainInfoVec_provider_7_takenCtr_value - 3'h1);
  wire [2:0]        condTraceVec_7_altTakenCtr_value =
    (&t2_trainInfoVec_alt_7_takenCtr_value) & t2_branches_7_bits_taken
    | ~(|t2_trainInfoVec_alt_7_takenCtr_value) & ~t2_branches_7_bits_taken
      ? t2_trainInfoVec_alt_7_takenCtr_value
      : t2_branches_7_bits_taken
          ? 3'(t2_trainInfoVec_alt_7_takenCtr_value + 3'h1)
          : 3'(t2_trainInfoVec_alt_7_takenCtr_value - 3'h1);
  wire              _t2_trainInfoVec_needAllocate_T_169 =
    t2_trainInfoVec_provider_7_takenCtr_value[2] == t2_branches_7_bits_taken;
  wire              t2_trainInfoVec_incProviderUsefulCtr_7 =
    condTraceVec_7_hasProvider & _t2_trainInfoVec_needAllocate_T_169
    & t2_trainInfoVec_provider_7_takenCtr_value[2] != t2_trainInfoVec_altOrBasePred_7;
  wire [1:0]        t2_trainInfoVec_providerNewUsefulCtr_7_value =
    ~t2_trainInfoVec_incProviderUsefulCtr_7 | (&condTraceVec_7_providerUsefulCtr_value)
      ? condTraceVec_7_providerUsefulCtr_value
      : 2'(condTraceVec_7_providerUsefulCtr_value + 2'h1);
  wire              t2_branch_7_trainInfo_newestMispredict =
    (condTraceVec_7_useProvider
       ? t2_trainInfoVec_provider_7_takenCtr_value[2]
       : t2_trainInfoVec_altOrBasePred_7) != t2_branches_7_bits_taken;
  wire              t2_trainInfoVec_notNeedUpdate_7 =
    ((&t2_trainInfoVec_provider_7_takenCtr_value) & t2_branches_7_bits_taken
     | ~(|t2_trainInfoVec_provider_7_takenCtr_value) & ~t2_branches_7_bits_taken)
    & (&condTraceVec_7_providerUsefulCtr_value) & t2_trainInfoVec_incProviderUsefulCtr_7
    & (condTraceVec_7_useProvider | ~condTraceVec_7_hasAlt
       | (&t2_trainInfoVec_alt_7_takenCtr_value) & t2_branches_7_bits_taken
       | ~(|t2_trainInfoVec_alt_7_takenCtr_value) & ~t2_branches_7_bits_taken);
  wire              t2_trainInfoVec_incUseAltOnNa_7 =
    condTraceVec_7_hasProvider
    & (t2_trainInfoVec_provider_7_takenCtr_value[2]
       & t2_trainInfoVec_provider_7_takenCtr_value[1:0] == 2'h0
       | ~(t2_trainInfoVec_provider_7_takenCtr_value[2])
       & (&(t2_trainInfoVec_provider_7_takenCtr_value[1:0])))
    & t2_trainInfoVec_altOrBasePred_7 == t2_branches_7_bits_taken;
  wire              t2_trainInfoVec_decUseAltOnNa_7 =
    condTraceVec_7_hasProvider
    & (t2_trainInfoVec_provider_7_takenCtr_value[2]
       & t2_trainInfoVec_provider_7_takenCtr_value[1:0] == 2'h0
       | ~(t2_trainInfoVec_provider_7_takenCtr_value[2])
       & (&(t2_trainInfoVec_provider_7_takenCtr_value[1:0])))
    & t2_trainInfoVec_altOrBasePred_7 != t2_branches_7_bits_taken;
  wire              t2_branch_7_trainInfo_valid =
    t2_branches_7_valid & t2_branches_7_bits_attribute_branchType == 2'h1
    & t2_mbtbHitMask_7;
  wire              t2_needAllocateBranchOH_0 =
    t2_branch_0_trainInfo_valid & t2_branches_0_bits_mispredict
    & t2_branch_0_trainInfo_newestMispredict
    & ~(condTraceVec_0_hasProvider & t2_trainInfoVec_providerTableOH[7])
    & ~(condTraceVec_0_hasProvider & ~condTraceVec_0_useProvider
        & _t2_trainInfoVec_needAllocate_T_8
        & (t2_trainInfoVec_provider_takenCtr_value[2]
           & t2_trainInfoVec_provider_takenCtr_value[1:0] == 2'h0
           | ~(t2_trainInfoVec_provider_takenCtr_value[2])
           & (&(t2_trainInfoVec_provider_takenCtr_value[1:0]))));
  wire              t2_needAllocateBranchOH_1 =
    t2_branch_1_trainInfo_valid & t2_branches_1_bits_mispredict
    & t2_branch_1_trainInfo_newestMispredict
    & ~(condTraceVec_1_hasProvider & t2_trainInfoVec_providerTableOH_1[7])
    & ~(condTraceVec_1_hasProvider & ~condTraceVec_1_useProvider
        & _t2_trainInfoVec_needAllocate_T_31
        & (t2_trainInfoVec_provider_1_takenCtr_value[2]
           & t2_trainInfoVec_provider_1_takenCtr_value[1:0] == 2'h0
           | ~(t2_trainInfoVec_provider_1_takenCtr_value[2])
           & (&(t2_trainInfoVec_provider_1_takenCtr_value[1:0]))));
  wire              t2_needAllocateBranchOH_2 =
    t2_branch_2_trainInfo_valid & t2_branches_2_bits_mispredict
    & t2_branch_2_trainInfo_newestMispredict
    & ~(condTraceVec_2_hasProvider & t2_trainInfoVec_providerTableOH_2[7])
    & ~(condTraceVec_2_hasProvider & ~condTraceVec_2_useProvider
        & _t2_trainInfoVec_needAllocate_T_54
        & (t2_trainInfoVec_provider_2_takenCtr_value[2]
           & t2_trainInfoVec_provider_2_takenCtr_value[1:0] == 2'h0
           | ~(t2_trainInfoVec_provider_2_takenCtr_value[2])
           & (&(t2_trainInfoVec_provider_2_takenCtr_value[1:0]))));
  wire              t2_needAllocateBranchOH_3 =
    t2_branch_3_trainInfo_valid & t2_branches_3_bits_mispredict
    & t2_branch_3_trainInfo_newestMispredict
    & ~(condTraceVec_3_hasProvider & t2_trainInfoVec_providerTableOH_3[7])
    & ~(condTraceVec_3_hasProvider & ~condTraceVec_3_useProvider
        & _t2_trainInfoVec_needAllocate_T_77
        & (t2_trainInfoVec_provider_3_takenCtr_value[2]
           & t2_trainInfoVec_provider_3_takenCtr_value[1:0] == 2'h0
           | ~(t2_trainInfoVec_provider_3_takenCtr_value[2])
           & (&(t2_trainInfoVec_provider_3_takenCtr_value[1:0]))));
  wire              t2_needAllocateBranchOH_4 =
    t2_branch_4_trainInfo_valid & t2_branches_4_bits_mispredict
    & t2_branch_4_trainInfo_newestMispredict
    & ~(condTraceVec_4_hasProvider & t2_trainInfoVec_providerTableOH_4[7])
    & ~(condTraceVec_4_hasProvider & ~condTraceVec_4_useProvider
        & _t2_trainInfoVec_needAllocate_T_100
        & (t2_trainInfoVec_provider_4_takenCtr_value[2]
           & t2_trainInfoVec_provider_4_takenCtr_value[1:0] == 2'h0
           | ~(t2_trainInfoVec_provider_4_takenCtr_value[2])
           & (&(t2_trainInfoVec_provider_4_takenCtr_value[1:0]))));
  wire              t2_needAllocateBranchOH_5 =
    t2_branch_5_trainInfo_valid & t2_branches_5_bits_mispredict
    & t2_branch_5_trainInfo_newestMispredict
    & ~(condTraceVec_5_hasProvider & t2_trainInfoVec_providerTableOH_5[7])
    & ~(condTraceVec_5_hasProvider & ~condTraceVec_5_useProvider
        & _t2_trainInfoVec_needAllocate_T_123
        & (t2_trainInfoVec_provider_5_takenCtr_value[2]
           & t2_trainInfoVec_provider_5_takenCtr_value[1:0] == 2'h0
           | ~(t2_trainInfoVec_provider_5_takenCtr_value[2])
           & (&(t2_trainInfoVec_provider_5_takenCtr_value[1:0]))));
  wire              t2_needAllocateBranchOH_6 =
    t2_branch_6_trainInfo_valid & t2_branches_6_bits_mispredict
    & t2_branch_6_trainInfo_newestMispredict
    & ~(condTraceVec_6_hasProvider & t2_trainInfoVec_providerTableOH_6[7])
    & ~(condTraceVec_6_hasProvider & ~condTraceVec_6_useProvider
        & _t2_trainInfoVec_needAllocate_T_146
        & (t2_trainInfoVec_provider_6_takenCtr_value[2]
           & t2_trainInfoVec_provider_6_takenCtr_value[1:0] == 2'h0
           | ~(t2_trainInfoVec_provider_6_takenCtr_value[2])
           & (&(t2_trainInfoVec_provider_6_takenCtr_value[1:0]))));
  wire              t2_needAllocateBranchOH_7 =
    t2_branch_7_trainInfo_valid & t2_branches_7_bits_mispredict
    & t2_branch_7_trainInfo_newestMispredict
    & ~(condTraceVec_7_hasProvider & t2_trainInfoVec_providerTableOH_7[7])
    & ~(condTraceVec_7_hasProvider & ~condTraceVec_7_useProvider
        & _t2_trainInfoVec_needAllocate_T_169
        & (t2_trainInfoVec_provider_7_takenCtr_value[2]
           & t2_trainInfoVec_provider_7_takenCtr_value[1:0] == 2'h0
           | ~(t2_trainInfoVec_provider_7_takenCtr_value[2])
           & (&(t2_trainInfoVec_provider_7_takenCtr_value[1:0]))));
  wire              t2_needAllocate =
    t2_needAllocateBranchOH_0 | t2_needAllocateBranchOH_1 | t2_needAllocateBranchOH_2
    | t2_needAllocateBranchOH_3 | t2_needAllocateBranchOH_4 | t2_needAllocateBranchOH_5
    | t2_needAllocateBranchOH_6 | t2_needAllocateBranchOH_7;
  wire              t2_allocateBranch_bits_taken =
    t2_needAllocateBranchOH_0 & t2_branches_0_bits_taken | t2_needAllocateBranchOH_1
    & t2_branches_1_bits_taken | t2_needAllocateBranchOH_2 & t2_branches_2_bits_taken
    | t2_needAllocateBranchOH_3 & t2_branches_3_bits_taken | t2_needAllocateBranchOH_4
    & t2_branches_4_bits_taken | t2_needAllocateBranchOH_5 & t2_branches_5_bits_taken
    | t2_needAllocateBranchOH_6 & t2_branches_6_bits_taken | t2_needAllocateBranchOH_7
    & t2_branches_7_bits_taken;
  wire [7:0]        t2_allocateBranchTrainInfo_providerTableOH =
    (t2_needAllocateBranchOH_0 ? t2_trainInfoVec_providerTableOH : 8'h0)
    | (t2_needAllocateBranchOH_1 ? t2_trainInfoVec_providerTableOH_1 : 8'h0)
    | (t2_needAllocateBranchOH_2 ? t2_trainInfoVec_providerTableOH_2 : 8'h0)
    | (t2_needAllocateBranchOH_3 ? t2_trainInfoVec_providerTableOH_3 : 8'h0)
    | (t2_needAllocateBranchOH_4 ? t2_trainInfoVec_providerTableOH_4 : 8'h0)
    | (t2_needAllocateBranchOH_5 ? t2_trainInfoVec_providerTableOH_5 : 8'h0)
    | (t2_needAllocateBranchOH_6 ? t2_trainInfoVec_providerTableOH_6 : 8'h0)
    | (t2_needAllocateBranchOH_7 ? t2_trainInfoVec_providerTableOH_7 : 8'h0);
  wire              t2_allocateBranchTrainInfo_hasProvider =
    t2_needAllocateBranchOH_0 & condTraceVec_0_hasProvider | t2_needAllocateBranchOH_1
    & condTraceVec_1_hasProvider | t2_needAllocateBranchOH_2 & condTraceVec_2_hasProvider
    | t2_needAllocateBranchOH_3 & condTraceVec_3_hasProvider | t2_needAllocateBranchOH_4
    & condTraceVec_4_hasProvider | t2_needAllocateBranchOH_5 & condTraceVec_5_hasProvider
    | t2_needAllocateBranchOH_6 & condTraceVec_6_hasProvider | t2_needAllocateBranchOH_7
    & condTraceVec_7_hasProvider;
  wire [7:0]        t2_longerHistoryTableMask =
    ~({8{t2_allocateBranchTrainInfo_hasProvider}}
      & (8'(t2_allocateBranchTrainInfo_providerTableOH - 8'h1)
         | t2_allocateBranchTrainInfo_providerTableOH));
  wire [1:0]        t2_allTableCanAllocateWayMask_0 =
    {~t2_readResp_0_entries_1_valid | t2_readResp_0_entries_1_valid
       & (t2_readResp_0_entries_1_takenCtr_value[2]
          & t2_readResp_0_entries_1_takenCtr_value[1:0] == 2'h0
          | ~(t2_readResp_0_entries_1_takenCtr_value[2])
          & (&(t2_readResp_0_entries_1_takenCtr_value[1:0])))
       & t2_readResp_0_usefulCtrs_1_value == 2'h0,
     ~t2_readResp_0_entries_0_valid | t2_readResp_0_entries_0_valid
       & (t2_readResp_0_entries_0_takenCtr_value[2]
          & t2_readResp_0_entries_0_takenCtr_value[1:0] == 2'h0
          | ~(t2_readResp_0_entries_0_takenCtr_value[2])
          & (&(t2_readResp_0_entries_0_takenCtr_value[1:0])))
       & t2_readResp_0_usefulCtrs_0_value == 2'h0};
  wire [1:0]        t2_allTableCanAllocateWayMask_1 =
    {~t2_readResp_1_entries_1_valid | t2_readResp_1_entries_1_valid
       & (t2_readResp_1_entries_1_takenCtr_value[2]
          & t2_readResp_1_entries_1_takenCtr_value[1:0] == 2'h0
          | ~(t2_readResp_1_entries_1_takenCtr_value[2])
          & (&(t2_readResp_1_entries_1_takenCtr_value[1:0])))
       & t2_readResp_1_usefulCtrs_1_value == 2'h0,
     ~t2_readResp_1_entries_0_valid | t2_readResp_1_entries_0_valid
       & (t2_readResp_1_entries_0_takenCtr_value[2]
          & t2_readResp_1_entries_0_takenCtr_value[1:0] == 2'h0
          | ~(t2_readResp_1_entries_0_takenCtr_value[2])
          & (&(t2_readResp_1_entries_0_takenCtr_value[1:0])))
       & t2_readResp_1_usefulCtrs_0_value == 2'h0};
  wire [1:0]        t2_allTableCanAllocateWayMask_2 =
    {~t2_readResp_2_entries_1_valid | t2_readResp_2_entries_1_valid
       & (t2_readResp_2_entries_1_takenCtr_value[2]
          & t2_readResp_2_entries_1_takenCtr_value[1:0] == 2'h0
          | ~(t2_readResp_2_entries_1_takenCtr_value[2])
          & (&(t2_readResp_2_entries_1_takenCtr_value[1:0])))
       & t2_readResp_2_usefulCtrs_1_value == 2'h0,
     ~t2_readResp_2_entries_0_valid | t2_readResp_2_entries_0_valid
       & (t2_readResp_2_entries_0_takenCtr_value[2]
          & t2_readResp_2_entries_0_takenCtr_value[1:0] == 2'h0
          | ~(t2_readResp_2_entries_0_takenCtr_value[2])
          & (&(t2_readResp_2_entries_0_takenCtr_value[1:0])))
       & t2_readResp_2_usefulCtrs_0_value == 2'h0};
  wire [1:0]        t2_allTableCanAllocateWayMask_3 =
    {~t2_readResp_3_entries_1_valid | t2_readResp_3_entries_1_valid
       & (t2_readResp_3_entries_1_takenCtr_value[2]
          & t2_readResp_3_entries_1_takenCtr_value[1:0] == 2'h0
          | ~(t2_readResp_3_entries_1_takenCtr_value[2])
          & (&(t2_readResp_3_entries_1_takenCtr_value[1:0])))
       & t2_readResp_3_usefulCtrs_1_value == 2'h0,
     ~t2_readResp_3_entries_0_valid | t2_readResp_3_entries_0_valid
       & (t2_readResp_3_entries_0_takenCtr_value[2]
          & t2_readResp_3_entries_0_takenCtr_value[1:0] == 2'h0
          | ~(t2_readResp_3_entries_0_takenCtr_value[2])
          & (&(t2_readResp_3_entries_0_takenCtr_value[1:0])))
       & t2_readResp_3_usefulCtrs_0_value == 2'h0};
  wire [1:0]        t2_allTableCanAllocateWayMask_4 =
    {~t2_readResp_4_entries_1_valid | t2_readResp_4_entries_1_valid
       & (t2_readResp_4_entries_1_takenCtr_value[2]
          & t2_readResp_4_entries_1_takenCtr_value[1:0] == 2'h0
          | ~(t2_readResp_4_entries_1_takenCtr_value[2])
          & (&(t2_readResp_4_entries_1_takenCtr_value[1:0])))
       & t2_readResp_4_usefulCtrs_1_value == 2'h0,
     ~t2_readResp_4_entries_0_valid | t2_readResp_4_entries_0_valid
       & (t2_readResp_4_entries_0_takenCtr_value[2]
          & t2_readResp_4_entries_0_takenCtr_value[1:0] == 2'h0
          | ~(t2_readResp_4_entries_0_takenCtr_value[2])
          & (&(t2_readResp_4_entries_0_takenCtr_value[1:0])))
       & t2_readResp_4_usefulCtrs_0_value == 2'h0};
  wire [1:0]        t2_allTableCanAllocateWayMask_5 =
    {~t2_readResp_5_entries_1_valid | t2_readResp_5_entries_1_valid
       & (t2_readResp_5_entries_1_takenCtr_value[2]
          & t2_readResp_5_entries_1_takenCtr_value[1:0] == 2'h0
          | ~(t2_readResp_5_entries_1_takenCtr_value[2])
          & (&(t2_readResp_5_entries_1_takenCtr_value[1:0])))
       & t2_readResp_5_usefulCtrs_1_value == 2'h0,
     ~t2_readResp_5_entries_0_valid | t2_readResp_5_entries_0_valid
       & (t2_readResp_5_entries_0_takenCtr_value[2]
          & t2_readResp_5_entries_0_takenCtr_value[1:0] == 2'h0
          | ~(t2_readResp_5_entries_0_takenCtr_value[2])
          & (&(t2_readResp_5_entries_0_takenCtr_value[1:0])))
       & t2_readResp_5_usefulCtrs_0_value == 2'h0};
  wire [1:0]        t2_allTableCanAllocateWayMask_6 =
    {~t2_readResp_6_entries_1_valid | t2_readResp_6_entries_1_valid
       & (t2_readResp_6_entries_1_takenCtr_value[2]
          & t2_readResp_6_entries_1_takenCtr_value[1:0] == 2'h0
          | ~(t2_readResp_6_entries_1_takenCtr_value[2])
          & (&(t2_readResp_6_entries_1_takenCtr_value[1:0])))
       & t2_readResp_6_usefulCtrs_1_value == 2'h0,
     ~t2_readResp_6_entries_0_valid | t2_readResp_6_entries_0_valid
       & (t2_readResp_6_entries_0_takenCtr_value[2]
          & t2_readResp_6_entries_0_takenCtr_value[1:0] == 2'h0
          | ~(t2_readResp_6_entries_0_takenCtr_value[2])
          & (&(t2_readResp_6_entries_0_takenCtr_value[1:0])))
       & t2_readResp_6_usefulCtrs_0_value == 2'h0};
  wire [1:0]        t2_allTableCanAllocateWayMask_7 =
    {~t2_readResp_7_entries_1_valid | t2_readResp_7_entries_1_valid
       & (t2_readResp_7_entries_1_takenCtr_value[2]
          & t2_readResp_7_entries_1_takenCtr_value[1:0] == 2'h0
          | ~(t2_readResp_7_entries_1_takenCtr_value[2])
          & (&(t2_readResp_7_entries_1_takenCtr_value[1:0])))
       & t2_readResp_7_usefulCtrs_1_value == 2'h0,
     ~t2_readResp_7_entries_0_valid | t2_readResp_7_entries_0_valid
       & (t2_readResp_7_entries_0_takenCtr_value[2]
          & t2_readResp_7_entries_0_takenCtr_value[1:0] == 2'h0
          | ~(t2_readResp_7_entries_0_takenCtr_value[2])
          & (&(t2_readResp_7_entries_0_takenCtr_value[1:0])))
       & t2_readResp_7_usefulCtrs_0_value == 2'h0};
  wire [7:0]        t2_canAllocateTableMask =
    t2_longerHistoryTableMask
    & {|t2_allTableCanAllocateWayMask_7,
       |t2_allTableCanAllocateWayMask_6,
       |t2_allTableCanAllocateWayMask_5,
       |t2_allTableCanAllocateWayMask_4,
       |t2_allTableCanAllocateWayMask_3,
       |t2_allTableCanAllocateWayMask_2,
       |t2_allTableCanAllocateWayMask_1,
       |t2_allTableCanAllocateWayMask_0};
  wire              t2_allocate = t2_needAllocate & (|t2_canAllocateTableMask);
  wire [7:0]        t2_allocateTableOH =
    t2_longerHistoryTableMask[0] & (|t2_allTableCanAllocateWayMask_0)
      ? 8'h1
      : t2_longerHistoryTableMask[1] & (|t2_allTableCanAllocateWayMask_1)
          ? 8'h2
          : t2_longerHistoryTableMask[2] & (|t2_allTableCanAllocateWayMask_2)
              ? 8'h4
              : t2_longerHistoryTableMask[3] & (|t2_allTableCanAllocateWayMask_3)
                  ? 8'h8
                  : t2_longerHistoryTableMask[4] & (|t2_allTableCanAllocateWayMask_4)
                      ? 8'h10
                      : t2_longerHistoryTableMask[5] & (|t2_allTableCanAllocateWayMask_5)
                          ? 8'h20
                          : t2_longerHistoryTableMask[6]
                            & (|t2_allTableCanAllocateWayMask_6)
                              ? 8'h40
                              : {t2_longerHistoryTableMask[7]
                                   & (|t2_allTableCanAllocateWayMask_7),
                                 7'h0};
  wire [1:0]        t2_allocateWayMask =
    (t2_allocateTableOH[0] ? t2_allTableCanAllocateWayMask_0 : 2'h0)
    | (t2_allocateTableOH[1] ? t2_allTableCanAllocateWayMask_1 : 2'h0)
    | (t2_allocateTableOH[2] ? t2_allTableCanAllocateWayMask_2 : 2'h0)
    | (t2_allocateTableOH[3] ? t2_allTableCanAllocateWayMask_3 : 2'h0)
    | (t2_allocateTableOH[4] ? t2_allTableCanAllocateWayMask_4 : 2'h0)
    | (t2_allocateTableOH[5] ? t2_allTableCanAllocateWayMask_5 : 2'h0)
    | (t2_allocateTableOH[6] ? t2_allTableCanAllocateWayMask_6 : 2'h0)
    | (t2_allocateTableOH[7] ? t2_allTableCanAllocateWayMask_7 : 2'h0);
  wire [1:0]        t2_allocateWayOH =
    t2_allocateWayMask[0] ? 2'h1 : {t2_allocateWayMask[1], 1'h0};
  wire [12:0]       t2_allocateEntry_rawTag =
    (t2_allocateTableOH[0] ? t2_rawTag_0 : 13'h0)
    | (t2_allocateTableOH[1] ? t2_rawTag_1 : 13'h0)
    | (t2_allocateTableOH[2] ? t2_rawTag_2 : 13'h0)
    | (t2_allocateTableOH[3] ? t2_rawTag_3 : 13'h0)
    | (t2_allocateTableOH[4] ? t2_rawTag_4 : 13'h0)
    | (t2_allocateTableOH[5] ? t2_rawTag_5 : 13'h0)
    | (t2_allocateTableOH[6] ? t2_rawTag_6 : 13'h0)
    | (t2_allocateTableOH[7] ? t2_rawTag_7 : 13'h0);
  wire [12:0]       t2_allocateEntry_tag =
    {t2_allocateEntry_rawTag[12:5],
     t2_allocateEntry_rawTag[4:0]
       ^ ((t2_needAllocateBranchOH_0 ? t2_branches_0_bits_cfiPosition : 5'h0)
          | (t2_needAllocateBranchOH_1 ? t2_branches_1_bits_cfiPosition : 5'h0)
          | (t2_needAllocateBranchOH_2 ? t2_branches_2_bits_cfiPosition : 5'h0)
          | (t2_needAllocateBranchOH_3 ? t2_branches_3_bits_cfiPosition : 5'h0)
          | (t2_needAllocateBranchOH_4 ? t2_branches_4_bits_cfiPosition : 5'h0)
          | (t2_needAllocateBranchOH_5 ? t2_branches_5_bits_cfiPosition : 5'h0)
          | (t2_needAllocateBranchOH_6 ? t2_branches_6_bits_cfiPosition : 5'h0)
          | (t2_needAllocateBranchOH_7 ? t2_branches_7_bits_cfiPosition : 5'h0))};
  wire [2:0]        t2_allocateEntry_takenCtr_value =
    t2_allocateBranch_bits_taken ? 3'h4 : 3'h3;
  wire              _hitProvider_T_570 =
    t2_branch_0_trainInfo_valid & ~t2_trainInfoVec_notNeedUpdate
    & condTraceVec_0_hasProvider;
  wire              hitProviderMask_0 =
    _hitProvider_T_570 & t2_trainInfoVec_providerTableOH[0]
    & t2_trainInfoVec_provider_hitWayMaskOH[0];
  wire              _hitAlt_T_570 =
    t2_branch_0_trainInfo_valid & ~t2_trainInfoVec_notNeedUpdate & condTraceVec_0_useAlt;
  wire              hitAltMask_0 =
    _hitAlt_T_570 & t2_trainInfoVec_altTableOH[0] & t2_trainInfoVec_alt_hitWayMaskOH[0];
  wire              _hitProvider_T_574 =
    t2_branch_1_trainInfo_valid & ~t2_trainInfoVec_notNeedUpdate_1
    & condTraceVec_1_hasProvider;
  wire              hitProviderMask_1 =
    _hitProvider_T_574 & t2_trainInfoVec_providerTableOH_1[0]
    & t2_branch_1_trainInfo_providerWayOH[0];
  wire              _hitAlt_T_574 =
    t2_branch_1_trainInfo_valid & ~t2_trainInfoVec_notNeedUpdate_1
    & condTraceVec_1_useAlt;
  wire              hitAltMask_1 =
    _hitAlt_T_574 & t2_trainInfoVec_altTableOH_1[0] & t2_branch_1_trainInfo_altWayOH[0];
  wire              _hitProvider_T_578 =
    t2_branch_2_trainInfo_valid & ~t2_trainInfoVec_notNeedUpdate_2
    & condTraceVec_2_hasProvider;
  wire              hitProviderMask_2 =
    _hitProvider_T_578 & t2_trainInfoVec_providerTableOH_2[0]
    & t2_branch_2_trainInfo_providerWayOH[0];
  wire              _hitAlt_T_578 =
    t2_branch_2_trainInfo_valid & ~t2_trainInfoVec_notNeedUpdate_2
    & condTraceVec_2_useAlt;
  wire              hitAltMask_2 =
    _hitAlt_T_578 & t2_trainInfoVec_altTableOH_2[0] & t2_branch_2_trainInfo_altWayOH[0];
  wire              _hitProvider_T_582 =
    t2_branch_3_trainInfo_valid & ~t2_trainInfoVec_notNeedUpdate_3
    & condTraceVec_3_hasProvider;
  wire              hitProviderMask_3 =
    _hitProvider_T_582 & t2_trainInfoVec_providerTableOH_3[0]
    & t2_branch_3_trainInfo_providerWayOH[0];
  wire              _hitAlt_T_582 =
    t2_branch_3_trainInfo_valid & ~t2_trainInfoVec_notNeedUpdate_3
    & condTraceVec_3_useAlt;
  wire              hitAltMask_3 =
    _hitAlt_T_582 & t2_trainInfoVec_altTableOH_3[0] & t2_branch_3_trainInfo_altWayOH[0];
  wire              _hitProvider_T_586 =
    t2_branch_4_trainInfo_valid & ~t2_trainInfoVec_notNeedUpdate_4
    & condTraceVec_4_hasProvider;
  wire              hitProviderMask_4 =
    _hitProvider_T_586 & t2_trainInfoVec_providerTableOH_4[0]
    & t2_branch_4_trainInfo_providerWayOH[0];
  wire              _hitAlt_T_586 =
    t2_branch_4_trainInfo_valid & ~t2_trainInfoVec_notNeedUpdate_4
    & condTraceVec_4_useAlt;
  wire              hitAltMask_4 =
    _hitAlt_T_586 & t2_trainInfoVec_altTableOH_4[0] & t2_branch_4_trainInfo_altWayOH[0];
  wire              _hitProvider_T_590 =
    t2_branch_5_trainInfo_valid & ~t2_trainInfoVec_notNeedUpdate_5
    & condTraceVec_5_hasProvider;
  wire              hitProviderMask_5 =
    _hitProvider_T_590 & t2_trainInfoVec_providerTableOH_5[0]
    & t2_branch_5_trainInfo_providerWayOH[0];
  wire              _hitAlt_T_590 =
    t2_branch_5_trainInfo_valid & ~t2_trainInfoVec_notNeedUpdate_5
    & condTraceVec_5_useAlt;
  wire              hitAltMask_5 =
    _hitAlt_T_590 & t2_trainInfoVec_altTableOH_5[0] & t2_branch_5_trainInfo_altWayOH[0];
  wire              _hitProvider_T_594 =
    t2_branch_6_trainInfo_valid & ~t2_trainInfoVec_notNeedUpdate_6
    & condTraceVec_6_hasProvider;
  wire              hitProviderMask_6 =
    _hitProvider_T_594 & t2_trainInfoVec_providerTableOH_6[0]
    & t2_branch_6_trainInfo_providerWayOH[0];
  wire              _hitAlt_T_594 =
    t2_branch_6_trainInfo_valid & ~t2_trainInfoVec_notNeedUpdate_6
    & condTraceVec_6_useAlt;
  wire              hitAltMask_6 =
    _hitAlt_T_594 & t2_trainInfoVec_altTableOH_6[0] & t2_branch_6_trainInfo_altWayOH[0];
  wire              _hitProvider_T_598 =
    t2_branch_7_trainInfo_valid & ~t2_trainInfoVec_notNeedUpdate_7
    & condTraceVec_7_hasProvider;
  wire              hitProviderMask_7 =
    _hitProvider_T_598 & t2_trainInfoVec_providerTableOH_7[0]
    & t2_branch_7_trainInfo_providerWayOH[0];
  wire              _hitAlt_T_598 =
    t2_branch_7_trainInfo_valid & ~t2_trainInfoVec_notNeedUpdate_7
    & condTraceVec_7_useAlt;
  wire              hitAltMask_7 =
    _hitAlt_T_598 & t2_trainInfoVec_altTableOH_7[0] & t2_branch_7_trainInfo_altWayOH[0];
  wire              hitProvider =
    hitProviderMask_0 | hitProviderMask_1 | hitProviderMask_2 | hitProviderMask_3
    | hitProviderMask_4 | hitProviderMask_5 | hitProviderMask_6 | hitProviderMask_7;
  wire              hitAlt =
    hitAltMask_0 | hitAltMask_1 | hitAltMask_2 | hitAltMask_3 | hitAltMask_4
    | hitAltMask_5 | hitAltMask_6 | hitAltMask_7;
  wire              _GEN_83 = ~hitAltMask_0 | t2_useMeta;
  wire              _GEN_84 = ~hitAltMask_1 | t2_useMeta;
  wire              _GEN_85 = ~hitAltMask_2 | t2_useMeta;
  wire              _GEN_86 = ~hitAltMask_3 | t2_useMeta;
  wire              _GEN_87 = ~hitAltMask_4 | t2_useMeta;
  wire              _GEN_88 = ~hitAltMask_5 | t2_useMeta;
  wire              _GEN_89 = ~hitAltMask_6 | t2_useMeta;
  wire              _GEN_90 = ~hitAltMask_7 | t2_useMeta;
  wire              allocateEn =
    t2_allocate & t2_allocateTableOH[0] & t2_allocateWayOH[0];
  wire              writeWayMask_0 = hitProvider | hitAlt | allocateEn;
  wire              hitProviderMask_0_1 =
    _hitProvider_T_570 & t2_trainInfoVec_providerTableOH[0]
    & t2_trainInfoVec_provider_hitWayMaskOH[1];
  wire              hitAltMask_0_1 =
    _hitAlt_T_570 & t2_trainInfoVec_altTableOH[0] & t2_trainInfoVec_alt_hitWayMaskOH[1];
  wire              hitProviderMask_1_1 =
    _hitProvider_T_574 & t2_trainInfoVec_providerTableOH_1[0]
    & t2_branch_1_trainInfo_providerWayOH[1];
  wire              hitAltMask_1_1 =
    _hitAlt_T_574 & t2_trainInfoVec_altTableOH_1[0] & t2_branch_1_trainInfo_altWayOH[1];
  wire              hitProviderMask_2_1 =
    _hitProvider_T_578 & t2_trainInfoVec_providerTableOH_2[0]
    & t2_branch_2_trainInfo_providerWayOH[1];
  wire              hitAltMask_2_1 =
    _hitAlt_T_578 & t2_trainInfoVec_altTableOH_2[0] & t2_branch_2_trainInfo_altWayOH[1];
  wire              hitProviderMask_3_1 =
    _hitProvider_T_582 & t2_trainInfoVec_providerTableOH_3[0]
    & t2_branch_3_trainInfo_providerWayOH[1];
  wire              hitAltMask_3_1 =
    _hitAlt_T_582 & t2_trainInfoVec_altTableOH_3[0] & t2_branch_3_trainInfo_altWayOH[1];
  wire              hitProviderMask_4_1 =
    _hitProvider_T_586 & t2_trainInfoVec_providerTableOH_4[0]
    & t2_branch_4_trainInfo_providerWayOH[1];
  wire              hitAltMask_4_1 =
    _hitAlt_T_586 & t2_trainInfoVec_altTableOH_4[0] & t2_branch_4_trainInfo_altWayOH[1];
  wire              hitProviderMask_5_1 =
    _hitProvider_T_590 & t2_trainInfoVec_providerTableOH_5[0]
    & t2_branch_5_trainInfo_providerWayOH[1];
  wire              hitAltMask_5_1 =
    _hitAlt_T_590 & t2_trainInfoVec_altTableOH_5[0] & t2_branch_5_trainInfo_altWayOH[1];
  wire              hitProviderMask_6_1 =
    _hitProvider_T_594 & t2_trainInfoVec_providerTableOH_6[0]
    & t2_branch_6_trainInfo_providerWayOH[1];
  wire              hitAltMask_6_1 =
    _hitAlt_T_594 & t2_trainInfoVec_altTableOH_6[0] & t2_branch_6_trainInfo_altWayOH[1];
  wire              hitProviderMask_7_1 =
    _hitProvider_T_598 & t2_trainInfoVec_providerTableOH_7[0]
    & t2_branch_7_trainInfo_providerWayOH[1];
  wire              hitAltMask_7_1 =
    _hitAlt_T_598 & t2_trainInfoVec_altTableOH_7[0] & t2_branch_7_trainInfo_altWayOH[1];
  wire              hitProvider_1 =
    hitProviderMask_0_1 | hitProviderMask_1_1 | hitProviderMask_2_1 | hitProviderMask_3_1
    | hitProviderMask_4_1 | hitProviderMask_5_1 | hitProviderMask_6_1
    | hitProviderMask_7_1;
  wire              hitAlt_1 =
    hitAltMask_0_1 | hitAltMask_1_1 | hitAltMask_2_1 | hitAltMask_3_1 | hitAltMask_4_1
    | hitAltMask_5_1 | hitAltMask_6_1 | hitAltMask_7_1;
  wire              _GEN_91 = ~hitAltMask_0_1 | t2_useMeta;
  wire              _GEN_92 = ~hitAltMask_1_1 | t2_useMeta;
  wire              _GEN_93 = ~hitAltMask_2_1 | t2_useMeta;
  wire              _GEN_94 = ~hitAltMask_3_1 | t2_useMeta;
  wire              _GEN_95 = ~hitAltMask_4_1 | t2_useMeta;
  wire              _GEN_96 = ~hitAltMask_5_1 | t2_useMeta;
  wire              _GEN_97 = ~hitAltMask_6_1 | t2_useMeta;
  wire              _GEN_98 = ~hitAltMask_7_1 | t2_useMeta;
  wire              allocateEn_1 =
    t2_allocate & t2_allocateTableOH[0] & t2_allocateWayOH[1];
  wire              writeWayMask_1 = hitProvider_1 | hitAlt_1 | allocateEn_1;
  wire              tables_0_io_writeReq_valid_probe =
    t2_fire & (writeWayMask_0 | writeWayMask_1);
  wire              hitProviderMask_0_2 =
    _hitProvider_T_570 & t2_trainInfoVec_providerTableOH[1]
    & t2_trainInfoVec_provider_hitWayMaskOH[0];
  wire              hitAltMask_0_2 =
    _hitAlt_T_570 & t2_trainInfoVec_altTableOH[1] & t2_trainInfoVec_alt_hitWayMaskOH[0];
  wire              hitProviderMask_1_2 =
    _hitProvider_T_574 & t2_trainInfoVec_providerTableOH_1[1]
    & t2_branch_1_trainInfo_providerWayOH[0];
  wire              hitAltMask_1_2 =
    _hitAlt_T_574 & t2_trainInfoVec_altTableOH_1[1] & t2_branch_1_trainInfo_altWayOH[0];
  wire              hitProviderMask_2_2 =
    _hitProvider_T_578 & t2_trainInfoVec_providerTableOH_2[1]
    & t2_branch_2_trainInfo_providerWayOH[0];
  wire              hitAltMask_2_2 =
    _hitAlt_T_578 & t2_trainInfoVec_altTableOH_2[1] & t2_branch_2_trainInfo_altWayOH[0];
  wire              hitProviderMask_3_2 =
    _hitProvider_T_582 & t2_trainInfoVec_providerTableOH_3[1]
    & t2_branch_3_trainInfo_providerWayOH[0];
  wire              hitAltMask_3_2 =
    _hitAlt_T_582 & t2_trainInfoVec_altTableOH_3[1] & t2_branch_3_trainInfo_altWayOH[0];
  wire              hitProviderMask_4_2 =
    _hitProvider_T_586 & t2_trainInfoVec_providerTableOH_4[1]
    & t2_branch_4_trainInfo_providerWayOH[0];
  wire              hitAltMask_4_2 =
    _hitAlt_T_586 & t2_trainInfoVec_altTableOH_4[1] & t2_branch_4_trainInfo_altWayOH[0];
  wire              hitProviderMask_5_2 =
    _hitProvider_T_590 & t2_trainInfoVec_providerTableOH_5[1]
    & t2_branch_5_trainInfo_providerWayOH[0];
  wire              hitAltMask_5_2 =
    _hitAlt_T_590 & t2_trainInfoVec_altTableOH_5[1] & t2_branch_5_trainInfo_altWayOH[0];
  wire              hitProviderMask_6_2 =
    _hitProvider_T_594 & t2_trainInfoVec_providerTableOH_6[1]
    & t2_branch_6_trainInfo_providerWayOH[0];
  wire              hitAltMask_6_2 =
    _hitAlt_T_594 & t2_trainInfoVec_altTableOH_6[1] & t2_branch_6_trainInfo_altWayOH[0];
  wire              hitProviderMask_7_2 =
    _hitProvider_T_598 & t2_trainInfoVec_providerTableOH_7[1]
    & t2_branch_7_trainInfo_providerWayOH[0];
  wire              hitAltMask_7_2 =
    _hitAlt_T_598 & t2_trainInfoVec_altTableOH_7[1] & t2_branch_7_trainInfo_altWayOH[0];
  wire              hitProvider_2 =
    hitProviderMask_0_2 | hitProviderMask_1_2 | hitProviderMask_2_2 | hitProviderMask_3_2
    | hitProviderMask_4_2 | hitProviderMask_5_2 | hitProviderMask_6_2
    | hitProviderMask_7_2;
  wire              hitAlt_2 =
    hitAltMask_0_2 | hitAltMask_1_2 | hitAltMask_2_2 | hitAltMask_3_2 | hitAltMask_4_2
    | hitAltMask_5_2 | hitAltMask_6_2 | hitAltMask_7_2;
  wire              _GEN_99 = ~hitAltMask_0_2 | t2_useMeta;
  wire              _GEN_100 = ~hitAltMask_1_2 | t2_useMeta;
  wire              _GEN_101 = ~hitAltMask_2_2 | t2_useMeta;
  wire              _GEN_102 = ~hitAltMask_3_2 | t2_useMeta;
  wire              _GEN_103 = ~hitAltMask_4_2 | t2_useMeta;
  wire              _GEN_104 = ~hitAltMask_5_2 | t2_useMeta;
  wire              _GEN_105 = ~hitAltMask_6_2 | t2_useMeta;
  wire              _GEN_106 = ~hitAltMask_7_2 | t2_useMeta;
  wire              allocateEn_2 =
    t2_allocate & t2_allocateTableOH[1] & t2_allocateWayOH[0];
  wire              writeWayMask_1_0 = hitProvider_2 | hitAlt_2 | allocateEn_2;
  wire              hitProviderMask_0_3 =
    _hitProvider_T_570 & t2_trainInfoVec_providerTableOH[1]
    & t2_trainInfoVec_provider_hitWayMaskOH[1];
  wire              hitAltMask_0_3 =
    _hitAlt_T_570 & t2_trainInfoVec_altTableOH[1] & t2_trainInfoVec_alt_hitWayMaskOH[1];
  wire              hitProviderMask_1_3 =
    _hitProvider_T_574 & t2_trainInfoVec_providerTableOH_1[1]
    & t2_branch_1_trainInfo_providerWayOH[1];
  wire              hitAltMask_1_3 =
    _hitAlt_T_574 & t2_trainInfoVec_altTableOH_1[1] & t2_branch_1_trainInfo_altWayOH[1];
  wire              hitProviderMask_2_3 =
    _hitProvider_T_578 & t2_trainInfoVec_providerTableOH_2[1]
    & t2_branch_2_trainInfo_providerWayOH[1];
  wire              hitAltMask_2_3 =
    _hitAlt_T_578 & t2_trainInfoVec_altTableOH_2[1] & t2_branch_2_trainInfo_altWayOH[1];
  wire              hitProviderMask_3_3 =
    _hitProvider_T_582 & t2_trainInfoVec_providerTableOH_3[1]
    & t2_branch_3_trainInfo_providerWayOH[1];
  wire              hitAltMask_3_3 =
    _hitAlt_T_582 & t2_trainInfoVec_altTableOH_3[1] & t2_branch_3_trainInfo_altWayOH[1];
  wire              hitProviderMask_4_3 =
    _hitProvider_T_586 & t2_trainInfoVec_providerTableOH_4[1]
    & t2_branch_4_trainInfo_providerWayOH[1];
  wire              hitAltMask_4_3 =
    _hitAlt_T_586 & t2_trainInfoVec_altTableOH_4[1] & t2_branch_4_trainInfo_altWayOH[1];
  wire              hitProviderMask_5_3 =
    _hitProvider_T_590 & t2_trainInfoVec_providerTableOH_5[1]
    & t2_branch_5_trainInfo_providerWayOH[1];
  wire              hitAltMask_5_3 =
    _hitAlt_T_590 & t2_trainInfoVec_altTableOH_5[1] & t2_branch_5_trainInfo_altWayOH[1];
  wire              hitProviderMask_6_3 =
    _hitProvider_T_594 & t2_trainInfoVec_providerTableOH_6[1]
    & t2_branch_6_trainInfo_providerWayOH[1];
  wire              hitAltMask_6_3 =
    _hitAlt_T_594 & t2_trainInfoVec_altTableOH_6[1] & t2_branch_6_trainInfo_altWayOH[1];
  wire              hitProviderMask_7_3 =
    _hitProvider_T_598 & t2_trainInfoVec_providerTableOH_7[1]
    & t2_branch_7_trainInfo_providerWayOH[1];
  wire              hitAltMask_7_3 =
    _hitAlt_T_598 & t2_trainInfoVec_altTableOH_7[1] & t2_branch_7_trainInfo_altWayOH[1];
  wire              hitProvider_3 =
    hitProviderMask_0_3 | hitProviderMask_1_3 | hitProviderMask_2_3 | hitProviderMask_3_3
    | hitProviderMask_4_3 | hitProviderMask_5_3 | hitProviderMask_6_3
    | hitProviderMask_7_3;
  wire              hitAlt_3 =
    hitAltMask_0_3 | hitAltMask_1_3 | hitAltMask_2_3 | hitAltMask_3_3 | hitAltMask_4_3
    | hitAltMask_5_3 | hitAltMask_6_3 | hitAltMask_7_3;
  wire              _GEN_107 = ~hitAltMask_0_3 | t2_useMeta;
  wire              _GEN_108 = ~hitAltMask_1_3 | t2_useMeta;
  wire              _GEN_109 = ~hitAltMask_2_3 | t2_useMeta;
  wire              _GEN_110 = ~hitAltMask_3_3 | t2_useMeta;
  wire              _GEN_111 = ~hitAltMask_4_3 | t2_useMeta;
  wire              _GEN_112 = ~hitAltMask_5_3 | t2_useMeta;
  wire              _GEN_113 = ~hitAltMask_6_3 | t2_useMeta;
  wire              _GEN_114 = ~hitAltMask_7_3 | t2_useMeta;
  wire              allocateEn_3 =
    t2_allocate & t2_allocateTableOH[1] & t2_allocateWayOH[1];
  wire              writeWayMask_1_1 = hitProvider_3 | hitAlt_3 | allocateEn_3;
  wire              tables_1_io_writeReq_valid_probe =
    t2_fire & (writeWayMask_1_0 | writeWayMask_1_1);
  wire              hitProviderMask_0_4 =
    _hitProvider_T_570 & t2_trainInfoVec_providerTableOH[2]
    & t2_trainInfoVec_provider_hitWayMaskOH[0];
  wire              hitAltMask_0_4 =
    _hitAlt_T_570 & t2_trainInfoVec_altTableOH[2] & t2_trainInfoVec_alt_hitWayMaskOH[0];
  wire              hitProviderMask_1_4 =
    _hitProvider_T_574 & t2_trainInfoVec_providerTableOH_1[2]
    & t2_branch_1_trainInfo_providerWayOH[0];
  wire              hitAltMask_1_4 =
    _hitAlt_T_574 & t2_trainInfoVec_altTableOH_1[2] & t2_branch_1_trainInfo_altWayOH[0];
  wire              hitProviderMask_2_4 =
    _hitProvider_T_578 & t2_trainInfoVec_providerTableOH_2[2]
    & t2_branch_2_trainInfo_providerWayOH[0];
  wire              hitAltMask_2_4 =
    _hitAlt_T_578 & t2_trainInfoVec_altTableOH_2[2] & t2_branch_2_trainInfo_altWayOH[0];
  wire              hitProviderMask_3_4 =
    _hitProvider_T_582 & t2_trainInfoVec_providerTableOH_3[2]
    & t2_branch_3_trainInfo_providerWayOH[0];
  wire              hitAltMask_3_4 =
    _hitAlt_T_582 & t2_trainInfoVec_altTableOH_3[2] & t2_branch_3_trainInfo_altWayOH[0];
  wire              hitProviderMask_4_4 =
    _hitProvider_T_586 & t2_trainInfoVec_providerTableOH_4[2]
    & t2_branch_4_trainInfo_providerWayOH[0];
  wire              hitAltMask_4_4 =
    _hitAlt_T_586 & t2_trainInfoVec_altTableOH_4[2] & t2_branch_4_trainInfo_altWayOH[0];
  wire              hitProviderMask_5_4 =
    _hitProvider_T_590 & t2_trainInfoVec_providerTableOH_5[2]
    & t2_branch_5_trainInfo_providerWayOH[0];
  wire              hitAltMask_5_4 =
    _hitAlt_T_590 & t2_trainInfoVec_altTableOH_5[2] & t2_branch_5_trainInfo_altWayOH[0];
  wire              hitProviderMask_6_4 =
    _hitProvider_T_594 & t2_trainInfoVec_providerTableOH_6[2]
    & t2_branch_6_trainInfo_providerWayOH[0];
  wire              hitAltMask_6_4 =
    _hitAlt_T_594 & t2_trainInfoVec_altTableOH_6[2] & t2_branch_6_trainInfo_altWayOH[0];
  wire              hitProviderMask_7_4 =
    _hitProvider_T_598 & t2_trainInfoVec_providerTableOH_7[2]
    & t2_branch_7_trainInfo_providerWayOH[0];
  wire              hitAltMask_7_4 =
    _hitAlt_T_598 & t2_trainInfoVec_altTableOH_7[2] & t2_branch_7_trainInfo_altWayOH[0];
  wire              hitProvider_4 =
    hitProviderMask_0_4 | hitProviderMask_1_4 | hitProviderMask_2_4 | hitProviderMask_3_4
    | hitProviderMask_4_4 | hitProviderMask_5_4 | hitProviderMask_6_4
    | hitProviderMask_7_4;
  wire              hitAlt_4 =
    hitAltMask_0_4 | hitAltMask_1_4 | hitAltMask_2_4 | hitAltMask_3_4 | hitAltMask_4_4
    | hitAltMask_5_4 | hitAltMask_6_4 | hitAltMask_7_4;
  wire              _GEN_115 = ~hitAltMask_0_4 | t2_useMeta;
  wire              _GEN_116 = ~hitAltMask_1_4 | t2_useMeta;
  wire              _GEN_117 = ~hitAltMask_2_4 | t2_useMeta;
  wire              _GEN_118 = ~hitAltMask_3_4 | t2_useMeta;
  wire              _GEN_119 = ~hitAltMask_4_4 | t2_useMeta;
  wire              _GEN_120 = ~hitAltMask_5_4 | t2_useMeta;
  wire              _GEN_121 = ~hitAltMask_6_4 | t2_useMeta;
  wire              _GEN_122 = ~hitAltMask_7_4 | t2_useMeta;
  wire              allocateEn_4 =
    t2_allocate & t2_allocateTableOH[2] & t2_allocateWayOH[0];
  wire              writeWayMask_2_0 = hitProvider_4 | hitAlt_4 | allocateEn_4;
  wire              hitProviderMask_0_5 =
    _hitProvider_T_570 & t2_trainInfoVec_providerTableOH[2]
    & t2_trainInfoVec_provider_hitWayMaskOH[1];
  wire              hitAltMask_0_5 =
    _hitAlt_T_570 & t2_trainInfoVec_altTableOH[2] & t2_trainInfoVec_alt_hitWayMaskOH[1];
  wire              hitProviderMask_1_5 =
    _hitProvider_T_574 & t2_trainInfoVec_providerTableOH_1[2]
    & t2_branch_1_trainInfo_providerWayOH[1];
  wire              hitAltMask_1_5 =
    _hitAlt_T_574 & t2_trainInfoVec_altTableOH_1[2] & t2_branch_1_trainInfo_altWayOH[1];
  wire              hitProviderMask_2_5 =
    _hitProvider_T_578 & t2_trainInfoVec_providerTableOH_2[2]
    & t2_branch_2_trainInfo_providerWayOH[1];
  wire              hitAltMask_2_5 =
    _hitAlt_T_578 & t2_trainInfoVec_altTableOH_2[2] & t2_branch_2_trainInfo_altWayOH[1];
  wire              hitProviderMask_3_5 =
    _hitProvider_T_582 & t2_trainInfoVec_providerTableOH_3[2]
    & t2_branch_3_trainInfo_providerWayOH[1];
  wire              hitAltMask_3_5 =
    _hitAlt_T_582 & t2_trainInfoVec_altTableOH_3[2] & t2_branch_3_trainInfo_altWayOH[1];
  wire              hitProviderMask_4_5 =
    _hitProvider_T_586 & t2_trainInfoVec_providerTableOH_4[2]
    & t2_branch_4_trainInfo_providerWayOH[1];
  wire              hitAltMask_4_5 =
    _hitAlt_T_586 & t2_trainInfoVec_altTableOH_4[2] & t2_branch_4_trainInfo_altWayOH[1];
  wire              hitProviderMask_5_5 =
    _hitProvider_T_590 & t2_trainInfoVec_providerTableOH_5[2]
    & t2_branch_5_trainInfo_providerWayOH[1];
  wire              hitAltMask_5_5 =
    _hitAlt_T_590 & t2_trainInfoVec_altTableOH_5[2] & t2_branch_5_trainInfo_altWayOH[1];
  wire              hitProviderMask_6_5 =
    _hitProvider_T_594 & t2_trainInfoVec_providerTableOH_6[2]
    & t2_branch_6_trainInfo_providerWayOH[1];
  wire              hitAltMask_6_5 =
    _hitAlt_T_594 & t2_trainInfoVec_altTableOH_6[2] & t2_branch_6_trainInfo_altWayOH[1];
  wire              hitProviderMask_7_5 =
    _hitProvider_T_598 & t2_trainInfoVec_providerTableOH_7[2]
    & t2_branch_7_trainInfo_providerWayOH[1];
  wire              hitAltMask_7_5 =
    _hitAlt_T_598 & t2_trainInfoVec_altTableOH_7[2] & t2_branch_7_trainInfo_altWayOH[1];
  wire              hitProvider_5 =
    hitProviderMask_0_5 | hitProviderMask_1_5 | hitProviderMask_2_5 | hitProviderMask_3_5
    | hitProviderMask_4_5 | hitProviderMask_5_5 | hitProviderMask_6_5
    | hitProviderMask_7_5;
  wire              hitAlt_5 =
    hitAltMask_0_5 | hitAltMask_1_5 | hitAltMask_2_5 | hitAltMask_3_5 | hitAltMask_4_5
    | hitAltMask_5_5 | hitAltMask_6_5 | hitAltMask_7_5;
  wire              _GEN_123 = ~hitAltMask_0_5 | t2_useMeta;
  wire              _GEN_124 = ~hitAltMask_1_5 | t2_useMeta;
  wire              _GEN_125 = ~hitAltMask_2_5 | t2_useMeta;
  wire              _GEN_126 = ~hitAltMask_3_5 | t2_useMeta;
  wire              _GEN_127 = ~hitAltMask_4_5 | t2_useMeta;
  wire              _GEN_128 = ~hitAltMask_5_5 | t2_useMeta;
  wire              _GEN_129 = ~hitAltMask_6_5 | t2_useMeta;
  wire              _GEN_130 = ~hitAltMask_7_5 | t2_useMeta;
  wire              allocateEn_5 =
    t2_allocate & t2_allocateTableOH[2] & t2_allocateWayOH[1];
  wire              writeWayMask_2_1 = hitProvider_5 | hitAlt_5 | allocateEn_5;
  wire              tables_2_io_writeReq_valid_probe =
    t2_fire & (writeWayMask_2_0 | writeWayMask_2_1);
  wire              hitProviderMask_0_6 =
    _hitProvider_T_570 & t2_trainInfoVec_providerTableOH[3]
    & t2_trainInfoVec_provider_hitWayMaskOH[0];
  wire              hitAltMask_0_6 =
    _hitAlt_T_570 & t2_trainInfoVec_altTableOH[3] & t2_trainInfoVec_alt_hitWayMaskOH[0];
  wire              hitProviderMask_1_6 =
    _hitProvider_T_574 & t2_trainInfoVec_providerTableOH_1[3]
    & t2_branch_1_trainInfo_providerWayOH[0];
  wire              hitAltMask_1_6 =
    _hitAlt_T_574 & t2_trainInfoVec_altTableOH_1[3] & t2_branch_1_trainInfo_altWayOH[0];
  wire              hitProviderMask_2_6 =
    _hitProvider_T_578 & t2_trainInfoVec_providerTableOH_2[3]
    & t2_branch_2_trainInfo_providerWayOH[0];
  wire              hitAltMask_2_6 =
    _hitAlt_T_578 & t2_trainInfoVec_altTableOH_2[3] & t2_branch_2_trainInfo_altWayOH[0];
  wire              hitProviderMask_3_6 =
    _hitProvider_T_582 & t2_trainInfoVec_providerTableOH_3[3]
    & t2_branch_3_trainInfo_providerWayOH[0];
  wire              hitAltMask_3_6 =
    _hitAlt_T_582 & t2_trainInfoVec_altTableOH_3[3] & t2_branch_3_trainInfo_altWayOH[0];
  wire              hitProviderMask_4_6 =
    _hitProvider_T_586 & t2_trainInfoVec_providerTableOH_4[3]
    & t2_branch_4_trainInfo_providerWayOH[0];
  wire              hitAltMask_4_6 =
    _hitAlt_T_586 & t2_trainInfoVec_altTableOH_4[3] & t2_branch_4_trainInfo_altWayOH[0];
  wire              hitProviderMask_5_6 =
    _hitProvider_T_590 & t2_trainInfoVec_providerTableOH_5[3]
    & t2_branch_5_trainInfo_providerWayOH[0];
  wire              hitAltMask_5_6 =
    _hitAlt_T_590 & t2_trainInfoVec_altTableOH_5[3] & t2_branch_5_trainInfo_altWayOH[0];
  wire              hitProviderMask_6_6 =
    _hitProvider_T_594 & t2_trainInfoVec_providerTableOH_6[3]
    & t2_branch_6_trainInfo_providerWayOH[0];
  wire              hitAltMask_6_6 =
    _hitAlt_T_594 & t2_trainInfoVec_altTableOH_6[3] & t2_branch_6_trainInfo_altWayOH[0];
  wire              hitProviderMask_7_6 =
    _hitProvider_T_598 & t2_trainInfoVec_providerTableOH_7[3]
    & t2_branch_7_trainInfo_providerWayOH[0];
  wire              hitAltMask_7_6 =
    _hitAlt_T_598 & t2_trainInfoVec_altTableOH_7[3] & t2_branch_7_trainInfo_altWayOH[0];
  wire              hitProvider_6 =
    hitProviderMask_0_6 | hitProviderMask_1_6 | hitProviderMask_2_6 | hitProviderMask_3_6
    | hitProviderMask_4_6 | hitProviderMask_5_6 | hitProviderMask_6_6
    | hitProviderMask_7_6;
  wire              hitAlt_6 =
    hitAltMask_0_6 | hitAltMask_1_6 | hitAltMask_2_6 | hitAltMask_3_6 | hitAltMask_4_6
    | hitAltMask_5_6 | hitAltMask_6_6 | hitAltMask_7_6;
  wire              _GEN_131 = ~hitAltMask_0_6 | t2_useMeta;
  wire              _GEN_132 = ~hitAltMask_1_6 | t2_useMeta;
  wire              _GEN_133 = ~hitAltMask_2_6 | t2_useMeta;
  wire              _GEN_134 = ~hitAltMask_3_6 | t2_useMeta;
  wire              _GEN_135 = ~hitAltMask_4_6 | t2_useMeta;
  wire              _GEN_136 = ~hitAltMask_5_6 | t2_useMeta;
  wire              _GEN_137 = ~hitAltMask_6_6 | t2_useMeta;
  wire              _GEN_138 = ~hitAltMask_7_6 | t2_useMeta;
  wire              allocateEn_6 =
    t2_allocate & t2_allocateTableOH[3] & t2_allocateWayOH[0];
  wire              writeWayMask_3_0 = hitProvider_6 | hitAlt_6 | allocateEn_6;
  wire              hitProviderMask_0_7 =
    _hitProvider_T_570 & t2_trainInfoVec_providerTableOH[3]
    & t2_trainInfoVec_provider_hitWayMaskOH[1];
  wire              hitAltMask_0_7 =
    _hitAlt_T_570 & t2_trainInfoVec_altTableOH[3] & t2_trainInfoVec_alt_hitWayMaskOH[1];
  wire              hitProviderMask_1_7 =
    _hitProvider_T_574 & t2_trainInfoVec_providerTableOH_1[3]
    & t2_branch_1_trainInfo_providerWayOH[1];
  wire              hitAltMask_1_7 =
    _hitAlt_T_574 & t2_trainInfoVec_altTableOH_1[3] & t2_branch_1_trainInfo_altWayOH[1];
  wire              hitProviderMask_2_7 =
    _hitProvider_T_578 & t2_trainInfoVec_providerTableOH_2[3]
    & t2_branch_2_trainInfo_providerWayOH[1];
  wire              hitAltMask_2_7 =
    _hitAlt_T_578 & t2_trainInfoVec_altTableOH_2[3] & t2_branch_2_trainInfo_altWayOH[1];
  wire              hitProviderMask_3_7 =
    _hitProvider_T_582 & t2_trainInfoVec_providerTableOH_3[3]
    & t2_branch_3_trainInfo_providerWayOH[1];
  wire              hitAltMask_3_7 =
    _hitAlt_T_582 & t2_trainInfoVec_altTableOH_3[3] & t2_branch_3_trainInfo_altWayOH[1];
  wire              hitProviderMask_4_7 =
    _hitProvider_T_586 & t2_trainInfoVec_providerTableOH_4[3]
    & t2_branch_4_trainInfo_providerWayOH[1];
  wire              hitAltMask_4_7 =
    _hitAlt_T_586 & t2_trainInfoVec_altTableOH_4[3] & t2_branch_4_trainInfo_altWayOH[1];
  wire              hitProviderMask_5_7 =
    _hitProvider_T_590 & t2_trainInfoVec_providerTableOH_5[3]
    & t2_branch_5_trainInfo_providerWayOH[1];
  wire              hitAltMask_5_7 =
    _hitAlt_T_590 & t2_trainInfoVec_altTableOH_5[3] & t2_branch_5_trainInfo_altWayOH[1];
  wire              hitProviderMask_6_7 =
    _hitProvider_T_594 & t2_trainInfoVec_providerTableOH_6[3]
    & t2_branch_6_trainInfo_providerWayOH[1];
  wire              hitAltMask_6_7 =
    _hitAlt_T_594 & t2_trainInfoVec_altTableOH_6[3] & t2_branch_6_trainInfo_altWayOH[1];
  wire              hitProviderMask_7_7 =
    _hitProvider_T_598 & t2_trainInfoVec_providerTableOH_7[3]
    & t2_branch_7_trainInfo_providerWayOH[1];
  wire              hitAltMask_7_7 =
    _hitAlt_T_598 & t2_trainInfoVec_altTableOH_7[3] & t2_branch_7_trainInfo_altWayOH[1];
  wire              hitProvider_7 =
    hitProviderMask_0_7 | hitProviderMask_1_7 | hitProviderMask_2_7 | hitProviderMask_3_7
    | hitProviderMask_4_7 | hitProviderMask_5_7 | hitProviderMask_6_7
    | hitProviderMask_7_7;
  wire              hitAlt_7 =
    hitAltMask_0_7 | hitAltMask_1_7 | hitAltMask_2_7 | hitAltMask_3_7 | hitAltMask_4_7
    | hitAltMask_5_7 | hitAltMask_6_7 | hitAltMask_7_7;
  wire              _GEN_139 = ~hitAltMask_0_7 | t2_useMeta;
  wire              _GEN_140 = ~hitAltMask_1_7 | t2_useMeta;
  wire              _GEN_141 = ~hitAltMask_2_7 | t2_useMeta;
  wire              _GEN_142 = ~hitAltMask_3_7 | t2_useMeta;
  wire              _GEN_143 = ~hitAltMask_4_7 | t2_useMeta;
  wire              _GEN_144 = ~hitAltMask_5_7 | t2_useMeta;
  wire              _GEN_145 = ~hitAltMask_6_7 | t2_useMeta;
  wire              _GEN_146 = ~hitAltMask_7_7 | t2_useMeta;
  wire              allocateEn_7 =
    t2_allocate & t2_allocateTableOH[3] & t2_allocateWayOH[1];
  wire              writeWayMask_3_1 = hitProvider_7 | hitAlt_7 | allocateEn_7;
  wire              tables_3_io_writeReq_valid_probe =
    t2_fire & (writeWayMask_3_0 | writeWayMask_3_1);
  wire              hitProviderMask_0_8 =
    _hitProvider_T_570 & t2_trainInfoVec_providerTableOH[4]
    & t2_trainInfoVec_provider_hitWayMaskOH[0];
  wire              hitAltMask_0_8 =
    _hitAlt_T_570 & t2_trainInfoVec_altTableOH[4] & t2_trainInfoVec_alt_hitWayMaskOH[0];
  wire              hitProviderMask_1_8 =
    _hitProvider_T_574 & t2_trainInfoVec_providerTableOH_1[4]
    & t2_branch_1_trainInfo_providerWayOH[0];
  wire              hitAltMask_1_8 =
    _hitAlt_T_574 & t2_trainInfoVec_altTableOH_1[4] & t2_branch_1_trainInfo_altWayOH[0];
  wire              hitProviderMask_2_8 =
    _hitProvider_T_578 & t2_trainInfoVec_providerTableOH_2[4]
    & t2_branch_2_trainInfo_providerWayOH[0];
  wire              hitAltMask_2_8 =
    _hitAlt_T_578 & t2_trainInfoVec_altTableOH_2[4] & t2_branch_2_trainInfo_altWayOH[0];
  wire              hitProviderMask_3_8 =
    _hitProvider_T_582 & t2_trainInfoVec_providerTableOH_3[4]
    & t2_branch_3_trainInfo_providerWayOH[0];
  wire              hitAltMask_3_8 =
    _hitAlt_T_582 & t2_trainInfoVec_altTableOH_3[4] & t2_branch_3_trainInfo_altWayOH[0];
  wire              hitProviderMask_4_8 =
    _hitProvider_T_586 & t2_trainInfoVec_providerTableOH_4[4]
    & t2_branch_4_trainInfo_providerWayOH[0];
  wire              hitAltMask_4_8 =
    _hitAlt_T_586 & t2_trainInfoVec_altTableOH_4[4] & t2_branch_4_trainInfo_altWayOH[0];
  wire              hitProviderMask_5_8 =
    _hitProvider_T_590 & t2_trainInfoVec_providerTableOH_5[4]
    & t2_branch_5_trainInfo_providerWayOH[0];
  wire              hitAltMask_5_8 =
    _hitAlt_T_590 & t2_trainInfoVec_altTableOH_5[4] & t2_branch_5_trainInfo_altWayOH[0];
  wire              hitProviderMask_6_8 =
    _hitProvider_T_594 & t2_trainInfoVec_providerTableOH_6[4]
    & t2_branch_6_trainInfo_providerWayOH[0];
  wire              hitAltMask_6_8 =
    _hitAlt_T_594 & t2_trainInfoVec_altTableOH_6[4] & t2_branch_6_trainInfo_altWayOH[0];
  wire              hitProviderMask_7_8 =
    _hitProvider_T_598 & t2_trainInfoVec_providerTableOH_7[4]
    & t2_branch_7_trainInfo_providerWayOH[0];
  wire              hitAltMask_7_8 =
    _hitAlt_T_598 & t2_trainInfoVec_altTableOH_7[4] & t2_branch_7_trainInfo_altWayOH[0];
  wire              hitProvider_8 =
    hitProviderMask_0_8 | hitProviderMask_1_8 | hitProviderMask_2_8 | hitProviderMask_3_8
    | hitProviderMask_4_8 | hitProviderMask_5_8 | hitProviderMask_6_8
    | hitProviderMask_7_8;
  wire              hitAlt_8 =
    hitAltMask_0_8 | hitAltMask_1_8 | hitAltMask_2_8 | hitAltMask_3_8 | hitAltMask_4_8
    | hitAltMask_5_8 | hitAltMask_6_8 | hitAltMask_7_8;
  wire              _GEN_147 = ~hitAltMask_0_8 | t2_useMeta;
  wire              _GEN_148 = ~hitAltMask_1_8 | t2_useMeta;
  wire              _GEN_149 = ~hitAltMask_2_8 | t2_useMeta;
  wire              _GEN_150 = ~hitAltMask_3_8 | t2_useMeta;
  wire              _GEN_151 = ~hitAltMask_4_8 | t2_useMeta;
  wire              _GEN_152 = ~hitAltMask_5_8 | t2_useMeta;
  wire              _GEN_153 = ~hitAltMask_6_8 | t2_useMeta;
  wire              _GEN_154 = ~hitAltMask_7_8 | t2_useMeta;
  wire              allocateEn_8 =
    t2_allocate & t2_allocateTableOH[4] & t2_allocateWayOH[0];
  wire              writeWayMask_4_0 = hitProvider_8 | hitAlt_8 | allocateEn_8;
  wire              hitProviderMask_0_9 =
    _hitProvider_T_570 & t2_trainInfoVec_providerTableOH[4]
    & t2_trainInfoVec_provider_hitWayMaskOH[1];
  wire              hitAltMask_0_9 =
    _hitAlt_T_570 & t2_trainInfoVec_altTableOH[4] & t2_trainInfoVec_alt_hitWayMaskOH[1];
  wire              hitProviderMask_1_9 =
    _hitProvider_T_574 & t2_trainInfoVec_providerTableOH_1[4]
    & t2_branch_1_trainInfo_providerWayOH[1];
  wire              hitAltMask_1_9 =
    _hitAlt_T_574 & t2_trainInfoVec_altTableOH_1[4] & t2_branch_1_trainInfo_altWayOH[1];
  wire              hitProviderMask_2_9 =
    _hitProvider_T_578 & t2_trainInfoVec_providerTableOH_2[4]
    & t2_branch_2_trainInfo_providerWayOH[1];
  wire              hitAltMask_2_9 =
    _hitAlt_T_578 & t2_trainInfoVec_altTableOH_2[4] & t2_branch_2_trainInfo_altWayOH[1];
  wire              hitProviderMask_3_9 =
    _hitProvider_T_582 & t2_trainInfoVec_providerTableOH_3[4]
    & t2_branch_3_trainInfo_providerWayOH[1];
  wire              hitAltMask_3_9 =
    _hitAlt_T_582 & t2_trainInfoVec_altTableOH_3[4] & t2_branch_3_trainInfo_altWayOH[1];
  wire              hitProviderMask_4_9 =
    _hitProvider_T_586 & t2_trainInfoVec_providerTableOH_4[4]
    & t2_branch_4_trainInfo_providerWayOH[1];
  wire              hitAltMask_4_9 =
    _hitAlt_T_586 & t2_trainInfoVec_altTableOH_4[4] & t2_branch_4_trainInfo_altWayOH[1];
  wire              hitProviderMask_5_9 =
    _hitProvider_T_590 & t2_trainInfoVec_providerTableOH_5[4]
    & t2_branch_5_trainInfo_providerWayOH[1];
  wire              hitAltMask_5_9 =
    _hitAlt_T_590 & t2_trainInfoVec_altTableOH_5[4] & t2_branch_5_trainInfo_altWayOH[1];
  wire              hitProviderMask_6_9 =
    _hitProvider_T_594 & t2_trainInfoVec_providerTableOH_6[4]
    & t2_branch_6_trainInfo_providerWayOH[1];
  wire              hitAltMask_6_9 =
    _hitAlt_T_594 & t2_trainInfoVec_altTableOH_6[4] & t2_branch_6_trainInfo_altWayOH[1];
  wire              hitProviderMask_7_9 =
    _hitProvider_T_598 & t2_trainInfoVec_providerTableOH_7[4]
    & t2_branch_7_trainInfo_providerWayOH[1];
  wire              hitAltMask_7_9 =
    _hitAlt_T_598 & t2_trainInfoVec_altTableOH_7[4] & t2_branch_7_trainInfo_altWayOH[1];
  wire              hitProvider_9 =
    hitProviderMask_0_9 | hitProviderMask_1_9 | hitProviderMask_2_9 | hitProviderMask_3_9
    | hitProviderMask_4_9 | hitProviderMask_5_9 | hitProviderMask_6_9
    | hitProviderMask_7_9;
  wire              hitAlt_9 =
    hitAltMask_0_9 | hitAltMask_1_9 | hitAltMask_2_9 | hitAltMask_3_9 | hitAltMask_4_9
    | hitAltMask_5_9 | hitAltMask_6_9 | hitAltMask_7_9;
  wire              _GEN_155 = ~hitAltMask_0_9 | t2_useMeta;
  wire              _GEN_156 = ~hitAltMask_1_9 | t2_useMeta;
  wire              _GEN_157 = ~hitAltMask_2_9 | t2_useMeta;
  wire              _GEN_158 = ~hitAltMask_3_9 | t2_useMeta;
  wire              _GEN_159 = ~hitAltMask_4_9 | t2_useMeta;
  wire              _GEN_160 = ~hitAltMask_5_9 | t2_useMeta;
  wire              _GEN_161 = ~hitAltMask_6_9 | t2_useMeta;
  wire              _GEN_162 = ~hitAltMask_7_9 | t2_useMeta;
  wire              allocateEn_9 =
    t2_allocate & t2_allocateTableOH[4] & t2_allocateWayOH[1];
  wire              writeWayMask_4_1 = hitProvider_9 | hitAlt_9 | allocateEn_9;
  wire              tables_4_io_writeReq_valid_probe =
    t2_fire & (writeWayMask_4_0 | writeWayMask_4_1);
  wire              hitProviderMask_0_10 =
    _hitProvider_T_570 & t2_trainInfoVec_providerTableOH[5]
    & t2_trainInfoVec_provider_hitWayMaskOH[0];
  wire              hitAltMask_0_10 =
    _hitAlt_T_570 & t2_trainInfoVec_altTableOH[5] & t2_trainInfoVec_alt_hitWayMaskOH[0];
  wire              hitProviderMask_1_10 =
    _hitProvider_T_574 & t2_trainInfoVec_providerTableOH_1[5]
    & t2_branch_1_trainInfo_providerWayOH[0];
  wire              hitAltMask_1_10 =
    _hitAlt_T_574 & t2_trainInfoVec_altTableOH_1[5] & t2_branch_1_trainInfo_altWayOH[0];
  wire              hitProviderMask_2_10 =
    _hitProvider_T_578 & t2_trainInfoVec_providerTableOH_2[5]
    & t2_branch_2_trainInfo_providerWayOH[0];
  wire              hitAltMask_2_10 =
    _hitAlt_T_578 & t2_trainInfoVec_altTableOH_2[5] & t2_branch_2_trainInfo_altWayOH[0];
  wire              hitProviderMask_3_10 =
    _hitProvider_T_582 & t2_trainInfoVec_providerTableOH_3[5]
    & t2_branch_3_trainInfo_providerWayOH[0];
  wire              hitAltMask_3_10 =
    _hitAlt_T_582 & t2_trainInfoVec_altTableOH_3[5] & t2_branch_3_trainInfo_altWayOH[0];
  wire              hitProviderMask_4_10 =
    _hitProvider_T_586 & t2_trainInfoVec_providerTableOH_4[5]
    & t2_branch_4_trainInfo_providerWayOH[0];
  wire              hitAltMask_4_10 =
    _hitAlt_T_586 & t2_trainInfoVec_altTableOH_4[5] & t2_branch_4_trainInfo_altWayOH[0];
  wire              hitProviderMask_5_10 =
    _hitProvider_T_590 & t2_trainInfoVec_providerTableOH_5[5]
    & t2_branch_5_trainInfo_providerWayOH[0];
  wire              hitAltMask_5_10 =
    _hitAlt_T_590 & t2_trainInfoVec_altTableOH_5[5] & t2_branch_5_trainInfo_altWayOH[0];
  wire              hitProviderMask_6_10 =
    _hitProvider_T_594 & t2_trainInfoVec_providerTableOH_6[5]
    & t2_branch_6_trainInfo_providerWayOH[0];
  wire              hitAltMask_6_10 =
    _hitAlt_T_594 & t2_trainInfoVec_altTableOH_6[5] & t2_branch_6_trainInfo_altWayOH[0];
  wire              hitProviderMask_7_10 =
    _hitProvider_T_598 & t2_trainInfoVec_providerTableOH_7[5]
    & t2_branch_7_trainInfo_providerWayOH[0];
  wire              hitAltMask_7_10 =
    _hitAlt_T_598 & t2_trainInfoVec_altTableOH_7[5] & t2_branch_7_trainInfo_altWayOH[0];
  wire              hitProvider_10 =
    hitProviderMask_0_10 | hitProviderMask_1_10 | hitProviderMask_2_10
    | hitProviderMask_3_10 | hitProviderMask_4_10 | hitProviderMask_5_10
    | hitProviderMask_6_10 | hitProviderMask_7_10;
  wire              hitAlt_10 =
    hitAltMask_0_10 | hitAltMask_1_10 | hitAltMask_2_10 | hitAltMask_3_10
    | hitAltMask_4_10 | hitAltMask_5_10 | hitAltMask_6_10 | hitAltMask_7_10;
  wire              _GEN_163 = ~hitAltMask_0_10 | t2_useMeta;
  wire              _GEN_164 = ~hitAltMask_1_10 | t2_useMeta;
  wire              _GEN_165 = ~hitAltMask_2_10 | t2_useMeta;
  wire              _GEN_166 = ~hitAltMask_3_10 | t2_useMeta;
  wire              _GEN_167 = ~hitAltMask_4_10 | t2_useMeta;
  wire              _GEN_168 = ~hitAltMask_5_10 | t2_useMeta;
  wire              _GEN_169 = ~hitAltMask_6_10 | t2_useMeta;
  wire              _GEN_170 = ~hitAltMask_7_10 | t2_useMeta;
  wire              allocateEn_10 =
    t2_allocate & t2_allocateTableOH[5] & t2_allocateWayOH[0];
  wire              writeWayMask_5_0 = hitProvider_10 | hitAlt_10 | allocateEn_10;
  wire              hitProviderMask_0_11 =
    _hitProvider_T_570 & t2_trainInfoVec_providerTableOH[5]
    & t2_trainInfoVec_provider_hitWayMaskOH[1];
  wire              hitAltMask_0_11 =
    _hitAlt_T_570 & t2_trainInfoVec_altTableOH[5] & t2_trainInfoVec_alt_hitWayMaskOH[1];
  wire              hitProviderMask_1_11 =
    _hitProvider_T_574 & t2_trainInfoVec_providerTableOH_1[5]
    & t2_branch_1_trainInfo_providerWayOH[1];
  wire              hitAltMask_1_11 =
    _hitAlt_T_574 & t2_trainInfoVec_altTableOH_1[5] & t2_branch_1_trainInfo_altWayOH[1];
  wire              hitProviderMask_2_11 =
    _hitProvider_T_578 & t2_trainInfoVec_providerTableOH_2[5]
    & t2_branch_2_trainInfo_providerWayOH[1];
  wire              hitAltMask_2_11 =
    _hitAlt_T_578 & t2_trainInfoVec_altTableOH_2[5] & t2_branch_2_trainInfo_altWayOH[1];
  wire              hitProviderMask_3_11 =
    _hitProvider_T_582 & t2_trainInfoVec_providerTableOH_3[5]
    & t2_branch_3_trainInfo_providerWayOH[1];
  wire              hitAltMask_3_11 =
    _hitAlt_T_582 & t2_trainInfoVec_altTableOH_3[5] & t2_branch_3_trainInfo_altWayOH[1];
  wire              hitProviderMask_4_11 =
    _hitProvider_T_586 & t2_trainInfoVec_providerTableOH_4[5]
    & t2_branch_4_trainInfo_providerWayOH[1];
  wire              hitAltMask_4_11 =
    _hitAlt_T_586 & t2_trainInfoVec_altTableOH_4[5] & t2_branch_4_trainInfo_altWayOH[1];
  wire              hitProviderMask_5_11 =
    _hitProvider_T_590 & t2_trainInfoVec_providerTableOH_5[5]
    & t2_branch_5_trainInfo_providerWayOH[1];
  wire              hitAltMask_5_11 =
    _hitAlt_T_590 & t2_trainInfoVec_altTableOH_5[5] & t2_branch_5_trainInfo_altWayOH[1];
  wire              hitProviderMask_6_11 =
    _hitProvider_T_594 & t2_trainInfoVec_providerTableOH_6[5]
    & t2_branch_6_trainInfo_providerWayOH[1];
  wire              hitAltMask_6_11 =
    _hitAlt_T_594 & t2_trainInfoVec_altTableOH_6[5] & t2_branch_6_trainInfo_altWayOH[1];
  wire              hitProviderMask_7_11 =
    _hitProvider_T_598 & t2_trainInfoVec_providerTableOH_7[5]
    & t2_branch_7_trainInfo_providerWayOH[1];
  wire              hitAltMask_7_11 =
    _hitAlt_T_598 & t2_trainInfoVec_altTableOH_7[5] & t2_branch_7_trainInfo_altWayOH[1];
  wire              hitProvider_11 =
    hitProviderMask_0_11 | hitProviderMask_1_11 | hitProviderMask_2_11
    | hitProviderMask_3_11 | hitProviderMask_4_11 | hitProviderMask_5_11
    | hitProviderMask_6_11 | hitProviderMask_7_11;
  wire              hitAlt_11 =
    hitAltMask_0_11 | hitAltMask_1_11 | hitAltMask_2_11 | hitAltMask_3_11
    | hitAltMask_4_11 | hitAltMask_5_11 | hitAltMask_6_11 | hitAltMask_7_11;
  wire              _GEN_171 = ~hitAltMask_0_11 | t2_useMeta;
  wire              _GEN_172 = ~hitAltMask_1_11 | t2_useMeta;
  wire              _GEN_173 = ~hitAltMask_2_11 | t2_useMeta;
  wire              _GEN_174 = ~hitAltMask_3_11 | t2_useMeta;
  wire              _GEN_175 = ~hitAltMask_4_11 | t2_useMeta;
  wire              _GEN_176 = ~hitAltMask_5_11 | t2_useMeta;
  wire              _GEN_177 = ~hitAltMask_6_11 | t2_useMeta;
  wire              _GEN_178 = ~hitAltMask_7_11 | t2_useMeta;
  wire              allocateEn_11 =
    t2_allocate & t2_allocateTableOH[5] & t2_allocateWayOH[1];
  wire              writeWayMask_5_1 = hitProvider_11 | hitAlt_11 | allocateEn_11;
  wire              tables_5_io_writeReq_valid_probe =
    t2_fire & (writeWayMask_5_0 | writeWayMask_5_1);
  wire              hitProviderMask_0_12 =
    _hitProvider_T_570 & t2_trainInfoVec_providerTableOH[6]
    & t2_trainInfoVec_provider_hitWayMaskOH[0];
  wire              hitAltMask_0_12 =
    _hitAlt_T_570 & t2_trainInfoVec_altTableOH[6] & t2_trainInfoVec_alt_hitWayMaskOH[0];
  wire              hitProviderMask_1_12 =
    _hitProvider_T_574 & t2_trainInfoVec_providerTableOH_1[6]
    & t2_branch_1_trainInfo_providerWayOH[0];
  wire              hitAltMask_1_12 =
    _hitAlt_T_574 & t2_trainInfoVec_altTableOH_1[6] & t2_branch_1_trainInfo_altWayOH[0];
  wire              hitProviderMask_2_12 =
    _hitProvider_T_578 & t2_trainInfoVec_providerTableOH_2[6]
    & t2_branch_2_trainInfo_providerWayOH[0];
  wire              hitAltMask_2_12 =
    _hitAlt_T_578 & t2_trainInfoVec_altTableOH_2[6] & t2_branch_2_trainInfo_altWayOH[0];
  wire              hitProviderMask_3_12 =
    _hitProvider_T_582 & t2_trainInfoVec_providerTableOH_3[6]
    & t2_branch_3_trainInfo_providerWayOH[0];
  wire              hitAltMask_3_12 =
    _hitAlt_T_582 & t2_trainInfoVec_altTableOH_3[6] & t2_branch_3_trainInfo_altWayOH[0];
  wire              hitProviderMask_4_12 =
    _hitProvider_T_586 & t2_trainInfoVec_providerTableOH_4[6]
    & t2_branch_4_trainInfo_providerWayOH[0];
  wire              hitAltMask_4_12 =
    _hitAlt_T_586 & t2_trainInfoVec_altTableOH_4[6] & t2_branch_4_trainInfo_altWayOH[0];
  wire              hitProviderMask_5_12 =
    _hitProvider_T_590 & t2_trainInfoVec_providerTableOH_5[6]
    & t2_branch_5_trainInfo_providerWayOH[0];
  wire              hitAltMask_5_12 =
    _hitAlt_T_590 & t2_trainInfoVec_altTableOH_5[6] & t2_branch_5_trainInfo_altWayOH[0];
  wire              hitProviderMask_6_12 =
    _hitProvider_T_594 & t2_trainInfoVec_providerTableOH_6[6]
    & t2_branch_6_trainInfo_providerWayOH[0];
  wire              hitAltMask_6_12 =
    _hitAlt_T_594 & t2_trainInfoVec_altTableOH_6[6] & t2_branch_6_trainInfo_altWayOH[0];
  wire              hitProviderMask_7_12 =
    _hitProvider_T_598 & t2_trainInfoVec_providerTableOH_7[6]
    & t2_branch_7_trainInfo_providerWayOH[0];
  wire              hitAltMask_7_12 =
    _hitAlt_T_598 & t2_trainInfoVec_altTableOH_7[6] & t2_branch_7_trainInfo_altWayOH[0];
  wire              hitProvider_12 =
    hitProviderMask_0_12 | hitProviderMask_1_12 | hitProviderMask_2_12
    | hitProviderMask_3_12 | hitProviderMask_4_12 | hitProviderMask_5_12
    | hitProviderMask_6_12 | hitProviderMask_7_12;
  wire              hitAlt_12 =
    hitAltMask_0_12 | hitAltMask_1_12 | hitAltMask_2_12 | hitAltMask_3_12
    | hitAltMask_4_12 | hitAltMask_5_12 | hitAltMask_6_12 | hitAltMask_7_12;
  wire              _GEN_179 = ~hitAltMask_0_12 | t2_useMeta;
  wire              _GEN_180 = ~hitAltMask_1_12 | t2_useMeta;
  wire              _GEN_181 = ~hitAltMask_2_12 | t2_useMeta;
  wire              _GEN_182 = ~hitAltMask_3_12 | t2_useMeta;
  wire              _GEN_183 = ~hitAltMask_4_12 | t2_useMeta;
  wire              _GEN_184 = ~hitAltMask_5_12 | t2_useMeta;
  wire              _GEN_185 = ~hitAltMask_6_12 | t2_useMeta;
  wire              _GEN_186 = ~hitAltMask_7_12 | t2_useMeta;
  wire              allocateEn_12 =
    t2_allocate & t2_allocateTableOH[6] & t2_allocateWayOH[0];
  wire              writeWayMask_6_0 = hitProvider_12 | hitAlt_12 | allocateEn_12;
  wire              hitProviderMask_0_13 =
    _hitProvider_T_570 & t2_trainInfoVec_providerTableOH[6]
    & t2_trainInfoVec_provider_hitWayMaskOH[1];
  wire              hitAltMask_0_13 =
    _hitAlt_T_570 & t2_trainInfoVec_altTableOH[6] & t2_trainInfoVec_alt_hitWayMaskOH[1];
  wire              hitProviderMask_1_13 =
    _hitProvider_T_574 & t2_trainInfoVec_providerTableOH_1[6]
    & t2_branch_1_trainInfo_providerWayOH[1];
  wire              hitAltMask_1_13 =
    _hitAlt_T_574 & t2_trainInfoVec_altTableOH_1[6] & t2_branch_1_trainInfo_altWayOH[1];
  wire              hitProviderMask_2_13 =
    _hitProvider_T_578 & t2_trainInfoVec_providerTableOH_2[6]
    & t2_branch_2_trainInfo_providerWayOH[1];
  wire              hitAltMask_2_13 =
    _hitAlt_T_578 & t2_trainInfoVec_altTableOH_2[6] & t2_branch_2_trainInfo_altWayOH[1];
  wire              hitProviderMask_3_13 =
    _hitProvider_T_582 & t2_trainInfoVec_providerTableOH_3[6]
    & t2_branch_3_trainInfo_providerWayOH[1];
  wire              hitAltMask_3_13 =
    _hitAlt_T_582 & t2_trainInfoVec_altTableOH_3[6] & t2_branch_3_trainInfo_altWayOH[1];
  wire              hitProviderMask_4_13 =
    _hitProvider_T_586 & t2_trainInfoVec_providerTableOH_4[6]
    & t2_branch_4_trainInfo_providerWayOH[1];
  wire              hitAltMask_4_13 =
    _hitAlt_T_586 & t2_trainInfoVec_altTableOH_4[6] & t2_branch_4_trainInfo_altWayOH[1];
  wire              hitProviderMask_5_13 =
    _hitProvider_T_590 & t2_trainInfoVec_providerTableOH_5[6]
    & t2_branch_5_trainInfo_providerWayOH[1];
  wire              hitAltMask_5_13 =
    _hitAlt_T_590 & t2_trainInfoVec_altTableOH_5[6] & t2_branch_5_trainInfo_altWayOH[1];
  wire              hitProviderMask_6_13 =
    _hitProvider_T_594 & t2_trainInfoVec_providerTableOH_6[6]
    & t2_branch_6_trainInfo_providerWayOH[1];
  wire              hitAltMask_6_13 =
    _hitAlt_T_594 & t2_trainInfoVec_altTableOH_6[6] & t2_branch_6_trainInfo_altWayOH[1];
  wire              hitProviderMask_7_13 =
    _hitProvider_T_598 & t2_trainInfoVec_providerTableOH_7[6]
    & t2_branch_7_trainInfo_providerWayOH[1];
  wire              hitAltMask_7_13 =
    _hitAlt_T_598 & t2_trainInfoVec_altTableOH_7[6] & t2_branch_7_trainInfo_altWayOH[1];
  wire              hitProvider_13 =
    hitProviderMask_0_13 | hitProviderMask_1_13 | hitProviderMask_2_13
    | hitProviderMask_3_13 | hitProviderMask_4_13 | hitProviderMask_5_13
    | hitProviderMask_6_13 | hitProviderMask_7_13;
  wire              hitAlt_13 =
    hitAltMask_0_13 | hitAltMask_1_13 | hitAltMask_2_13 | hitAltMask_3_13
    | hitAltMask_4_13 | hitAltMask_5_13 | hitAltMask_6_13 | hitAltMask_7_13;
  wire              _GEN_187 = ~hitAltMask_0_13 | t2_useMeta;
  wire              _GEN_188 = ~hitAltMask_1_13 | t2_useMeta;
  wire              _GEN_189 = ~hitAltMask_2_13 | t2_useMeta;
  wire              _GEN_190 = ~hitAltMask_3_13 | t2_useMeta;
  wire              _GEN_191 = ~hitAltMask_4_13 | t2_useMeta;
  wire              _GEN_192 = ~hitAltMask_5_13 | t2_useMeta;
  wire              _GEN_193 = ~hitAltMask_6_13 | t2_useMeta;
  wire              _GEN_194 = ~hitAltMask_7_13 | t2_useMeta;
  wire              allocateEn_13 =
    t2_allocate & t2_allocateTableOH[6] & t2_allocateWayOH[1];
  wire              writeWayMask_6_1 = hitProvider_13 | hitAlt_13 | allocateEn_13;
  wire              tables_6_io_writeReq_valid_probe =
    t2_fire & (writeWayMask_6_0 | writeWayMask_6_1);
  wire              hitProviderMask_0_14 =
    _hitProvider_T_570 & t2_trainInfoVec_providerTableOH[7]
    & t2_trainInfoVec_provider_hitWayMaskOH[0];
  wire              hitAltMask_0_14 =
    _hitAlt_T_570 & t2_trainInfoVec_altTableOH[7] & t2_trainInfoVec_alt_hitWayMaskOH[0];
  wire              hitProviderMask_1_14 =
    _hitProvider_T_574 & t2_trainInfoVec_providerTableOH_1[7]
    & t2_branch_1_trainInfo_providerWayOH[0];
  wire              hitAltMask_1_14 =
    _hitAlt_T_574 & t2_trainInfoVec_altTableOH_1[7] & t2_branch_1_trainInfo_altWayOH[0];
  wire              hitProviderMask_2_14 =
    _hitProvider_T_578 & t2_trainInfoVec_providerTableOH_2[7]
    & t2_branch_2_trainInfo_providerWayOH[0];
  wire              hitAltMask_2_14 =
    _hitAlt_T_578 & t2_trainInfoVec_altTableOH_2[7] & t2_branch_2_trainInfo_altWayOH[0];
  wire              hitProviderMask_3_14 =
    _hitProvider_T_582 & t2_trainInfoVec_providerTableOH_3[7]
    & t2_branch_3_trainInfo_providerWayOH[0];
  wire              hitAltMask_3_14 =
    _hitAlt_T_582 & t2_trainInfoVec_altTableOH_3[7] & t2_branch_3_trainInfo_altWayOH[0];
  wire              hitProviderMask_4_14 =
    _hitProvider_T_586 & t2_trainInfoVec_providerTableOH_4[7]
    & t2_branch_4_trainInfo_providerWayOH[0];
  wire              hitAltMask_4_14 =
    _hitAlt_T_586 & t2_trainInfoVec_altTableOH_4[7] & t2_branch_4_trainInfo_altWayOH[0];
  wire              hitProviderMask_5_14 =
    _hitProvider_T_590 & t2_trainInfoVec_providerTableOH_5[7]
    & t2_branch_5_trainInfo_providerWayOH[0];
  wire              hitAltMask_5_14 =
    _hitAlt_T_590 & t2_trainInfoVec_altTableOH_5[7] & t2_branch_5_trainInfo_altWayOH[0];
  wire              hitProviderMask_6_14 =
    _hitProvider_T_594 & t2_trainInfoVec_providerTableOH_6[7]
    & t2_branch_6_trainInfo_providerWayOH[0];
  wire              hitAltMask_6_14 =
    _hitAlt_T_594 & t2_trainInfoVec_altTableOH_6[7] & t2_branch_6_trainInfo_altWayOH[0];
  wire              hitProviderMask_7_14 =
    _hitProvider_T_598 & t2_trainInfoVec_providerTableOH_7[7]
    & t2_branch_7_trainInfo_providerWayOH[0];
  wire              hitAltMask_7_14 =
    _hitAlt_T_598 & t2_trainInfoVec_altTableOH_7[7] & t2_branch_7_trainInfo_altWayOH[0];
  wire              hitProvider_14 =
    hitProviderMask_0_14 | hitProviderMask_1_14 | hitProviderMask_2_14
    | hitProviderMask_3_14 | hitProviderMask_4_14 | hitProviderMask_5_14
    | hitProviderMask_6_14 | hitProviderMask_7_14;
  wire              hitAlt_14 =
    hitAltMask_0_14 | hitAltMask_1_14 | hitAltMask_2_14 | hitAltMask_3_14
    | hitAltMask_4_14 | hitAltMask_5_14 | hitAltMask_6_14 | hitAltMask_7_14;
  wire              _GEN_195 = ~hitAltMask_0_14 | t2_useMeta;
  wire              _GEN_196 = ~hitAltMask_1_14 | t2_useMeta;
  wire              _GEN_197 = ~hitAltMask_2_14 | t2_useMeta;
  wire              _GEN_198 = ~hitAltMask_3_14 | t2_useMeta;
  wire              _GEN_199 = ~hitAltMask_4_14 | t2_useMeta;
  wire              _GEN_200 = ~hitAltMask_5_14 | t2_useMeta;
  wire              _GEN_201 = ~hitAltMask_6_14 | t2_useMeta;
  wire              _GEN_202 = ~hitAltMask_7_14 | t2_useMeta;
  wire              allocateEn_14 =
    t2_allocate & t2_allocateTableOH[7] & t2_allocateWayOH[0];
  wire              writeWayMask_7_0 = hitProvider_14 | hitAlt_14 | allocateEn_14;
  wire              hitProviderMask_0_15 =
    _hitProvider_T_570 & t2_trainInfoVec_providerTableOH[7]
    & t2_trainInfoVec_provider_hitWayMaskOH[1];
  wire              hitAltMask_0_15 =
    _hitAlt_T_570 & t2_trainInfoVec_altTableOH[7] & t2_trainInfoVec_alt_hitWayMaskOH[1];
  wire              hitProviderMask_1_15 =
    _hitProvider_T_574 & t2_trainInfoVec_providerTableOH_1[7]
    & t2_branch_1_trainInfo_providerWayOH[1];
  wire              hitAltMask_1_15 =
    _hitAlt_T_574 & t2_trainInfoVec_altTableOH_1[7] & t2_branch_1_trainInfo_altWayOH[1];
  wire              hitProviderMask_2_15 =
    _hitProvider_T_578 & t2_trainInfoVec_providerTableOH_2[7]
    & t2_branch_2_trainInfo_providerWayOH[1];
  wire              hitAltMask_2_15 =
    _hitAlt_T_578 & t2_trainInfoVec_altTableOH_2[7] & t2_branch_2_trainInfo_altWayOH[1];
  wire              hitProviderMask_3_15 =
    _hitProvider_T_582 & t2_trainInfoVec_providerTableOH_3[7]
    & t2_branch_3_trainInfo_providerWayOH[1];
  wire              hitAltMask_3_15 =
    _hitAlt_T_582 & t2_trainInfoVec_altTableOH_3[7] & t2_branch_3_trainInfo_altWayOH[1];
  wire              hitProviderMask_4_15 =
    _hitProvider_T_586 & t2_trainInfoVec_providerTableOH_4[7]
    & t2_branch_4_trainInfo_providerWayOH[1];
  wire              hitAltMask_4_15 =
    _hitAlt_T_586 & t2_trainInfoVec_altTableOH_4[7] & t2_branch_4_trainInfo_altWayOH[1];
  wire              hitProviderMask_5_15 =
    _hitProvider_T_590 & t2_trainInfoVec_providerTableOH_5[7]
    & t2_branch_5_trainInfo_providerWayOH[1];
  wire              hitAltMask_5_15 =
    _hitAlt_T_590 & t2_trainInfoVec_altTableOH_5[7] & t2_branch_5_trainInfo_altWayOH[1];
  wire              hitProviderMask_6_15 =
    _hitProvider_T_594 & t2_trainInfoVec_providerTableOH_6[7]
    & t2_branch_6_trainInfo_providerWayOH[1];
  wire              hitAltMask_6_15 =
    _hitAlt_T_594 & t2_trainInfoVec_altTableOH_6[7] & t2_branch_6_trainInfo_altWayOH[1];
  wire              hitProviderMask_7_15 =
    _hitProvider_T_598 & t2_trainInfoVec_providerTableOH_7[7]
    & t2_branch_7_trainInfo_providerWayOH[1];
  wire              hitAltMask_7_15 =
    _hitAlt_T_598 & t2_trainInfoVec_altTableOH_7[7] & t2_branch_7_trainInfo_altWayOH[1];
  wire              hitProvider_15 =
    hitProviderMask_0_15 | hitProviderMask_1_15 | hitProviderMask_2_15
    | hitProviderMask_3_15 | hitProviderMask_4_15 | hitProviderMask_5_15
    | hitProviderMask_6_15 | hitProviderMask_7_15;
  wire              hitAlt_15 =
    hitAltMask_0_15 | hitAltMask_1_15 | hitAltMask_2_15 | hitAltMask_3_15
    | hitAltMask_4_15 | hitAltMask_5_15 | hitAltMask_6_15 | hitAltMask_7_15;
  wire              _GEN_203 = ~hitAltMask_0_15 | t2_useMeta;
  wire              _GEN_204 = ~hitAltMask_1_15 | t2_useMeta;
  wire              _GEN_205 = ~hitAltMask_2_15 | t2_useMeta;
  wire              _GEN_206 = ~hitAltMask_3_15 | t2_useMeta;
  wire              _GEN_207 = ~hitAltMask_4_15 | t2_useMeta;
  wire              _GEN_208 = ~hitAltMask_5_15 | t2_useMeta;
  wire              _GEN_209 = ~hitAltMask_6_15 | t2_useMeta;
  wire              _GEN_210 = ~hitAltMask_7_15 | t2_useMeta;
  wire              allocateEn_15 =
    t2_allocate & t2_allocateTableOH[7] & t2_allocateWayOH[1];
  wire              writeWayMask_7_1 = hitProvider_15 | hitAlt_15 | allocateEn_15;
  wire              tables_7_io_writeReq_valid_probe =
    t2_fire & (writeWayMask_7_0 | writeWayMask_7_1);
  wire              _decreaseMask_T =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h0 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0 = _decreaseMask_T & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_1 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h0 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1 = _decreaseMask_T_1 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_2 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h0 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2 = _decreaseMask_T_2 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_3 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h0 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3 = _decreaseMask_T_3 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_4 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h0 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4 = _decreaseMask_T_4 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_5 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h0 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5 = _decreaseMask_T_5 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_6 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h0 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6 = _decreaseMask_T_6 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_7 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h0 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7 = _decreaseMask_T_7 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0 = _decreaseMask_T & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1 = _decreaseMask_T_1 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2 = _decreaseMask_T_2 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3 = _decreaseMask_T_3 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4 = _decreaseMask_T_4 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5 = _decreaseMask_T_5 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6 = _decreaseMask_T_6 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7 = _decreaseMask_T_7 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase =
    increaseMask_0 | increaseMask_1 | increaseMask_2 | increaseMask_3 | increaseMask_4
    | increaseMask_5 | increaseMask_6 | increaseMask_7;
  wire              decrease =
    decreaseMask_0 | decreaseMask_1 | decreaseMask_2 | decreaseMask_3 | decreaseMask_4
    | decreaseMask_5 | decreaseMask_6 | decreaseMask_7;
  wire              _decreaseMask_T_8 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h1 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_1 = _decreaseMask_T_8 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_9 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h1 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_1 =
    _decreaseMask_T_9 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_10 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h1 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_1 =
    _decreaseMask_T_10 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_11 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h1 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_1 =
    _decreaseMask_T_11 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_12 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h1 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_1 =
    _decreaseMask_T_12 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_13 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h1 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_1 =
    _decreaseMask_T_13 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_14 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h1 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_1 =
    _decreaseMask_T_14 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_15 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h1 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_1 =
    _decreaseMask_T_15 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_1 = _decreaseMask_T_8 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_1 =
    _decreaseMask_T_9 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_1 =
    _decreaseMask_T_10 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_1 =
    _decreaseMask_T_11 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_1 =
    _decreaseMask_T_12 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_1 =
    _decreaseMask_T_13 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_1 =
    _decreaseMask_T_14 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_1 =
    _decreaseMask_T_15 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_1 =
    increaseMask_0_1 | increaseMask_1_1 | increaseMask_2_1 | increaseMask_3_1
    | increaseMask_4_1 | increaseMask_5_1 | increaseMask_6_1 | increaseMask_7_1;
  wire              decrease_1 =
    decreaseMask_0_1 | decreaseMask_1_1 | decreaseMask_2_1 | decreaseMask_3_1
    | decreaseMask_4_1 | decreaseMask_5_1 | decreaseMask_6_1 | decreaseMask_7_1;
  wire              _decreaseMask_T_16 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h2 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_2 = _decreaseMask_T_16 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_17 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h2 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_2 =
    _decreaseMask_T_17 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_18 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h2 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_2 =
    _decreaseMask_T_18 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_19 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h2 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_2 =
    _decreaseMask_T_19 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_20 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h2 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_2 =
    _decreaseMask_T_20 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_21 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h2 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_2 =
    _decreaseMask_T_21 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_22 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h2 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_2 =
    _decreaseMask_T_22 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_23 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h2 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_2 =
    _decreaseMask_T_23 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_2 = _decreaseMask_T_16 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_2 =
    _decreaseMask_T_17 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_2 =
    _decreaseMask_T_18 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_2 =
    _decreaseMask_T_19 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_2 =
    _decreaseMask_T_20 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_2 =
    _decreaseMask_T_21 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_2 =
    _decreaseMask_T_22 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_2 =
    _decreaseMask_T_23 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_2 =
    increaseMask_0_2 | increaseMask_1_2 | increaseMask_2_2 | increaseMask_3_2
    | increaseMask_4_2 | increaseMask_5_2 | increaseMask_6_2 | increaseMask_7_2;
  wire              decrease_2 =
    decreaseMask_0_2 | decreaseMask_1_2 | decreaseMask_2_2 | decreaseMask_3_2
    | decreaseMask_4_2 | decreaseMask_5_2 | decreaseMask_6_2 | decreaseMask_7_2;
  wire              _decreaseMask_T_24 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h3 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_3 = _decreaseMask_T_24 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_25 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h3 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_3 =
    _decreaseMask_T_25 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_26 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h3 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_3 =
    _decreaseMask_T_26 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_27 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h3 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_3 =
    _decreaseMask_T_27 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_28 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h3 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_3 =
    _decreaseMask_T_28 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_29 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h3 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_3 =
    _decreaseMask_T_29 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_30 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h3 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_3 =
    _decreaseMask_T_30 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_31 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h3 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_3 =
    _decreaseMask_T_31 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_3 = _decreaseMask_T_24 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_3 =
    _decreaseMask_T_25 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_3 =
    _decreaseMask_T_26 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_3 =
    _decreaseMask_T_27 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_3 =
    _decreaseMask_T_28 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_3 =
    _decreaseMask_T_29 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_3 =
    _decreaseMask_T_30 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_3 =
    _decreaseMask_T_31 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_3 =
    increaseMask_0_3 | increaseMask_1_3 | increaseMask_2_3 | increaseMask_3_3
    | increaseMask_4_3 | increaseMask_5_3 | increaseMask_6_3 | increaseMask_7_3;
  wire              decrease_3 =
    decreaseMask_0_3 | decreaseMask_1_3 | decreaseMask_2_3 | decreaseMask_3_3
    | decreaseMask_4_3 | decreaseMask_5_3 | decreaseMask_6_3 | decreaseMask_7_3;
  wire              _decreaseMask_T_32 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h4 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_4 = _decreaseMask_T_32 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_33 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h4 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_4 =
    _decreaseMask_T_33 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_34 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h4 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_4 =
    _decreaseMask_T_34 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_35 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h4 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_4 =
    _decreaseMask_T_35 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_36 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h4 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_4 =
    _decreaseMask_T_36 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_37 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h4 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_4 =
    _decreaseMask_T_37 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_38 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h4 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_4 =
    _decreaseMask_T_38 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_39 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h4 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_4 =
    _decreaseMask_T_39 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_4 = _decreaseMask_T_32 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_4 =
    _decreaseMask_T_33 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_4 =
    _decreaseMask_T_34 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_4 =
    _decreaseMask_T_35 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_4 =
    _decreaseMask_T_36 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_4 =
    _decreaseMask_T_37 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_4 =
    _decreaseMask_T_38 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_4 =
    _decreaseMask_T_39 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_4 =
    increaseMask_0_4 | increaseMask_1_4 | increaseMask_2_4 | increaseMask_3_4
    | increaseMask_4_4 | increaseMask_5_4 | increaseMask_6_4 | increaseMask_7_4;
  wire              decrease_4 =
    decreaseMask_0_4 | decreaseMask_1_4 | decreaseMask_2_4 | decreaseMask_3_4
    | decreaseMask_4_4 | decreaseMask_5_4 | decreaseMask_6_4 | decreaseMask_7_4;
  wire              _decreaseMask_T_40 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h5 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_5 = _decreaseMask_T_40 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_41 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h5 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_5 =
    _decreaseMask_T_41 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_42 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h5 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_5 =
    _decreaseMask_T_42 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_43 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h5 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_5 =
    _decreaseMask_T_43 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_44 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h5 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_5 =
    _decreaseMask_T_44 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_45 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h5 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_5 =
    _decreaseMask_T_45 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_46 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h5 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_5 =
    _decreaseMask_T_46 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_47 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h5 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_5 =
    _decreaseMask_T_47 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_5 = _decreaseMask_T_40 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_5 =
    _decreaseMask_T_41 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_5 =
    _decreaseMask_T_42 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_5 =
    _decreaseMask_T_43 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_5 =
    _decreaseMask_T_44 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_5 =
    _decreaseMask_T_45 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_5 =
    _decreaseMask_T_46 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_5 =
    _decreaseMask_T_47 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_5 =
    increaseMask_0_5 | increaseMask_1_5 | increaseMask_2_5 | increaseMask_3_5
    | increaseMask_4_5 | increaseMask_5_5 | increaseMask_6_5 | increaseMask_7_5;
  wire              decrease_5 =
    decreaseMask_0_5 | decreaseMask_1_5 | decreaseMask_2_5 | decreaseMask_3_5
    | decreaseMask_4_5 | decreaseMask_5_5 | decreaseMask_6_5 | decreaseMask_7_5;
  wire              _decreaseMask_T_48 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h6 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_6 = _decreaseMask_T_48 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_49 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h6 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_6 =
    _decreaseMask_T_49 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_50 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h6 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_6 =
    _decreaseMask_T_50 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_51 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h6 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_6 =
    _decreaseMask_T_51 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_52 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h6 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_6 =
    _decreaseMask_T_52 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_53 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h6 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_6 =
    _decreaseMask_T_53 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_54 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h6 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_6 =
    _decreaseMask_T_54 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_55 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h6 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_6 =
    _decreaseMask_T_55 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_6 = _decreaseMask_T_48 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_6 =
    _decreaseMask_T_49 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_6 =
    _decreaseMask_T_50 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_6 =
    _decreaseMask_T_51 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_6 =
    _decreaseMask_T_52 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_6 =
    _decreaseMask_T_53 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_6 =
    _decreaseMask_T_54 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_6 =
    _decreaseMask_T_55 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_6 =
    increaseMask_0_6 | increaseMask_1_6 | increaseMask_2_6 | increaseMask_3_6
    | increaseMask_4_6 | increaseMask_5_6 | increaseMask_6_6 | increaseMask_7_6;
  wire              decrease_6 =
    decreaseMask_0_6 | decreaseMask_1_6 | decreaseMask_2_6 | decreaseMask_3_6
    | decreaseMask_4_6 | decreaseMask_5_6 | decreaseMask_6_6 | decreaseMask_7_6;
  wire              _decreaseMask_T_56 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h7 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_7 = _decreaseMask_T_56 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_57 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h7 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_7 =
    _decreaseMask_T_57 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_58 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h7 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_7 =
    _decreaseMask_T_58 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_59 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h7 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_7 =
    _decreaseMask_T_59 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_60 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h7 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_7 =
    _decreaseMask_T_60 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_61 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h7 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_7 =
    _decreaseMask_T_61 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_62 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h7 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_7 =
    _decreaseMask_T_62 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_63 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h7 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_7 =
    _decreaseMask_T_63 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_7 = _decreaseMask_T_56 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_7 =
    _decreaseMask_T_57 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_7 =
    _decreaseMask_T_58 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_7 =
    _decreaseMask_T_59 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_7 =
    _decreaseMask_T_60 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_7 =
    _decreaseMask_T_61 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_7 =
    _decreaseMask_T_62 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_7 =
    _decreaseMask_T_63 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_7 =
    increaseMask_0_7 | increaseMask_1_7 | increaseMask_2_7 | increaseMask_3_7
    | increaseMask_4_7 | increaseMask_5_7 | increaseMask_6_7 | increaseMask_7_7;
  wire              decrease_7 =
    decreaseMask_0_7 | decreaseMask_1_7 | decreaseMask_2_7 | decreaseMask_3_7
    | decreaseMask_4_7 | decreaseMask_5_7 | decreaseMask_6_7 | decreaseMask_7_7;
  wire              _decreaseMask_T_64 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h8 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_8 = _decreaseMask_T_64 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_65 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h8 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_8 =
    _decreaseMask_T_65 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_66 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h8 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_8 =
    _decreaseMask_T_66 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_67 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h8 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_8 =
    _decreaseMask_T_67 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_68 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h8 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_8 =
    _decreaseMask_T_68 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_69 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h8 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_8 =
    _decreaseMask_T_69 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_70 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h8 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_8 =
    _decreaseMask_T_70 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_71 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h8 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_8 =
    _decreaseMask_T_71 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_8 = _decreaseMask_T_64 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_8 =
    _decreaseMask_T_65 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_8 =
    _decreaseMask_T_66 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_8 =
    _decreaseMask_T_67 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_8 =
    _decreaseMask_T_68 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_8 =
    _decreaseMask_T_69 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_8 =
    _decreaseMask_T_70 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_8 =
    _decreaseMask_T_71 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_8 =
    increaseMask_0_8 | increaseMask_1_8 | increaseMask_2_8 | increaseMask_3_8
    | increaseMask_4_8 | increaseMask_5_8 | increaseMask_6_8 | increaseMask_7_8;
  wire              decrease_8 =
    decreaseMask_0_8 | decreaseMask_1_8 | decreaseMask_2_8 | decreaseMask_3_8
    | decreaseMask_4_8 | decreaseMask_5_8 | decreaseMask_6_8 | decreaseMask_7_8;
  wire              _decreaseMask_T_72 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h9 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_9 = _decreaseMask_T_72 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_73 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h9 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_9 =
    _decreaseMask_T_73 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_74 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h9 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_9 =
    _decreaseMask_T_74 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_75 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h9 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_9 =
    _decreaseMask_T_75 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_76 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h9 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_9 =
    _decreaseMask_T_76 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_77 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h9 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_9 =
    _decreaseMask_T_77 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_78 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h9 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_9 =
    _decreaseMask_T_78 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_79 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h9 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_9 =
    _decreaseMask_T_79 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_9 = _decreaseMask_T_72 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_9 =
    _decreaseMask_T_73 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_9 =
    _decreaseMask_T_74 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_9 =
    _decreaseMask_T_75 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_9 =
    _decreaseMask_T_76 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_9 =
    _decreaseMask_T_77 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_9 =
    _decreaseMask_T_78 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_9 =
    _decreaseMask_T_79 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_9 =
    increaseMask_0_9 | increaseMask_1_9 | increaseMask_2_9 | increaseMask_3_9
    | increaseMask_4_9 | increaseMask_5_9 | increaseMask_6_9 | increaseMask_7_9;
  wire              decrease_9 =
    decreaseMask_0_9 | decreaseMask_1_9 | decreaseMask_2_9 | decreaseMask_3_9
    | decreaseMask_4_9 | decreaseMask_5_9 | decreaseMask_6_9 | decreaseMask_7_9;
  wire              _decreaseMask_T_80 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'hA & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_10 =
    _decreaseMask_T_80 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_81 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'hA & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_10 =
    _decreaseMask_T_81 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_82 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'hA & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_10 =
    _decreaseMask_T_82 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_83 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'hA & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_10 =
    _decreaseMask_T_83 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_84 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'hA & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_10 =
    _decreaseMask_T_84 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_85 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'hA & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_10 =
    _decreaseMask_T_85 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_86 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'hA & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_10 =
    _decreaseMask_T_86 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_87 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'hA & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_10 =
    _decreaseMask_T_87 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_10 =
    _decreaseMask_T_80 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_10 =
    _decreaseMask_T_81 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_10 =
    _decreaseMask_T_82 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_10 =
    _decreaseMask_T_83 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_10 =
    _decreaseMask_T_84 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_10 =
    _decreaseMask_T_85 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_10 =
    _decreaseMask_T_86 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_10 =
    _decreaseMask_T_87 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_10 =
    increaseMask_0_10 | increaseMask_1_10 | increaseMask_2_10 | increaseMask_3_10
    | increaseMask_4_10 | increaseMask_5_10 | increaseMask_6_10 | increaseMask_7_10;
  wire              decrease_10 =
    decreaseMask_0_10 | decreaseMask_1_10 | decreaseMask_2_10 | decreaseMask_3_10
    | decreaseMask_4_10 | decreaseMask_5_10 | decreaseMask_6_10 | decreaseMask_7_10;
  wire              _decreaseMask_T_88 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'hB & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_11 =
    _decreaseMask_T_88 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_89 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'hB & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_11 =
    _decreaseMask_T_89 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_90 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'hB & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_11 =
    _decreaseMask_T_90 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_91 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'hB & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_11 =
    _decreaseMask_T_91 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_92 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'hB & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_11 =
    _decreaseMask_T_92 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_93 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'hB & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_11 =
    _decreaseMask_T_93 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_94 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'hB & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_11 =
    _decreaseMask_T_94 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_95 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'hB & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_11 =
    _decreaseMask_T_95 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_11 =
    _decreaseMask_T_88 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_11 =
    _decreaseMask_T_89 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_11 =
    _decreaseMask_T_90 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_11 =
    _decreaseMask_T_91 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_11 =
    _decreaseMask_T_92 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_11 =
    _decreaseMask_T_93 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_11 =
    _decreaseMask_T_94 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_11 =
    _decreaseMask_T_95 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_11 =
    increaseMask_0_11 | increaseMask_1_11 | increaseMask_2_11 | increaseMask_3_11
    | increaseMask_4_11 | increaseMask_5_11 | increaseMask_6_11 | increaseMask_7_11;
  wire              decrease_11 =
    decreaseMask_0_11 | decreaseMask_1_11 | decreaseMask_2_11 | decreaseMask_3_11
    | decreaseMask_4_11 | decreaseMask_5_11 | decreaseMask_6_11 | decreaseMask_7_11;
  wire              _decreaseMask_T_96 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'hC & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_12 =
    _decreaseMask_T_96 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_97 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'hC & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_12 =
    _decreaseMask_T_97 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_98 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'hC & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_12 =
    _decreaseMask_T_98 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_99 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'hC & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_12 =
    _decreaseMask_T_99 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_100 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'hC & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_12 =
    _decreaseMask_T_100 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_101 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'hC & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_12 =
    _decreaseMask_T_101 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_102 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'hC & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_12 =
    _decreaseMask_T_102 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_103 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'hC & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_12 =
    _decreaseMask_T_103 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_12 =
    _decreaseMask_T_96 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_12 =
    _decreaseMask_T_97 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_12 =
    _decreaseMask_T_98 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_12 =
    _decreaseMask_T_99 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_12 =
    _decreaseMask_T_100 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_12 =
    _decreaseMask_T_101 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_12 =
    _decreaseMask_T_102 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_12 =
    _decreaseMask_T_103 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_12 =
    increaseMask_0_12 | increaseMask_1_12 | increaseMask_2_12 | increaseMask_3_12
    | increaseMask_4_12 | increaseMask_5_12 | increaseMask_6_12 | increaseMask_7_12;
  wire              decrease_12 =
    decreaseMask_0_12 | decreaseMask_1_12 | decreaseMask_2_12 | decreaseMask_3_12
    | decreaseMask_4_12 | decreaseMask_5_12 | decreaseMask_6_12 | decreaseMask_7_12;
  wire              _decreaseMask_T_104 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'hD & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_13 =
    _decreaseMask_T_104 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_105 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'hD & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_13 =
    _decreaseMask_T_105 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_106 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'hD & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_13 =
    _decreaseMask_T_106 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_107 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'hD & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_13 =
    _decreaseMask_T_107 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_108 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'hD & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_13 =
    _decreaseMask_T_108 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_109 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'hD & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_13 =
    _decreaseMask_T_109 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_110 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'hD & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_13 =
    _decreaseMask_T_110 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_111 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'hD & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_13 =
    _decreaseMask_T_111 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_13 =
    _decreaseMask_T_104 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_13 =
    _decreaseMask_T_105 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_13 =
    _decreaseMask_T_106 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_13 =
    _decreaseMask_T_107 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_13 =
    _decreaseMask_T_108 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_13 =
    _decreaseMask_T_109 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_13 =
    _decreaseMask_T_110 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_13 =
    _decreaseMask_T_111 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_13 =
    increaseMask_0_13 | increaseMask_1_13 | increaseMask_2_13 | increaseMask_3_13
    | increaseMask_4_13 | increaseMask_5_13 | increaseMask_6_13 | increaseMask_7_13;
  wire              decrease_13 =
    decreaseMask_0_13 | decreaseMask_1_13 | decreaseMask_2_13 | decreaseMask_3_13
    | decreaseMask_4_13 | decreaseMask_5_13 | decreaseMask_6_13 | decreaseMask_7_13;
  wire              _decreaseMask_T_112 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'hE & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_14 =
    _decreaseMask_T_112 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_113 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'hE & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_14 =
    _decreaseMask_T_113 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_114 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'hE & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_14 =
    _decreaseMask_T_114 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_115 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'hE & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_14 =
    _decreaseMask_T_115 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_116 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'hE & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_14 =
    _decreaseMask_T_116 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_117 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'hE & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_14 =
    _decreaseMask_T_117 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_118 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'hE & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_14 =
    _decreaseMask_T_118 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_119 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'hE & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_14 =
    _decreaseMask_T_119 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_14 =
    _decreaseMask_T_112 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_14 =
    _decreaseMask_T_113 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_14 =
    _decreaseMask_T_114 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_14 =
    _decreaseMask_T_115 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_14 =
    _decreaseMask_T_116 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_14 =
    _decreaseMask_T_117 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_14 =
    _decreaseMask_T_118 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_14 =
    _decreaseMask_T_119 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_14 =
    increaseMask_0_14 | increaseMask_1_14 | increaseMask_2_14 | increaseMask_3_14
    | increaseMask_4_14 | increaseMask_5_14 | increaseMask_6_14 | increaseMask_7_14;
  wire              decrease_14 =
    decreaseMask_0_14 | decreaseMask_1_14 | decreaseMask_2_14 | decreaseMask_3_14
    | decreaseMask_4_14 | decreaseMask_5_14 | decreaseMask_6_14 | decreaseMask_7_14;
  wire              _decreaseMask_T_120 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'hF & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_15 =
    _decreaseMask_T_120 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_121 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'hF & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_15 =
    _decreaseMask_T_121 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_122 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'hF & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_15 =
    _decreaseMask_T_122 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_123 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'hF & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_15 =
    _decreaseMask_T_123 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_124 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'hF & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_15 =
    _decreaseMask_T_124 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_125 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'hF & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_15 =
    _decreaseMask_T_125 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_126 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'hF & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_15 =
    _decreaseMask_T_126 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_127 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'hF & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_15 =
    _decreaseMask_T_127 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_15 =
    _decreaseMask_T_120 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_15 =
    _decreaseMask_T_121 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_15 =
    _decreaseMask_T_122 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_15 =
    _decreaseMask_T_123 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_15 =
    _decreaseMask_T_124 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_15 =
    _decreaseMask_T_125 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_15 =
    _decreaseMask_T_126 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_15 =
    _decreaseMask_T_127 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_15 =
    increaseMask_0_15 | increaseMask_1_15 | increaseMask_2_15 | increaseMask_3_15
    | increaseMask_4_15 | increaseMask_5_15 | increaseMask_6_15 | increaseMask_7_15;
  wire              decrease_15 =
    decreaseMask_0_15 | decreaseMask_1_15 | decreaseMask_2_15 | decreaseMask_3_15
    | decreaseMask_4_15 | decreaseMask_5_15 | decreaseMask_6_15 | decreaseMask_7_15;
  wire              _decreaseMask_T_128 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h10 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_16 =
    _decreaseMask_T_128 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_129 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h10 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_16 =
    _decreaseMask_T_129 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_130 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h10 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_16 =
    _decreaseMask_T_130 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_131 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h10 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_16 =
    _decreaseMask_T_131 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_132 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h10 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_16 =
    _decreaseMask_T_132 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_133 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h10 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_16 =
    _decreaseMask_T_133 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_134 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h10 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_16 =
    _decreaseMask_T_134 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_135 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h10 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_16 =
    _decreaseMask_T_135 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_16 =
    _decreaseMask_T_128 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_16 =
    _decreaseMask_T_129 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_16 =
    _decreaseMask_T_130 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_16 =
    _decreaseMask_T_131 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_16 =
    _decreaseMask_T_132 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_16 =
    _decreaseMask_T_133 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_16 =
    _decreaseMask_T_134 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_16 =
    _decreaseMask_T_135 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_16 =
    increaseMask_0_16 | increaseMask_1_16 | increaseMask_2_16 | increaseMask_3_16
    | increaseMask_4_16 | increaseMask_5_16 | increaseMask_6_16 | increaseMask_7_16;
  wire              decrease_16 =
    decreaseMask_0_16 | decreaseMask_1_16 | decreaseMask_2_16 | decreaseMask_3_16
    | decreaseMask_4_16 | decreaseMask_5_16 | decreaseMask_6_16 | decreaseMask_7_16;
  wire              _decreaseMask_T_136 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h11 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_17 =
    _decreaseMask_T_136 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_137 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h11 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_17 =
    _decreaseMask_T_137 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_138 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h11 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_17 =
    _decreaseMask_T_138 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_139 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h11 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_17 =
    _decreaseMask_T_139 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_140 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h11 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_17 =
    _decreaseMask_T_140 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_141 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h11 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_17 =
    _decreaseMask_T_141 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_142 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h11 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_17 =
    _decreaseMask_T_142 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_143 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h11 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_17 =
    _decreaseMask_T_143 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_17 =
    _decreaseMask_T_136 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_17 =
    _decreaseMask_T_137 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_17 =
    _decreaseMask_T_138 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_17 =
    _decreaseMask_T_139 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_17 =
    _decreaseMask_T_140 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_17 =
    _decreaseMask_T_141 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_17 =
    _decreaseMask_T_142 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_17 =
    _decreaseMask_T_143 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_17 =
    increaseMask_0_17 | increaseMask_1_17 | increaseMask_2_17 | increaseMask_3_17
    | increaseMask_4_17 | increaseMask_5_17 | increaseMask_6_17 | increaseMask_7_17;
  wire              decrease_17 =
    decreaseMask_0_17 | decreaseMask_1_17 | decreaseMask_2_17 | decreaseMask_3_17
    | decreaseMask_4_17 | decreaseMask_5_17 | decreaseMask_6_17 | decreaseMask_7_17;
  wire              _decreaseMask_T_144 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h12 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_18 =
    _decreaseMask_T_144 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_145 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h12 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_18 =
    _decreaseMask_T_145 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_146 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h12 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_18 =
    _decreaseMask_T_146 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_147 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h12 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_18 =
    _decreaseMask_T_147 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_148 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h12 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_18 =
    _decreaseMask_T_148 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_149 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h12 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_18 =
    _decreaseMask_T_149 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_150 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h12 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_18 =
    _decreaseMask_T_150 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_151 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h12 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_18 =
    _decreaseMask_T_151 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_18 =
    _decreaseMask_T_144 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_18 =
    _decreaseMask_T_145 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_18 =
    _decreaseMask_T_146 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_18 =
    _decreaseMask_T_147 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_18 =
    _decreaseMask_T_148 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_18 =
    _decreaseMask_T_149 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_18 =
    _decreaseMask_T_150 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_18 =
    _decreaseMask_T_151 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_18 =
    increaseMask_0_18 | increaseMask_1_18 | increaseMask_2_18 | increaseMask_3_18
    | increaseMask_4_18 | increaseMask_5_18 | increaseMask_6_18 | increaseMask_7_18;
  wire              decrease_18 =
    decreaseMask_0_18 | decreaseMask_1_18 | decreaseMask_2_18 | decreaseMask_3_18
    | decreaseMask_4_18 | decreaseMask_5_18 | decreaseMask_6_18 | decreaseMask_7_18;
  wire              _decreaseMask_T_152 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h13 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_19 =
    _decreaseMask_T_152 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_153 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h13 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_19 =
    _decreaseMask_T_153 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_154 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h13 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_19 =
    _decreaseMask_T_154 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_155 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h13 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_19 =
    _decreaseMask_T_155 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_156 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h13 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_19 =
    _decreaseMask_T_156 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_157 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h13 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_19 =
    _decreaseMask_T_157 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_158 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h13 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_19 =
    _decreaseMask_T_158 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_159 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h13 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_19 =
    _decreaseMask_T_159 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_19 =
    _decreaseMask_T_152 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_19 =
    _decreaseMask_T_153 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_19 =
    _decreaseMask_T_154 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_19 =
    _decreaseMask_T_155 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_19 =
    _decreaseMask_T_156 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_19 =
    _decreaseMask_T_157 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_19 =
    _decreaseMask_T_158 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_19 =
    _decreaseMask_T_159 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_19 =
    increaseMask_0_19 | increaseMask_1_19 | increaseMask_2_19 | increaseMask_3_19
    | increaseMask_4_19 | increaseMask_5_19 | increaseMask_6_19 | increaseMask_7_19;
  wire              decrease_19 =
    decreaseMask_0_19 | decreaseMask_1_19 | decreaseMask_2_19 | decreaseMask_3_19
    | decreaseMask_4_19 | decreaseMask_5_19 | decreaseMask_6_19 | decreaseMask_7_19;
  wire              _decreaseMask_T_160 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h14 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_20 =
    _decreaseMask_T_160 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_161 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h14 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_20 =
    _decreaseMask_T_161 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_162 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h14 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_20 =
    _decreaseMask_T_162 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_163 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h14 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_20 =
    _decreaseMask_T_163 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_164 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h14 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_20 =
    _decreaseMask_T_164 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_165 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h14 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_20 =
    _decreaseMask_T_165 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_166 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h14 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_20 =
    _decreaseMask_T_166 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_167 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h14 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_20 =
    _decreaseMask_T_167 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_20 =
    _decreaseMask_T_160 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_20 =
    _decreaseMask_T_161 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_20 =
    _decreaseMask_T_162 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_20 =
    _decreaseMask_T_163 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_20 =
    _decreaseMask_T_164 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_20 =
    _decreaseMask_T_165 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_20 =
    _decreaseMask_T_166 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_20 =
    _decreaseMask_T_167 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_20 =
    increaseMask_0_20 | increaseMask_1_20 | increaseMask_2_20 | increaseMask_3_20
    | increaseMask_4_20 | increaseMask_5_20 | increaseMask_6_20 | increaseMask_7_20;
  wire              decrease_20 =
    decreaseMask_0_20 | decreaseMask_1_20 | decreaseMask_2_20 | decreaseMask_3_20
    | decreaseMask_4_20 | decreaseMask_5_20 | decreaseMask_6_20 | decreaseMask_7_20;
  wire              _decreaseMask_T_168 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h15 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_21 =
    _decreaseMask_T_168 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_169 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h15 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_21 =
    _decreaseMask_T_169 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_170 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h15 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_21 =
    _decreaseMask_T_170 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_171 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h15 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_21 =
    _decreaseMask_T_171 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_172 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h15 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_21 =
    _decreaseMask_T_172 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_173 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h15 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_21 =
    _decreaseMask_T_173 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_174 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h15 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_21 =
    _decreaseMask_T_174 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_175 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h15 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_21 =
    _decreaseMask_T_175 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_21 =
    _decreaseMask_T_168 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_21 =
    _decreaseMask_T_169 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_21 =
    _decreaseMask_T_170 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_21 =
    _decreaseMask_T_171 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_21 =
    _decreaseMask_T_172 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_21 =
    _decreaseMask_T_173 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_21 =
    _decreaseMask_T_174 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_21 =
    _decreaseMask_T_175 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_21 =
    increaseMask_0_21 | increaseMask_1_21 | increaseMask_2_21 | increaseMask_3_21
    | increaseMask_4_21 | increaseMask_5_21 | increaseMask_6_21 | increaseMask_7_21;
  wire              decrease_21 =
    decreaseMask_0_21 | decreaseMask_1_21 | decreaseMask_2_21 | decreaseMask_3_21
    | decreaseMask_4_21 | decreaseMask_5_21 | decreaseMask_6_21 | decreaseMask_7_21;
  wire              _decreaseMask_T_176 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h16 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_22 =
    _decreaseMask_T_176 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_177 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h16 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_22 =
    _decreaseMask_T_177 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_178 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h16 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_22 =
    _decreaseMask_T_178 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_179 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h16 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_22 =
    _decreaseMask_T_179 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_180 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h16 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_22 =
    _decreaseMask_T_180 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_181 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h16 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_22 =
    _decreaseMask_T_181 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_182 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h16 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_22 =
    _decreaseMask_T_182 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_183 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h16 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_22 =
    _decreaseMask_T_183 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_22 =
    _decreaseMask_T_176 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_22 =
    _decreaseMask_T_177 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_22 =
    _decreaseMask_T_178 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_22 =
    _decreaseMask_T_179 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_22 =
    _decreaseMask_T_180 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_22 =
    _decreaseMask_T_181 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_22 =
    _decreaseMask_T_182 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_22 =
    _decreaseMask_T_183 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_22 =
    increaseMask_0_22 | increaseMask_1_22 | increaseMask_2_22 | increaseMask_3_22
    | increaseMask_4_22 | increaseMask_5_22 | increaseMask_6_22 | increaseMask_7_22;
  wire              decrease_22 =
    decreaseMask_0_22 | decreaseMask_1_22 | decreaseMask_2_22 | decreaseMask_3_22
    | decreaseMask_4_22 | decreaseMask_5_22 | decreaseMask_6_22 | decreaseMask_7_22;
  wire              _decreaseMask_T_184 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h17 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_23 =
    _decreaseMask_T_184 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_185 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h17 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_23 =
    _decreaseMask_T_185 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_186 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h17 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_23 =
    _decreaseMask_T_186 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_187 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h17 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_23 =
    _decreaseMask_T_187 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_188 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h17 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_23 =
    _decreaseMask_T_188 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_189 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h17 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_23 =
    _decreaseMask_T_189 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_190 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h17 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_23 =
    _decreaseMask_T_190 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_191 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h17 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_23 =
    _decreaseMask_T_191 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_23 =
    _decreaseMask_T_184 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_23 =
    _decreaseMask_T_185 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_23 =
    _decreaseMask_T_186 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_23 =
    _decreaseMask_T_187 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_23 =
    _decreaseMask_T_188 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_23 =
    _decreaseMask_T_189 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_23 =
    _decreaseMask_T_190 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_23 =
    _decreaseMask_T_191 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_23 =
    increaseMask_0_23 | increaseMask_1_23 | increaseMask_2_23 | increaseMask_3_23
    | increaseMask_4_23 | increaseMask_5_23 | increaseMask_6_23 | increaseMask_7_23;
  wire              decrease_23 =
    decreaseMask_0_23 | decreaseMask_1_23 | decreaseMask_2_23 | decreaseMask_3_23
    | decreaseMask_4_23 | decreaseMask_5_23 | decreaseMask_6_23 | decreaseMask_7_23;
  wire              _decreaseMask_T_192 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h18 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_24 =
    _decreaseMask_T_192 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_193 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h18 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_24 =
    _decreaseMask_T_193 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_194 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h18 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_24 =
    _decreaseMask_T_194 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_195 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h18 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_24 =
    _decreaseMask_T_195 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_196 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h18 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_24 =
    _decreaseMask_T_196 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_197 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h18 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_24 =
    _decreaseMask_T_197 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_198 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h18 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_24 =
    _decreaseMask_T_198 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_199 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h18 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_24 =
    _decreaseMask_T_199 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_24 =
    _decreaseMask_T_192 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_24 =
    _decreaseMask_T_193 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_24 =
    _decreaseMask_T_194 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_24 =
    _decreaseMask_T_195 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_24 =
    _decreaseMask_T_196 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_24 =
    _decreaseMask_T_197 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_24 =
    _decreaseMask_T_198 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_24 =
    _decreaseMask_T_199 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_24 =
    increaseMask_0_24 | increaseMask_1_24 | increaseMask_2_24 | increaseMask_3_24
    | increaseMask_4_24 | increaseMask_5_24 | increaseMask_6_24 | increaseMask_7_24;
  wire              decrease_24 =
    decreaseMask_0_24 | decreaseMask_1_24 | decreaseMask_2_24 | decreaseMask_3_24
    | decreaseMask_4_24 | decreaseMask_5_24 | decreaseMask_6_24 | decreaseMask_7_24;
  wire              _decreaseMask_T_200 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h19 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_25 =
    _decreaseMask_T_200 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_201 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h19 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_25 =
    _decreaseMask_T_201 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_202 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h19 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_25 =
    _decreaseMask_T_202 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_203 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h19 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_25 =
    _decreaseMask_T_203 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_204 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h19 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_25 =
    _decreaseMask_T_204 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_205 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h19 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_25 =
    _decreaseMask_T_205 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_206 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h19 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_25 =
    _decreaseMask_T_206 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_207 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h19 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_25 =
    _decreaseMask_T_207 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_25 =
    _decreaseMask_T_200 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_25 =
    _decreaseMask_T_201 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_25 =
    _decreaseMask_T_202 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_25 =
    _decreaseMask_T_203 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_25 =
    _decreaseMask_T_204 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_25 =
    _decreaseMask_T_205 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_25 =
    _decreaseMask_T_206 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_25 =
    _decreaseMask_T_207 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_25 =
    increaseMask_0_25 | increaseMask_1_25 | increaseMask_2_25 | increaseMask_3_25
    | increaseMask_4_25 | increaseMask_5_25 | increaseMask_6_25 | increaseMask_7_25;
  wire              decrease_25 =
    decreaseMask_0_25 | decreaseMask_1_25 | decreaseMask_2_25 | decreaseMask_3_25
    | decreaseMask_4_25 | decreaseMask_5_25 | decreaseMask_6_25 | decreaseMask_7_25;
  wire              _decreaseMask_T_208 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h1A & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_26 =
    _decreaseMask_T_208 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_209 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h1A & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_26 =
    _decreaseMask_T_209 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_210 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h1A & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_26 =
    _decreaseMask_T_210 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_211 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h1A & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_26 =
    _decreaseMask_T_211 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_212 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h1A & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_26 =
    _decreaseMask_T_212 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_213 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h1A & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_26 =
    _decreaseMask_T_213 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_214 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h1A & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_26 =
    _decreaseMask_T_214 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_215 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h1A & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_26 =
    _decreaseMask_T_215 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_26 =
    _decreaseMask_T_208 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_26 =
    _decreaseMask_T_209 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_26 =
    _decreaseMask_T_210 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_26 =
    _decreaseMask_T_211 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_26 =
    _decreaseMask_T_212 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_26 =
    _decreaseMask_T_213 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_26 =
    _decreaseMask_T_214 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_26 =
    _decreaseMask_T_215 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_26 =
    increaseMask_0_26 | increaseMask_1_26 | increaseMask_2_26 | increaseMask_3_26
    | increaseMask_4_26 | increaseMask_5_26 | increaseMask_6_26 | increaseMask_7_26;
  wire              decrease_26 =
    decreaseMask_0_26 | decreaseMask_1_26 | decreaseMask_2_26 | decreaseMask_3_26
    | decreaseMask_4_26 | decreaseMask_5_26 | decreaseMask_6_26 | decreaseMask_7_26;
  wire              _decreaseMask_T_216 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h1B & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_27 =
    _decreaseMask_T_216 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_217 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h1B & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_27 =
    _decreaseMask_T_217 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_218 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h1B & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_27 =
    _decreaseMask_T_218 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_219 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h1B & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_27 =
    _decreaseMask_T_219 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_220 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h1B & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_27 =
    _decreaseMask_T_220 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_221 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h1B & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_27 =
    _decreaseMask_T_221 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_222 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h1B & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_27 =
    _decreaseMask_T_222 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_223 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h1B & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_27 =
    _decreaseMask_T_223 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_27 =
    _decreaseMask_T_216 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_27 =
    _decreaseMask_T_217 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_27 =
    _decreaseMask_T_218 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_27 =
    _decreaseMask_T_219 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_27 =
    _decreaseMask_T_220 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_27 =
    _decreaseMask_T_221 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_27 =
    _decreaseMask_T_222 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_27 =
    _decreaseMask_T_223 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_27 =
    increaseMask_0_27 | increaseMask_1_27 | increaseMask_2_27 | increaseMask_3_27
    | increaseMask_4_27 | increaseMask_5_27 | increaseMask_6_27 | increaseMask_7_27;
  wire              decrease_27 =
    decreaseMask_0_27 | decreaseMask_1_27 | decreaseMask_2_27 | decreaseMask_3_27
    | decreaseMask_4_27 | decreaseMask_5_27 | decreaseMask_6_27 | decreaseMask_7_27;
  wire              _decreaseMask_T_224 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h1C & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_28 =
    _decreaseMask_T_224 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_225 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h1C & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_28 =
    _decreaseMask_T_225 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_226 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h1C & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_28 =
    _decreaseMask_T_226 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_227 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h1C & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_28 =
    _decreaseMask_T_227 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_228 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h1C & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_28 =
    _decreaseMask_T_228 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_229 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h1C & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_28 =
    _decreaseMask_T_229 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_230 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h1C & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_28 =
    _decreaseMask_T_230 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_231 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h1C & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_28 =
    _decreaseMask_T_231 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_28 =
    _decreaseMask_T_224 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_28 =
    _decreaseMask_T_225 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_28 =
    _decreaseMask_T_226 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_28 =
    _decreaseMask_T_227 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_28 =
    _decreaseMask_T_228 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_28 =
    _decreaseMask_T_229 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_28 =
    _decreaseMask_T_230 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_28 =
    _decreaseMask_T_231 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_28 =
    increaseMask_0_28 | increaseMask_1_28 | increaseMask_2_28 | increaseMask_3_28
    | increaseMask_4_28 | increaseMask_5_28 | increaseMask_6_28 | increaseMask_7_28;
  wire              decrease_28 =
    decreaseMask_0_28 | decreaseMask_1_28 | decreaseMask_2_28 | decreaseMask_3_28
    | decreaseMask_4_28 | decreaseMask_5_28 | decreaseMask_6_28 | decreaseMask_7_28;
  wire              _decreaseMask_T_232 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h1D & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_29 =
    _decreaseMask_T_232 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_233 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h1D & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_29 =
    _decreaseMask_T_233 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_234 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h1D & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_29 =
    _decreaseMask_T_234 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_235 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h1D & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_29 =
    _decreaseMask_T_235 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_236 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h1D & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_29 =
    _decreaseMask_T_236 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_237 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h1D & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_29 =
    _decreaseMask_T_237 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_238 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h1D & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_29 =
    _decreaseMask_T_238 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_239 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h1D & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_29 =
    _decreaseMask_T_239 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_29 =
    _decreaseMask_T_232 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_29 =
    _decreaseMask_T_233 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_29 =
    _decreaseMask_T_234 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_29 =
    _decreaseMask_T_235 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_29 =
    _decreaseMask_T_236 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_29 =
    _decreaseMask_T_237 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_29 =
    _decreaseMask_T_238 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_29 =
    _decreaseMask_T_239 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_29 =
    increaseMask_0_29 | increaseMask_1_29 | increaseMask_2_29 | increaseMask_3_29
    | increaseMask_4_29 | increaseMask_5_29 | increaseMask_6_29 | increaseMask_7_29;
  wire              decrease_29 =
    decreaseMask_0_29 | decreaseMask_1_29 | decreaseMask_2_29 | decreaseMask_3_29
    | decreaseMask_4_29 | decreaseMask_5_29 | decreaseMask_6_29 | decreaseMask_7_29;
  wire              _decreaseMask_T_240 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h1E & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_30 =
    _decreaseMask_T_240 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_241 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h1E & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_30 =
    _decreaseMask_T_241 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_242 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h1E & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_30 =
    _decreaseMask_T_242 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_243 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h1E & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_30 =
    _decreaseMask_T_243 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_244 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h1E & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_30 =
    _decreaseMask_T_244 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_245 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h1E & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_30 =
    _decreaseMask_T_245 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_246 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h1E & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_30 =
    _decreaseMask_T_246 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_247 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h1E & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_30 =
    _decreaseMask_T_247 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_30 =
    _decreaseMask_T_240 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_30 =
    _decreaseMask_T_241 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_30 =
    _decreaseMask_T_242 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_30 =
    _decreaseMask_T_243 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_30 =
    _decreaseMask_T_244 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_30 =
    _decreaseMask_T_245 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_30 =
    _decreaseMask_T_246 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_30 =
    _decreaseMask_T_247 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_30 =
    increaseMask_0_30 | increaseMask_1_30 | increaseMask_2_30 | increaseMask_3_30
    | increaseMask_4_30 | increaseMask_5_30 | increaseMask_6_30 | increaseMask_7_30;
  wire              decrease_30 =
    decreaseMask_0_30 | decreaseMask_1_30 | decreaseMask_2_30 | decreaseMask_3_30
    | decreaseMask_4_30 | decreaseMask_5_30 | decreaseMask_6_30 | decreaseMask_7_30;
  wire              _decreaseMask_T_248 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h1F & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_31 =
    _decreaseMask_T_248 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_249 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h1F & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_31 =
    _decreaseMask_T_249 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_250 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h1F & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_31 =
    _decreaseMask_T_250 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_251 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h1F & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_31 =
    _decreaseMask_T_251 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_252 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h1F & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_31 =
    _decreaseMask_T_252 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_253 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h1F & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_31 =
    _decreaseMask_T_253 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_254 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h1F & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_31 =
    _decreaseMask_T_254 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_255 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h1F & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_31 =
    _decreaseMask_T_255 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_31 =
    _decreaseMask_T_248 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_31 =
    _decreaseMask_T_249 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_31 =
    _decreaseMask_T_250 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_31 =
    _decreaseMask_T_251 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_31 =
    _decreaseMask_T_252 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_31 =
    _decreaseMask_T_253 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_31 =
    _decreaseMask_T_254 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_31 =
    _decreaseMask_T_255 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_31 =
    increaseMask_0_31 | increaseMask_1_31 | increaseMask_2_31 | increaseMask_3_31
    | increaseMask_4_31 | increaseMask_5_31 | increaseMask_6_31 | increaseMask_7_31;
  wire              decrease_31 =
    decreaseMask_0_31 | decreaseMask_1_31 | decreaseMask_2_31 | decreaseMask_3_31
    | decreaseMask_4_31 | decreaseMask_5_31 | decreaseMask_6_31 | decreaseMask_7_31;
  wire              _decreaseMask_T_256 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h20 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_32 =
    _decreaseMask_T_256 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_257 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h20 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_32 =
    _decreaseMask_T_257 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_258 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h20 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_32 =
    _decreaseMask_T_258 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_259 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h20 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_32 =
    _decreaseMask_T_259 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_260 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h20 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_32 =
    _decreaseMask_T_260 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_261 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h20 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_32 =
    _decreaseMask_T_261 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_262 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h20 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_32 =
    _decreaseMask_T_262 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_263 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h20 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_32 =
    _decreaseMask_T_263 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_32 =
    _decreaseMask_T_256 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_32 =
    _decreaseMask_T_257 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_32 =
    _decreaseMask_T_258 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_32 =
    _decreaseMask_T_259 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_32 =
    _decreaseMask_T_260 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_32 =
    _decreaseMask_T_261 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_32 =
    _decreaseMask_T_262 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_32 =
    _decreaseMask_T_263 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_32 =
    increaseMask_0_32 | increaseMask_1_32 | increaseMask_2_32 | increaseMask_3_32
    | increaseMask_4_32 | increaseMask_5_32 | increaseMask_6_32 | increaseMask_7_32;
  wire              decrease_32 =
    decreaseMask_0_32 | decreaseMask_1_32 | decreaseMask_2_32 | decreaseMask_3_32
    | decreaseMask_4_32 | decreaseMask_5_32 | decreaseMask_6_32 | decreaseMask_7_32;
  wire              _decreaseMask_T_264 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h21 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_33 =
    _decreaseMask_T_264 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_265 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h21 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_33 =
    _decreaseMask_T_265 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_266 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h21 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_33 =
    _decreaseMask_T_266 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_267 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h21 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_33 =
    _decreaseMask_T_267 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_268 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h21 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_33 =
    _decreaseMask_T_268 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_269 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h21 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_33 =
    _decreaseMask_T_269 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_270 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h21 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_33 =
    _decreaseMask_T_270 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_271 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h21 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_33 =
    _decreaseMask_T_271 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_33 =
    _decreaseMask_T_264 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_33 =
    _decreaseMask_T_265 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_33 =
    _decreaseMask_T_266 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_33 =
    _decreaseMask_T_267 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_33 =
    _decreaseMask_T_268 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_33 =
    _decreaseMask_T_269 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_33 =
    _decreaseMask_T_270 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_33 =
    _decreaseMask_T_271 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_33 =
    increaseMask_0_33 | increaseMask_1_33 | increaseMask_2_33 | increaseMask_3_33
    | increaseMask_4_33 | increaseMask_5_33 | increaseMask_6_33 | increaseMask_7_33;
  wire              decrease_33 =
    decreaseMask_0_33 | decreaseMask_1_33 | decreaseMask_2_33 | decreaseMask_3_33
    | decreaseMask_4_33 | decreaseMask_5_33 | decreaseMask_6_33 | decreaseMask_7_33;
  wire              _decreaseMask_T_272 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h22 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_34 =
    _decreaseMask_T_272 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_273 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h22 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_34 =
    _decreaseMask_T_273 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_274 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h22 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_34 =
    _decreaseMask_T_274 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_275 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h22 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_34 =
    _decreaseMask_T_275 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_276 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h22 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_34 =
    _decreaseMask_T_276 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_277 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h22 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_34 =
    _decreaseMask_T_277 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_278 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h22 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_34 =
    _decreaseMask_T_278 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_279 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h22 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_34 =
    _decreaseMask_T_279 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_34 =
    _decreaseMask_T_272 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_34 =
    _decreaseMask_T_273 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_34 =
    _decreaseMask_T_274 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_34 =
    _decreaseMask_T_275 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_34 =
    _decreaseMask_T_276 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_34 =
    _decreaseMask_T_277 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_34 =
    _decreaseMask_T_278 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_34 =
    _decreaseMask_T_279 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_34 =
    increaseMask_0_34 | increaseMask_1_34 | increaseMask_2_34 | increaseMask_3_34
    | increaseMask_4_34 | increaseMask_5_34 | increaseMask_6_34 | increaseMask_7_34;
  wire              decrease_34 =
    decreaseMask_0_34 | decreaseMask_1_34 | decreaseMask_2_34 | decreaseMask_3_34
    | decreaseMask_4_34 | decreaseMask_5_34 | decreaseMask_6_34 | decreaseMask_7_34;
  wire              _decreaseMask_T_280 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h23 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_35 =
    _decreaseMask_T_280 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_281 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h23 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_35 =
    _decreaseMask_T_281 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_282 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h23 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_35 =
    _decreaseMask_T_282 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_283 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h23 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_35 =
    _decreaseMask_T_283 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_284 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h23 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_35 =
    _decreaseMask_T_284 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_285 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h23 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_35 =
    _decreaseMask_T_285 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_286 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h23 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_35 =
    _decreaseMask_T_286 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_287 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h23 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_35 =
    _decreaseMask_T_287 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_35 =
    _decreaseMask_T_280 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_35 =
    _decreaseMask_T_281 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_35 =
    _decreaseMask_T_282 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_35 =
    _decreaseMask_T_283 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_35 =
    _decreaseMask_T_284 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_35 =
    _decreaseMask_T_285 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_35 =
    _decreaseMask_T_286 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_35 =
    _decreaseMask_T_287 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_35 =
    increaseMask_0_35 | increaseMask_1_35 | increaseMask_2_35 | increaseMask_3_35
    | increaseMask_4_35 | increaseMask_5_35 | increaseMask_6_35 | increaseMask_7_35;
  wire              decrease_35 =
    decreaseMask_0_35 | decreaseMask_1_35 | decreaseMask_2_35 | decreaseMask_3_35
    | decreaseMask_4_35 | decreaseMask_5_35 | decreaseMask_6_35 | decreaseMask_7_35;
  wire              _decreaseMask_T_288 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h24 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_36 =
    _decreaseMask_T_288 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_289 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h24 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_36 =
    _decreaseMask_T_289 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_290 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h24 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_36 =
    _decreaseMask_T_290 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_291 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h24 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_36 =
    _decreaseMask_T_291 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_292 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h24 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_36 =
    _decreaseMask_T_292 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_293 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h24 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_36 =
    _decreaseMask_T_293 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_294 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h24 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_36 =
    _decreaseMask_T_294 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_295 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h24 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_36 =
    _decreaseMask_T_295 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_36 =
    _decreaseMask_T_288 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_36 =
    _decreaseMask_T_289 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_36 =
    _decreaseMask_T_290 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_36 =
    _decreaseMask_T_291 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_36 =
    _decreaseMask_T_292 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_36 =
    _decreaseMask_T_293 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_36 =
    _decreaseMask_T_294 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_36 =
    _decreaseMask_T_295 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_36 =
    increaseMask_0_36 | increaseMask_1_36 | increaseMask_2_36 | increaseMask_3_36
    | increaseMask_4_36 | increaseMask_5_36 | increaseMask_6_36 | increaseMask_7_36;
  wire              decrease_36 =
    decreaseMask_0_36 | decreaseMask_1_36 | decreaseMask_2_36 | decreaseMask_3_36
    | decreaseMask_4_36 | decreaseMask_5_36 | decreaseMask_6_36 | decreaseMask_7_36;
  wire              _decreaseMask_T_296 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h25 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_37 =
    _decreaseMask_T_296 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_297 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h25 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_37 =
    _decreaseMask_T_297 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_298 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h25 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_37 =
    _decreaseMask_T_298 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_299 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h25 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_37 =
    _decreaseMask_T_299 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_300 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h25 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_37 =
    _decreaseMask_T_300 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_301 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h25 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_37 =
    _decreaseMask_T_301 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_302 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h25 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_37 =
    _decreaseMask_T_302 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_303 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h25 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_37 =
    _decreaseMask_T_303 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_37 =
    _decreaseMask_T_296 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_37 =
    _decreaseMask_T_297 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_37 =
    _decreaseMask_T_298 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_37 =
    _decreaseMask_T_299 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_37 =
    _decreaseMask_T_300 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_37 =
    _decreaseMask_T_301 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_37 =
    _decreaseMask_T_302 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_37 =
    _decreaseMask_T_303 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_37 =
    increaseMask_0_37 | increaseMask_1_37 | increaseMask_2_37 | increaseMask_3_37
    | increaseMask_4_37 | increaseMask_5_37 | increaseMask_6_37 | increaseMask_7_37;
  wire              decrease_37 =
    decreaseMask_0_37 | decreaseMask_1_37 | decreaseMask_2_37 | decreaseMask_3_37
    | decreaseMask_4_37 | decreaseMask_5_37 | decreaseMask_6_37 | decreaseMask_7_37;
  wire              _decreaseMask_T_304 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h26 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_38 =
    _decreaseMask_T_304 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_305 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h26 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_38 =
    _decreaseMask_T_305 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_306 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h26 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_38 =
    _decreaseMask_T_306 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_307 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h26 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_38 =
    _decreaseMask_T_307 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_308 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h26 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_38 =
    _decreaseMask_T_308 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_309 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h26 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_38 =
    _decreaseMask_T_309 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_310 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h26 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_38 =
    _decreaseMask_T_310 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_311 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h26 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_38 =
    _decreaseMask_T_311 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_38 =
    _decreaseMask_T_304 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_38 =
    _decreaseMask_T_305 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_38 =
    _decreaseMask_T_306 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_38 =
    _decreaseMask_T_307 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_38 =
    _decreaseMask_T_308 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_38 =
    _decreaseMask_T_309 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_38 =
    _decreaseMask_T_310 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_38 =
    _decreaseMask_T_311 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_38 =
    increaseMask_0_38 | increaseMask_1_38 | increaseMask_2_38 | increaseMask_3_38
    | increaseMask_4_38 | increaseMask_5_38 | increaseMask_6_38 | increaseMask_7_38;
  wire              decrease_38 =
    decreaseMask_0_38 | decreaseMask_1_38 | decreaseMask_2_38 | decreaseMask_3_38
    | decreaseMask_4_38 | decreaseMask_5_38 | decreaseMask_6_38 | decreaseMask_7_38;
  wire              _decreaseMask_T_312 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h27 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_39 =
    _decreaseMask_T_312 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_313 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h27 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_39 =
    _decreaseMask_T_313 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_314 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h27 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_39 =
    _decreaseMask_T_314 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_315 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h27 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_39 =
    _decreaseMask_T_315 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_316 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h27 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_39 =
    _decreaseMask_T_316 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_317 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h27 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_39 =
    _decreaseMask_T_317 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_318 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h27 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_39 =
    _decreaseMask_T_318 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_319 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h27 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_39 =
    _decreaseMask_T_319 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_39 =
    _decreaseMask_T_312 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_39 =
    _decreaseMask_T_313 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_39 =
    _decreaseMask_T_314 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_39 =
    _decreaseMask_T_315 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_39 =
    _decreaseMask_T_316 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_39 =
    _decreaseMask_T_317 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_39 =
    _decreaseMask_T_318 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_39 =
    _decreaseMask_T_319 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_39 =
    increaseMask_0_39 | increaseMask_1_39 | increaseMask_2_39 | increaseMask_3_39
    | increaseMask_4_39 | increaseMask_5_39 | increaseMask_6_39 | increaseMask_7_39;
  wire              decrease_39 =
    decreaseMask_0_39 | decreaseMask_1_39 | decreaseMask_2_39 | decreaseMask_3_39
    | decreaseMask_4_39 | decreaseMask_5_39 | decreaseMask_6_39 | decreaseMask_7_39;
  wire              _decreaseMask_T_320 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h28 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_40 =
    _decreaseMask_T_320 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_321 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h28 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_40 =
    _decreaseMask_T_321 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_322 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h28 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_40 =
    _decreaseMask_T_322 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_323 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h28 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_40 =
    _decreaseMask_T_323 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_324 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h28 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_40 =
    _decreaseMask_T_324 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_325 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h28 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_40 =
    _decreaseMask_T_325 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_326 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h28 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_40 =
    _decreaseMask_T_326 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_327 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h28 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_40 =
    _decreaseMask_T_327 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_40 =
    _decreaseMask_T_320 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_40 =
    _decreaseMask_T_321 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_40 =
    _decreaseMask_T_322 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_40 =
    _decreaseMask_T_323 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_40 =
    _decreaseMask_T_324 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_40 =
    _decreaseMask_T_325 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_40 =
    _decreaseMask_T_326 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_40 =
    _decreaseMask_T_327 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_40 =
    increaseMask_0_40 | increaseMask_1_40 | increaseMask_2_40 | increaseMask_3_40
    | increaseMask_4_40 | increaseMask_5_40 | increaseMask_6_40 | increaseMask_7_40;
  wire              decrease_40 =
    decreaseMask_0_40 | decreaseMask_1_40 | decreaseMask_2_40 | decreaseMask_3_40
    | decreaseMask_4_40 | decreaseMask_5_40 | decreaseMask_6_40 | decreaseMask_7_40;
  wire              _decreaseMask_T_328 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h29 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_41 =
    _decreaseMask_T_328 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_329 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h29 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_41 =
    _decreaseMask_T_329 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_330 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h29 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_41 =
    _decreaseMask_T_330 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_331 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h29 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_41 =
    _decreaseMask_T_331 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_332 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h29 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_41 =
    _decreaseMask_T_332 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_333 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h29 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_41 =
    _decreaseMask_T_333 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_334 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h29 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_41 =
    _decreaseMask_T_334 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_335 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h29 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_41 =
    _decreaseMask_T_335 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_41 =
    _decreaseMask_T_328 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_41 =
    _decreaseMask_T_329 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_41 =
    _decreaseMask_T_330 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_41 =
    _decreaseMask_T_331 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_41 =
    _decreaseMask_T_332 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_41 =
    _decreaseMask_T_333 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_41 =
    _decreaseMask_T_334 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_41 =
    _decreaseMask_T_335 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_41 =
    increaseMask_0_41 | increaseMask_1_41 | increaseMask_2_41 | increaseMask_3_41
    | increaseMask_4_41 | increaseMask_5_41 | increaseMask_6_41 | increaseMask_7_41;
  wire              decrease_41 =
    decreaseMask_0_41 | decreaseMask_1_41 | decreaseMask_2_41 | decreaseMask_3_41
    | decreaseMask_4_41 | decreaseMask_5_41 | decreaseMask_6_41 | decreaseMask_7_41;
  wire              _decreaseMask_T_336 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h2A & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_42 =
    _decreaseMask_T_336 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_337 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h2A & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_42 =
    _decreaseMask_T_337 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_338 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h2A & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_42 =
    _decreaseMask_T_338 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_339 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h2A & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_42 =
    _decreaseMask_T_339 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_340 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h2A & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_42 =
    _decreaseMask_T_340 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_341 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h2A & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_42 =
    _decreaseMask_T_341 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_342 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h2A & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_42 =
    _decreaseMask_T_342 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_343 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h2A & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_42 =
    _decreaseMask_T_343 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_42 =
    _decreaseMask_T_336 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_42 =
    _decreaseMask_T_337 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_42 =
    _decreaseMask_T_338 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_42 =
    _decreaseMask_T_339 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_42 =
    _decreaseMask_T_340 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_42 =
    _decreaseMask_T_341 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_42 =
    _decreaseMask_T_342 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_42 =
    _decreaseMask_T_343 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_42 =
    increaseMask_0_42 | increaseMask_1_42 | increaseMask_2_42 | increaseMask_3_42
    | increaseMask_4_42 | increaseMask_5_42 | increaseMask_6_42 | increaseMask_7_42;
  wire              decrease_42 =
    decreaseMask_0_42 | decreaseMask_1_42 | decreaseMask_2_42 | decreaseMask_3_42
    | decreaseMask_4_42 | decreaseMask_5_42 | decreaseMask_6_42 | decreaseMask_7_42;
  wire              _decreaseMask_T_344 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h2B & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_43 =
    _decreaseMask_T_344 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_345 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h2B & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_43 =
    _decreaseMask_T_345 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_346 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h2B & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_43 =
    _decreaseMask_T_346 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_347 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h2B & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_43 =
    _decreaseMask_T_347 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_348 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h2B & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_43 =
    _decreaseMask_T_348 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_349 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h2B & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_43 =
    _decreaseMask_T_349 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_350 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h2B & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_43 =
    _decreaseMask_T_350 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_351 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h2B & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_43 =
    _decreaseMask_T_351 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_43 =
    _decreaseMask_T_344 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_43 =
    _decreaseMask_T_345 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_43 =
    _decreaseMask_T_346 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_43 =
    _decreaseMask_T_347 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_43 =
    _decreaseMask_T_348 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_43 =
    _decreaseMask_T_349 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_43 =
    _decreaseMask_T_350 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_43 =
    _decreaseMask_T_351 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_43 =
    increaseMask_0_43 | increaseMask_1_43 | increaseMask_2_43 | increaseMask_3_43
    | increaseMask_4_43 | increaseMask_5_43 | increaseMask_6_43 | increaseMask_7_43;
  wire              decrease_43 =
    decreaseMask_0_43 | decreaseMask_1_43 | decreaseMask_2_43 | decreaseMask_3_43
    | decreaseMask_4_43 | decreaseMask_5_43 | decreaseMask_6_43 | decreaseMask_7_43;
  wire              _decreaseMask_T_352 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h2C & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_44 =
    _decreaseMask_T_352 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_353 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h2C & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_44 =
    _decreaseMask_T_353 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_354 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h2C & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_44 =
    _decreaseMask_T_354 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_355 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h2C & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_44 =
    _decreaseMask_T_355 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_356 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h2C & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_44 =
    _decreaseMask_T_356 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_357 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h2C & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_44 =
    _decreaseMask_T_357 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_358 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h2C & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_44 =
    _decreaseMask_T_358 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_359 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h2C & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_44 =
    _decreaseMask_T_359 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_44 =
    _decreaseMask_T_352 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_44 =
    _decreaseMask_T_353 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_44 =
    _decreaseMask_T_354 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_44 =
    _decreaseMask_T_355 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_44 =
    _decreaseMask_T_356 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_44 =
    _decreaseMask_T_357 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_44 =
    _decreaseMask_T_358 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_44 =
    _decreaseMask_T_359 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_44 =
    increaseMask_0_44 | increaseMask_1_44 | increaseMask_2_44 | increaseMask_3_44
    | increaseMask_4_44 | increaseMask_5_44 | increaseMask_6_44 | increaseMask_7_44;
  wire              decrease_44 =
    decreaseMask_0_44 | decreaseMask_1_44 | decreaseMask_2_44 | decreaseMask_3_44
    | decreaseMask_4_44 | decreaseMask_5_44 | decreaseMask_6_44 | decreaseMask_7_44;
  wire              _decreaseMask_T_360 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h2D & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_45 =
    _decreaseMask_T_360 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_361 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h2D & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_45 =
    _decreaseMask_T_361 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_362 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h2D & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_45 =
    _decreaseMask_T_362 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_363 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h2D & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_45 =
    _decreaseMask_T_363 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_364 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h2D & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_45 =
    _decreaseMask_T_364 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_365 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h2D & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_45 =
    _decreaseMask_T_365 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_366 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h2D & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_45 =
    _decreaseMask_T_366 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_367 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h2D & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_45 =
    _decreaseMask_T_367 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_45 =
    _decreaseMask_T_360 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_45 =
    _decreaseMask_T_361 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_45 =
    _decreaseMask_T_362 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_45 =
    _decreaseMask_T_363 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_45 =
    _decreaseMask_T_364 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_45 =
    _decreaseMask_T_365 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_45 =
    _decreaseMask_T_366 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_45 =
    _decreaseMask_T_367 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_45 =
    increaseMask_0_45 | increaseMask_1_45 | increaseMask_2_45 | increaseMask_3_45
    | increaseMask_4_45 | increaseMask_5_45 | increaseMask_6_45 | increaseMask_7_45;
  wire              decrease_45 =
    decreaseMask_0_45 | decreaseMask_1_45 | decreaseMask_2_45 | decreaseMask_3_45
    | decreaseMask_4_45 | decreaseMask_5_45 | decreaseMask_6_45 | decreaseMask_7_45;
  wire              _decreaseMask_T_368 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h2E & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_46 =
    _decreaseMask_T_368 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_369 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h2E & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_46 =
    _decreaseMask_T_369 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_370 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h2E & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_46 =
    _decreaseMask_T_370 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_371 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h2E & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_46 =
    _decreaseMask_T_371 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_372 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h2E & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_46 =
    _decreaseMask_T_372 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_373 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h2E & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_46 =
    _decreaseMask_T_373 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_374 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h2E & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_46 =
    _decreaseMask_T_374 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_375 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h2E & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_46 =
    _decreaseMask_T_375 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_46 =
    _decreaseMask_T_368 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_46 =
    _decreaseMask_T_369 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_46 =
    _decreaseMask_T_370 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_46 =
    _decreaseMask_T_371 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_46 =
    _decreaseMask_T_372 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_46 =
    _decreaseMask_T_373 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_46 =
    _decreaseMask_T_374 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_46 =
    _decreaseMask_T_375 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_46 =
    increaseMask_0_46 | increaseMask_1_46 | increaseMask_2_46 | increaseMask_3_46
    | increaseMask_4_46 | increaseMask_5_46 | increaseMask_6_46 | increaseMask_7_46;
  wire              decrease_46 =
    decreaseMask_0_46 | decreaseMask_1_46 | decreaseMask_2_46 | decreaseMask_3_46
    | decreaseMask_4_46 | decreaseMask_5_46 | decreaseMask_6_46 | decreaseMask_7_46;
  wire              _decreaseMask_T_376 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h2F & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_47 =
    _decreaseMask_T_376 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_377 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h2F & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_47 =
    _decreaseMask_T_377 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_378 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h2F & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_47 =
    _decreaseMask_T_378 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_379 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h2F & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_47 =
    _decreaseMask_T_379 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_380 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h2F & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_47 =
    _decreaseMask_T_380 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_381 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h2F & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_47 =
    _decreaseMask_T_381 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_382 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h2F & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_47 =
    _decreaseMask_T_382 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_383 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h2F & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_47 =
    _decreaseMask_T_383 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_47 =
    _decreaseMask_T_376 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_47 =
    _decreaseMask_T_377 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_47 =
    _decreaseMask_T_378 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_47 =
    _decreaseMask_T_379 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_47 =
    _decreaseMask_T_380 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_47 =
    _decreaseMask_T_381 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_47 =
    _decreaseMask_T_382 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_47 =
    _decreaseMask_T_383 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_47 =
    increaseMask_0_47 | increaseMask_1_47 | increaseMask_2_47 | increaseMask_3_47
    | increaseMask_4_47 | increaseMask_5_47 | increaseMask_6_47 | increaseMask_7_47;
  wire              decrease_47 =
    decreaseMask_0_47 | decreaseMask_1_47 | decreaseMask_2_47 | decreaseMask_3_47
    | decreaseMask_4_47 | decreaseMask_5_47 | decreaseMask_6_47 | decreaseMask_7_47;
  wire              _decreaseMask_T_384 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h30 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_48 =
    _decreaseMask_T_384 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_385 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h30 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_48 =
    _decreaseMask_T_385 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_386 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h30 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_48 =
    _decreaseMask_T_386 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_387 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h30 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_48 =
    _decreaseMask_T_387 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_388 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h30 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_48 =
    _decreaseMask_T_388 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_389 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h30 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_48 =
    _decreaseMask_T_389 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_390 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h30 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_48 =
    _decreaseMask_T_390 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_391 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h30 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_48 =
    _decreaseMask_T_391 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_48 =
    _decreaseMask_T_384 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_48 =
    _decreaseMask_T_385 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_48 =
    _decreaseMask_T_386 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_48 =
    _decreaseMask_T_387 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_48 =
    _decreaseMask_T_388 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_48 =
    _decreaseMask_T_389 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_48 =
    _decreaseMask_T_390 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_48 =
    _decreaseMask_T_391 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_48 =
    increaseMask_0_48 | increaseMask_1_48 | increaseMask_2_48 | increaseMask_3_48
    | increaseMask_4_48 | increaseMask_5_48 | increaseMask_6_48 | increaseMask_7_48;
  wire              decrease_48 =
    decreaseMask_0_48 | decreaseMask_1_48 | decreaseMask_2_48 | decreaseMask_3_48
    | decreaseMask_4_48 | decreaseMask_5_48 | decreaseMask_6_48 | decreaseMask_7_48;
  wire              _decreaseMask_T_392 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h31 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_49 =
    _decreaseMask_T_392 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_393 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h31 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_49 =
    _decreaseMask_T_393 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_394 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h31 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_49 =
    _decreaseMask_T_394 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_395 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h31 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_49 =
    _decreaseMask_T_395 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_396 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h31 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_49 =
    _decreaseMask_T_396 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_397 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h31 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_49 =
    _decreaseMask_T_397 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_398 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h31 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_49 =
    _decreaseMask_T_398 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_399 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h31 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_49 =
    _decreaseMask_T_399 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_49 =
    _decreaseMask_T_392 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_49 =
    _decreaseMask_T_393 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_49 =
    _decreaseMask_T_394 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_49 =
    _decreaseMask_T_395 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_49 =
    _decreaseMask_T_396 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_49 =
    _decreaseMask_T_397 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_49 =
    _decreaseMask_T_398 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_49 =
    _decreaseMask_T_399 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_49 =
    increaseMask_0_49 | increaseMask_1_49 | increaseMask_2_49 | increaseMask_3_49
    | increaseMask_4_49 | increaseMask_5_49 | increaseMask_6_49 | increaseMask_7_49;
  wire              decrease_49 =
    decreaseMask_0_49 | decreaseMask_1_49 | decreaseMask_2_49 | decreaseMask_3_49
    | decreaseMask_4_49 | decreaseMask_5_49 | decreaseMask_6_49 | decreaseMask_7_49;
  wire              _decreaseMask_T_400 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h32 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_50 =
    _decreaseMask_T_400 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_401 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h32 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_50 =
    _decreaseMask_T_401 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_402 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h32 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_50 =
    _decreaseMask_T_402 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_403 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h32 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_50 =
    _decreaseMask_T_403 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_404 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h32 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_50 =
    _decreaseMask_T_404 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_405 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h32 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_50 =
    _decreaseMask_T_405 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_406 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h32 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_50 =
    _decreaseMask_T_406 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_407 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h32 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_50 =
    _decreaseMask_T_407 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_50 =
    _decreaseMask_T_400 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_50 =
    _decreaseMask_T_401 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_50 =
    _decreaseMask_T_402 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_50 =
    _decreaseMask_T_403 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_50 =
    _decreaseMask_T_404 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_50 =
    _decreaseMask_T_405 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_50 =
    _decreaseMask_T_406 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_50 =
    _decreaseMask_T_407 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_50 =
    increaseMask_0_50 | increaseMask_1_50 | increaseMask_2_50 | increaseMask_3_50
    | increaseMask_4_50 | increaseMask_5_50 | increaseMask_6_50 | increaseMask_7_50;
  wire              decrease_50 =
    decreaseMask_0_50 | decreaseMask_1_50 | decreaseMask_2_50 | decreaseMask_3_50
    | decreaseMask_4_50 | decreaseMask_5_50 | decreaseMask_6_50 | decreaseMask_7_50;
  wire              _decreaseMask_T_408 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h33 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_51 =
    _decreaseMask_T_408 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_409 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h33 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_51 =
    _decreaseMask_T_409 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_410 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h33 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_51 =
    _decreaseMask_T_410 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_411 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h33 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_51 =
    _decreaseMask_T_411 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_412 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h33 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_51 =
    _decreaseMask_T_412 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_413 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h33 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_51 =
    _decreaseMask_T_413 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_414 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h33 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_51 =
    _decreaseMask_T_414 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_415 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h33 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_51 =
    _decreaseMask_T_415 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_51 =
    _decreaseMask_T_408 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_51 =
    _decreaseMask_T_409 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_51 =
    _decreaseMask_T_410 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_51 =
    _decreaseMask_T_411 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_51 =
    _decreaseMask_T_412 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_51 =
    _decreaseMask_T_413 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_51 =
    _decreaseMask_T_414 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_51 =
    _decreaseMask_T_415 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_51 =
    increaseMask_0_51 | increaseMask_1_51 | increaseMask_2_51 | increaseMask_3_51
    | increaseMask_4_51 | increaseMask_5_51 | increaseMask_6_51 | increaseMask_7_51;
  wire              decrease_51 =
    decreaseMask_0_51 | decreaseMask_1_51 | decreaseMask_2_51 | decreaseMask_3_51
    | decreaseMask_4_51 | decreaseMask_5_51 | decreaseMask_6_51 | decreaseMask_7_51;
  wire              _decreaseMask_T_416 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h34 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_52 =
    _decreaseMask_T_416 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_417 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h34 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_52 =
    _decreaseMask_T_417 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_418 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h34 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_52 =
    _decreaseMask_T_418 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_419 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h34 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_52 =
    _decreaseMask_T_419 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_420 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h34 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_52 =
    _decreaseMask_T_420 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_421 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h34 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_52 =
    _decreaseMask_T_421 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_422 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h34 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_52 =
    _decreaseMask_T_422 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_423 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h34 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_52 =
    _decreaseMask_T_423 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_52 =
    _decreaseMask_T_416 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_52 =
    _decreaseMask_T_417 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_52 =
    _decreaseMask_T_418 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_52 =
    _decreaseMask_T_419 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_52 =
    _decreaseMask_T_420 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_52 =
    _decreaseMask_T_421 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_52 =
    _decreaseMask_T_422 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_52 =
    _decreaseMask_T_423 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_52 =
    increaseMask_0_52 | increaseMask_1_52 | increaseMask_2_52 | increaseMask_3_52
    | increaseMask_4_52 | increaseMask_5_52 | increaseMask_6_52 | increaseMask_7_52;
  wire              decrease_52 =
    decreaseMask_0_52 | decreaseMask_1_52 | decreaseMask_2_52 | decreaseMask_3_52
    | decreaseMask_4_52 | decreaseMask_5_52 | decreaseMask_6_52 | decreaseMask_7_52;
  wire              _decreaseMask_T_424 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h35 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_53 =
    _decreaseMask_T_424 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_425 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h35 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_53 =
    _decreaseMask_T_425 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_426 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h35 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_53 =
    _decreaseMask_T_426 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_427 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h35 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_53 =
    _decreaseMask_T_427 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_428 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h35 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_53 =
    _decreaseMask_T_428 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_429 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h35 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_53 =
    _decreaseMask_T_429 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_430 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h35 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_53 =
    _decreaseMask_T_430 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_431 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h35 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_53 =
    _decreaseMask_T_431 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_53 =
    _decreaseMask_T_424 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_53 =
    _decreaseMask_T_425 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_53 =
    _decreaseMask_T_426 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_53 =
    _decreaseMask_T_427 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_53 =
    _decreaseMask_T_428 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_53 =
    _decreaseMask_T_429 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_53 =
    _decreaseMask_T_430 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_53 =
    _decreaseMask_T_431 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_53 =
    increaseMask_0_53 | increaseMask_1_53 | increaseMask_2_53 | increaseMask_3_53
    | increaseMask_4_53 | increaseMask_5_53 | increaseMask_6_53 | increaseMask_7_53;
  wire              decrease_53 =
    decreaseMask_0_53 | decreaseMask_1_53 | decreaseMask_2_53 | decreaseMask_3_53
    | decreaseMask_4_53 | decreaseMask_5_53 | decreaseMask_6_53 | decreaseMask_7_53;
  wire              _decreaseMask_T_432 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h36 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_54 =
    _decreaseMask_T_432 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_433 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h36 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_54 =
    _decreaseMask_T_433 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_434 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h36 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_54 =
    _decreaseMask_T_434 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_435 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h36 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_54 =
    _decreaseMask_T_435 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_436 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h36 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_54 =
    _decreaseMask_T_436 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_437 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h36 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_54 =
    _decreaseMask_T_437 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_438 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h36 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_54 =
    _decreaseMask_T_438 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_439 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h36 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_54 =
    _decreaseMask_T_439 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_54 =
    _decreaseMask_T_432 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_54 =
    _decreaseMask_T_433 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_54 =
    _decreaseMask_T_434 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_54 =
    _decreaseMask_T_435 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_54 =
    _decreaseMask_T_436 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_54 =
    _decreaseMask_T_437 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_54 =
    _decreaseMask_T_438 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_54 =
    _decreaseMask_T_439 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_54 =
    increaseMask_0_54 | increaseMask_1_54 | increaseMask_2_54 | increaseMask_3_54
    | increaseMask_4_54 | increaseMask_5_54 | increaseMask_6_54 | increaseMask_7_54;
  wire              decrease_54 =
    decreaseMask_0_54 | decreaseMask_1_54 | decreaseMask_2_54 | decreaseMask_3_54
    | decreaseMask_4_54 | decreaseMask_5_54 | decreaseMask_6_54 | decreaseMask_7_54;
  wire              _decreaseMask_T_440 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h37 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_55 =
    _decreaseMask_T_440 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_441 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h37 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_55 =
    _decreaseMask_T_441 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_442 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h37 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_55 =
    _decreaseMask_T_442 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_443 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h37 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_55 =
    _decreaseMask_T_443 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_444 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h37 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_55 =
    _decreaseMask_T_444 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_445 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h37 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_55 =
    _decreaseMask_T_445 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_446 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h37 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_55 =
    _decreaseMask_T_446 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_447 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h37 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_55 =
    _decreaseMask_T_447 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_55 =
    _decreaseMask_T_440 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_55 =
    _decreaseMask_T_441 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_55 =
    _decreaseMask_T_442 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_55 =
    _decreaseMask_T_443 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_55 =
    _decreaseMask_T_444 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_55 =
    _decreaseMask_T_445 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_55 =
    _decreaseMask_T_446 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_55 =
    _decreaseMask_T_447 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_55 =
    increaseMask_0_55 | increaseMask_1_55 | increaseMask_2_55 | increaseMask_3_55
    | increaseMask_4_55 | increaseMask_5_55 | increaseMask_6_55 | increaseMask_7_55;
  wire              decrease_55 =
    decreaseMask_0_55 | decreaseMask_1_55 | decreaseMask_2_55 | decreaseMask_3_55
    | decreaseMask_4_55 | decreaseMask_5_55 | decreaseMask_6_55 | decreaseMask_7_55;
  wire              _decreaseMask_T_448 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h38 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_56 =
    _decreaseMask_T_448 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_449 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h38 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_56 =
    _decreaseMask_T_449 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_450 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h38 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_56 =
    _decreaseMask_T_450 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_451 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h38 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_56 =
    _decreaseMask_T_451 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_452 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h38 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_56 =
    _decreaseMask_T_452 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_453 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h38 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_56 =
    _decreaseMask_T_453 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_454 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h38 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_56 =
    _decreaseMask_T_454 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_455 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h38 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_56 =
    _decreaseMask_T_455 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_56 =
    _decreaseMask_T_448 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_56 =
    _decreaseMask_T_449 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_56 =
    _decreaseMask_T_450 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_56 =
    _decreaseMask_T_451 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_56 =
    _decreaseMask_T_452 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_56 =
    _decreaseMask_T_453 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_56 =
    _decreaseMask_T_454 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_56 =
    _decreaseMask_T_455 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_56 =
    increaseMask_0_56 | increaseMask_1_56 | increaseMask_2_56 | increaseMask_3_56
    | increaseMask_4_56 | increaseMask_5_56 | increaseMask_6_56 | increaseMask_7_56;
  wire              decrease_56 =
    decreaseMask_0_56 | decreaseMask_1_56 | decreaseMask_2_56 | decreaseMask_3_56
    | decreaseMask_4_56 | decreaseMask_5_56 | decreaseMask_6_56 | decreaseMask_7_56;
  wire              _decreaseMask_T_456 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h39 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_57 =
    _decreaseMask_T_456 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_457 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h39 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_57 =
    _decreaseMask_T_457 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_458 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h39 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_57 =
    _decreaseMask_T_458 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_459 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h39 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_57 =
    _decreaseMask_T_459 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_460 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h39 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_57 =
    _decreaseMask_T_460 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_461 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h39 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_57 =
    _decreaseMask_T_461 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_462 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h39 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_57 =
    _decreaseMask_T_462 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_463 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h39 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_57 =
    _decreaseMask_T_463 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_57 =
    _decreaseMask_T_456 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_57 =
    _decreaseMask_T_457 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_57 =
    _decreaseMask_T_458 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_57 =
    _decreaseMask_T_459 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_57 =
    _decreaseMask_T_460 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_57 =
    _decreaseMask_T_461 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_57 =
    _decreaseMask_T_462 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_57 =
    _decreaseMask_T_463 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_57 =
    increaseMask_0_57 | increaseMask_1_57 | increaseMask_2_57 | increaseMask_3_57
    | increaseMask_4_57 | increaseMask_5_57 | increaseMask_6_57 | increaseMask_7_57;
  wire              decrease_57 =
    decreaseMask_0_57 | decreaseMask_1_57 | decreaseMask_2_57 | decreaseMask_3_57
    | decreaseMask_4_57 | decreaseMask_5_57 | decreaseMask_6_57 | decreaseMask_7_57;
  wire              _decreaseMask_T_464 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h3A & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_58 =
    _decreaseMask_T_464 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_465 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h3A & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_58 =
    _decreaseMask_T_465 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_466 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h3A & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_58 =
    _decreaseMask_T_466 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_467 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h3A & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_58 =
    _decreaseMask_T_467 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_468 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h3A & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_58 =
    _decreaseMask_T_468 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_469 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h3A & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_58 =
    _decreaseMask_T_469 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_470 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h3A & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_58 =
    _decreaseMask_T_470 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_471 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h3A & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_58 =
    _decreaseMask_T_471 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_58 =
    _decreaseMask_T_464 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_58 =
    _decreaseMask_T_465 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_58 =
    _decreaseMask_T_466 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_58 =
    _decreaseMask_T_467 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_58 =
    _decreaseMask_T_468 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_58 =
    _decreaseMask_T_469 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_58 =
    _decreaseMask_T_470 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_58 =
    _decreaseMask_T_471 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_58 =
    increaseMask_0_58 | increaseMask_1_58 | increaseMask_2_58 | increaseMask_3_58
    | increaseMask_4_58 | increaseMask_5_58 | increaseMask_6_58 | increaseMask_7_58;
  wire              decrease_58 =
    decreaseMask_0_58 | decreaseMask_1_58 | decreaseMask_2_58 | decreaseMask_3_58
    | decreaseMask_4_58 | decreaseMask_5_58 | decreaseMask_6_58 | decreaseMask_7_58;
  wire              _decreaseMask_T_472 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h3B & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_59 =
    _decreaseMask_T_472 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_473 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h3B & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_59 =
    _decreaseMask_T_473 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_474 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h3B & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_59 =
    _decreaseMask_T_474 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_475 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h3B & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_59 =
    _decreaseMask_T_475 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_476 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h3B & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_59 =
    _decreaseMask_T_476 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_477 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h3B & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_59 =
    _decreaseMask_T_477 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_478 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h3B & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_59 =
    _decreaseMask_T_478 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_479 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h3B & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_59 =
    _decreaseMask_T_479 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_59 =
    _decreaseMask_T_472 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_59 =
    _decreaseMask_T_473 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_59 =
    _decreaseMask_T_474 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_59 =
    _decreaseMask_T_475 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_59 =
    _decreaseMask_T_476 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_59 =
    _decreaseMask_T_477 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_59 =
    _decreaseMask_T_478 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_59 =
    _decreaseMask_T_479 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_59 =
    increaseMask_0_59 | increaseMask_1_59 | increaseMask_2_59 | increaseMask_3_59
    | increaseMask_4_59 | increaseMask_5_59 | increaseMask_6_59 | increaseMask_7_59;
  wire              decrease_59 =
    decreaseMask_0_59 | decreaseMask_1_59 | decreaseMask_2_59 | decreaseMask_3_59
    | decreaseMask_4_59 | decreaseMask_5_59 | decreaseMask_6_59 | decreaseMask_7_59;
  wire              _decreaseMask_T_480 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h3C & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_60 =
    _decreaseMask_T_480 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_481 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h3C & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_60 =
    _decreaseMask_T_481 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_482 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h3C & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_60 =
    _decreaseMask_T_482 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_483 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h3C & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_60 =
    _decreaseMask_T_483 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_484 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h3C & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_60 =
    _decreaseMask_T_484 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_485 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h3C & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_60 =
    _decreaseMask_T_485 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_486 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h3C & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_60 =
    _decreaseMask_T_486 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_487 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h3C & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_60 =
    _decreaseMask_T_487 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_60 =
    _decreaseMask_T_480 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_60 =
    _decreaseMask_T_481 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_60 =
    _decreaseMask_T_482 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_60 =
    _decreaseMask_T_483 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_60 =
    _decreaseMask_T_484 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_60 =
    _decreaseMask_T_485 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_60 =
    _decreaseMask_T_486 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_60 =
    _decreaseMask_T_487 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_60 =
    increaseMask_0_60 | increaseMask_1_60 | increaseMask_2_60 | increaseMask_3_60
    | increaseMask_4_60 | increaseMask_5_60 | increaseMask_6_60 | increaseMask_7_60;
  wire              decrease_60 =
    decreaseMask_0_60 | decreaseMask_1_60 | decreaseMask_2_60 | decreaseMask_3_60
    | decreaseMask_4_60 | decreaseMask_5_60 | decreaseMask_6_60 | decreaseMask_7_60;
  wire              _decreaseMask_T_488 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h3D & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_61 =
    _decreaseMask_T_488 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_489 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h3D & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_61 =
    _decreaseMask_T_489 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_490 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h3D & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_61 =
    _decreaseMask_T_490 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_491 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h3D & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_61 =
    _decreaseMask_T_491 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_492 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h3D & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_61 =
    _decreaseMask_T_492 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_493 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h3D & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_61 =
    _decreaseMask_T_493 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_494 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h3D & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_61 =
    _decreaseMask_T_494 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_495 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h3D & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_61 =
    _decreaseMask_T_495 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_61 =
    _decreaseMask_T_488 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_61 =
    _decreaseMask_T_489 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_61 =
    _decreaseMask_T_490 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_61 =
    _decreaseMask_T_491 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_61 =
    _decreaseMask_T_492 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_61 =
    _decreaseMask_T_493 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_61 =
    _decreaseMask_T_494 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_61 =
    _decreaseMask_T_495 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_61 =
    increaseMask_0_61 | increaseMask_1_61 | increaseMask_2_61 | increaseMask_3_61
    | increaseMask_4_61 | increaseMask_5_61 | increaseMask_6_61 | increaseMask_7_61;
  wire              decrease_61 =
    decreaseMask_0_61 | decreaseMask_1_61 | decreaseMask_2_61 | decreaseMask_3_61
    | decreaseMask_4_61 | decreaseMask_5_61 | decreaseMask_6_61 | decreaseMask_7_61;
  wire              _decreaseMask_T_496 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h3E & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_62 =
    _decreaseMask_T_496 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_497 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h3E & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_62 =
    _decreaseMask_T_497 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_498 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h3E & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_62 =
    _decreaseMask_T_498 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_499 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h3E & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_62 =
    _decreaseMask_T_499 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_500 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h3E & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_62 =
    _decreaseMask_T_500 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_501 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h3E & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_62 =
    _decreaseMask_T_501 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_502 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h3E & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_62 =
    _decreaseMask_T_502 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_503 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h3E & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_62 =
    _decreaseMask_T_503 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_62 =
    _decreaseMask_T_496 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_62 =
    _decreaseMask_T_497 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_62 =
    _decreaseMask_T_498 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_62 =
    _decreaseMask_T_499 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_62 =
    _decreaseMask_T_500 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_62 =
    _decreaseMask_T_501 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_62 =
    _decreaseMask_T_502 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_62 =
    _decreaseMask_T_503 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_62 =
    increaseMask_0_62 | increaseMask_1_62 | increaseMask_2_62 | increaseMask_3_62
    | increaseMask_4_62 | increaseMask_5_62 | increaseMask_6_62 | increaseMask_7_62;
  wire              decrease_62 =
    decreaseMask_0_62 | decreaseMask_1_62 | decreaseMask_2_62 | decreaseMask_3_62
    | decreaseMask_4_62 | decreaseMask_5_62 | decreaseMask_6_62 | decreaseMask_7_62;
  wire              _decreaseMask_T_504 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h3F & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_63 =
    _decreaseMask_T_504 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_505 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h3F & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_63 =
    _decreaseMask_T_505 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_506 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h3F & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_63 =
    _decreaseMask_T_506 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_507 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h3F & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_63 =
    _decreaseMask_T_507 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_508 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h3F & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_63 =
    _decreaseMask_T_508 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_509 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h3F & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_63 =
    _decreaseMask_T_509 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_510 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h3F & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_63 =
    _decreaseMask_T_510 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_511 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h3F & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_63 =
    _decreaseMask_T_511 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_63 =
    _decreaseMask_T_504 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_63 =
    _decreaseMask_T_505 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_63 =
    _decreaseMask_T_506 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_63 =
    _decreaseMask_T_507 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_63 =
    _decreaseMask_T_508 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_63 =
    _decreaseMask_T_509 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_63 =
    _decreaseMask_T_510 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_63 =
    _decreaseMask_T_511 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_63 =
    increaseMask_0_63 | increaseMask_1_63 | increaseMask_2_63 | increaseMask_3_63
    | increaseMask_4_63 | increaseMask_5_63 | increaseMask_6_63 | increaseMask_7_63;
  wire              decrease_63 =
    decreaseMask_0_63 | decreaseMask_1_63 | decreaseMask_2_63 | decreaseMask_3_63
    | decreaseMask_4_63 | decreaseMask_5_63 | decreaseMask_6_63 | decreaseMask_7_63;
  wire              _decreaseMask_T_512 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h40 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_64 =
    _decreaseMask_T_512 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_513 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h40 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_64 =
    _decreaseMask_T_513 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_514 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h40 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_64 =
    _decreaseMask_T_514 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_515 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h40 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_64 =
    _decreaseMask_T_515 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_516 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h40 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_64 =
    _decreaseMask_T_516 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_517 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h40 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_64 =
    _decreaseMask_T_517 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_518 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h40 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_64 =
    _decreaseMask_T_518 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_519 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h40 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_64 =
    _decreaseMask_T_519 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_64 =
    _decreaseMask_T_512 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_64 =
    _decreaseMask_T_513 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_64 =
    _decreaseMask_T_514 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_64 =
    _decreaseMask_T_515 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_64 =
    _decreaseMask_T_516 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_64 =
    _decreaseMask_T_517 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_64 =
    _decreaseMask_T_518 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_64 =
    _decreaseMask_T_519 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_64 =
    increaseMask_0_64 | increaseMask_1_64 | increaseMask_2_64 | increaseMask_3_64
    | increaseMask_4_64 | increaseMask_5_64 | increaseMask_6_64 | increaseMask_7_64;
  wire              decrease_64 =
    decreaseMask_0_64 | decreaseMask_1_64 | decreaseMask_2_64 | decreaseMask_3_64
    | decreaseMask_4_64 | decreaseMask_5_64 | decreaseMask_6_64 | decreaseMask_7_64;
  wire              _decreaseMask_T_520 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h41 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_65 =
    _decreaseMask_T_520 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_521 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h41 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_65 =
    _decreaseMask_T_521 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_522 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h41 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_65 =
    _decreaseMask_T_522 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_523 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h41 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_65 =
    _decreaseMask_T_523 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_524 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h41 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_65 =
    _decreaseMask_T_524 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_525 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h41 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_65 =
    _decreaseMask_T_525 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_526 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h41 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_65 =
    _decreaseMask_T_526 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_527 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h41 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_65 =
    _decreaseMask_T_527 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_65 =
    _decreaseMask_T_520 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_65 =
    _decreaseMask_T_521 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_65 =
    _decreaseMask_T_522 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_65 =
    _decreaseMask_T_523 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_65 =
    _decreaseMask_T_524 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_65 =
    _decreaseMask_T_525 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_65 =
    _decreaseMask_T_526 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_65 =
    _decreaseMask_T_527 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_65 =
    increaseMask_0_65 | increaseMask_1_65 | increaseMask_2_65 | increaseMask_3_65
    | increaseMask_4_65 | increaseMask_5_65 | increaseMask_6_65 | increaseMask_7_65;
  wire              decrease_65 =
    decreaseMask_0_65 | decreaseMask_1_65 | decreaseMask_2_65 | decreaseMask_3_65
    | decreaseMask_4_65 | decreaseMask_5_65 | decreaseMask_6_65 | decreaseMask_7_65;
  wire              _decreaseMask_T_528 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h42 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_66 =
    _decreaseMask_T_528 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_529 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h42 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_66 =
    _decreaseMask_T_529 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_530 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h42 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_66 =
    _decreaseMask_T_530 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_531 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h42 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_66 =
    _decreaseMask_T_531 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_532 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h42 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_66 =
    _decreaseMask_T_532 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_533 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h42 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_66 =
    _decreaseMask_T_533 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_534 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h42 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_66 =
    _decreaseMask_T_534 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_535 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h42 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_66 =
    _decreaseMask_T_535 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_66 =
    _decreaseMask_T_528 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_66 =
    _decreaseMask_T_529 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_66 =
    _decreaseMask_T_530 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_66 =
    _decreaseMask_T_531 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_66 =
    _decreaseMask_T_532 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_66 =
    _decreaseMask_T_533 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_66 =
    _decreaseMask_T_534 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_66 =
    _decreaseMask_T_535 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_66 =
    increaseMask_0_66 | increaseMask_1_66 | increaseMask_2_66 | increaseMask_3_66
    | increaseMask_4_66 | increaseMask_5_66 | increaseMask_6_66 | increaseMask_7_66;
  wire              decrease_66 =
    decreaseMask_0_66 | decreaseMask_1_66 | decreaseMask_2_66 | decreaseMask_3_66
    | decreaseMask_4_66 | decreaseMask_5_66 | decreaseMask_6_66 | decreaseMask_7_66;
  wire              _decreaseMask_T_536 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h43 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_67 =
    _decreaseMask_T_536 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_537 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h43 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_67 =
    _decreaseMask_T_537 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_538 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h43 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_67 =
    _decreaseMask_T_538 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_539 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h43 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_67 =
    _decreaseMask_T_539 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_540 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h43 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_67 =
    _decreaseMask_T_540 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_541 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h43 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_67 =
    _decreaseMask_T_541 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_542 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h43 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_67 =
    _decreaseMask_T_542 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_543 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h43 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_67 =
    _decreaseMask_T_543 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_67 =
    _decreaseMask_T_536 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_67 =
    _decreaseMask_T_537 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_67 =
    _decreaseMask_T_538 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_67 =
    _decreaseMask_T_539 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_67 =
    _decreaseMask_T_540 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_67 =
    _decreaseMask_T_541 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_67 =
    _decreaseMask_T_542 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_67 =
    _decreaseMask_T_543 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_67 =
    increaseMask_0_67 | increaseMask_1_67 | increaseMask_2_67 | increaseMask_3_67
    | increaseMask_4_67 | increaseMask_5_67 | increaseMask_6_67 | increaseMask_7_67;
  wire              decrease_67 =
    decreaseMask_0_67 | decreaseMask_1_67 | decreaseMask_2_67 | decreaseMask_3_67
    | decreaseMask_4_67 | decreaseMask_5_67 | decreaseMask_6_67 | decreaseMask_7_67;
  wire              _decreaseMask_T_544 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h44 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_68 =
    _decreaseMask_T_544 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_545 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h44 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_68 =
    _decreaseMask_T_545 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_546 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h44 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_68 =
    _decreaseMask_T_546 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_547 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h44 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_68 =
    _decreaseMask_T_547 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_548 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h44 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_68 =
    _decreaseMask_T_548 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_549 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h44 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_68 =
    _decreaseMask_T_549 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_550 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h44 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_68 =
    _decreaseMask_T_550 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_551 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h44 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_68 =
    _decreaseMask_T_551 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_68 =
    _decreaseMask_T_544 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_68 =
    _decreaseMask_T_545 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_68 =
    _decreaseMask_T_546 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_68 =
    _decreaseMask_T_547 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_68 =
    _decreaseMask_T_548 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_68 =
    _decreaseMask_T_549 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_68 =
    _decreaseMask_T_550 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_68 =
    _decreaseMask_T_551 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_68 =
    increaseMask_0_68 | increaseMask_1_68 | increaseMask_2_68 | increaseMask_3_68
    | increaseMask_4_68 | increaseMask_5_68 | increaseMask_6_68 | increaseMask_7_68;
  wire              decrease_68 =
    decreaseMask_0_68 | decreaseMask_1_68 | decreaseMask_2_68 | decreaseMask_3_68
    | decreaseMask_4_68 | decreaseMask_5_68 | decreaseMask_6_68 | decreaseMask_7_68;
  wire              _decreaseMask_T_552 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h45 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_69 =
    _decreaseMask_T_552 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_553 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h45 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_69 =
    _decreaseMask_T_553 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_554 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h45 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_69 =
    _decreaseMask_T_554 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_555 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h45 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_69 =
    _decreaseMask_T_555 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_556 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h45 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_69 =
    _decreaseMask_T_556 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_557 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h45 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_69 =
    _decreaseMask_T_557 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_558 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h45 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_69 =
    _decreaseMask_T_558 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_559 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h45 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_69 =
    _decreaseMask_T_559 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_69 =
    _decreaseMask_T_552 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_69 =
    _decreaseMask_T_553 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_69 =
    _decreaseMask_T_554 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_69 =
    _decreaseMask_T_555 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_69 =
    _decreaseMask_T_556 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_69 =
    _decreaseMask_T_557 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_69 =
    _decreaseMask_T_558 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_69 =
    _decreaseMask_T_559 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_69 =
    increaseMask_0_69 | increaseMask_1_69 | increaseMask_2_69 | increaseMask_3_69
    | increaseMask_4_69 | increaseMask_5_69 | increaseMask_6_69 | increaseMask_7_69;
  wire              decrease_69 =
    decreaseMask_0_69 | decreaseMask_1_69 | decreaseMask_2_69 | decreaseMask_3_69
    | decreaseMask_4_69 | decreaseMask_5_69 | decreaseMask_6_69 | decreaseMask_7_69;
  wire              _decreaseMask_T_560 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h46 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_70 =
    _decreaseMask_T_560 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_561 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h46 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_70 =
    _decreaseMask_T_561 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_562 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h46 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_70 =
    _decreaseMask_T_562 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_563 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h46 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_70 =
    _decreaseMask_T_563 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_564 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h46 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_70 =
    _decreaseMask_T_564 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_565 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h46 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_70 =
    _decreaseMask_T_565 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_566 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h46 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_70 =
    _decreaseMask_T_566 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_567 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h46 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_70 =
    _decreaseMask_T_567 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_70 =
    _decreaseMask_T_560 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_70 =
    _decreaseMask_T_561 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_70 =
    _decreaseMask_T_562 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_70 =
    _decreaseMask_T_563 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_70 =
    _decreaseMask_T_564 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_70 =
    _decreaseMask_T_565 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_70 =
    _decreaseMask_T_566 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_70 =
    _decreaseMask_T_567 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_70 =
    increaseMask_0_70 | increaseMask_1_70 | increaseMask_2_70 | increaseMask_3_70
    | increaseMask_4_70 | increaseMask_5_70 | increaseMask_6_70 | increaseMask_7_70;
  wire              decrease_70 =
    decreaseMask_0_70 | decreaseMask_1_70 | decreaseMask_2_70 | decreaseMask_3_70
    | decreaseMask_4_70 | decreaseMask_5_70 | decreaseMask_6_70 | decreaseMask_7_70;
  wire              _decreaseMask_T_568 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h47 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_71 =
    _decreaseMask_T_568 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_569 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h47 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_71 =
    _decreaseMask_T_569 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_570 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h47 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_71 =
    _decreaseMask_T_570 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_571 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h47 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_71 =
    _decreaseMask_T_571 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_572 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h47 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_71 =
    _decreaseMask_T_572 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_573 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h47 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_71 =
    _decreaseMask_T_573 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_574 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h47 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_71 =
    _decreaseMask_T_574 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_575 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h47 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_71 =
    _decreaseMask_T_575 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_71 =
    _decreaseMask_T_568 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_71 =
    _decreaseMask_T_569 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_71 =
    _decreaseMask_T_570 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_71 =
    _decreaseMask_T_571 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_71 =
    _decreaseMask_T_572 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_71 =
    _decreaseMask_T_573 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_71 =
    _decreaseMask_T_574 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_71 =
    _decreaseMask_T_575 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_71 =
    increaseMask_0_71 | increaseMask_1_71 | increaseMask_2_71 | increaseMask_3_71
    | increaseMask_4_71 | increaseMask_5_71 | increaseMask_6_71 | increaseMask_7_71;
  wire              decrease_71 =
    decreaseMask_0_71 | decreaseMask_1_71 | decreaseMask_2_71 | decreaseMask_3_71
    | decreaseMask_4_71 | decreaseMask_5_71 | decreaseMask_6_71 | decreaseMask_7_71;
  wire              _decreaseMask_T_576 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h48 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_72 =
    _decreaseMask_T_576 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_577 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h48 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_72 =
    _decreaseMask_T_577 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_578 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h48 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_72 =
    _decreaseMask_T_578 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_579 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h48 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_72 =
    _decreaseMask_T_579 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_580 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h48 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_72 =
    _decreaseMask_T_580 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_581 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h48 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_72 =
    _decreaseMask_T_581 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_582 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h48 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_72 =
    _decreaseMask_T_582 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_583 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h48 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_72 =
    _decreaseMask_T_583 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_72 =
    _decreaseMask_T_576 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_72 =
    _decreaseMask_T_577 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_72 =
    _decreaseMask_T_578 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_72 =
    _decreaseMask_T_579 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_72 =
    _decreaseMask_T_580 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_72 =
    _decreaseMask_T_581 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_72 =
    _decreaseMask_T_582 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_72 =
    _decreaseMask_T_583 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_72 =
    increaseMask_0_72 | increaseMask_1_72 | increaseMask_2_72 | increaseMask_3_72
    | increaseMask_4_72 | increaseMask_5_72 | increaseMask_6_72 | increaseMask_7_72;
  wire              decrease_72 =
    decreaseMask_0_72 | decreaseMask_1_72 | decreaseMask_2_72 | decreaseMask_3_72
    | decreaseMask_4_72 | decreaseMask_5_72 | decreaseMask_6_72 | decreaseMask_7_72;
  wire              _decreaseMask_T_584 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h49 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_73 =
    _decreaseMask_T_584 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_585 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h49 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_73 =
    _decreaseMask_T_585 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_586 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h49 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_73 =
    _decreaseMask_T_586 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_587 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h49 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_73 =
    _decreaseMask_T_587 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_588 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h49 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_73 =
    _decreaseMask_T_588 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_589 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h49 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_73 =
    _decreaseMask_T_589 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_590 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h49 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_73 =
    _decreaseMask_T_590 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_591 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h49 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_73 =
    _decreaseMask_T_591 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_73 =
    _decreaseMask_T_584 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_73 =
    _decreaseMask_T_585 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_73 =
    _decreaseMask_T_586 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_73 =
    _decreaseMask_T_587 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_73 =
    _decreaseMask_T_588 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_73 =
    _decreaseMask_T_589 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_73 =
    _decreaseMask_T_590 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_73 =
    _decreaseMask_T_591 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_73 =
    increaseMask_0_73 | increaseMask_1_73 | increaseMask_2_73 | increaseMask_3_73
    | increaseMask_4_73 | increaseMask_5_73 | increaseMask_6_73 | increaseMask_7_73;
  wire              decrease_73 =
    decreaseMask_0_73 | decreaseMask_1_73 | decreaseMask_2_73 | decreaseMask_3_73
    | decreaseMask_4_73 | decreaseMask_5_73 | decreaseMask_6_73 | decreaseMask_7_73;
  wire              _decreaseMask_T_592 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h4A & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_74 =
    _decreaseMask_T_592 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_593 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h4A & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_74 =
    _decreaseMask_T_593 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_594 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h4A & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_74 =
    _decreaseMask_T_594 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_595 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h4A & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_74 =
    _decreaseMask_T_595 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_596 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h4A & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_74 =
    _decreaseMask_T_596 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_597 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h4A & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_74 =
    _decreaseMask_T_597 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_598 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h4A & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_74 =
    _decreaseMask_T_598 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_599 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h4A & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_74 =
    _decreaseMask_T_599 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_74 =
    _decreaseMask_T_592 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_74 =
    _decreaseMask_T_593 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_74 =
    _decreaseMask_T_594 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_74 =
    _decreaseMask_T_595 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_74 =
    _decreaseMask_T_596 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_74 =
    _decreaseMask_T_597 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_74 =
    _decreaseMask_T_598 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_74 =
    _decreaseMask_T_599 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_74 =
    increaseMask_0_74 | increaseMask_1_74 | increaseMask_2_74 | increaseMask_3_74
    | increaseMask_4_74 | increaseMask_5_74 | increaseMask_6_74 | increaseMask_7_74;
  wire              decrease_74 =
    decreaseMask_0_74 | decreaseMask_1_74 | decreaseMask_2_74 | decreaseMask_3_74
    | decreaseMask_4_74 | decreaseMask_5_74 | decreaseMask_6_74 | decreaseMask_7_74;
  wire              _decreaseMask_T_600 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h4B & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_75 =
    _decreaseMask_T_600 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_601 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h4B & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_75 =
    _decreaseMask_T_601 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_602 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h4B & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_75 =
    _decreaseMask_T_602 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_603 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h4B & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_75 =
    _decreaseMask_T_603 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_604 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h4B & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_75 =
    _decreaseMask_T_604 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_605 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h4B & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_75 =
    _decreaseMask_T_605 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_606 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h4B & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_75 =
    _decreaseMask_T_606 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_607 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h4B & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_75 =
    _decreaseMask_T_607 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_75 =
    _decreaseMask_T_600 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_75 =
    _decreaseMask_T_601 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_75 =
    _decreaseMask_T_602 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_75 =
    _decreaseMask_T_603 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_75 =
    _decreaseMask_T_604 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_75 =
    _decreaseMask_T_605 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_75 =
    _decreaseMask_T_606 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_75 =
    _decreaseMask_T_607 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_75 =
    increaseMask_0_75 | increaseMask_1_75 | increaseMask_2_75 | increaseMask_3_75
    | increaseMask_4_75 | increaseMask_5_75 | increaseMask_6_75 | increaseMask_7_75;
  wire              decrease_75 =
    decreaseMask_0_75 | decreaseMask_1_75 | decreaseMask_2_75 | decreaseMask_3_75
    | decreaseMask_4_75 | decreaseMask_5_75 | decreaseMask_6_75 | decreaseMask_7_75;
  wire              _decreaseMask_T_608 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h4C & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_76 =
    _decreaseMask_T_608 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_609 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h4C & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_76 =
    _decreaseMask_T_609 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_610 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h4C & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_76 =
    _decreaseMask_T_610 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_611 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h4C & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_76 =
    _decreaseMask_T_611 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_612 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h4C & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_76 =
    _decreaseMask_T_612 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_613 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h4C & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_76 =
    _decreaseMask_T_613 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_614 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h4C & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_76 =
    _decreaseMask_T_614 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_615 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h4C & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_76 =
    _decreaseMask_T_615 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_76 =
    _decreaseMask_T_608 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_76 =
    _decreaseMask_T_609 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_76 =
    _decreaseMask_T_610 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_76 =
    _decreaseMask_T_611 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_76 =
    _decreaseMask_T_612 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_76 =
    _decreaseMask_T_613 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_76 =
    _decreaseMask_T_614 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_76 =
    _decreaseMask_T_615 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_76 =
    increaseMask_0_76 | increaseMask_1_76 | increaseMask_2_76 | increaseMask_3_76
    | increaseMask_4_76 | increaseMask_5_76 | increaseMask_6_76 | increaseMask_7_76;
  wire              decrease_76 =
    decreaseMask_0_76 | decreaseMask_1_76 | decreaseMask_2_76 | decreaseMask_3_76
    | decreaseMask_4_76 | decreaseMask_5_76 | decreaseMask_6_76 | decreaseMask_7_76;
  wire              _decreaseMask_T_616 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h4D & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_77 =
    _decreaseMask_T_616 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_617 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h4D & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_77 =
    _decreaseMask_T_617 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_618 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h4D & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_77 =
    _decreaseMask_T_618 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_619 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h4D & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_77 =
    _decreaseMask_T_619 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_620 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h4D & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_77 =
    _decreaseMask_T_620 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_621 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h4D & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_77 =
    _decreaseMask_T_621 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_622 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h4D & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_77 =
    _decreaseMask_T_622 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_623 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h4D & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_77 =
    _decreaseMask_T_623 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_77 =
    _decreaseMask_T_616 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_77 =
    _decreaseMask_T_617 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_77 =
    _decreaseMask_T_618 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_77 =
    _decreaseMask_T_619 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_77 =
    _decreaseMask_T_620 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_77 =
    _decreaseMask_T_621 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_77 =
    _decreaseMask_T_622 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_77 =
    _decreaseMask_T_623 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_77 =
    increaseMask_0_77 | increaseMask_1_77 | increaseMask_2_77 | increaseMask_3_77
    | increaseMask_4_77 | increaseMask_5_77 | increaseMask_6_77 | increaseMask_7_77;
  wire              decrease_77 =
    decreaseMask_0_77 | decreaseMask_1_77 | decreaseMask_2_77 | decreaseMask_3_77
    | decreaseMask_4_77 | decreaseMask_5_77 | decreaseMask_6_77 | decreaseMask_7_77;
  wire              _decreaseMask_T_624 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h4E & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_78 =
    _decreaseMask_T_624 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_625 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h4E & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_78 =
    _decreaseMask_T_625 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_626 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h4E & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_78 =
    _decreaseMask_T_626 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_627 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h4E & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_78 =
    _decreaseMask_T_627 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_628 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h4E & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_78 =
    _decreaseMask_T_628 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_629 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h4E & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_78 =
    _decreaseMask_T_629 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_630 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h4E & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_78 =
    _decreaseMask_T_630 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_631 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h4E & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_78 =
    _decreaseMask_T_631 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_78 =
    _decreaseMask_T_624 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_78 =
    _decreaseMask_T_625 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_78 =
    _decreaseMask_T_626 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_78 =
    _decreaseMask_T_627 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_78 =
    _decreaseMask_T_628 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_78 =
    _decreaseMask_T_629 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_78 =
    _decreaseMask_T_630 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_78 =
    _decreaseMask_T_631 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_78 =
    increaseMask_0_78 | increaseMask_1_78 | increaseMask_2_78 | increaseMask_3_78
    | increaseMask_4_78 | increaseMask_5_78 | increaseMask_6_78 | increaseMask_7_78;
  wire              decrease_78 =
    decreaseMask_0_78 | decreaseMask_1_78 | decreaseMask_2_78 | decreaseMask_3_78
    | decreaseMask_4_78 | decreaseMask_5_78 | decreaseMask_6_78 | decreaseMask_7_78;
  wire              _decreaseMask_T_632 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h4F & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_79 =
    _decreaseMask_T_632 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_633 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h4F & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_79 =
    _decreaseMask_T_633 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_634 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h4F & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_79 =
    _decreaseMask_T_634 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_635 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h4F & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_79 =
    _decreaseMask_T_635 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_636 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h4F & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_79 =
    _decreaseMask_T_636 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_637 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h4F & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_79 =
    _decreaseMask_T_637 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_638 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h4F & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_79 =
    _decreaseMask_T_638 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_639 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h4F & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_79 =
    _decreaseMask_T_639 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_79 =
    _decreaseMask_T_632 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_79 =
    _decreaseMask_T_633 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_79 =
    _decreaseMask_T_634 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_79 =
    _decreaseMask_T_635 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_79 =
    _decreaseMask_T_636 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_79 =
    _decreaseMask_T_637 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_79 =
    _decreaseMask_T_638 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_79 =
    _decreaseMask_T_639 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_79 =
    increaseMask_0_79 | increaseMask_1_79 | increaseMask_2_79 | increaseMask_3_79
    | increaseMask_4_79 | increaseMask_5_79 | increaseMask_6_79 | increaseMask_7_79;
  wire              decrease_79 =
    decreaseMask_0_79 | decreaseMask_1_79 | decreaseMask_2_79 | decreaseMask_3_79
    | decreaseMask_4_79 | decreaseMask_5_79 | decreaseMask_6_79 | decreaseMask_7_79;
  wire              _decreaseMask_T_640 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h50 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_80 =
    _decreaseMask_T_640 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_641 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h50 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_80 =
    _decreaseMask_T_641 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_642 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h50 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_80 =
    _decreaseMask_T_642 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_643 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h50 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_80 =
    _decreaseMask_T_643 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_644 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h50 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_80 =
    _decreaseMask_T_644 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_645 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h50 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_80 =
    _decreaseMask_T_645 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_646 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h50 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_80 =
    _decreaseMask_T_646 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_647 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h50 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_80 =
    _decreaseMask_T_647 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_80 =
    _decreaseMask_T_640 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_80 =
    _decreaseMask_T_641 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_80 =
    _decreaseMask_T_642 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_80 =
    _decreaseMask_T_643 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_80 =
    _decreaseMask_T_644 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_80 =
    _decreaseMask_T_645 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_80 =
    _decreaseMask_T_646 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_80 =
    _decreaseMask_T_647 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_80 =
    increaseMask_0_80 | increaseMask_1_80 | increaseMask_2_80 | increaseMask_3_80
    | increaseMask_4_80 | increaseMask_5_80 | increaseMask_6_80 | increaseMask_7_80;
  wire              decrease_80 =
    decreaseMask_0_80 | decreaseMask_1_80 | decreaseMask_2_80 | decreaseMask_3_80
    | decreaseMask_4_80 | decreaseMask_5_80 | decreaseMask_6_80 | decreaseMask_7_80;
  wire              _decreaseMask_T_648 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h51 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_81 =
    _decreaseMask_T_648 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_649 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h51 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_81 =
    _decreaseMask_T_649 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_650 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h51 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_81 =
    _decreaseMask_T_650 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_651 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h51 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_81 =
    _decreaseMask_T_651 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_652 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h51 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_81 =
    _decreaseMask_T_652 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_653 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h51 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_81 =
    _decreaseMask_T_653 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_654 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h51 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_81 =
    _decreaseMask_T_654 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_655 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h51 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_81 =
    _decreaseMask_T_655 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_81 =
    _decreaseMask_T_648 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_81 =
    _decreaseMask_T_649 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_81 =
    _decreaseMask_T_650 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_81 =
    _decreaseMask_T_651 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_81 =
    _decreaseMask_T_652 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_81 =
    _decreaseMask_T_653 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_81 =
    _decreaseMask_T_654 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_81 =
    _decreaseMask_T_655 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_81 =
    increaseMask_0_81 | increaseMask_1_81 | increaseMask_2_81 | increaseMask_3_81
    | increaseMask_4_81 | increaseMask_5_81 | increaseMask_6_81 | increaseMask_7_81;
  wire              decrease_81 =
    decreaseMask_0_81 | decreaseMask_1_81 | decreaseMask_2_81 | decreaseMask_3_81
    | decreaseMask_4_81 | decreaseMask_5_81 | decreaseMask_6_81 | decreaseMask_7_81;
  wire              _decreaseMask_T_656 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h52 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_82 =
    _decreaseMask_T_656 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_657 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h52 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_82 =
    _decreaseMask_T_657 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_658 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h52 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_82 =
    _decreaseMask_T_658 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_659 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h52 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_82 =
    _decreaseMask_T_659 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_660 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h52 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_82 =
    _decreaseMask_T_660 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_661 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h52 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_82 =
    _decreaseMask_T_661 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_662 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h52 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_82 =
    _decreaseMask_T_662 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_663 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h52 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_82 =
    _decreaseMask_T_663 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_82 =
    _decreaseMask_T_656 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_82 =
    _decreaseMask_T_657 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_82 =
    _decreaseMask_T_658 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_82 =
    _decreaseMask_T_659 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_82 =
    _decreaseMask_T_660 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_82 =
    _decreaseMask_T_661 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_82 =
    _decreaseMask_T_662 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_82 =
    _decreaseMask_T_663 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_82 =
    increaseMask_0_82 | increaseMask_1_82 | increaseMask_2_82 | increaseMask_3_82
    | increaseMask_4_82 | increaseMask_5_82 | increaseMask_6_82 | increaseMask_7_82;
  wire              decrease_82 =
    decreaseMask_0_82 | decreaseMask_1_82 | decreaseMask_2_82 | decreaseMask_3_82
    | decreaseMask_4_82 | decreaseMask_5_82 | decreaseMask_6_82 | decreaseMask_7_82;
  wire              _decreaseMask_T_664 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h53 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_83 =
    _decreaseMask_T_664 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_665 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h53 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_83 =
    _decreaseMask_T_665 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_666 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h53 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_83 =
    _decreaseMask_T_666 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_667 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h53 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_83 =
    _decreaseMask_T_667 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_668 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h53 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_83 =
    _decreaseMask_T_668 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_669 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h53 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_83 =
    _decreaseMask_T_669 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_670 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h53 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_83 =
    _decreaseMask_T_670 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_671 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h53 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_83 =
    _decreaseMask_T_671 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_83 =
    _decreaseMask_T_664 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_83 =
    _decreaseMask_T_665 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_83 =
    _decreaseMask_T_666 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_83 =
    _decreaseMask_T_667 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_83 =
    _decreaseMask_T_668 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_83 =
    _decreaseMask_T_669 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_83 =
    _decreaseMask_T_670 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_83 =
    _decreaseMask_T_671 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_83 =
    increaseMask_0_83 | increaseMask_1_83 | increaseMask_2_83 | increaseMask_3_83
    | increaseMask_4_83 | increaseMask_5_83 | increaseMask_6_83 | increaseMask_7_83;
  wire              decrease_83 =
    decreaseMask_0_83 | decreaseMask_1_83 | decreaseMask_2_83 | decreaseMask_3_83
    | decreaseMask_4_83 | decreaseMask_5_83 | decreaseMask_6_83 | decreaseMask_7_83;
  wire              _decreaseMask_T_672 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h54 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_84 =
    _decreaseMask_T_672 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_673 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h54 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_84 =
    _decreaseMask_T_673 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_674 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h54 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_84 =
    _decreaseMask_T_674 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_675 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h54 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_84 =
    _decreaseMask_T_675 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_676 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h54 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_84 =
    _decreaseMask_T_676 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_677 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h54 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_84 =
    _decreaseMask_T_677 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_678 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h54 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_84 =
    _decreaseMask_T_678 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_679 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h54 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_84 =
    _decreaseMask_T_679 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_84 =
    _decreaseMask_T_672 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_84 =
    _decreaseMask_T_673 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_84 =
    _decreaseMask_T_674 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_84 =
    _decreaseMask_T_675 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_84 =
    _decreaseMask_T_676 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_84 =
    _decreaseMask_T_677 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_84 =
    _decreaseMask_T_678 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_84 =
    _decreaseMask_T_679 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_84 =
    increaseMask_0_84 | increaseMask_1_84 | increaseMask_2_84 | increaseMask_3_84
    | increaseMask_4_84 | increaseMask_5_84 | increaseMask_6_84 | increaseMask_7_84;
  wire              decrease_84 =
    decreaseMask_0_84 | decreaseMask_1_84 | decreaseMask_2_84 | decreaseMask_3_84
    | decreaseMask_4_84 | decreaseMask_5_84 | decreaseMask_6_84 | decreaseMask_7_84;
  wire              _decreaseMask_T_680 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h55 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_85 =
    _decreaseMask_T_680 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_681 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h55 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_85 =
    _decreaseMask_T_681 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_682 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h55 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_85 =
    _decreaseMask_T_682 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_683 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h55 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_85 =
    _decreaseMask_T_683 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_684 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h55 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_85 =
    _decreaseMask_T_684 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_685 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h55 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_85 =
    _decreaseMask_T_685 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_686 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h55 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_85 =
    _decreaseMask_T_686 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_687 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h55 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_85 =
    _decreaseMask_T_687 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_85 =
    _decreaseMask_T_680 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_85 =
    _decreaseMask_T_681 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_85 =
    _decreaseMask_T_682 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_85 =
    _decreaseMask_T_683 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_85 =
    _decreaseMask_T_684 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_85 =
    _decreaseMask_T_685 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_85 =
    _decreaseMask_T_686 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_85 =
    _decreaseMask_T_687 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_85 =
    increaseMask_0_85 | increaseMask_1_85 | increaseMask_2_85 | increaseMask_3_85
    | increaseMask_4_85 | increaseMask_5_85 | increaseMask_6_85 | increaseMask_7_85;
  wire              decrease_85 =
    decreaseMask_0_85 | decreaseMask_1_85 | decreaseMask_2_85 | decreaseMask_3_85
    | decreaseMask_4_85 | decreaseMask_5_85 | decreaseMask_6_85 | decreaseMask_7_85;
  wire              _decreaseMask_T_688 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h56 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_86 =
    _decreaseMask_T_688 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_689 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h56 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_86 =
    _decreaseMask_T_689 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_690 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h56 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_86 =
    _decreaseMask_T_690 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_691 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h56 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_86 =
    _decreaseMask_T_691 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_692 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h56 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_86 =
    _decreaseMask_T_692 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_693 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h56 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_86 =
    _decreaseMask_T_693 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_694 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h56 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_86 =
    _decreaseMask_T_694 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_695 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h56 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_86 =
    _decreaseMask_T_695 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_86 =
    _decreaseMask_T_688 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_86 =
    _decreaseMask_T_689 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_86 =
    _decreaseMask_T_690 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_86 =
    _decreaseMask_T_691 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_86 =
    _decreaseMask_T_692 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_86 =
    _decreaseMask_T_693 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_86 =
    _decreaseMask_T_694 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_86 =
    _decreaseMask_T_695 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_86 =
    increaseMask_0_86 | increaseMask_1_86 | increaseMask_2_86 | increaseMask_3_86
    | increaseMask_4_86 | increaseMask_5_86 | increaseMask_6_86 | increaseMask_7_86;
  wire              decrease_86 =
    decreaseMask_0_86 | decreaseMask_1_86 | decreaseMask_2_86 | decreaseMask_3_86
    | decreaseMask_4_86 | decreaseMask_5_86 | decreaseMask_6_86 | decreaseMask_7_86;
  wire              _decreaseMask_T_696 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h57 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_87 =
    _decreaseMask_T_696 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_697 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h57 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_87 =
    _decreaseMask_T_697 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_698 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h57 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_87 =
    _decreaseMask_T_698 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_699 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h57 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_87 =
    _decreaseMask_T_699 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_700 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h57 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_87 =
    _decreaseMask_T_700 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_701 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h57 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_87 =
    _decreaseMask_T_701 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_702 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h57 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_87 =
    _decreaseMask_T_702 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_703 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h57 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_87 =
    _decreaseMask_T_703 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_87 =
    _decreaseMask_T_696 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_87 =
    _decreaseMask_T_697 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_87 =
    _decreaseMask_T_698 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_87 =
    _decreaseMask_T_699 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_87 =
    _decreaseMask_T_700 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_87 =
    _decreaseMask_T_701 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_87 =
    _decreaseMask_T_702 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_87 =
    _decreaseMask_T_703 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_87 =
    increaseMask_0_87 | increaseMask_1_87 | increaseMask_2_87 | increaseMask_3_87
    | increaseMask_4_87 | increaseMask_5_87 | increaseMask_6_87 | increaseMask_7_87;
  wire              decrease_87 =
    decreaseMask_0_87 | decreaseMask_1_87 | decreaseMask_2_87 | decreaseMask_3_87
    | decreaseMask_4_87 | decreaseMask_5_87 | decreaseMask_6_87 | decreaseMask_7_87;
  wire              _decreaseMask_T_704 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h58 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_88 =
    _decreaseMask_T_704 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_705 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h58 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_88 =
    _decreaseMask_T_705 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_706 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h58 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_88 =
    _decreaseMask_T_706 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_707 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h58 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_88 =
    _decreaseMask_T_707 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_708 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h58 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_88 =
    _decreaseMask_T_708 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_709 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h58 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_88 =
    _decreaseMask_T_709 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_710 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h58 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_88 =
    _decreaseMask_T_710 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_711 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h58 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_88 =
    _decreaseMask_T_711 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_88 =
    _decreaseMask_T_704 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_88 =
    _decreaseMask_T_705 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_88 =
    _decreaseMask_T_706 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_88 =
    _decreaseMask_T_707 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_88 =
    _decreaseMask_T_708 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_88 =
    _decreaseMask_T_709 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_88 =
    _decreaseMask_T_710 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_88 =
    _decreaseMask_T_711 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_88 =
    increaseMask_0_88 | increaseMask_1_88 | increaseMask_2_88 | increaseMask_3_88
    | increaseMask_4_88 | increaseMask_5_88 | increaseMask_6_88 | increaseMask_7_88;
  wire              decrease_88 =
    decreaseMask_0_88 | decreaseMask_1_88 | decreaseMask_2_88 | decreaseMask_3_88
    | decreaseMask_4_88 | decreaseMask_5_88 | decreaseMask_6_88 | decreaseMask_7_88;
  wire              _decreaseMask_T_712 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h59 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_89 =
    _decreaseMask_T_712 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_713 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h59 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_89 =
    _decreaseMask_T_713 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_714 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h59 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_89 =
    _decreaseMask_T_714 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_715 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h59 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_89 =
    _decreaseMask_T_715 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_716 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h59 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_89 =
    _decreaseMask_T_716 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_717 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h59 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_89 =
    _decreaseMask_T_717 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_718 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h59 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_89 =
    _decreaseMask_T_718 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_719 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h59 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_89 =
    _decreaseMask_T_719 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_89 =
    _decreaseMask_T_712 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_89 =
    _decreaseMask_T_713 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_89 =
    _decreaseMask_T_714 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_89 =
    _decreaseMask_T_715 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_89 =
    _decreaseMask_T_716 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_89 =
    _decreaseMask_T_717 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_89 =
    _decreaseMask_T_718 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_89 =
    _decreaseMask_T_719 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_89 =
    increaseMask_0_89 | increaseMask_1_89 | increaseMask_2_89 | increaseMask_3_89
    | increaseMask_4_89 | increaseMask_5_89 | increaseMask_6_89 | increaseMask_7_89;
  wire              decrease_89 =
    decreaseMask_0_89 | decreaseMask_1_89 | decreaseMask_2_89 | decreaseMask_3_89
    | decreaseMask_4_89 | decreaseMask_5_89 | decreaseMask_6_89 | decreaseMask_7_89;
  wire              _decreaseMask_T_720 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h5A & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_90 =
    _decreaseMask_T_720 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_721 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h5A & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_90 =
    _decreaseMask_T_721 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_722 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h5A & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_90 =
    _decreaseMask_T_722 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_723 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h5A & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_90 =
    _decreaseMask_T_723 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_724 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h5A & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_90 =
    _decreaseMask_T_724 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_725 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h5A & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_90 =
    _decreaseMask_T_725 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_726 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h5A & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_90 =
    _decreaseMask_T_726 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_727 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h5A & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_90 =
    _decreaseMask_T_727 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_90 =
    _decreaseMask_T_720 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_90 =
    _decreaseMask_T_721 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_90 =
    _decreaseMask_T_722 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_90 =
    _decreaseMask_T_723 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_90 =
    _decreaseMask_T_724 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_90 =
    _decreaseMask_T_725 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_90 =
    _decreaseMask_T_726 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_90 =
    _decreaseMask_T_727 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_90 =
    increaseMask_0_90 | increaseMask_1_90 | increaseMask_2_90 | increaseMask_3_90
    | increaseMask_4_90 | increaseMask_5_90 | increaseMask_6_90 | increaseMask_7_90;
  wire              decrease_90 =
    decreaseMask_0_90 | decreaseMask_1_90 | decreaseMask_2_90 | decreaseMask_3_90
    | decreaseMask_4_90 | decreaseMask_5_90 | decreaseMask_6_90 | decreaseMask_7_90;
  wire              _decreaseMask_T_728 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h5B & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_91 =
    _decreaseMask_T_728 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_729 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h5B & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_91 =
    _decreaseMask_T_729 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_730 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h5B & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_91 =
    _decreaseMask_T_730 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_731 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h5B & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_91 =
    _decreaseMask_T_731 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_732 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h5B & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_91 =
    _decreaseMask_T_732 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_733 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h5B & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_91 =
    _decreaseMask_T_733 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_734 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h5B & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_91 =
    _decreaseMask_T_734 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_735 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h5B & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_91 =
    _decreaseMask_T_735 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_91 =
    _decreaseMask_T_728 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_91 =
    _decreaseMask_T_729 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_91 =
    _decreaseMask_T_730 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_91 =
    _decreaseMask_T_731 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_91 =
    _decreaseMask_T_732 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_91 =
    _decreaseMask_T_733 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_91 =
    _decreaseMask_T_734 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_91 =
    _decreaseMask_T_735 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_91 =
    increaseMask_0_91 | increaseMask_1_91 | increaseMask_2_91 | increaseMask_3_91
    | increaseMask_4_91 | increaseMask_5_91 | increaseMask_6_91 | increaseMask_7_91;
  wire              decrease_91 =
    decreaseMask_0_91 | decreaseMask_1_91 | decreaseMask_2_91 | decreaseMask_3_91
    | decreaseMask_4_91 | decreaseMask_5_91 | decreaseMask_6_91 | decreaseMask_7_91;
  wire              _decreaseMask_T_736 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h5C & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_92 =
    _decreaseMask_T_736 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_737 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h5C & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_92 =
    _decreaseMask_T_737 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_738 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h5C & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_92 =
    _decreaseMask_T_738 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_739 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h5C & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_92 =
    _decreaseMask_T_739 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_740 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h5C & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_92 =
    _decreaseMask_T_740 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_741 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h5C & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_92 =
    _decreaseMask_T_741 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_742 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h5C & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_92 =
    _decreaseMask_T_742 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_743 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h5C & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_92 =
    _decreaseMask_T_743 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_92 =
    _decreaseMask_T_736 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_92 =
    _decreaseMask_T_737 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_92 =
    _decreaseMask_T_738 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_92 =
    _decreaseMask_T_739 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_92 =
    _decreaseMask_T_740 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_92 =
    _decreaseMask_T_741 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_92 =
    _decreaseMask_T_742 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_92 =
    _decreaseMask_T_743 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_92 =
    increaseMask_0_92 | increaseMask_1_92 | increaseMask_2_92 | increaseMask_3_92
    | increaseMask_4_92 | increaseMask_5_92 | increaseMask_6_92 | increaseMask_7_92;
  wire              decrease_92 =
    decreaseMask_0_92 | decreaseMask_1_92 | decreaseMask_2_92 | decreaseMask_3_92
    | decreaseMask_4_92 | decreaseMask_5_92 | decreaseMask_6_92 | decreaseMask_7_92;
  wire              _decreaseMask_T_744 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h5D & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_93 =
    _decreaseMask_T_744 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_745 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h5D & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_93 =
    _decreaseMask_T_745 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_746 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h5D & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_93 =
    _decreaseMask_T_746 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_747 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h5D & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_93 =
    _decreaseMask_T_747 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_748 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h5D & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_93 =
    _decreaseMask_T_748 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_749 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h5D & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_93 =
    _decreaseMask_T_749 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_750 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h5D & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_93 =
    _decreaseMask_T_750 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_751 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h5D & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_93 =
    _decreaseMask_T_751 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_93 =
    _decreaseMask_T_744 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_93 =
    _decreaseMask_T_745 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_93 =
    _decreaseMask_T_746 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_93 =
    _decreaseMask_T_747 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_93 =
    _decreaseMask_T_748 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_93 =
    _decreaseMask_T_749 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_93 =
    _decreaseMask_T_750 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_93 =
    _decreaseMask_T_751 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_93 =
    increaseMask_0_93 | increaseMask_1_93 | increaseMask_2_93 | increaseMask_3_93
    | increaseMask_4_93 | increaseMask_5_93 | increaseMask_6_93 | increaseMask_7_93;
  wire              decrease_93 =
    decreaseMask_0_93 | decreaseMask_1_93 | decreaseMask_2_93 | decreaseMask_3_93
    | decreaseMask_4_93 | decreaseMask_5_93 | decreaseMask_6_93 | decreaseMask_7_93;
  wire              _decreaseMask_T_752 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h5E & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_94 =
    _decreaseMask_T_752 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_753 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h5E & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_94 =
    _decreaseMask_T_753 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_754 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h5E & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_94 =
    _decreaseMask_T_754 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_755 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h5E & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_94 =
    _decreaseMask_T_755 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_756 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h5E & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_94 =
    _decreaseMask_T_756 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_757 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h5E & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_94 =
    _decreaseMask_T_757 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_758 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h5E & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_94 =
    _decreaseMask_T_758 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_759 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h5E & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_94 =
    _decreaseMask_T_759 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_94 =
    _decreaseMask_T_752 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_94 =
    _decreaseMask_T_753 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_94 =
    _decreaseMask_T_754 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_94 =
    _decreaseMask_T_755 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_94 =
    _decreaseMask_T_756 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_94 =
    _decreaseMask_T_757 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_94 =
    _decreaseMask_T_758 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_94 =
    _decreaseMask_T_759 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_94 =
    increaseMask_0_94 | increaseMask_1_94 | increaseMask_2_94 | increaseMask_3_94
    | increaseMask_4_94 | increaseMask_5_94 | increaseMask_6_94 | increaseMask_7_94;
  wire              decrease_94 =
    decreaseMask_0_94 | decreaseMask_1_94 | decreaseMask_2_94 | decreaseMask_3_94
    | decreaseMask_4_94 | decreaseMask_5_94 | decreaseMask_6_94 | decreaseMask_7_94;
  wire              _decreaseMask_T_760 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h5F & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_95 =
    _decreaseMask_T_760 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_761 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h5F & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_95 =
    _decreaseMask_T_761 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_762 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h5F & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_95 =
    _decreaseMask_T_762 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_763 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h5F & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_95 =
    _decreaseMask_T_763 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_764 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h5F & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_95 =
    _decreaseMask_T_764 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_765 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h5F & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_95 =
    _decreaseMask_T_765 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_766 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h5F & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_95 =
    _decreaseMask_T_766 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_767 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h5F & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_95 =
    _decreaseMask_T_767 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_95 =
    _decreaseMask_T_760 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_95 =
    _decreaseMask_T_761 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_95 =
    _decreaseMask_T_762 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_95 =
    _decreaseMask_T_763 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_95 =
    _decreaseMask_T_764 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_95 =
    _decreaseMask_T_765 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_95 =
    _decreaseMask_T_766 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_95 =
    _decreaseMask_T_767 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_95 =
    increaseMask_0_95 | increaseMask_1_95 | increaseMask_2_95 | increaseMask_3_95
    | increaseMask_4_95 | increaseMask_5_95 | increaseMask_6_95 | increaseMask_7_95;
  wire              decrease_95 =
    decreaseMask_0_95 | decreaseMask_1_95 | decreaseMask_2_95 | decreaseMask_3_95
    | decreaseMask_4_95 | decreaseMask_5_95 | decreaseMask_6_95 | decreaseMask_7_95;
  wire              _decreaseMask_T_768 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h60 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_96 =
    _decreaseMask_T_768 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_769 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h60 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_96 =
    _decreaseMask_T_769 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_770 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h60 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_96 =
    _decreaseMask_T_770 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_771 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h60 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_96 =
    _decreaseMask_T_771 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_772 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h60 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_96 =
    _decreaseMask_T_772 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_773 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h60 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_96 =
    _decreaseMask_T_773 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_774 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h60 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_96 =
    _decreaseMask_T_774 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_775 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h60 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_96 =
    _decreaseMask_T_775 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_96 =
    _decreaseMask_T_768 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_96 =
    _decreaseMask_T_769 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_96 =
    _decreaseMask_T_770 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_96 =
    _decreaseMask_T_771 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_96 =
    _decreaseMask_T_772 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_96 =
    _decreaseMask_T_773 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_96 =
    _decreaseMask_T_774 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_96 =
    _decreaseMask_T_775 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_96 =
    increaseMask_0_96 | increaseMask_1_96 | increaseMask_2_96 | increaseMask_3_96
    | increaseMask_4_96 | increaseMask_5_96 | increaseMask_6_96 | increaseMask_7_96;
  wire              decrease_96 =
    decreaseMask_0_96 | decreaseMask_1_96 | decreaseMask_2_96 | decreaseMask_3_96
    | decreaseMask_4_96 | decreaseMask_5_96 | decreaseMask_6_96 | decreaseMask_7_96;
  wire              _decreaseMask_T_776 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h61 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_97 =
    _decreaseMask_T_776 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_777 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h61 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_97 =
    _decreaseMask_T_777 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_778 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h61 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_97 =
    _decreaseMask_T_778 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_779 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h61 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_97 =
    _decreaseMask_T_779 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_780 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h61 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_97 =
    _decreaseMask_T_780 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_781 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h61 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_97 =
    _decreaseMask_T_781 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_782 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h61 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_97 =
    _decreaseMask_T_782 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_783 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h61 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_97 =
    _decreaseMask_T_783 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_97 =
    _decreaseMask_T_776 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_97 =
    _decreaseMask_T_777 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_97 =
    _decreaseMask_T_778 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_97 =
    _decreaseMask_T_779 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_97 =
    _decreaseMask_T_780 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_97 =
    _decreaseMask_T_781 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_97 =
    _decreaseMask_T_782 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_97 =
    _decreaseMask_T_783 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_97 =
    increaseMask_0_97 | increaseMask_1_97 | increaseMask_2_97 | increaseMask_3_97
    | increaseMask_4_97 | increaseMask_5_97 | increaseMask_6_97 | increaseMask_7_97;
  wire              decrease_97 =
    decreaseMask_0_97 | decreaseMask_1_97 | decreaseMask_2_97 | decreaseMask_3_97
    | decreaseMask_4_97 | decreaseMask_5_97 | decreaseMask_6_97 | decreaseMask_7_97;
  wire              _decreaseMask_T_784 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h62 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_98 =
    _decreaseMask_T_784 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_785 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h62 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_98 =
    _decreaseMask_T_785 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_786 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h62 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_98 =
    _decreaseMask_T_786 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_787 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h62 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_98 =
    _decreaseMask_T_787 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_788 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h62 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_98 =
    _decreaseMask_T_788 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_789 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h62 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_98 =
    _decreaseMask_T_789 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_790 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h62 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_98 =
    _decreaseMask_T_790 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_791 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h62 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_98 =
    _decreaseMask_T_791 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_98 =
    _decreaseMask_T_784 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_98 =
    _decreaseMask_T_785 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_98 =
    _decreaseMask_T_786 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_98 =
    _decreaseMask_T_787 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_98 =
    _decreaseMask_T_788 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_98 =
    _decreaseMask_T_789 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_98 =
    _decreaseMask_T_790 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_98 =
    _decreaseMask_T_791 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_98 =
    increaseMask_0_98 | increaseMask_1_98 | increaseMask_2_98 | increaseMask_3_98
    | increaseMask_4_98 | increaseMask_5_98 | increaseMask_6_98 | increaseMask_7_98;
  wire              decrease_98 =
    decreaseMask_0_98 | decreaseMask_1_98 | decreaseMask_2_98 | decreaseMask_3_98
    | decreaseMask_4_98 | decreaseMask_5_98 | decreaseMask_6_98 | decreaseMask_7_98;
  wire              _decreaseMask_T_792 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h63 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_99 =
    _decreaseMask_T_792 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_793 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h63 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_99 =
    _decreaseMask_T_793 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_794 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h63 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_99 =
    _decreaseMask_T_794 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_795 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h63 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_99 =
    _decreaseMask_T_795 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_796 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h63 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_99 =
    _decreaseMask_T_796 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_797 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h63 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_99 =
    _decreaseMask_T_797 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_798 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h63 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_99 =
    _decreaseMask_T_798 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_799 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h63 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_99 =
    _decreaseMask_T_799 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_99 =
    _decreaseMask_T_792 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_99 =
    _decreaseMask_T_793 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_99 =
    _decreaseMask_T_794 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_99 =
    _decreaseMask_T_795 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_99 =
    _decreaseMask_T_796 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_99 =
    _decreaseMask_T_797 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_99 =
    _decreaseMask_T_798 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_99 =
    _decreaseMask_T_799 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_99 =
    increaseMask_0_99 | increaseMask_1_99 | increaseMask_2_99 | increaseMask_3_99
    | increaseMask_4_99 | increaseMask_5_99 | increaseMask_6_99 | increaseMask_7_99;
  wire              decrease_99 =
    decreaseMask_0_99 | decreaseMask_1_99 | decreaseMask_2_99 | decreaseMask_3_99
    | decreaseMask_4_99 | decreaseMask_5_99 | decreaseMask_6_99 | decreaseMask_7_99;
  wire              _decreaseMask_T_800 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h64 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_100 =
    _decreaseMask_T_800 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_801 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h64 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_100 =
    _decreaseMask_T_801 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_802 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h64 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_100 =
    _decreaseMask_T_802 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_803 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h64 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_100 =
    _decreaseMask_T_803 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_804 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h64 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_100 =
    _decreaseMask_T_804 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_805 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h64 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_100 =
    _decreaseMask_T_805 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_806 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h64 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_100 =
    _decreaseMask_T_806 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_807 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h64 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_100 =
    _decreaseMask_T_807 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_100 =
    _decreaseMask_T_800 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_100 =
    _decreaseMask_T_801 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_100 =
    _decreaseMask_T_802 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_100 =
    _decreaseMask_T_803 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_100 =
    _decreaseMask_T_804 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_100 =
    _decreaseMask_T_805 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_100 =
    _decreaseMask_T_806 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_100 =
    _decreaseMask_T_807 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_100 =
    increaseMask_0_100 | increaseMask_1_100 | increaseMask_2_100 | increaseMask_3_100
    | increaseMask_4_100 | increaseMask_5_100 | increaseMask_6_100 | increaseMask_7_100;
  wire              decrease_100 =
    decreaseMask_0_100 | decreaseMask_1_100 | decreaseMask_2_100 | decreaseMask_3_100
    | decreaseMask_4_100 | decreaseMask_5_100 | decreaseMask_6_100 | decreaseMask_7_100;
  wire              _decreaseMask_T_808 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h65 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_101 =
    _decreaseMask_T_808 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_809 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h65 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_101 =
    _decreaseMask_T_809 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_810 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h65 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_101 =
    _decreaseMask_T_810 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_811 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h65 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_101 =
    _decreaseMask_T_811 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_812 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h65 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_101 =
    _decreaseMask_T_812 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_813 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h65 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_101 =
    _decreaseMask_T_813 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_814 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h65 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_101 =
    _decreaseMask_T_814 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_815 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h65 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_101 =
    _decreaseMask_T_815 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_101 =
    _decreaseMask_T_808 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_101 =
    _decreaseMask_T_809 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_101 =
    _decreaseMask_T_810 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_101 =
    _decreaseMask_T_811 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_101 =
    _decreaseMask_T_812 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_101 =
    _decreaseMask_T_813 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_101 =
    _decreaseMask_T_814 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_101 =
    _decreaseMask_T_815 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_101 =
    increaseMask_0_101 | increaseMask_1_101 | increaseMask_2_101 | increaseMask_3_101
    | increaseMask_4_101 | increaseMask_5_101 | increaseMask_6_101 | increaseMask_7_101;
  wire              decrease_101 =
    decreaseMask_0_101 | decreaseMask_1_101 | decreaseMask_2_101 | decreaseMask_3_101
    | decreaseMask_4_101 | decreaseMask_5_101 | decreaseMask_6_101 | decreaseMask_7_101;
  wire              _decreaseMask_T_816 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h66 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_102 =
    _decreaseMask_T_816 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_817 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h66 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_102 =
    _decreaseMask_T_817 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_818 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h66 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_102 =
    _decreaseMask_T_818 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_819 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h66 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_102 =
    _decreaseMask_T_819 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_820 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h66 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_102 =
    _decreaseMask_T_820 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_821 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h66 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_102 =
    _decreaseMask_T_821 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_822 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h66 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_102 =
    _decreaseMask_T_822 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_823 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h66 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_102 =
    _decreaseMask_T_823 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_102 =
    _decreaseMask_T_816 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_102 =
    _decreaseMask_T_817 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_102 =
    _decreaseMask_T_818 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_102 =
    _decreaseMask_T_819 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_102 =
    _decreaseMask_T_820 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_102 =
    _decreaseMask_T_821 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_102 =
    _decreaseMask_T_822 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_102 =
    _decreaseMask_T_823 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_102 =
    increaseMask_0_102 | increaseMask_1_102 | increaseMask_2_102 | increaseMask_3_102
    | increaseMask_4_102 | increaseMask_5_102 | increaseMask_6_102 | increaseMask_7_102;
  wire              decrease_102 =
    decreaseMask_0_102 | decreaseMask_1_102 | decreaseMask_2_102 | decreaseMask_3_102
    | decreaseMask_4_102 | decreaseMask_5_102 | decreaseMask_6_102 | decreaseMask_7_102;
  wire              _decreaseMask_T_824 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h67 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_103 =
    _decreaseMask_T_824 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_825 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h67 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_103 =
    _decreaseMask_T_825 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_826 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h67 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_103 =
    _decreaseMask_T_826 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_827 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h67 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_103 =
    _decreaseMask_T_827 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_828 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h67 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_103 =
    _decreaseMask_T_828 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_829 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h67 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_103 =
    _decreaseMask_T_829 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_830 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h67 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_103 =
    _decreaseMask_T_830 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_831 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h67 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_103 =
    _decreaseMask_T_831 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_103 =
    _decreaseMask_T_824 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_103 =
    _decreaseMask_T_825 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_103 =
    _decreaseMask_T_826 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_103 =
    _decreaseMask_T_827 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_103 =
    _decreaseMask_T_828 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_103 =
    _decreaseMask_T_829 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_103 =
    _decreaseMask_T_830 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_103 =
    _decreaseMask_T_831 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_103 =
    increaseMask_0_103 | increaseMask_1_103 | increaseMask_2_103 | increaseMask_3_103
    | increaseMask_4_103 | increaseMask_5_103 | increaseMask_6_103 | increaseMask_7_103;
  wire              decrease_103 =
    decreaseMask_0_103 | decreaseMask_1_103 | decreaseMask_2_103 | decreaseMask_3_103
    | decreaseMask_4_103 | decreaseMask_5_103 | decreaseMask_6_103 | decreaseMask_7_103;
  wire              _decreaseMask_T_832 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h68 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_104 =
    _decreaseMask_T_832 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_833 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h68 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_104 =
    _decreaseMask_T_833 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_834 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h68 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_104 =
    _decreaseMask_T_834 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_835 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h68 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_104 =
    _decreaseMask_T_835 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_836 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h68 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_104 =
    _decreaseMask_T_836 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_837 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h68 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_104 =
    _decreaseMask_T_837 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_838 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h68 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_104 =
    _decreaseMask_T_838 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_839 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h68 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_104 =
    _decreaseMask_T_839 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_104 =
    _decreaseMask_T_832 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_104 =
    _decreaseMask_T_833 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_104 =
    _decreaseMask_T_834 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_104 =
    _decreaseMask_T_835 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_104 =
    _decreaseMask_T_836 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_104 =
    _decreaseMask_T_837 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_104 =
    _decreaseMask_T_838 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_104 =
    _decreaseMask_T_839 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_104 =
    increaseMask_0_104 | increaseMask_1_104 | increaseMask_2_104 | increaseMask_3_104
    | increaseMask_4_104 | increaseMask_5_104 | increaseMask_6_104 | increaseMask_7_104;
  wire              decrease_104 =
    decreaseMask_0_104 | decreaseMask_1_104 | decreaseMask_2_104 | decreaseMask_3_104
    | decreaseMask_4_104 | decreaseMask_5_104 | decreaseMask_6_104 | decreaseMask_7_104;
  wire              _decreaseMask_T_840 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h69 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_105 =
    _decreaseMask_T_840 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_841 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h69 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_105 =
    _decreaseMask_T_841 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_842 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h69 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_105 =
    _decreaseMask_T_842 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_843 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h69 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_105 =
    _decreaseMask_T_843 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_844 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h69 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_105 =
    _decreaseMask_T_844 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_845 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h69 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_105 =
    _decreaseMask_T_845 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_846 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h69 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_105 =
    _decreaseMask_T_846 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_847 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h69 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_105 =
    _decreaseMask_T_847 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_105 =
    _decreaseMask_T_840 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_105 =
    _decreaseMask_T_841 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_105 =
    _decreaseMask_T_842 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_105 =
    _decreaseMask_T_843 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_105 =
    _decreaseMask_T_844 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_105 =
    _decreaseMask_T_845 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_105 =
    _decreaseMask_T_846 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_105 =
    _decreaseMask_T_847 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_105 =
    increaseMask_0_105 | increaseMask_1_105 | increaseMask_2_105 | increaseMask_3_105
    | increaseMask_4_105 | increaseMask_5_105 | increaseMask_6_105 | increaseMask_7_105;
  wire              decrease_105 =
    decreaseMask_0_105 | decreaseMask_1_105 | decreaseMask_2_105 | decreaseMask_3_105
    | decreaseMask_4_105 | decreaseMask_5_105 | decreaseMask_6_105 | decreaseMask_7_105;
  wire              _decreaseMask_T_848 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h6A & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_106 =
    _decreaseMask_T_848 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_849 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h6A & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_106 =
    _decreaseMask_T_849 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_850 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h6A & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_106 =
    _decreaseMask_T_850 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_851 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h6A & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_106 =
    _decreaseMask_T_851 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_852 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h6A & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_106 =
    _decreaseMask_T_852 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_853 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h6A & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_106 =
    _decreaseMask_T_853 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_854 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h6A & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_106 =
    _decreaseMask_T_854 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_855 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h6A & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_106 =
    _decreaseMask_T_855 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_106 =
    _decreaseMask_T_848 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_106 =
    _decreaseMask_T_849 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_106 =
    _decreaseMask_T_850 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_106 =
    _decreaseMask_T_851 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_106 =
    _decreaseMask_T_852 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_106 =
    _decreaseMask_T_853 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_106 =
    _decreaseMask_T_854 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_106 =
    _decreaseMask_T_855 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_106 =
    increaseMask_0_106 | increaseMask_1_106 | increaseMask_2_106 | increaseMask_3_106
    | increaseMask_4_106 | increaseMask_5_106 | increaseMask_6_106 | increaseMask_7_106;
  wire              decrease_106 =
    decreaseMask_0_106 | decreaseMask_1_106 | decreaseMask_2_106 | decreaseMask_3_106
    | decreaseMask_4_106 | decreaseMask_5_106 | decreaseMask_6_106 | decreaseMask_7_106;
  wire              _decreaseMask_T_856 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h6B & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_107 =
    _decreaseMask_T_856 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_857 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h6B & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_107 =
    _decreaseMask_T_857 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_858 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h6B & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_107 =
    _decreaseMask_T_858 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_859 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h6B & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_107 =
    _decreaseMask_T_859 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_860 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h6B & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_107 =
    _decreaseMask_T_860 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_861 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h6B & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_107 =
    _decreaseMask_T_861 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_862 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h6B & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_107 =
    _decreaseMask_T_862 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_863 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h6B & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_107 =
    _decreaseMask_T_863 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_107 =
    _decreaseMask_T_856 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_107 =
    _decreaseMask_T_857 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_107 =
    _decreaseMask_T_858 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_107 =
    _decreaseMask_T_859 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_107 =
    _decreaseMask_T_860 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_107 =
    _decreaseMask_T_861 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_107 =
    _decreaseMask_T_862 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_107 =
    _decreaseMask_T_863 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_107 =
    increaseMask_0_107 | increaseMask_1_107 | increaseMask_2_107 | increaseMask_3_107
    | increaseMask_4_107 | increaseMask_5_107 | increaseMask_6_107 | increaseMask_7_107;
  wire              decrease_107 =
    decreaseMask_0_107 | decreaseMask_1_107 | decreaseMask_2_107 | decreaseMask_3_107
    | decreaseMask_4_107 | decreaseMask_5_107 | decreaseMask_6_107 | decreaseMask_7_107;
  wire              _decreaseMask_T_864 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h6C & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_108 =
    _decreaseMask_T_864 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_865 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h6C & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_108 =
    _decreaseMask_T_865 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_866 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h6C & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_108 =
    _decreaseMask_T_866 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_867 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h6C & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_108 =
    _decreaseMask_T_867 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_868 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h6C & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_108 =
    _decreaseMask_T_868 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_869 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h6C & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_108 =
    _decreaseMask_T_869 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_870 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h6C & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_108 =
    _decreaseMask_T_870 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_871 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h6C & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_108 =
    _decreaseMask_T_871 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_108 =
    _decreaseMask_T_864 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_108 =
    _decreaseMask_T_865 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_108 =
    _decreaseMask_T_866 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_108 =
    _decreaseMask_T_867 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_108 =
    _decreaseMask_T_868 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_108 =
    _decreaseMask_T_869 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_108 =
    _decreaseMask_T_870 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_108 =
    _decreaseMask_T_871 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_108 =
    increaseMask_0_108 | increaseMask_1_108 | increaseMask_2_108 | increaseMask_3_108
    | increaseMask_4_108 | increaseMask_5_108 | increaseMask_6_108 | increaseMask_7_108;
  wire              decrease_108 =
    decreaseMask_0_108 | decreaseMask_1_108 | decreaseMask_2_108 | decreaseMask_3_108
    | decreaseMask_4_108 | decreaseMask_5_108 | decreaseMask_6_108 | decreaseMask_7_108;
  wire              _decreaseMask_T_872 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h6D & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_109 =
    _decreaseMask_T_872 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_873 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h6D & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_109 =
    _decreaseMask_T_873 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_874 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h6D & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_109 =
    _decreaseMask_T_874 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_875 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h6D & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_109 =
    _decreaseMask_T_875 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_876 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h6D & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_109 =
    _decreaseMask_T_876 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_877 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h6D & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_109 =
    _decreaseMask_T_877 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_878 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h6D & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_109 =
    _decreaseMask_T_878 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_879 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h6D & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_109 =
    _decreaseMask_T_879 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_109 =
    _decreaseMask_T_872 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_109 =
    _decreaseMask_T_873 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_109 =
    _decreaseMask_T_874 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_109 =
    _decreaseMask_T_875 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_109 =
    _decreaseMask_T_876 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_109 =
    _decreaseMask_T_877 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_109 =
    _decreaseMask_T_878 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_109 =
    _decreaseMask_T_879 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_109 =
    increaseMask_0_109 | increaseMask_1_109 | increaseMask_2_109 | increaseMask_3_109
    | increaseMask_4_109 | increaseMask_5_109 | increaseMask_6_109 | increaseMask_7_109;
  wire              decrease_109 =
    decreaseMask_0_109 | decreaseMask_1_109 | decreaseMask_2_109 | decreaseMask_3_109
    | decreaseMask_4_109 | decreaseMask_5_109 | decreaseMask_6_109 | decreaseMask_7_109;
  wire              _decreaseMask_T_880 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h6E & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_110 =
    _decreaseMask_T_880 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_881 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h6E & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_110 =
    _decreaseMask_T_881 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_882 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h6E & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_110 =
    _decreaseMask_T_882 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_883 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h6E & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_110 =
    _decreaseMask_T_883 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_884 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h6E & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_110 =
    _decreaseMask_T_884 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_885 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h6E & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_110 =
    _decreaseMask_T_885 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_886 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h6E & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_110 =
    _decreaseMask_T_886 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_887 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h6E & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_110 =
    _decreaseMask_T_887 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_110 =
    _decreaseMask_T_880 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_110 =
    _decreaseMask_T_881 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_110 =
    _decreaseMask_T_882 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_110 =
    _decreaseMask_T_883 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_110 =
    _decreaseMask_T_884 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_110 =
    _decreaseMask_T_885 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_110 =
    _decreaseMask_T_886 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_110 =
    _decreaseMask_T_887 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_110 =
    increaseMask_0_110 | increaseMask_1_110 | increaseMask_2_110 | increaseMask_3_110
    | increaseMask_4_110 | increaseMask_5_110 | increaseMask_6_110 | increaseMask_7_110;
  wire              decrease_110 =
    decreaseMask_0_110 | decreaseMask_1_110 | decreaseMask_2_110 | decreaseMask_3_110
    | decreaseMask_4_110 | decreaseMask_5_110 | decreaseMask_6_110 | decreaseMask_7_110;
  wire              _decreaseMask_T_888 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h6F & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_111 =
    _decreaseMask_T_888 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_889 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h6F & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_111 =
    _decreaseMask_T_889 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_890 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h6F & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_111 =
    _decreaseMask_T_890 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_891 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h6F & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_111 =
    _decreaseMask_T_891 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_892 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h6F & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_111 =
    _decreaseMask_T_892 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_893 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h6F & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_111 =
    _decreaseMask_T_893 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_894 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h6F & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_111 =
    _decreaseMask_T_894 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_895 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h6F & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_111 =
    _decreaseMask_T_895 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_111 =
    _decreaseMask_T_888 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_111 =
    _decreaseMask_T_889 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_111 =
    _decreaseMask_T_890 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_111 =
    _decreaseMask_T_891 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_111 =
    _decreaseMask_T_892 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_111 =
    _decreaseMask_T_893 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_111 =
    _decreaseMask_T_894 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_111 =
    _decreaseMask_T_895 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_111 =
    increaseMask_0_111 | increaseMask_1_111 | increaseMask_2_111 | increaseMask_3_111
    | increaseMask_4_111 | increaseMask_5_111 | increaseMask_6_111 | increaseMask_7_111;
  wire              decrease_111 =
    decreaseMask_0_111 | decreaseMask_1_111 | decreaseMask_2_111 | decreaseMask_3_111
    | decreaseMask_4_111 | decreaseMask_5_111 | decreaseMask_6_111 | decreaseMask_7_111;
  wire              _decreaseMask_T_896 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h70 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_112 =
    _decreaseMask_T_896 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_897 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h70 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_112 =
    _decreaseMask_T_897 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_898 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h70 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_112 =
    _decreaseMask_T_898 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_899 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h70 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_112 =
    _decreaseMask_T_899 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_900 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h70 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_112 =
    _decreaseMask_T_900 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_901 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h70 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_112 =
    _decreaseMask_T_901 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_902 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h70 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_112 =
    _decreaseMask_T_902 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_903 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h70 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_112 =
    _decreaseMask_T_903 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_112 =
    _decreaseMask_T_896 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_112 =
    _decreaseMask_T_897 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_112 =
    _decreaseMask_T_898 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_112 =
    _decreaseMask_T_899 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_112 =
    _decreaseMask_T_900 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_112 =
    _decreaseMask_T_901 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_112 =
    _decreaseMask_T_902 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_112 =
    _decreaseMask_T_903 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_112 =
    increaseMask_0_112 | increaseMask_1_112 | increaseMask_2_112 | increaseMask_3_112
    | increaseMask_4_112 | increaseMask_5_112 | increaseMask_6_112 | increaseMask_7_112;
  wire              decrease_112 =
    decreaseMask_0_112 | decreaseMask_1_112 | decreaseMask_2_112 | decreaseMask_3_112
    | decreaseMask_4_112 | decreaseMask_5_112 | decreaseMask_6_112 | decreaseMask_7_112;
  wire              _decreaseMask_T_904 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h71 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_113 =
    _decreaseMask_T_904 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_905 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h71 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_113 =
    _decreaseMask_T_905 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_906 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h71 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_113 =
    _decreaseMask_T_906 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_907 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h71 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_113 =
    _decreaseMask_T_907 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_908 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h71 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_113 =
    _decreaseMask_T_908 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_909 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h71 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_113 =
    _decreaseMask_T_909 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_910 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h71 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_113 =
    _decreaseMask_T_910 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_911 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h71 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_113 =
    _decreaseMask_T_911 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_113 =
    _decreaseMask_T_904 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_113 =
    _decreaseMask_T_905 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_113 =
    _decreaseMask_T_906 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_113 =
    _decreaseMask_T_907 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_113 =
    _decreaseMask_T_908 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_113 =
    _decreaseMask_T_909 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_113 =
    _decreaseMask_T_910 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_113 =
    _decreaseMask_T_911 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_113 =
    increaseMask_0_113 | increaseMask_1_113 | increaseMask_2_113 | increaseMask_3_113
    | increaseMask_4_113 | increaseMask_5_113 | increaseMask_6_113 | increaseMask_7_113;
  wire              decrease_113 =
    decreaseMask_0_113 | decreaseMask_1_113 | decreaseMask_2_113 | decreaseMask_3_113
    | decreaseMask_4_113 | decreaseMask_5_113 | decreaseMask_6_113 | decreaseMask_7_113;
  wire              _decreaseMask_T_912 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h72 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_114 =
    _decreaseMask_T_912 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_913 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h72 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_114 =
    _decreaseMask_T_913 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_914 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h72 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_114 =
    _decreaseMask_T_914 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_915 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h72 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_114 =
    _decreaseMask_T_915 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_916 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h72 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_114 =
    _decreaseMask_T_916 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_917 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h72 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_114 =
    _decreaseMask_T_917 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_918 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h72 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_114 =
    _decreaseMask_T_918 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_919 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h72 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_114 =
    _decreaseMask_T_919 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_114 =
    _decreaseMask_T_912 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_114 =
    _decreaseMask_T_913 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_114 =
    _decreaseMask_T_914 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_114 =
    _decreaseMask_T_915 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_114 =
    _decreaseMask_T_916 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_114 =
    _decreaseMask_T_917 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_114 =
    _decreaseMask_T_918 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_114 =
    _decreaseMask_T_919 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_114 =
    increaseMask_0_114 | increaseMask_1_114 | increaseMask_2_114 | increaseMask_3_114
    | increaseMask_4_114 | increaseMask_5_114 | increaseMask_6_114 | increaseMask_7_114;
  wire              decrease_114 =
    decreaseMask_0_114 | decreaseMask_1_114 | decreaseMask_2_114 | decreaseMask_3_114
    | decreaseMask_4_114 | decreaseMask_5_114 | decreaseMask_6_114 | decreaseMask_7_114;
  wire              _decreaseMask_T_920 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h73 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_115 =
    _decreaseMask_T_920 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_921 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h73 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_115 =
    _decreaseMask_T_921 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_922 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h73 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_115 =
    _decreaseMask_T_922 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_923 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h73 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_115 =
    _decreaseMask_T_923 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_924 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h73 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_115 =
    _decreaseMask_T_924 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_925 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h73 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_115 =
    _decreaseMask_T_925 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_926 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h73 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_115 =
    _decreaseMask_T_926 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_927 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h73 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_115 =
    _decreaseMask_T_927 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_115 =
    _decreaseMask_T_920 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_115 =
    _decreaseMask_T_921 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_115 =
    _decreaseMask_T_922 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_115 =
    _decreaseMask_T_923 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_115 =
    _decreaseMask_T_924 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_115 =
    _decreaseMask_T_925 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_115 =
    _decreaseMask_T_926 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_115 =
    _decreaseMask_T_927 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_115 =
    increaseMask_0_115 | increaseMask_1_115 | increaseMask_2_115 | increaseMask_3_115
    | increaseMask_4_115 | increaseMask_5_115 | increaseMask_6_115 | increaseMask_7_115;
  wire              decrease_115 =
    decreaseMask_0_115 | decreaseMask_1_115 | decreaseMask_2_115 | decreaseMask_3_115
    | decreaseMask_4_115 | decreaseMask_5_115 | decreaseMask_6_115 | decreaseMask_7_115;
  wire              _decreaseMask_T_928 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h74 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_116 =
    _decreaseMask_T_928 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_929 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h74 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_116 =
    _decreaseMask_T_929 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_930 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h74 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_116 =
    _decreaseMask_T_930 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_931 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h74 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_116 =
    _decreaseMask_T_931 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_932 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h74 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_116 =
    _decreaseMask_T_932 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_933 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h74 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_116 =
    _decreaseMask_T_933 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_934 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h74 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_116 =
    _decreaseMask_T_934 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_935 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h74 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_116 =
    _decreaseMask_T_935 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_116 =
    _decreaseMask_T_928 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_116 =
    _decreaseMask_T_929 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_116 =
    _decreaseMask_T_930 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_116 =
    _decreaseMask_T_931 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_116 =
    _decreaseMask_T_932 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_116 =
    _decreaseMask_T_933 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_116 =
    _decreaseMask_T_934 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_116 =
    _decreaseMask_T_935 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_116 =
    increaseMask_0_116 | increaseMask_1_116 | increaseMask_2_116 | increaseMask_3_116
    | increaseMask_4_116 | increaseMask_5_116 | increaseMask_6_116 | increaseMask_7_116;
  wire              decrease_116 =
    decreaseMask_0_116 | decreaseMask_1_116 | decreaseMask_2_116 | decreaseMask_3_116
    | decreaseMask_4_116 | decreaseMask_5_116 | decreaseMask_6_116 | decreaseMask_7_116;
  wire              _decreaseMask_T_936 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h75 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_117 =
    _decreaseMask_T_936 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_937 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h75 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_117 =
    _decreaseMask_T_937 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_938 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h75 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_117 =
    _decreaseMask_T_938 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_939 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h75 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_117 =
    _decreaseMask_T_939 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_940 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h75 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_117 =
    _decreaseMask_T_940 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_941 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h75 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_117 =
    _decreaseMask_T_941 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_942 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h75 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_117 =
    _decreaseMask_T_942 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_943 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h75 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_117 =
    _decreaseMask_T_943 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_117 =
    _decreaseMask_T_936 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_117 =
    _decreaseMask_T_937 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_117 =
    _decreaseMask_T_938 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_117 =
    _decreaseMask_T_939 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_117 =
    _decreaseMask_T_940 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_117 =
    _decreaseMask_T_941 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_117 =
    _decreaseMask_T_942 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_117 =
    _decreaseMask_T_943 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_117 =
    increaseMask_0_117 | increaseMask_1_117 | increaseMask_2_117 | increaseMask_3_117
    | increaseMask_4_117 | increaseMask_5_117 | increaseMask_6_117 | increaseMask_7_117;
  wire              decrease_117 =
    decreaseMask_0_117 | decreaseMask_1_117 | decreaseMask_2_117 | decreaseMask_3_117
    | decreaseMask_4_117 | decreaseMask_5_117 | decreaseMask_6_117 | decreaseMask_7_117;
  wire              _decreaseMask_T_944 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h76 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_118 =
    _decreaseMask_T_944 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_945 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h76 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_118 =
    _decreaseMask_T_945 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_946 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h76 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_118 =
    _decreaseMask_T_946 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_947 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h76 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_118 =
    _decreaseMask_T_947 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_948 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h76 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_118 =
    _decreaseMask_T_948 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_949 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h76 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_118 =
    _decreaseMask_T_949 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_950 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h76 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_118 =
    _decreaseMask_T_950 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_951 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h76 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_118 =
    _decreaseMask_T_951 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_118 =
    _decreaseMask_T_944 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_118 =
    _decreaseMask_T_945 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_118 =
    _decreaseMask_T_946 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_118 =
    _decreaseMask_T_947 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_118 =
    _decreaseMask_T_948 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_118 =
    _decreaseMask_T_949 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_118 =
    _decreaseMask_T_950 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_118 =
    _decreaseMask_T_951 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_118 =
    increaseMask_0_118 | increaseMask_1_118 | increaseMask_2_118 | increaseMask_3_118
    | increaseMask_4_118 | increaseMask_5_118 | increaseMask_6_118 | increaseMask_7_118;
  wire              decrease_118 =
    decreaseMask_0_118 | decreaseMask_1_118 | decreaseMask_2_118 | decreaseMask_3_118
    | decreaseMask_4_118 | decreaseMask_5_118 | decreaseMask_6_118 | decreaseMask_7_118;
  wire              _decreaseMask_T_952 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h77 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_119 =
    _decreaseMask_T_952 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_953 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h77 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_119 =
    _decreaseMask_T_953 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_954 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h77 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_119 =
    _decreaseMask_T_954 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_955 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h77 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_119 =
    _decreaseMask_T_955 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_956 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h77 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_119 =
    _decreaseMask_T_956 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_957 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h77 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_119 =
    _decreaseMask_T_957 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_958 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h77 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_119 =
    _decreaseMask_T_958 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_959 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h77 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_119 =
    _decreaseMask_T_959 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_119 =
    _decreaseMask_T_952 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_119 =
    _decreaseMask_T_953 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_119 =
    _decreaseMask_T_954 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_119 =
    _decreaseMask_T_955 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_119 =
    _decreaseMask_T_956 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_119 =
    _decreaseMask_T_957 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_119 =
    _decreaseMask_T_958 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_119 =
    _decreaseMask_T_959 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_119 =
    increaseMask_0_119 | increaseMask_1_119 | increaseMask_2_119 | increaseMask_3_119
    | increaseMask_4_119 | increaseMask_5_119 | increaseMask_6_119 | increaseMask_7_119;
  wire              decrease_119 =
    decreaseMask_0_119 | decreaseMask_1_119 | decreaseMask_2_119 | decreaseMask_3_119
    | decreaseMask_4_119 | decreaseMask_5_119 | decreaseMask_6_119 | decreaseMask_7_119;
  wire              _decreaseMask_T_960 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h78 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_120 =
    _decreaseMask_T_960 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_961 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h78 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_120 =
    _decreaseMask_T_961 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_962 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h78 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_120 =
    _decreaseMask_T_962 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_963 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h78 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_120 =
    _decreaseMask_T_963 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_964 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h78 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_120 =
    _decreaseMask_T_964 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_965 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h78 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_120 =
    _decreaseMask_T_965 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_966 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h78 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_120 =
    _decreaseMask_T_966 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_967 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h78 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_120 =
    _decreaseMask_T_967 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_120 =
    _decreaseMask_T_960 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_120 =
    _decreaseMask_T_961 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_120 =
    _decreaseMask_T_962 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_120 =
    _decreaseMask_T_963 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_120 =
    _decreaseMask_T_964 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_120 =
    _decreaseMask_T_965 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_120 =
    _decreaseMask_T_966 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_120 =
    _decreaseMask_T_967 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_120 =
    increaseMask_0_120 | increaseMask_1_120 | increaseMask_2_120 | increaseMask_3_120
    | increaseMask_4_120 | increaseMask_5_120 | increaseMask_6_120 | increaseMask_7_120;
  wire              decrease_120 =
    decreaseMask_0_120 | decreaseMask_1_120 | decreaseMask_2_120 | decreaseMask_3_120
    | decreaseMask_4_120 | decreaseMask_5_120 | decreaseMask_6_120 | decreaseMask_7_120;
  wire              _decreaseMask_T_968 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h79 & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_121 =
    _decreaseMask_T_968 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_969 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h79 & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_121 =
    _decreaseMask_T_969 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_970 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h79 & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_121 =
    _decreaseMask_T_970 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_971 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h79 & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_121 =
    _decreaseMask_T_971 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_972 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h79 & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_121 =
    _decreaseMask_T_972 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_973 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h79 & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_121 =
    _decreaseMask_T_973 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_974 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h79 & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_121 =
    _decreaseMask_T_974 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_975 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h79 & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_121 =
    _decreaseMask_T_975 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_121 =
    _decreaseMask_T_968 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_121 =
    _decreaseMask_T_969 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_121 =
    _decreaseMask_T_970 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_121 =
    _decreaseMask_T_971 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_121 =
    _decreaseMask_T_972 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_121 =
    _decreaseMask_T_973 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_121 =
    _decreaseMask_T_974 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_121 =
    _decreaseMask_T_975 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_121 =
    increaseMask_0_121 | increaseMask_1_121 | increaseMask_2_121 | increaseMask_3_121
    | increaseMask_4_121 | increaseMask_5_121 | increaseMask_6_121 | increaseMask_7_121;
  wire              decrease_121 =
    decreaseMask_0_121 | decreaseMask_1_121 | decreaseMask_2_121 | decreaseMask_3_121
    | decreaseMask_4_121 | decreaseMask_5_121 | decreaseMask_6_121 | decreaseMask_7_121;
  wire              _decreaseMask_T_976 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h7A & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_122 =
    _decreaseMask_T_976 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_977 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h7A & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_122 =
    _decreaseMask_T_977 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_978 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h7A & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_122 =
    _decreaseMask_T_978 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_979 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h7A & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_122 =
    _decreaseMask_T_979 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_980 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h7A & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_122 =
    _decreaseMask_T_980 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_981 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h7A & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_122 =
    _decreaseMask_T_981 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_982 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h7A & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_122 =
    _decreaseMask_T_982 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_983 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h7A & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_122 =
    _decreaseMask_T_983 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_122 =
    _decreaseMask_T_976 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_122 =
    _decreaseMask_T_977 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_122 =
    _decreaseMask_T_978 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_122 =
    _decreaseMask_T_979 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_122 =
    _decreaseMask_T_980 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_122 =
    _decreaseMask_T_981 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_122 =
    _decreaseMask_T_982 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_122 =
    _decreaseMask_T_983 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_122 =
    increaseMask_0_122 | increaseMask_1_122 | increaseMask_2_122 | increaseMask_3_122
    | increaseMask_4_122 | increaseMask_5_122 | increaseMask_6_122 | increaseMask_7_122;
  wire              decrease_122 =
    decreaseMask_0_122 | decreaseMask_1_122 | decreaseMask_2_122 | decreaseMask_3_122
    | decreaseMask_4_122 | decreaseMask_5_122 | decreaseMask_6_122 | decreaseMask_7_122;
  wire              _decreaseMask_T_984 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h7B & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_123 =
    _decreaseMask_T_984 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_985 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h7B & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_123 =
    _decreaseMask_T_985 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_986 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h7B & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_123 =
    _decreaseMask_T_986 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_987 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h7B & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_123 =
    _decreaseMask_T_987 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_988 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h7B & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_123 =
    _decreaseMask_T_988 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_989 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h7B & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_123 =
    _decreaseMask_T_989 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_990 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h7B & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_123 =
    _decreaseMask_T_990 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_991 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h7B & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_123 =
    _decreaseMask_T_991 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_123 =
    _decreaseMask_T_984 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_123 =
    _decreaseMask_T_985 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_123 =
    _decreaseMask_T_986 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_123 =
    _decreaseMask_T_987 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_123 =
    _decreaseMask_T_988 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_123 =
    _decreaseMask_T_989 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_123 =
    _decreaseMask_T_990 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_123 =
    _decreaseMask_T_991 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_123 =
    increaseMask_0_123 | increaseMask_1_123 | increaseMask_2_123 | increaseMask_3_123
    | increaseMask_4_123 | increaseMask_5_123 | increaseMask_6_123 | increaseMask_7_123;
  wire              decrease_123 =
    decreaseMask_0_123 | decreaseMask_1_123 | decreaseMask_2_123 | decreaseMask_3_123
    | decreaseMask_4_123 | decreaseMask_5_123 | decreaseMask_6_123 | decreaseMask_7_123;
  wire              _decreaseMask_T_992 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h7C & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_124 =
    _decreaseMask_T_992 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_993 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h7C & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_124 =
    _decreaseMask_T_993 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_994 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h7C & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_124 =
    _decreaseMask_T_994 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_995 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h7C & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_124 =
    _decreaseMask_T_995 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_996 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h7C & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_124 =
    _decreaseMask_T_996 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_997 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h7C & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_124 =
    _decreaseMask_T_997 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_998 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h7C & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_124 =
    _decreaseMask_T_998 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_999 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h7C & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_124 =
    _decreaseMask_T_999 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_124 =
    _decreaseMask_T_992 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_124 =
    _decreaseMask_T_993 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_124 =
    _decreaseMask_T_994 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_124 =
    _decreaseMask_T_995 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_124 =
    _decreaseMask_T_996 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_124 =
    _decreaseMask_T_997 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_124 =
    _decreaseMask_T_998 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_124 =
    _decreaseMask_T_999 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_124 =
    increaseMask_0_124 | increaseMask_1_124 | increaseMask_2_124 | increaseMask_3_124
    | increaseMask_4_124 | increaseMask_5_124 | increaseMask_6_124 | increaseMask_7_124;
  wire              decrease_124 =
    decreaseMask_0_124 | decreaseMask_1_124 | decreaseMask_2_124 | decreaseMask_3_124
    | decreaseMask_4_124 | decreaseMask_5_124 | decreaseMask_6_124 | decreaseMask_7_124;
  wire              _decreaseMask_T_1000 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h7D & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_125 =
    _decreaseMask_T_1000 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_1001 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h7D & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_125 =
    _decreaseMask_T_1001 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_1002 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h7D & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_125 =
    _decreaseMask_T_1002 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_1003 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h7D & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_125 =
    _decreaseMask_T_1003 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_1004 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h7D & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_125 =
    _decreaseMask_T_1004 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_1005 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h7D & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_125 =
    _decreaseMask_T_1005 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_1006 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h7D & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_125 =
    _decreaseMask_T_1006 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_1007 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h7D & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_125 =
    _decreaseMask_T_1007 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_125 =
    _decreaseMask_T_1000 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_125 =
    _decreaseMask_T_1001 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_125 =
    _decreaseMask_T_1002 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_125 =
    _decreaseMask_T_1003 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_125 =
    _decreaseMask_T_1004 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_125 =
    _decreaseMask_T_1005 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_125 =
    _decreaseMask_T_1006 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_125 =
    _decreaseMask_T_1007 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_125 =
    increaseMask_0_125 | increaseMask_1_125 | increaseMask_2_125 | increaseMask_3_125
    | increaseMask_4_125 | increaseMask_5_125 | increaseMask_6_125 | increaseMask_7_125;
  wire              decrease_125 =
    decreaseMask_0_125 | decreaseMask_1_125 | decreaseMask_2_125 | decreaseMask_3_125
    | decreaseMask_4_125 | decreaseMask_5_125 | decreaseMask_6_125 | decreaseMask_7_125;
  wire              _decreaseMask_T_1008 =
    t2_cfiUseAltOnNaIdxVec_0 == 7'h7E & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_126 =
    _decreaseMask_T_1008 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_1009 =
    t2_cfiUseAltOnNaIdxVec_1 == 7'h7E & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_126 =
    _decreaseMask_T_1009 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_1010 =
    t2_cfiUseAltOnNaIdxVec_2 == 7'h7E & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_126 =
    _decreaseMask_T_1010 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_1011 =
    t2_cfiUseAltOnNaIdxVec_3 == 7'h7E & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_126 =
    _decreaseMask_T_1011 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_1012 =
    t2_cfiUseAltOnNaIdxVec_4 == 7'h7E & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_126 =
    _decreaseMask_T_1012 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_1013 =
    t2_cfiUseAltOnNaIdxVec_5 == 7'h7E & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_126 =
    _decreaseMask_T_1013 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_1014 =
    t2_cfiUseAltOnNaIdxVec_6 == 7'h7E & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_126 =
    _decreaseMask_T_1014 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_1015 =
    t2_cfiUseAltOnNaIdxVec_7 == 7'h7E & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_126 =
    _decreaseMask_T_1015 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_126 =
    _decreaseMask_T_1008 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_126 =
    _decreaseMask_T_1009 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_126 =
    _decreaseMask_T_1010 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_126 =
    _decreaseMask_T_1011 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_126 =
    _decreaseMask_T_1012 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_126 =
    _decreaseMask_T_1013 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_126 =
    _decreaseMask_T_1014 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_126 =
    _decreaseMask_T_1015 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_126 =
    increaseMask_0_126 | increaseMask_1_126 | increaseMask_2_126 | increaseMask_3_126
    | increaseMask_4_126 | increaseMask_5_126 | increaseMask_6_126 | increaseMask_7_126;
  wire              decrease_126 =
    decreaseMask_0_126 | decreaseMask_1_126 | decreaseMask_2_126 | decreaseMask_3_126
    | decreaseMask_4_126 | decreaseMask_5_126 | decreaseMask_6_126 | decreaseMask_7_126;
  wire              _decreaseMask_T_1016 =
    (&t2_cfiUseAltOnNaIdxVec_0) & t2_branch_0_trainInfo_valid;
  wire              increaseMask_0_127 =
    _decreaseMask_T_1016 & t2_trainInfoVec_incUseAltOnNa;
  wire              _decreaseMask_T_1017 =
    (&t2_cfiUseAltOnNaIdxVec_1) & t2_branch_1_trainInfo_valid;
  wire              increaseMask_1_127 =
    _decreaseMask_T_1017 & t2_trainInfoVec_incUseAltOnNa_1;
  wire              _decreaseMask_T_1018 =
    (&t2_cfiUseAltOnNaIdxVec_2) & t2_branch_2_trainInfo_valid;
  wire              increaseMask_2_127 =
    _decreaseMask_T_1018 & t2_trainInfoVec_incUseAltOnNa_2;
  wire              _decreaseMask_T_1019 =
    (&t2_cfiUseAltOnNaIdxVec_3) & t2_branch_3_trainInfo_valid;
  wire              increaseMask_3_127 =
    _decreaseMask_T_1019 & t2_trainInfoVec_incUseAltOnNa_3;
  wire              _decreaseMask_T_1020 =
    (&t2_cfiUseAltOnNaIdxVec_4) & t2_branch_4_trainInfo_valid;
  wire              increaseMask_4_127 =
    _decreaseMask_T_1020 & t2_trainInfoVec_incUseAltOnNa_4;
  wire              _decreaseMask_T_1021 =
    (&t2_cfiUseAltOnNaIdxVec_5) & t2_branch_5_trainInfo_valid;
  wire              increaseMask_5_127 =
    _decreaseMask_T_1021 & t2_trainInfoVec_incUseAltOnNa_5;
  wire              _decreaseMask_T_1022 =
    (&t2_cfiUseAltOnNaIdxVec_6) & t2_branch_6_trainInfo_valid;
  wire              increaseMask_6_127 =
    _decreaseMask_T_1022 & t2_trainInfoVec_incUseAltOnNa_6;
  wire              _decreaseMask_T_1023 =
    (&t2_cfiUseAltOnNaIdxVec_7) & t2_branch_7_trainInfo_valid;
  wire              increaseMask_7_127 =
    _decreaseMask_T_1023 & t2_trainInfoVec_incUseAltOnNa_7;
  wire              decreaseMask_0_127 =
    _decreaseMask_T_1016 & t2_trainInfoVec_decUseAltOnNa;
  wire              decreaseMask_1_127 =
    _decreaseMask_T_1017 & t2_trainInfoVec_decUseAltOnNa_1;
  wire              decreaseMask_2_127 =
    _decreaseMask_T_1018 & t2_trainInfoVec_decUseAltOnNa_2;
  wire              decreaseMask_3_127 =
    _decreaseMask_T_1019 & t2_trainInfoVec_decUseAltOnNa_3;
  wire              decreaseMask_4_127 =
    _decreaseMask_T_1020 & t2_trainInfoVec_decUseAltOnNa_4;
  wire              decreaseMask_5_127 =
    _decreaseMask_T_1021 & t2_trainInfoVec_decUseAltOnNa_5;
  wire              decreaseMask_6_127 =
    _decreaseMask_T_1022 & t2_trainInfoVec_decUseAltOnNa_6;
  wire              decreaseMask_7_127 =
    _decreaseMask_T_1023 & t2_trainInfoVec_decUseAltOnNa_7;
  wire              increase_127 =
    increaseMask_0_127 | increaseMask_1_127 | increaseMask_2_127 | increaseMask_3_127
    | increaseMask_4_127 | increaseMask_5_127 | increaseMask_6_127 | increaseMask_7_127;
  wire              decrease_127 =
    decreaseMask_0_127 | decreaseMask_1_127 | decreaseMask_2_127 | decreaseMask_3_127
    | decreaseMask_4_127 | decreaseMask_5_127 | decreaseMask_6_127 | decreaseMask_7_127;
  `ifndef SYNTHESIS
    wire       _GEN_211 = t2_fire & ~reset;
    wire [3:0] _GEN_212 =
      4'({1'h0,
          3'({1'h0,
              2'({1'h0, t2_needAllocateBranchOH_0} + {1'h0, t2_needAllocateBranchOH_1})}
             + {1'h0,
                2'({1'h0, t2_needAllocateBranchOH_2}
                   + {1'h0, t2_needAllocateBranchOH_3})})}
         + {1'h0,
            3'({1'h0,
                2'({1'h0, t2_needAllocateBranchOH_4} + {1'h0, t2_needAllocateBranchOH_5})}
               + {1'h0,
                  2'({1'h0, t2_needAllocateBranchOH_6}
                     + {1'h0, t2_needAllocateBranchOH_7})})});
    wire [3:0] _GEN_213 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitProviderMask_0} + {1'h0, hitProviderMask_1})}
             + {1'h0, 2'({1'h0, hitProviderMask_2} + {1'h0, hitProviderMask_3})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitProviderMask_4} + {1'h0, hitProviderMask_5})}
               + {1'h0, 2'({1'h0, hitProviderMask_6} + {1'h0, hitProviderMask_7})})});
    wire [3:0] _GEN_214 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitAltMask_0} + {1'h0, hitAltMask_1})}
             + {1'h0, 2'({1'h0, hitAltMask_2} + {1'h0, hitAltMask_3})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitAltMask_4} + {1'h0, hitAltMask_5})}
               + {1'h0, 2'({1'h0, hitAltMask_6} + {1'h0, hitAltMask_7})})});
    wire [3:0] _GEN_215 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitProviderMask_0_1} + {1'h0, hitProviderMask_1_1})}
             + {1'h0, 2'({1'h0, hitProviderMask_2_1} + {1'h0, hitProviderMask_3_1})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitProviderMask_4_1} + {1'h0, hitProviderMask_5_1})}
               + {1'h0, 2'({1'h0, hitProviderMask_6_1} + {1'h0, hitProviderMask_7_1})})});
    wire [3:0] _GEN_216 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitAltMask_0_1} + {1'h0, hitAltMask_1_1})}
             + {1'h0, 2'({1'h0, hitAltMask_2_1} + {1'h0, hitAltMask_3_1})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitAltMask_4_1} + {1'h0, hitAltMask_5_1})}
               + {1'h0, 2'({1'h0, hitAltMask_6_1} + {1'h0, hitAltMask_7_1})})});
    wire [3:0] _GEN_217 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitProviderMask_0_2} + {1'h0, hitProviderMask_1_2})}
             + {1'h0, 2'({1'h0, hitProviderMask_2_2} + {1'h0, hitProviderMask_3_2})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitProviderMask_4_2} + {1'h0, hitProviderMask_5_2})}
               + {1'h0, 2'({1'h0, hitProviderMask_6_2} + {1'h0, hitProviderMask_7_2})})});
    wire [3:0] _GEN_218 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitAltMask_0_2} + {1'h0, hitAltMask_1_2})}
             + {1'h0, 2'({1'h0, hitAltMask_2_2} + {1'h0, hitAltMask_3_2})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitAltMask_4_2} + {1'h0, hitAltMask_5_2})}
               + {1'h0, 2'({1'h0, hitAltMask_6_2} + {1'h0, hitAltMask_7_2})})});
    wire [3:0] _GEN_219 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitProviderMask_0_3} + {1'h0, hitProviderMask_1_3})}
             + {1'h0, 2'({1'h0, hitProviderMask_2_3} + {1'h0, hitProviderMask_3_3})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitProviderMask_4_3} + {1'h0, hitProviderMask_5_3})}
               + {1'h0, 2'({1'h0, hitProviderMask_6_3} + {1'h0, hitProviderMask_7_3})})});
    wire [3:0] _GEN_220 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitAltMask_0_3} + {1'h0, hitAltMask_1_3})}
             + {1'h0, 2'({1'h0, hitAltMask_2_3} + {1'h0, hitAltMask_3_3})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitAltMask_4_3} + {1'h0, hitAltMask_5_3})}
               + {1'h0, 2'({1'h0, hitAltMask_6_3} + {1'h0, hitAltMask_7_3})})});
    wire [3:0] _GEN_221 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitProviderMask_0_4} + {1'h0, hitProviderMask_1_4})}
             + {1'h0, 2'({1'h0, hitProviderMask_2_4} + {1'h0, hitProviderMask_3_4})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitProviderMask_4_4} + {1'h0, hitProviderMask_5_4})}
               + {1'h0, 2'({1'h0, hitProviderMask_6_4} + {1'h0, hitProviderMask_7_4})})});
    wire [3:0] _GEN_222 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitAltMask_0_4} + {1'h0, hitAltMask_1_4})}
             + {1'h0, 2'({1'h0, hitAltMask_2_4} + {1'h0, hitAltMask_3_4})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitAltMask_4_4} + {1'h0, hitAltMask_5_4})}
               + {1'h0, 2'({1'h0, hitAltMask_6_4} + {1'h0, hitAltMask_7_4})})});
    wire [3:0] _GEN_223 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitProviderMask_0_5} + {1'h0, hitProviderMask_1_5})}
             + {1'h0, 2'({1'h0, hitProviderMask_2_5} + {1'h0, hitProviderMask_3_5})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitProviderMask_4_5} + {1'h0, hitProviderMask_5_5})}
               + {1'h0, 2'({1'h0, hitProviderMask_6_5} + {1'h0, hitProviderMask_7_5})})});
    wire [3:0] _GEN_224 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitAltMask_0_5} + {1'h0, hitAltMask_1_5})}
             + {1'h0, 2'({1'h0, hitAltMask_2_5} + {1'h0, hitAltMask_3_5})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitAltMask_4_5} + {1'h0, hitAltMask_5_5})}
               + {1'h0, 2'({1'h0, hitAltMask_6_5} + {1'h0, hitAltMask_7_5})})});
    wire [3:0] _GEN_225 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitProviderMask_0_6} + {1'h0, hitProviderMask_1_6})}
             + {1'h0, 2'({1'h0, hitProviderMask_2_6} + {1'h0, hitProviderMask_3_6})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitProviderMask_4_6} + {1'h0, hitProviderMask_5_6})}
               + {1'h0, 2'({1'h0, hitProviderMask_6_6} + {1'h0, hitProviderMask_7_6})})});
    wire [3:0] _GEN_226 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitAltMask_0_6} + {1'h0, hitAltMask_1_6})}
             + {1'h0, 2'({1'h0, hitAltMask_2_6} + {1'h0, hitAltMask_3_6})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitAltMask_4_6} + {1'h0, hitAltMask_5_6})}
               + {1'h0, 2'({1'h0, hitAltMask_6_6} + {1'h0, hitAltMask_7_6})})});
    wire [3:0] _GEN_227 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitProviderMask_0_7} + {1'h0, hitProviderMask_1_7})}
             + {1'h0, 2'({1'h0, hitProviderMask_2_7} + {1'h0, hitProviderMask_3_7})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitProviderMask_4_7} + {1'h0, hitProviderMask_5_7})}
               + {1'h0, 2'({1'h0, hitProviderMask_6_7} + {1'h0, hitProviderMask_7_7})})});
    wire [3:0] _GEN_228 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitAltMask_0_7} + {1'h0, hitAltMask_1_7})}
             + {1'h0, 2'({1'h0, hitAltMask_2_7} + {1'h0, hitAltMask_3_7})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitAltMask_4_7} + {1'h0, hitAltMask_5_7})}
               + {1'h0, 2'({1'h0, hitAltMask_6_7} + {1'h0, hitAltMask_7_7})})});
    wire [3:0] _GEN_229 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitProviderMask_0_8} + {1'h0, hitProviderMask_1_8})}
             + {1'h0, 2'({1'h0, hitProviderMask_2_8} + {1'h0, hitProviderMask_3_8})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitProviderMask_4_8} + {1'h0, hitProviderMask_5_8})}
               + {1'h0, 2'({1'h0, hitProviderMask_6_8} + {1'h0, hitProviderMask_7_8})})});
    wire [3:0] _GEN_230 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitAltMask_0_8} + {1'h0, hitAltMask_1_8})}
             + {1'h0, 2'({1'h0, hitAltMask_2_8} + {1'h0, hitAltMask_3_8})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitAltMask_4_8} + {1'h0, hitAltMask_5_8})}
               + {1'h0, 2'({1'h0, hitAltMask_6_8} + {1'h0, hitAltMask_7_8})})});
    wire [3:0] _GEN_231 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitProviderMask_0_9} + {1'h0, hitProviderMask_1_9})}
             + {1'h0, 2'({1'h0, hitProviderMask_2_9} + {1'h0, hitProviderMask_3_9})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitProviderMask_4_9} + {1'h0, hitProviderMask_5_9})}
               + {1'h0, 2'({1'h0, hitProviderMask_6_9} + {1'h0, hitProviderMask_7_9})})});
    wire [3:0] _GEN_232 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitAltMask_0_9} + {1'h0, hitAltMask_1_9})}
             + {1'h0, 2'({1'h0, hitAltMask_2_9} + {1'h0, hitAltMask_3_9})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitAltMask_4_9} + {1'h0, hitAltMask_5_9})}
               + {1'h0, 2'({1'h0, hitAltMask_6_9} + {1'h0, hitAltMask_7_9})})});
    wire [3:0] _GEN_233 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitProviderMask_0_10} + {1'h0, hitProviderMask_1_10})}
             + {1'h0, 2'({1'h0, hitProviderMask_2_10} + {1'h0, hitProviderMask_3_10})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitProviderMask_4_10} + {1'h0, hitProviderMask_5_10})}
               + {1'h0,
                  2'({1'h0, hitProviderMask_6_10} + {1'h0, hitProviderMask_7_10})})});
    wire [3:0] _GEN_234 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitAltMask_0_10} + {1'h0, hitAltMask_1_10})}
             + {1'h0, 2'({1'h0, hitAltMask_2_10} + {1'h0, hitAltMask_3_10})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitAltMask_4_10} + {1'h0, hitAltMask_5_10})}
               + {1'h0, 2'({1'h0, hitAltMask_6_10} + {1'h0, hitAltMask_7_10})})});
    wire [3:0] _GEN_235 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitProviderMask_0_11} + {1'h0, hitProviderMask_1_11})}
             + {1'h0, 2'({1'h0, hitProviderMask_2_11} + {1'h0, hitProviderMask_3_11})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitProviderMask_4_11} + {1'h0, hitProviderMask_5_11})}
               + {1'h0,
                  2'({1'h0, hitProviderMask_6_11} + {1'h0, hitProviderMask_7_11})})});
    wire [3:0] _GEN_236 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitAltMask_0_11} + {1'h0, hitAltMask_1_11})}
             + {1'h0, 2'({1'h0, hitAltMask_2_11} + {1'h0, hitAltMask_3_11})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitAltMask_4_11} + {1'h0, hitAltMask_5_11})}
               + {1'h0, 2'({1'h0, hitAltMask_6_11} + {1'h0, hitAltMask_7_11})})});
    wire [3:0] _GEN_237 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitProviderMask_0_12} + {1'h0, hitProviderMask_1_12})}
             + {1'h0, 2'({1'h0, hitProviderMask_2_12} + {1'h0, hitProviderMask_3_12})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitProviderMask_4_12} + {1'h0, hitProviderMask_5_12})}
               + {1'h0,
                  2'({1'h0, hitProviderMask_6_12} + {1'h0, hitProviderMask_7_12})})});
    wire [3:0] _GEN_238 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitAltMask_0_12} + {1'h0, hitAltMask_1_12})}
             + {1'h0, 2'({1'h0, hitAltMask_2_12} + {1'h0, hitAltMask_3_12})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitAltMask_4_12} + {1'h0, hitAltMask_5_12})}
               + {1'h0, 2'({1'h0, hitAltMask_6_12} + {1'h0, hitAltMask_7_12})})});
    wire [3:0] _GEN_239 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitProviderMask_0_13} + {1'h0, hitProviderMask_1_13})}
             + {1'h0, 2'({1'h0, hitProviderMask_2_13} + {1'h0, hitProviderMask_3_13})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitProviderMask_4_13} + {1'h0, hitProviderMask_5_13})}
               + {1'h0,
                  2'({1'h0, hitProviderMask_6_13} + {1'h0, hitProviderMask_7_13})})});
    wire [3:0] _GEN_240 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitAltMask_0_13} + {1'h0, hitAltMask_1_13})}
             + {1'h0, 2'({1'h0, hitAltMask_2_13} + {1'h0, hitAltMask_3_13})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitAltMask_4_13} + {1'h0, hitAltMask_5_13})}
               + {1'h0, 2'({1'h0, hitAltMask_6_13} + {1'h0, hitAltMask_7_13})})});
    wire [3:0] _GEN_241 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitProviderMask_0_14} + {1'h0, hitProviderMask_1_14})}
             + {1'h0, 2'({1'h0, hitProviderMask_2_14} + {1'h0, hitProviderMask_3_14})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitProviderMask_4_14} + {1'h0, hitProviderMask_5_14})}
               + {1'h0,
                  2'({1'h0, hitProviderMask_6_14} + {1'h0, hitProviderMask_7_14})})});
    wire [3:0] _GEN_242 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitAltMask_0_14} + {1'h0, hitAltMask_1_14})}
             + {1'h0, 2'({1'h0, hitAltMask_2_14} + {1'h0, hitAltMask_3_14})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitAltMask_4_14} + {1'h0, hitAltMask_5_14})}
               + {1'h0, 2'({1'h0, hitAltMask_6_14} + {1'h0, hitAltMask_7_14})})});
    wire [3:0] _GEN_243 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitProviderMask_0_15} + {1'h0, hitProviderMask_1_15})}
             + {1'h0, 2'({1'h0, hitProviderMask_2_15} + {1'h0, hitProviderMask_3_15})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitProviderMask_4_15} + {1'h0, hitProviderMask_5_15})}
               + {1'h0,
                  2'({1'h0, hitProviderMask_6_15} + {1'h0, hitProviderMask_7_15})})});
    wire [3:0] _GEN_244 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, hitAltMask_0_15} + {1'h0, hitAltMask_1_15})}
             + {1'h0, 2'({1'h0, hitAltMask_2_15} + {1'h0, hitAltMask_3_15})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, hitAltMask_4_15} + {1'h0, hitAltMask_5_15})}
               + {1'h0, 2'({1'h0, hitAltMask_6_15} + {1'h0, hitAltMask_7_15})})});
    wire [3:0] _GEN_245 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0} + {1'h0, increaseMask_1})}
             + {1'h0, 2'({1'h0, increaseMask_2} + {1'h0, increaseMask_3})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4} + {1'h0, increaseMask_5})}
               + {1'h0, 2'({1'h0, increaseMask_6} + {1'h0, increaseMask_7})})});
    wire [3:0] _GEN_246 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0} + {1'h0, decreaseMask_1})}
             + {1'h0, 2'({1'h0, decreaseMask_2} + {1'h0, decreaseMask_3})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4} + {1'h0, decreaseMask_5})}
               + {1'h0, 2'({1'h0, decreaseMask_6} + {1'h0, decreaseMask_7})})});
    wire [3:0] _GEN_247 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_1} + {1'h0, increaseMask_1_1})}
             + {1'h0, 2'({1'h0, increaseMask_2_1} + {1'h0, increaseMask_3_1})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_1} + {1'h0, increaseMask_5_1})}
               + {1'h0, 2'({1'h0, increaseMask_6_1} + {1'h0, increaseMask_7_1})})});
    wire [3:0] _GEN_248 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_1} + {1'h0, decreaseMask_1_1})}
             + {1'h0, 2'({1'h0, decreaseMask_2_1} + {1'h0, decreaseMask_3_1})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_1} + {1'h0, decreaseMask_5_1})}
               + {1'h0, 2'({1'h0, decreaseMask_6_1} + {1'h0, decreaseMask_7_1})})});
    wire [3:0] _GEN_249 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_2} + {1'h0, increaseMask_1_2})}
             + {1'h0, 2'({1'h0, increaseMask_2_2} + {1'h0, increaseMask_3_2})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_2} + {1'h0, increaseMask_5_2})}
               + {1'h0, 2'({1'h0, increaseMask_6_2} + {1'h0, increaseMask_7_2})})});
    wire [3:0] _GEN_250 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_2} + {1'h0, decreaseMask_1_2})}
             + {1'h0, 2'({1'h0, decreaseMask_2_2} + {1'h0, decreaseMask_3_2})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_2} + {1'h0, decreaseMask_5_2})}
               + {1'h0, 2'({1'h0, decreaseMask_6_2} + {1'h0, decreaseMask_7_2})})});
    wire [3:0] _GEN_251 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_3} + {1'h0, increaseMask_1_3})}
             + {1'h0, 2'({1'h0, increaseMask_2_3} + {1'h0, increaseMask_3_3})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_3} + {1'h0, increaseMask_5_3})}
               + {1'h0, 2'({1'h0, increaseMask_6_3} + {1'h0, increaseMask_7_3})})});
    wire [3:0] _GEN_252 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_3} + {1'h0, decreaseMask_1_3})}
             + {1'h0, 2'({1'h0, decreaseMask_2_3} + {1'h0, decreaseMask_3_3})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_3} + {1'h0, decreaseMask_5_3})}
               + {1'h0, 2'({1'h0, decreaseMask_6_3} + {1'h0, decreaseMask_7_3})})});
    wire [3:0] _GEN_253 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_4} + {1'h0, increaseMask_1_4})}
             + {1'h0, 2'({1'h0, increaseMask_2_4} + {1'h0, increaseMask_3_4})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_4} + {1'h0, increaseMask_5_4})}
               + {1'h0, 2'({1'h0, increaseMask_6_4} + {1'h0, increaseMask_7_4})})});
    wire [3:0] _GEN_254 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_4} + {1'h0, decreaseMask_1_4})}
             + {1'h0, 2'({1'h0, decreaseMask_2_4} + {1'h0, decreaseMask_3_4})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_4} + {1'h0, decreaseMask_5_4})}
               + {1'h0, 2'({1'h0, decreaseMask_6_4} + {1'h0, decreaseMask_7_4})})});
    wire [3:0] _GEN_255 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_5} + {1'h0, increaseMask_1_5})}
             + {1'h0, 2'({1'h0, increaseMask_2_5} + {1'h0, increaseMask_3_5})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_5} + {1'h0, increaseMask_5_5})}
               + {1'h0, 2'({1'h0, increaseMask_6_5} + {1'h0, increaseMask_7_5})})});
    wire [3:0] _GEN_256 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_5} + {1'h0, decreaseMask_1_5})}
             + {1'h0, 2'({1'h0, decreaseMask_2_5} + {1'h0, decreaseMask_3_5})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_5} + {1'h0, decreaseMask_5_5})}
               + {1'h0, 2'({1'h0, decreaseMask_6_5} + {1'h0, decreaseMask_7_5})})});
    wire [3:0] _GEN_257 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_6} + {1'h0, increaseMask_1_6})}
             + {1'h0, 2'({1'h0, increaseMask_2_6} + {1'h0, increaseMask_3_6})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_6} + {1'h0, increaseMask_5_6})}
               + {1'h0, 2'({1'h0, increaseMask_6_6} + {1'h0, increaseMask_7_6})})});
    wire [3:0] _GEN_258 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_6} + {1'h0, decreaseMask_1_6})}
             + {1'h0, 2'({1'h0, decreaseMask_2_6} + {1'h0, decreaseMask_3_6})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_6} + {1'h0, decreaseMask_5_6})}
               + {1'h0, 2'({1'h0, decreaseMask_6_6} + {1'h0, decreaseMask_7_6})})});
    wire [3:0] _GEN_259 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_7} + {1'h0, increaseMask_1_7})}
             + {1'h0, 2'({1'h0, increaseMask_2_7} + {1'h0, increaseMask_3_7})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_7} + {1'h0, increaseMask_5_7})}
               + {1'h0, 2'({1'h0, increaseMask_6_7} + {1'h0, increaseMask_7_7})})});
    wire [3:0] _GEN_260 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_7} + {1'h0, decreaseMask_1_7})}
             + {1'h0, 2'({1'h0, decreaseMask_2_7} + {1'h0, decreaseMask_3_7})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_7} + {1'h0, decreaseMask_5_7})}
               + {1'h0, 2'({1'h0, decreaseMask_6_7} + {1'h0, decreaseMask_7_7})})});
    wire [3:0] _GEN_261 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_8} + {1'h0, increaseMask_1_8})}
             + {1'h0, 2'({1'h0, increaseMask_2_8} + {1'h0, increaseMask_3_8})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_8} + {1'h0, increaseMask_5_8})}
               + {1'h0, 2'({1'h0, increaseMask_6_8} + {1'h0, increaseMask_7_8})})});
    wire [3:0] _GEN_262 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_8} + {1'h0, decreaseMask_1_8})}
             + {1'h0, 2'({1'h0, decreaseMask_2_8} + {1'h0, decreaseMask_3_8})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_8} + {1'h0, decreaseMask_5_8})}
               + {1'h0, 2'({1'h0, decreaseMask_6_8} + {1'h0, decreaseMask_7_8})})});
    wire [3:0] _GEN_263 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_9} + {1'h0, increaseMask_1_9})}
             + {1'h0, 2'({1'h0, increaseMask_2_9} + {1'h0, increaseMask_3_9})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_9} + {1'h0, increaseMask_5_9})}
               + {1'h0, 2'({1'h0, increaseMask_6_9} + {1'h0, increaseMask_7_9})})});
    wire [3:0] _GEN_264 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_9} + {1'h0, decreaseMask_1_9})}
             + {1'h0, 2'({1'h0, decreaseMask_2_9} + {1'h0, decreaseMask_3_9})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_9} + {1'h0, decreaseMask_5_9})}
               + {1'h0, 2'({1'h0, decreaseMask_6_9} + {1'h0, decreaseMask_7_9})})});
    wire [3:0] _GEN_265 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_10} + {1'h0, increaseMask_1_10})}
             + {1'h0, 2'({1'h0, increaseMask_2_10} + {1'h0, increaseMask_3_10})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_10} + {1'h0, increaseMask_5_10})}
               + {1'h0, 2'({1'h0, increaseMask_6_10} + {1'h0, increaseMask_7_10})})});
    wire [3:0] _GEN_266 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_10} + {1'h0, decreaseMask_1_10})}
             + {1'h0, 2'({1'h0, decreaseMask_2_10} + {1'h0, decreaseMask_3_10})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_10} + {1'h0, decreaseMask_5_10})}
               + {1'h0, 2'({1'h0, decreaseMask_6_10} + {1'h0, decreaseMask_7_10})})});
    wire [3:0] _GEN_267 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_11} + {1'h0, increaseMask_1_11})}
             + {1'h0, 2'({1'h0, increaseMask_2_11} + {1'h0, increaseMask_3_11})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_11} + {1'h0, increaseMask_5_11})}
               + {1'h0, 2'({1'h0, increaseMask_6_11} + {1'h0, increaseMask_7_11})})});
    wire [3:0] _GEN_268 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_11} + {1'h0, decreaseMask_1_11})}
             + {1'h0, 2'({1'h0, decreaseMask_2_11} + {1'h0, decreaseMask_3_11})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_11} + {1'h0, decreaseMask_5_11})}
               + {1'h0, 2'({1'h0, decreaseMask_6_11} + {1'h0, decreaseMask_7_11})})});
    wire [3:0] _GEN_269 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_12} + {1'h0, increaseMask_1_12})}
             + {1'h0, 2'({1'h0, increaseMask_2_12} + {1'h0, increaseMask_3_12})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_12} + {1'h0, increaseMask_5_12})}
               + {1'h0, 2'({1'h0, increaseMask_6_12} + {1'h0, increaseMask_7_12})})});
    wire [3:0] _GEN_270 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_12} + {1'h0, decreaseMask_1_12})}
             + {1'h0, 2'({1'h0, decreaseMask_2_12} + {1'h0, decreaseMask_3_12})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_12} + {1'h0, decreaseMask_5_12})}
               + {1'h0, 2'({1'h0, decreaseMask_6_12} + {1'h0, decreaseMask_7_12})})});
    wire [3:0] _GEN_271 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_13} + {1'h0, increaseMask_1_13})}
             + {1'h0, 2'({1'h0, increaseMask_2_13} + {1'h0, increaseMask_3_13})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_13} + {1'h0, increaseMask_5_13})}
               + {1'h0, 2'({1'h0, increaseMask_6_13} + {1'h0, increaseMask_7_13})})});
    wire [3:0] _GEN_272 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_13} + {1'h0, decreaseMask_1_13})}
             + {1'h0, 2'({1'h0, decreaseMask_2_13} + {1'h0, decreaseMask_3_13})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_13} + {1'h0, decreaseMask_5_13})}
               + {1'h0, 2'({1'h0, decreaseMask_6_13} + {1'h0, decreaseMask_7_13})})});
    wire [3:0] _GEN_273 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_14} + {1'h0, increaseMask_1_14})}
             + {1'h0, 2'({1'h0, increaseMask_2_14} + {1'h0, increaseMask_3_14})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_14} + {1'h0, increaseMask_5_14})}
               + {1'h0, 2'({1'h0, increaseMask_6_14} + {1'h0, increaseMask_7_14})})});
    wire [3:0] _GEN_274 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_14} + {1'h0, decreaseMask_1_14})}
             + {1'h0, 2'({1'h0, decreaseMask_2_14} + {1'h0, decreaseMask_3_14})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_14} + {1'h0, decreaseMask_5_14})}
               + {1'h0, 2'({1'h0, decreaseMask_6_14} + {1'h0, decreaseMask_7_14})})});
    wire [3:0] _GEN_275 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_15} + {1'h0, increaseMask_1_15})}
             + {1'h0, 2'({1'h0, increaseMask_2_15} + {1'h0, increaseMask_3_15})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_15} + {1'h0, increaseMask_5_15})}
               + {1'h0, 2'({1'h0, increaseMask_6_15} + {1'h0, increaseMask_7_15})})});
    wire [3:0] _GEN_276 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_15} + {1'h0, decreaseMask_1_15})}
             + {1'h0, 2'({1'h0, decreaseMask_2_15} + {1'h0, decreaseMask_3_15})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_15} + {1'h0, decreaseMask_5_15})}
               + {1'h0, 2'({1'h0, decreaseMask_6_15} + {1'h0, decreaseMask_7_15})})});
    wire [3:0] _GEN_277 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_16} + {1'h0, increaseMask_1_16})}
             + {1'h0, 2'({1'h0, increaseMask_2_16} + {1'h0, increaseMask_3_16})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_16} + {1'h0, increaseMask_5_16})}
               + {1'h0, 2'({1'h0, increaseMask_6_16} + {1'h0, increaseMask_7_16})})});
    wire [3:0] _GEN_278 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_16} + {1'h0, decreaseMask_1_16})}
             + {1'h0, 2'({1'h0, decreaseMask_2_16} + {1'h0, decreaseMask_3_16})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_16} + {1'h0, decreaseMask_5_16})}
               + {1'h0, 2'({1'h0, decreaseMask_6_16} + {1'h0, decreaseMask_7_16})})});
    wire [3:0] _GEN_279 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_17} + {1'h0, increaseMask_1_17})}
             + {1'h0, 2'({1'h0, increaseMask_2_17} + {1'h0, increaseMask_3_17})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_17} + {1'h0, increaseMask_5_17})}
               + {1'h0, 2'({1'h0, increaseMask_6_17} + {1'h0, increaseMask_7_17})})});
    wire [3:0] _GEN_280 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_17} + {1'h0, decreaseMask_1_17})}
             + {1'h0, 2'({1'h0, decreaseMask_2_17} + {1'h0, decreaseMask_3_17})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_17} + {1'h0, decreaseMask_5_17})}
               + {1'h0, 2'({1'h0, decreaseMask_6_17} + {1'h0, decreaseMask_7_17})})});
    wire [3:0] _GEN_281 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_18} + {1'h0, increaseMask_1_18})}
             + {1'h0, 2'({1'h0, increaseMask_2_18} + {1'h0, increaseMask_3_18})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_18} + {1'h0, increaseMask_5_18})}
               + {1'h0, 2'({1'h0, increaseMask_6_18} + {1'h0, increaseMask_7_18})})});
    wire [3:0] _GEN_282 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_18} + {1'h0, decreaseMask_1_18})}
             + {1'h0, 2'({1'h0, decreaseMask_2_18} + {1'h0, decreaseMask_3_18})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_18} + {1'h0, decreaseMask_5_18})}
               + {1'h0, 2'({1'h0, decreaseMask_6_18} + {1'h0, decreaseMask_7_18})})});
    wire [3:0] _GEN_283 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_19} + {1'h0, increaseMask_1_19})}
             + {1'h0, 2'({1'h0, increaseMask_2_19} + {1'h0, increaseMask_3_19})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_19} + {1'h0, increaseMask_5_19})}
               + {1'h0, 2'({1'h0, increaseMask_6_19} + {1'h0, increaseMask_7_19})})});
    wire [3:0] _GEN_284 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_19} + {1'h0, decreaseMask_1_19})}
             + {1'h0, 2'({1'h0, decreaseMask_2_19} + {1'h0, decreaseMask_3_19})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_19} + {1'h0, decreaseMask_5_19})}
               + {1'h0, 2'({1'h0, decreaseMask_6_19} + {1'h0, decreaseMask_7_19})})});
    wire [3:0] _GEN_285 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_20} + {1'h0, increaseMask_1_20})}
             + {1'h0, 2'({1'h0, increaseMask_2_20} + {1'h0, increaseMask_3_20})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_20} + {1'h0, increaseMask_5_20})}
               + {1'h0, 2'({1'h0, increaseMask_6_20} + {1'h0, increaseMask_7_20})})});
    wire [3:0] _GEN_286 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_20} + {1'h0, decreaseMask_1_20})}
             + {1'h0, 2'({1'h0, decreaseMask_2_20} + {1'h0, decreaseMask_3_20})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_20} + {1'h0, decreaseMask_5_20})}
               + {1'h0, 2'({1'h0, decreaseMask_6_20} + {1'h0, decreaseMask_7_20})})});
    wire [3:0] _GEN_287 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_21} + {1'h0, increaseMask_1_21})}
             + {1'h0, 2'({1'h0, increaseMask_2_21} + {1'h0, increaseMask_3_21})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_21} + {1'h0, increaseMask_5_21})}
               + {1'h0, 2'({1'h0, increaseMask_6_21} + {1'h0, increaseMask_7_21})})});
    wire [3:0] _GEN_288 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_21} + {1'h0, decreaseMask_1_21})}
             + {1'h0, 2'({1'h0, decreaseMask_2_21} + {1'h0, decreaseMask_3_21})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_21} + {1'h0, decreaseMask_5_21})}
               + {1'h0, 2'({1'h0, decreaseMask_6_21} + {1'h0, decreaseMask_7_21})})});
    wire [3:0] _GEN_289 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_22} + {1'h0, increaseMask_1_22})}
             + {1'h0, 2'({1'h0, increaseMask_2_22} + {1'h0, increaseMask_3_22})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_22} + {1'h0, increaseMask_5_22})}
               + {1'h0, 2'({1'h0, increaseMask_6_22} + {1'h0, increaseMask_7_22})})});
    wire [3:0] _GEN_290 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_22} + {1'h0, decreaseMask_1_22})}
             + {1'h0, 2'({1'h0, decreaseMask_2_22} + {1'h0, decreaseMask_3_22})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_22} + {1'h0, decreaseMask_5_22})}
               + {1'h0, 2'({1'h0, decreaseMask_6_22} + {1'h0, decreaseMask_7_22})})});
    wire [3:0] _GEN_291 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_23} + {1'h0, increaseMask_1_23})}
             + {1'h0, 2'({1'h0, increaseMask_2_23} + {1'h0, increaseMask_3_23})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_23} + {1'h0, increaseMask_5_23})}
               + {1'h0, 2'({1'h0, increaseMask_6_23} + {1'h0, increaseMask_7_23})})});
    wire [3:0] _GEN_292 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_23} + {1'h0, decreaseMask_1_23})}
             + {1'h0, 2'({1'h0, decreaseMask_2_23} + {1'h0, decreaseMask_3_23})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_23} + {1'h0, decreaseMask_5_23})}
               + {1'h0, 2'({1'h0, decreaseMask_6_23} + {1'h0, decreaseMask_7_23})})});
    wire [3:0] _GEN_293 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_24} + {1'h0, increaseMask_1_24})}
             + {1'h0, 2'({1'h0, increaseMask_2_24} + {1'h0, increaseMask_3_24})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_24} + {1'h0, increaseMask_5_24})}
               + {1'h0, 2'({1'h0, increaseMask_6_24} + {1'h0, increaseMask_7_24})})});
    wire [3:0] _GEN_294 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_24} + {1'h0, decreaseMask_1_24})}
             + {1'h0, 2'({1'h0, decreaseMask_2_24} + {1'h0, decreaseMask_3_24})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_24} + {1'h0, decreaseMask_5_24})}
               + {1'h0, 2'({1'h0, decreaseMask_6_24} + {1'h0, decreaseMask_7_24})})});
    wire [3:0] _GEN_295 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_25} + {1'h0, increaseMask_1_25})}
             + {1'h0, 2'({1'h0, increaseMask_2_25} + {1'h0, increaseMask_3_25})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_25} + {1'h0, increaseMask_5_25})}
               + {1'h0, 2'({1'h0, increaseMask_6_25} + {1'h0, increaseMask_7_25})})});
    wire [3:0] _GEN_296 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_25} + {1'h0, decreaseMask_1_25})}
             + {1'h0, 2'({1'h0, decreaseMask_2_25} + {1'h0, decreaseMask_3_25})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_25} + {1'h0, decreaseMask_5_25})}
               + {1'h0, 2'({1'h0, decreaseMask_6_25} + {1'h0, decreaseMask_7_25})})});
    wire [3:0] _GEN_297 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_26} + {1'h0, increaseMask_1_26})}
             + {1'h0, 2'({1'h0, increaseMask_2_26} + {1'h0, increaseMask_3_26})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_26} + {1'h0, increaseMask_5_26})}
               + {1'h0, 2'({1'h0, increaseMask_6_26} + {1'h0, increaseMask_7_26})})});
    wire [3:0] _GEN_298 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_26} + {1'h0, decreaseMask_1_26})}
             + {1'h0, 2'({1'h0, decreaseMask_2_26} + {1'h0, decreaseMask_3_26})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_26} + {1'h0, decreaseMask_5_26})}
               + {1'h0, 2'({1'h0, decreaseMask_6_26} + {1'h0, decreaseMask_7_26})})});
    wire [3:0] _GEN_299 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_27} + {1'h0, increaseMask_1_27})}
             + {1'h0, 2'({1'h0, increaseMask_2_27} + {1'h0, increaseMask_3_27})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_27} + {1'h0, increaseMask_5_27})}
               + {1'h0, 2'({1'h0, increaseMask_6_27} + {1'h0, increaseMask_7_27})})});
    wire [3:0] _GEN_300 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_27} + {1'h0, decreaseMask_1_27})}
             + {1'h0, 2'({1'h0, decreaseMask_2_27} + {1'h0, decreaseMask_3_27})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_27} + {1'h0, decreaseMask_5_27})}
               + {1'h0, 2'({1'h0, decreaseMask_6_27} + {1'h0, decreaseMask_7_27})})});
    wire [3:0] _GEN_301 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_28} + {1'h0, increaseMask_1_28})}
             + {1'h0, 2'({1'h0, increaseMask_2_28} + {1'h0, increaseMask_3_28})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_28} + {1'h0, increaseMask_5_28})}
               + {1'h0, 2'({1'h0, increaseMask_6_28} + {1'h0, increaseMask_7_28})})});
    wire [3:0] _GEN_302 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_28} + {1'h0, decreaseMask_1_28})}
             + {1'h0, 2'({1'h0, decreaseMask_2_28} + {1'h0, decreaseMask_3_28})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_28} + {1'h0, decreaseMask_5_28})}
               + {1'h0, 2'({1'h0, decreaseMask_6_28} + {1'h0, decreaseMask_7_28})})});
    wire [3:0] _GEN_303 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_29} + {1'h0, increaseMask_1_29})}
             + {1'h0, 2'({1'h0, increaseMask_2_29} + {1'h0, increaseMask_3_29})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_29} + {1'h0, increaseMask_5_29})}
               + {1'h0, 2'({1'h0, increaseMask_6_29} + {1'h0, increaseMask_7_29})})});
    wire [3:0] _GEN_304 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_29} + {1'h0, decreaseMask_1_29})}
             + {1'h0, 2'({1'h0, decreaseMask_2_29} + {1'h0, decreaseMask_3_29})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_29} + {1'h0, decreaseMask_5_29})}
               + {1'h0, 2'({1'h0, decreaseMask_6_29} + {1'h0, decreaseMask_7_29})})});
    wire [3:0] _GEN_305 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_30} + {1'h0, increaseMask_1_30})}
             + {1'h0, 2'({1'h0, increaseMask_2_30} + {1'h0, increaseMask_3_30})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_30} + {1'h0, increaseMask_5_30})}
               + {1'h0, 2'({1'h0, increaseMask_6_30} + {1'h0, increaseMask_7_30})})});
    wire [3:0] _GEN_306 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_30} + {1'h0, decreaseMask_1_30})}
             + {1'h0, 2'({1'h0, decreaseMask_2_30} + {1'h0, decreaseMask_3_30})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_30} + {1'h0, decreaseMask_5_30})}
               + {1'h0, 2'({1'h0, decreaseMask_6_30} + {1'h0, decreaseMask_7_30})})});
    wire [3:0] _GEN_307 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_31} + {1'h0, increaseMask_1_31})}
             + {1'h0, 2'({1'h0, increaseMask_2_31} + {1'h0, increaseMask_3_31})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_31} + {1'h0, increaseMask_5_31})}
               + {1'h0, 2'({1'h0, increaseMask_6_31} + {1'h0, increaseMask_7_31})})});
    wire [3:0] _GEN_308 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_31} + {1'h0, decreaseMask_1_31})}
             + {1'h0, 2'({1'h0, decreaseMask_2_31} + {1'h0, decreaseMask_3_31})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_31} + {1'h0, decreaseMask_5_31})}
               + {1'h0, 2'({1'h0, decreaseMask_6_31} + {1'h0, decreaseMask_7_31})})});
    wire [3:0] _GEN_309 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_32} + {1'h0, increaseMask_1_32})}
             + {1'h0, 2'({1'h0, increaseMask_2_32} + {1'h0, increaseMask_3_32})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_32} + {1'h0, increaseMask_5_32})}
               + {1'h0, 2'({1'h0, increaseMask_6_32} + {1'h0, increaseMask_7_32})})});
    wire [3:0] _GEN_310 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_32} + {1'h0, decreaseMask_1_32})}
             + {1'h0, 2'({1'h0, decreaseMask_2_32} + {1'h0, decreaseMask_3_32})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_32} + {1'h0, decreaseMask_5_32})}
               + {1'h0, 2'({1'h0, decreaseMask_6_32} + {1'h0, decreaseMask_7_32})})});
    wire [3:0] _GEN_311 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_33} + {1'h0, increaseMask_1_33})}
             + {1'h0, 2'({1'h0, increaseMask_2_33} + {1'h0, increaseMask_3_33})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_33} + {1'h0, increaseMask_5_33})}
               + {1'h0, 2'({1'h0, increaseMask_6_33} + {1'h0, increaseMask_7_33})})});
    wire [3:0] _GEN_312 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_33} + {1'h0, decreaseMask_1_33})}
             + {1'h0, 2'({1'h0, decreaseMask_2_33} + {1'h0, decreaseMask_3_33})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_33} + {1'h0, decreaseMask_5_33})}
               + {1'h0, 2'({1'h0, decreaseMask_6_33} + {1'h0, decreaseMask_7_33})})});
    wire [3:0] _GEN_313 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_34} + {1'h0, increaseMask_1_34})}
             + {1'h0, 2'({1'h0, increaseMask_2_34} + {1'h0, increaseMask_3_34})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_34} + {1'h0, increaseMask_5_34})}
               + {1'h0, 2'({1'h0, increaseMask_6_34} + {1'h0, increaseMask_7_34})})});
    wire [3:0] _GEN_314 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_34} + {1'h0, decreaseMask_1_34})}
             + {1'h0, 2'({1'h0, decreaseMask_2_34} + {1'h0, decreaseMask_3_34})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_34} + {1'h0, decreaseMask_5_34})}
               + {1'h0, 2'({1'h0, decreaseMask_6_34} + {1'h0, decreaseMask_7_34})})});
    wire [3:0] _GEN_315 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_35} + {1'h0, increaseMask_1_35})}
             + {1'h0, 2'({1'h0, increaseMask_2_35} + {1'h0, increaseMask_3_35})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_35} + {1'h0, increaseMask_5_35})}
               + {1'h0, 2'({1'h0, increaseMask_6_35} + {1'h0, increaseMask_7_35})})});
    wire [3:0] _GEN_316 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_35} + {1'h0, decreaseMask_1_35})}
             + {1'h0, 2'({1'h0, decreaseMask_2_35} + {1'h0, decreaseMask_3_35})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_35} + {1'h0, decreaseMask_5_35})}
               + {1'h0, 2'({1'h0, decreaseMask_6_35} + {1'h0, decreaseMask_7_35})})});
    wire [3:0] _GEN_317 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_36} + {1'h0, increaseMask_1_36})}
             + {1'h0, 2'({1'h0, increaseMask_2_36} + {1'h0, increaseMask_3_36})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_36} + {1'h0, increaseMask_5_36})}
               + {1'h0, 2'({1'h0, increaseMask_6_36} + {1'h0, increaseMask_7_36})})});
    wire [3:0] _GEN_318 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_36} + {1'h0, decreaseMask_1_36})}
             + {1'h0, 2'({1'h0, decreaseMask_2_36} + {1'h0, decreaseMask_3_36})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_36} + {1'h0, decreaseMask_5_36})}
               + {1'h0, 2'({1'h0, decreaseMask_6_36} + {1'h0, decreaseMask_7_36})})});
    wire [3:0] _GEN_319 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_37} + {1'h0, increaseMask_1_37})}
             + {1'h0, 2'({1'h0, increaseMask_2_37} + {1'h0, increaseMask_3_37})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_37} + {1'h0, increaseMask_5_37})}
               + {1'h0, 2'({1'h0, increaseMask_6_37} + {1'h0, increaseMask_7_37})})});
    wire [3:0] _GEN_320 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_37} + {1'h0, decreaseMask_1_37})}
             + {1'h0, 2'({1'h0, decreaseMask_2_37} + {1'h0, decreaseMask_3_37})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_37} + {1'h0, decreaseMask_5_37})}
               + {1'h0, 2'({1'h0, decreaseMask_6_37} + {1'h0, decreaseMask_7_37})})});
    wire [3:0] _GEN_321 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_38} + {1'h0, increaseMask_1_38})}
             + {1'h0, 2'({1'h0, increaseMask_2_38} + {1'h0, increaseMask_3_38})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_38} + {1'h0, increaseMask_5_38})}
               + {1'h0, 2'({1'h0, increaseMask_6_38} + {1'h0, increaseMask_7_38})})});
    wire [3:0] _GEN_322 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_38} + {1'h0, decreaseMask_1_38})}
             + {1'h0, 2'({1'h0, decreaseMask_2_38} + {1'h0, decreaseMask_3_38})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_38} + {1'h0, decreaseMask_5_38})}
               + {1'h0, 2'({1'h0, decreaseMask_6_38} + {1'h0, decreaseMask_7_38})})});
    wire [3:0] _GEN_323 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_39} + {1'h0, increaseMask_1_39})}
             + {1'h0, 2'({1'h0, increaseMask_2_39} + {1'h0, increaseMask_3_39})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_39} + {1'h0, increaseMask_5_39})}
               + {1'h0, 2'({1'h0, increaseMask_6_39} + {1'h0, increaseMask_7_39})})});
    wire [3:0] _GEN_324 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_39} + {1'h0, decreaseMask_1_39})}
             + {1'h0, 2'({1'h0, decreaseMask_2_39} + {1'h0, decreaseMask_3_39})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_39} + {1'h0, decreaseMask_5_39})}
               + {1'h0, 2'({1'h0, decreaseMask_6_39} + {1'h0, decreaseMask_7_39})})});
    wire [3:0] _GEN_325 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_40} + {1'h0, increaseMask_1_40})}
             + {1'h0, 2'({1'h0, increaseMask_2_40} + {1'h0, increaseMask_3_40})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_40} + {1'h0, increaseMask_5_40})}
               + {1'h0, 2'({1'h0, increaseMask_6_40} + {1'h0, increaseMask_7_40})})});
    wire [3:0] _GEN_326 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_40} + {1'h0, decreaseMask_1_40})}
             + {1'h0, 2'({1'h0, decreaseMask_2_40} + {1'h0, decreaseMask_3_40})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_40} + {1'h0, decreaseMask_5_40})}
               + {1'h0, 2'({1'h0, decreaseMask_6_40} + {1'h0, decreaseMask_7_40})})});
    wire [3:0] _GEN_327 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_41} + {1'h0, increaseMask_1_41})}
             + {1'h0, 2'({1'h0, increaseMask_2_41} + {1'h0, increaseMask_3_41})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_41} + {1'h0, increaseMask_5_41})}
               + {1'h0, 2'({1'h0, increaseMask_6_41} + {1'h0, increaseMask_7_41})})});
    wire [3:0] _GEN_328 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_41} + {1'h0, decreaseMask_1_41})}
             + {1'h0, 2'({1'h0, decreaseMask_2_41} + {1'h0, decreaseMask_3_41})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_41} + {1'h0, decreaseMask_5_41})}
               + {1'h0, 2'({1'h0, decreaseMask_6_41} + {1'h0, decreaseMask_7_41})})});
    wire [3:0] _GEN_329 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_42} + {1'h0, increaseMask_1_42})}
             + {1'h0, 2'({1'h0, increaseMask_2_42} + {1'h0, increaseMask_3_42})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_42} + {1'h0, increaseMask_5_42})}
               + {1'h0, 2'({1'h0, increaseMask_6_42} + {1'h0, increaseMask_7_42})})});
    wire [3:0] _GEN_330 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_42} + {1'h0, decreaseMask_1_42})}
             + {1'h0, 2'({1'h0, decreaseMask_2_42} + {1'h0, decreaseMask_3_42})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_42} + {1'h0, decreaseMask_5_42})}
               + {1'h0, 2'({1'h0, decreaseMask_6_42} + {1'h0, decreaseMask_7_42})})});
    wire [3:0] _GEN_331 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_43} + {1'h0, increaseMask_1_43})}
             + {1'h0, 2'({1'h0, increaseMask_2_43} + {1'h0, increaseMask_3_43})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_43} + {1'h0, increaseMask_5_43})}
               + {1'h0, 2'({1'h0, increaseMask_6_43} + {1'h0, increaseMask_7_43})})});
    wire [3:0] _GEN_332 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_43} + {1'h0, decreaseMask_1_43})}
             + {1'h0, 2'({1'h0, decreaseMask_2_43} + {1'h0, decreaseMask_3_43})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_43} + {1'h0, decreaseMask_5_43})}
               + {1'h0, 2'({1'h0, decreaseMask_6_43} + {1'h0, decreaseMask_7_43})})});
    wire [3:0] _GEN_333 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_44} + {1'h0, increaseMask_1_44})}
             + {1'h0, 2'({1'h0, increaseMask_2_44} + {1'h0, increaseMask_3_44})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_44} + {1'h0, increaseMask_5_44})}
               + {1'h0, 2'({1'h0, increaseMask_6_44} + {1'h0, increaseMask_7_44})})});
    wire [3:0] _GEN_334 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_44} + {1'h0, decreaseMask_1_44})}
             + {1'h0, 2'({1'h0, decreaseMask_2_44} + {1'h0, decreaseMask_3_44})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_44} + {1'h0, decreaseMask_5_44})}
               + {1'h0, 2'({1'h0, decreaseMask_6_44} + {1'h0, decreaseMask_7_44})})});
    wire [3:0] _GEN_335 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_45} + {1'h0, increaseMask_1_45})}
             + {1'h0, 2'({1'h0, increaseMask_2_45} + {1'h0, increaseMask_3_45})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_45} + {1'h0, increaseMask_5_45})}
               + {1'h0, 2'({1'h0, increaseMask_6_45} + {1'h0, increaseMask_7_45})})});
    wire [3:0] _GEN_336 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_45} + {1'h0, decreaseMask_1_45})}
             + {1'h0, 2'({1'h0, decreaseMask_2_45} + {1'h0, decreaseMask_3_45})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_45} + {1'h0, decreaseMask_5_45})}
               + {1'h0, 2'({1'h0, decreaseMask_6_45} + {1'h0, decreaseMask_7_45})})});
    wire [3:0] _GEN_337 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_46} + {1'h0, increaseMask_1_46})}
             + {1'h0, 2'({1'h0, increaseMask_2_46} + {1'h0, increaseMask_3_46})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_46} + {1'h0, increaseMask_5_46})}
               + {1'h0, 2'({1'h0, increaseMask_6_46} + {1'h0, increaseMask_7_46})})});
    wire [3:0] _GEN_338 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_46} + {1'h0, decreaseMask_1_46})}
             + {1'h0, 2'({1'h0, decreaseMask_2_46} + {1'h0, decreaseMask_3_46})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_46} + {1'h0, decreaseMask_5_46})}
               + {1'h0, 2'({1'h0, decreaseMask_6_46} + {1'h0, decreaseMask_7_46})})});
    wire [3:0] _GEN_339 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_47} + {1'h0, increaseMask_1_47})}
             + {1'h0, 2'({1'h0, increaseMask_2_47} + {1'h0, increaseMask_3_47})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_47} + {1'h0, increaseMask_5_47})}
               + {1'h0, 2'({1'h0, increaseMask_6_47} + {1'h0, increaseMask_7_47})})});
    wire [3:0] _GEN_340 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_47} + {1'h0, decreaseMask_1_47})}
             + {1'h0, 2'({1'h0, decreaseMask_2_47} + {1'h0, decreaseMask_3_47})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_47} + {1'h0, decreaseMask_5_47})}
               + {1'h0, 2'({1'h0, decreaseMask_6_47} + {1'h0, decreaseMask_7_47})})});
    wire [3:0] _GEN_341 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_48} + {1'h0, increaseMask_1_48})}
             + {1'h0, 2'({1'h0, increaseMask_2_48} + {1'h0, increaseMask_3_48})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_48} + {1'h0, increaseMask_5_48})}
               + {1'h0, 2'({1'h0, increaseMask_6_48} + {1'h0, increaseMask_7_48})})});
    wire [3:0] _GEN_342 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_48} + {1'h0, decreaseMask_1_48})}
             + {1'h0, 2'({1'h0, decreaseMask_2_48} + {1'h0, decreaseMask_3_48})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_48} + {1'h0, decreaseMask_5_48})}
               + {1'h0, 2'({1'h0, decreaseMask_6_48} + {1'h0, decreaseMask_7_48})})});
    wire [3:0] _GEN_343 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_49} + {1'h0, increaseMask_1_49})}
             + {1'h0, 2'({1'h0, increaseMask_2_49} + {1'h0, increaseMask_3_49})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_49} + {1'h0, increaseMask_5_49})}
               + {1'h0, 2'({1'h0, increaseMask_6_49} + {1'h0, increaseMask_7_49})})});
    wire [3:0] _GEN_344 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_49} + {1'h0, decreaseMask_1_49})}
             + {1'h0, 2'({1'h0, decreaseMask_2_49} + {1'h0, decreaseMask_3_49})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_49} + {1'h0, decreaseMask_5_49})}
               + {1'h0, 2'({1'h0, decreaseMask_6_49} + {1'h0, decreaseMask_7_49})})});
    wire [3:0] _GEN_345 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_50} + {1'h0, increaseMask_1_50})}
             + {1'h0, 2'({1'h0, increaseMask_2_50} + {1'h0, increaseMask_3_50})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_50} + {1'h0, increaseMask_5_50})}
               + {1'h0, 2'({1'h0, increaseMask_6_50} + {1'h0, increaseMask_7_50})})});
    wire [3:0] _GEN_346 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_50} + {1'h0, decreaseMask_1_50})}
             + {1'h0, 2'({1'h0, decreaseMask_2_50} + {1'h0, decreaseMask_3_50})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_50} + {1'h0, decreaseMask_5_50})}
               + {1'h0, 2'({1'h0, decreaseMask_6_50} + {1'h0, decreaseMask_7_50})})});
    wire [3:0] _GEN_347 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_51} + {1'h0, increaseMask_1_51})}
             + {1'h0, 2'({1'h0, increaseMask_2_51} + {1'h0, increaseMask_3_51})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_51} + {1'h0, increaseMask_5_51})}
               + {1'h0, 2'({1'h0, increaseMask_6_51} + {1'h0, increaseMask_7_51})})});
    wire [3:0] _GEN_348 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_51} + {1'h0, decreaseMask_1_51})}
             + {1'h0, 2'({1'h0, decreaseMask_2_51} + {1'h0, decreaseMask_3_51})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_51} + {1'h0, decreaseMask_5_51})}
               + {1'h0, 2'({1'h0, decreaseMask_6_51} + {1'h0, decreaseMask_7_51})})});
    wire [3:0] _GEN_349 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_52} + {1'h0, increaseMask_1_52})}
             + {1'h0, 2'({1'h0, increaseMask_2_52} + {1'h0, increaseMask_3_52})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_52} + {1'h0, increaseMask_5_52})}
               + {1'h0, 2'({1'h0, increaseMask_6_52} + {1'h0, increaseMask_7_52})})});
    wire [3:0] _GEN_350 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_52} + {1'h0, decreaseMask_1_52})}
             + {1'h0, 2'({1'h0, decreaseMask_2_52} + {1'h0, decreaseMask_3_52})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_52} + {1'h0, decreaseMask_5_52})}
               + {1'h0, 2'({1'h0, decreaseMask_6_52} + {1'h0, decreaseMask_7_52})})});
    wire [3:0] _GEN_351 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_53} + {1'h0, increaseMask_1_53})}
             + {1'h0, 2'({1'h0, increaseMask_2_53} + {1'h0, increaseMask_3_53})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_53} + {1'h0, increaseMask_5_53})}
               + {1'h0, 2'({1'h0, increaseMask_6_53} + {1'h0, increaseMask_7_53})})});
    wire [3:0] _GEN_352 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_53} + {1'h0, decreaseMask_1_53})}
             + {1'h0, 2'({1'h0, decreaseMask_2_53} + {1'h0, decreaseMask_3_53})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_53} + {1'h0, decreaseMask_5_53})}
               + {1'h0, 2'({1'h0, decreaseMask_6_53} + {1'h0, decreaseMask_7_53})})});
    wire [3:0] _GEN_353 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_54} + {1'h0, increaseMask_1_54})}
             + {1'h0, 2'({1'h0, increaseMask_2_54} + {1'h0, increaseMask_3_54})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_54} + {1'h0, increaseMask_5_54})}
               + {1'h0, 2'({1'h0, increaseMask_6_54} + {1'h0, increaseMask_7_54})})});
    wire [3:0] _GEN_354 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_54} + {1'h0, decreaseMask_1_54})}
             + {1'h0, 2'({1'h0, decreaseMask_2_54} + {1'h0, decreaseMask_3_54})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_54} + {1'h0, decreaseMask_5_54})}
               + {1'h0, 2'({1'h0, decreaseMask_6_54} + {1'h0, decreaseMask_7_54})})});
    wire [3:0] _GEN_355 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_55} + {1'h0, increaseMask_1_55})}
             + {1'h0, 2'({1'h0, increaseMask_2_55} + {1'h0, increaseMask_3_55})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_55} + {1'h0, increaseMask_5_55})}
               + {1'h0, 2'({1'h0, increaseMask_6_55} + {1'h0, increaseMask_7_55})})});
    wire [3:0] _GEN_356 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_55} + {1'h0, decreaseMask_1_55})}
             + {1'h0, 2'({1'h0, decreaseMask_2_55} + {1'h0, decreaseMask_3_55})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_55} + {1'h0, decreaseMask_5_55})}
               + {1'h0, 2'({1'h0, decreaseMask_6_55} + {1'h0, decreaseMask_7_55})})});
    wire [3:0] _GEN_357 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_56} + {1'h0, increaseMask_1_56})}
             + {1'h0, 2'({1'h0, increaseMask_2_56} + {1'h0, increaseMask_3_56})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_56} + {1'h0, increaseMask_5_56})}
               + {1'h0, 2'({1'h0, increaseMask_6_56} + {1'h0, increaseMask_7_56})})});
    wire [3:0] _GEN_358 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_56} + {1'h0, decreaseMask_1_56})}
             + {1'h0, 2'({1'h0, decreaseMask_2_56} + {1'h0, decreaseMask_3_56})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_56} + {1'h0, decreaseMask_5_56})}
               + {1'h0, 2'({1'h0, decreaseMask_6_56} + {1'h0, decreaseMask_7_56})})});
    wire [3:0] _GEN_359 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_57} + {1'h0, increaseMask_1_57})}
             + {1'h0, 2'({1'h0, increaseMask_2_57} + {1'h0, increaseMask_3_57})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_57} + {1'h0, increaseMask_5_57})}
               + {1'h0, 2'({1'h0, increaseMask_6_57} + {1'h0, increaseMask_7_57})})});
    wire [3:0] _GEN_360 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_57} + {1'h0, decreaseMask_1_57})}
             + {1'h0, 2'({1'h0, decreaseMask_2_57} + {1'h0, decreaseMask_3_57})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_57} + {1'h0, decreaseMask_5_57})}
               + {1'h0, 2'({1'h0, decreaseMask_6_57} + {1'h0, decreaseMask_7_57})})});
    wire [3:0] _GEN_361 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_58} + {1'h0, increaseMask_1_58})}
             + {1'h0, 2'({1'h0, increaseMask_2_58} + {1'h0, increaseMask_3_58})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_58} + {1'h0, increaseMask_5_58})}
               + {1'h0, 2'({1'h0, increaseMask_6_58} + {1'h0, increaseMask_7_58})})});
    wire [3:0] _GEN_362 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_58} + {1'h0, decreaseMask_1_58})}
             + {1'h0, 2'({1'h0, decreaseMask_2_58} + {1'h0, decreaseMask_3_58})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_58} + {1'h0, decreaseMask_5_58})}
               + {1'h0, 2'({1'h0, decreaseMask_6_58} + {1'h0, decreaseMask_7_58})})});
    wire [3:0] _GEN_363 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_59} + {1'h0, increaseMask_1_59})}
             + {1'h0, 2'({1'h0, increaseMask_2_59} + {1'h0, increaseMask_3_59})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_59} + {1'h0, increaseMask_5_59})}
               + {1'h0, 2'({1'h0, increaseMask_6_59} + {1'h0, increaseMask_7_59})})});
    wire [3:0] _GEN_364 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_59} + {1'h0, decreaseMask_1_59})}
             + {1'h0, 2'({1'h0, decreaseMask_2_59} + {1'h0, decreaseMask_3_59})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_59} + {1'h0, decreaseMask_5_59})}
               + {1'h0, 2'({1'h0, decreaseMask_6_59} + {1'h0, decreaseMask_7_59})})});
    wire [3:0] _GEN_365 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_60} + {1'h0, increaseMask_1_60})}
             + {1'h0, 2'({1'h0, increaseMask_2_60} + {1'h0, increaseMask_3_60})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_60} + {1'h0, increaseMask_5_60})}
               + {1'h0, 2'({1'h0, increaseMask_6_60} + {1'h0, increaseMask_7_60})})});
    wire [3:0] _GEN_366 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_60} + {1'h0, decreaseMask_1_60})}
             + {1'h0, 2'({1'h0, decreaseMask_2_60} + {1'h0, decreaseMask_3_60})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_60} + {1'h0, decreaseMask_5_60})}
               + {1'h0, 2'({1'h0, decreaseMask_6_60} + {1'h0, decreaseMask_7_60})})});
    wire [3:0] _GEN_367 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_61} + {1'h0, increaseMask_1_61})}
             + {1'h0, 2'({1'h0, increaseMask_2_61} + {1'h0, increaseMask_3_61})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_61} + {1'h0, increaseMask_5_61})}
               + {1'h0, 2'({1'h0, increaseMask_6_61} + {1'h0, increaseMask_7_61})})});
    wire [3:0] _GEN_368 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_61} + {1'h0, decreaseMask_1_61})}
             + {1'h0, 2'({1'h0, decreaseMask_2_61} + {1'h0, decreaseMask_3_61})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_61} + {1'h0, decreaseMask_5_61})}
               + {1'h0, 2'({1'h0, decreaseMask_6_61} + {1'h0, decreaseMask_7_61})})});
    wire [3:0] _GEN_369 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_62} + {1'h0, increaseMask_1_62})}
             + {1'h0, 2'({1'h0, increaseMask_2_62} + {1'h0, increaseMask_3_62})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_62} + {1'h0, increaseMask_5_62})}
               + {1'h0, 2'({1'h0, increaseMask_6_62} + {1'h0, increaseMask_7_62})})});
    wire [3:0] _GEN_370 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_62} + {1'h0, decreaseMask_1_62})}
             + {1'h0, 2'({1'h0, decreaseMask_2_62} + {1'h0, decreaseMask_3_62})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_62} + {1'h0, decreaseMask_5_62})}
               + {1'h0, 2'({1'h0, decreaseMask_6_62} + {1'h0, decreaseMask_7_62})})});
    wire [3:0] _GEN_371 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_63} + {1'h0, increaseMask_1_63})}
             + {1'h0, 2'({1'h0, increaseMask_2_63} + {1'h0, increaseMask_3_63})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_63} + {1'h0, increaseMask_5_63})}
               + {1'h0, 2'({1'h0, increaseMask_6_63} + {1'h0, increaseMask_7_63})})});
    wire [3:0] _GEN_372 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_63} + {1'h0, decreaseMask_1_63})}
             + {1'h0, 2'({1'h0, decreaseMask_2_63} + {1'h0, decreaseMask_3_63})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_63} + {1'h0, decreaseMask_5_63})}
               + {1'h0, 2'({1'h0, decreaseMask_6_63} + {1'h0, decreaseMask_7_63})})});
    wire [3:0] _GEN_373 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_64} + {1'h0, increaseMask_1_64})}
             + {1'h0, 2'({1'h0, increaseMask_2_64} + {1'h0, increaseMask_3_64})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_64} + {1'h0, increaseMask_5_64})}
               + {1'h0, 2'({1'h0, increaseMask_6_64} + {1'h0, increaseMask_7_64})})});
    wire [3:0] _GEN_374 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_64} + {1'h0, decreaseMask_1_64})}
             + {1'h0, 2'({1'h0, decreaseMask_2_64} + {1'h0, decreaseMask_3_64})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_64} + {1'h0, decreaseMask_5_64})}
               + {1'h0, 2'({1'h0, decreaseMask_6_64} + {1'h0, decreaseMask_7_64})})});
    wire [3:0] _GEN_375 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_65} + {1'h0, increaseMask_1_65})}
             + {1'h0, 2'({1'h0, increaseMask_2_65} + {1'h0, increaseMask_3_65})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_65} + {1'h0, increaseMask_5_65})}
               + {1'h0, 2'({1'h0, increaseMask_6_65} + {1'h0, increaseMask_7_65})})});
    wire [3:0] _GEN_376 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_65} + {1'h0, decreaseMask_1_65})}
             + {1'h0, 2'({1'h0, decreaseMask_2_65} + {1'h0, decreaseMask_3_65})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_65} + {1'h0, decreaseMask_5_65})}
               + {1'h0, 2'({1'h0, decreaseMask_6_65} + {1'h0, decreaseMask_7_65})})});
    wire [3:0] _GEN_377 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_66} + {1'h0, increaseMask_1_66})}
             + {1'h0, 2'({1'h0, increaseMask_2_66} + {1'h0, increaseMask_3_66})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_66} + {1'h0, increaseMask_5_66})}
               + {1'h0, 2'({1'h0, increaseMask_6_66} + {1'h0, increaseMask_7_66})})});
    wire [3:0] _GEN_378 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_66} + {1'h0, decreaseMask_1_66})}
             + {1'h0, 2'({1'h0, decreaseMask_2_66} + {1'h0, decreaseMask_3_66})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_66} + {1'h0, decreaseMask_5_66})}
               + {1'h0, 2'({1'h0, decreaseMask_6_66} + {1'h0, decreaseMask_7_66})})});
    wire [3:0] _GEN_379 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_67} + {1'h0, increaseMask_1_67})}
             + {1'h0, 2'({1'h0, increaseMask_2_67} + {1'h0, increaseMask_3_67})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_67} + {1'h0, increaseMask_5_67})}
               + {1'h0, 2'({1'h0, increaseMask_6_67} + {1'h0, increaseMask_7_67})})});
    wire [3:0] _GEN_380 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_67} + {1'h0, decreaseMask_1_67})}
             + {1'h0, 2'({1'h0, decreaseMask_2_67} + {1'h0, decreaseMask_3_67})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_67} + {1'h0, decreaseMask_5_67})}
               + {1'h0, 2'({1'h0, decreaseMask_6_67} + {1'h0, decreaseMask_7_67})})});
    wire [3:0] _GEN_381 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_68} + {1'h0, increaseMask_1_68})}
             + {1'h0, 2'({1'h0, increaseMask_2_68} + {1'h0, increaseMask_3_68})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_68} + {1'h0, increaseMask_5_68})}
               + {1'h0, 2'({1'h0, increaseMask_6_68} + {1'h0, increaseMask_7_68})})});
    wire [3:0] _GEN_382 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_68} + {1'h0, decreaseMask_1_68})}
             + {1'h0, 2'({1'h0, decreaseMask_2_68} + {1'h0, decreaseMask_3_68})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_68} + {1'h0, decreaseMask_5_68})}
               + {1'h0, 2'({1'h0, decreaseMask_6_68} + {1'h0, decreaseMask_7_68})})});
    wire [3:0] _GEN_383 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_69} + {1'h0, increaseMask_1_69})}
             + {1'h0, 2'({1'h0, increaseMask_2_69} + {1'h0, increaseMask_3_69})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_69} + {1'h0, increaseMask_5_69})}
               + {1'h0, 2'({1'h0, increaseMask_6_69} + {1'h0, increaseMask_7_69})})});
    wire [3:0] _GEN_384 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_69} + {1'h0, decreaseMask_1_69})}
             + {1'h0, 2'({1'h0, decreaseMask_2_69} + {1'h0, decreaseMask_3_69})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_69} + {1'h0, decreaseMask_5_69})}
               + {1'h0, 2'({1'h0, decreaseMask_6_69} + {1'h0, decreaseMask_7_69})})});
    wire [3:0] _GEN_385 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_70} + {1'h0, increaseMask_1_70})}
             + {1'h0, 2'({1'h0, increaseMask_2_70} + {1'h0, increaseMask_3_70})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_70} + {1'h0, increaseMask_5_70})}
               + {1'h0, 2'({1'h0, increaseMask_6_70} + {1'h0, increaseMask_7_70})})});
    wire [3:0] _GEN_386 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_70} + {1'h0, decreaseMask_1_70})}
             + {1'h0, 2'({1'h0, decreaseMask_2_70} + {1'h0, decreaseMask_3_70})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_70} + {1'h0, decreaseMask_5_70})}
               + {1'h0, 2'({1'h0, decreaseMask_6_70} + {1'h0, decreaseMask_7_70})})});
    wire [3:0] _GEN_387 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_71} + {1'h0, increaseMask_1_71})}
             + {1'h0, 2'({1'h0, increaseMask_2_71} + {1'h0, increaseMask_3_71})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_71} + {1'h0, increaseMask_5_71})}
               + {1'h0, 2'({1'h0, increaseMask_6_71} + {1'h0, increaseMask_7_71})})});
    wire [3:0] _GEN_388 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_71} + {1'h0, decreaseMask_1_71})}
             + {1'h0, 2'({1'h0, decreaseMask_2_71} + {1'h0, decreaseMask_3_71})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_71} + {1'h0, decreaseMask_5_71})}
               + {1'h0, 2'({1'h0, decreaseMask_6_71} + {1'h0, decreaseMask_7_71})})});
    wire [3:0] _GEN_389 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_72} + {1'h0, increaseMask_1_72})}
             + {1'h0, 2'({1'h0, increaseMask_2_72} + {1'h0, increaseMask_3_72})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_72} + {1'h0, increaseMask_5_72})}
               + {1'h0, 2'({1'h0, increaseMask_6_72} + {1'h0, increaseMask_7_72})})});
    wire [3:0] _GEN_390 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_72} + {1'h0, decreaseMask_1_72})}
             + {1'h0, 2'({1'h0, decreaseMask_2_72} + {1'h0, decreaseMask_3_72})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_72} + {1'h0, decreaseMask_5_72})}
               + {1'h0, 2'({1'h0, decreaseMask_6_72} + {1'h0, decreaseMask_7_72})})});
    wire [3:0] _GEN_391 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_73} + {1'h0, increaseMask_1_73})}
             + {1'h0, 2'({1'h0, increaseMask_2_73} + {1'h0, increaseMask_3_73})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_73} + {1'h0, increaseMask_5_73})}
               + {1'h0, 2'({1'h0, increaseMask_6_73} + {1'h0, increaseMask_7_73})})});
    wire [3:0] _GEN_392 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_73} + {1'h0, decreaseMask_1_73})}
             + {1'h0, 2'({1'h0, decreaseMask_2_73} + {1'h0, decreaseMask_3_73})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_73} + {1'h0, decreaseMask_5_73})}
               + {1'h0, 2'({1'h0, decreaseMask_6_73} + {1'h0, decreaseMask_7_73})})});
    wire [3:0] _GEN_393 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_74} + {1'h0, increaseMask_1_74})}
             + {1'h0, 2'({1'h0, increaseMask_2_74} + {1'h0, increaseMask_3_74})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_74} + {1'h0, increaseMask_5_74})}
               + {1'h0, 2'({1'h0, increaseMask_6_74} + {1'h0, increaseMask_7_74})})});
    wire [3:0] _GEN_394 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_74} + {1'h0, decreaseMask_1_74})}
             + {1'h0, 2'({1'h0, decreaseMask_2_74} + {1'h0, decreaseMask_3_74})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_74} + {1'h0, decreaseMask_5_74})}
               + {1'h0, 2'({1'h0, decreaseMask_6_74} + {1'h0, decreaseMask_7_74})})});
    wire [3:0] _GEN_395 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_75} + {1'h0, increaseMask_1_75})}
             + {1'h0, 2'({1'h0, increaseMask_2_75} + {1'h0, increaseMask_3_75})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_75} + {1'h0, increaseMask_5_75})}
               + {1'h0, 2'({1'h0, increaseMask_6_75} + {1'h0, increaseMask_7_75})})});
    wire [3:0] _GEN_396 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_75} + {1'h0, decreaseMask_1_75})}
             + {1'h0, 2'({1'h0, decreaseMask_2_75} + {1'h0, decreaseMask_3_75})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_75} + {1'h0, decreaseMask_5_75})}
               + {1'h0, 2'({1'h0, decreaseMask_6_75} + {1'h0, decreaseMask_7_75})})});
    wire [3:0] _GEN_397 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_76} + {1'h0, increaseMask_1_76})}
             + {1'h0, 2'({1'h0, increaseMask_2_76} + {1'h0, increaseMask_3_76})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_76} + {1'h0, increaseMask_5_76})}
               + {1'h0, 2'({1'h0, increaseMask_6_76} + {1'h0, increaseMask_7_76})})});
    wire [3:0] _GEN_398 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_76} + {1'h0, decreaseMask_1_76})}
             + {1'h0, 2'({1'h0, decreaseMask_2_76} + {1'h0, decreaseMask_3_76})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_76} + {1'h0, decreaseMask_5_76})}
               + {1'h0, 2'({1'h0, decreaseMask_6_76} + {1'h0, decreaseMask_7_76})})});
    wire [3:0] _GEN_399 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_77} + {1'h0, increaseMask_1_77})}
             + {1'h0, 2'({1'h0, increaseMask_2_77} + {1'h0, increaseMask_3_77})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_77} + {1'h0, increaseMask_5_77})}
               + {1'h0, 2'({1'h0, increaseMask_6_77} + {1'h0, increaseMask_7_77})})});
    wire [3:0] _GEN_400 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_77} + {1'h0, decreaseMask_1_77})}
             + {1'h0, 2'({1'h0, decreaseMask_2_77} + {1'h0, decreaseMask_3_77})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_77} + {1'h0, decreaseMask_5_77})}
               + {1'h0, 2'({1'h0, decreaseMask_6_77} + {1'h0, decreaseMask_7_77})})});
    wire [3:0] _GEN_401 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_78} + {1'h0, increaseMask_1_78})}
             + {1'h0, 2'({1'h0, increaseMask_2_78} + {1'h0, increaseMask_3_78})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_78} + {1'h0, increaseMask_5_78})}
               + {1'h0, 2'({1'h0, increaseMask_6_78} + {1'h0, increaseMask_7_78})})});
    wire [3:0] _GEN_402 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_78} + {1'h0, decreaseMask_1_78})}
             + {1'h0, 2'({1'h0, decreaseMask_2_78} + {1'h0, decreaseMask_3_78})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_78} + {1'h0, decreaseMask_5_78})}
               + {1'h0, 2'({1'h0, decreaseMask_6_78} + {1'h0, decreaseMask_7_78})})});
    wire [3:0] _GEN_403 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_79} + {1'h0, increaseMask_1_79})}
             + {1'h0, 2'({1'h0, increaseMask_2_79} + {1'h0, increaseMask_3_79})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_79} + {1'h0, increaseMask_5_79})}
               + {1'h0, 2'({1'h0, increaseMask_6_79} + {1'h0, increaseMask_7_79})})});
    wire [3:0] _GEN_404 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_79} + {1'h0, decreaseMask_1_79})}
             + {1'h0, 2'({1'h0, decreaseMask_2_79} + {1'h0, decreaseMask_3_79})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_79} + {1'h0, decreaseMask_5_79})}
               + {1'h0, 2'({1'h0, decreaseMask_6_79} + {1'h0, decreaseMask_7_79})})});
    wire [3:0] _GEN_405 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_80} + {1'h0, increaseMask_1_80})}
             + {1'h0, 2'({1'h0, increaseMask_2_80} + {1'h0, increaseMask_3_80})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_80} + {1'h0, increaseMask_5_80})}
               + {1'h0, 2'({1'h0, increaseMask_6_80} + {1'h0, increaseMask_7_80})})});
    wire [3:0] _GEN_406 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_80} + {1'h0, decreaseMask_1_80})}
             + {1'h0, 2'({1'h0, decreaseMask_2_80} + {1'h0, decreaseMask_3_80})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_80} + {1'h0, decreaseMask_5_80})}
               + {1'h0, 2'({1'h0, decreaseMask_6_80} + {1'h0, decreaseMask_7_80})})});
    wire [3:0] _GEN_407 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_81} + {1'h0, increaseMask_1_81})}
             + {1'h0, 2'({1'h0, increaseMask_2_81} + {1'h0, increaseMask_3_81})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_81} + {1'h0, increaseMask_5_81})}
               + {1'h0, 2'({1'h0, increaseMask_6_81} + {1'h0, increaseMask_7_81})})});
    wire [3:0] _GEN_408 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_81} + {1'h0, decreaseMask_1_81})}
             + {1'h0, 2'({1'h0, decreaseMask_2_81} + {1'h0, decreaseMask_3_81})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_81} + {1'h0, decreaseMask_5_81})}
               + {1'h0, 2'({1'h0, decreaseMask_6_81} + {1'h0, decreaseMask_7_81})})});
    wire [3:0] _GEN_409 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_82} + {1'h0, increaseMask_1_82})}
             + {1'h0, 2'({1'h0, increaseMask_2_82} + {1'h0, increaseMask_3_82})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_82} + {1'h0, increaseMask_5_82})}
               + {1'h0, 2'({1'h0, increaseMask_6_82} + {1'h0, increaseMask_7_82})})});
    wire [3:0] _GEN_410 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_82} + {1'h0, decreaseMask_1_82})}
             + {1'h0, 2'({1'h0, decreaseMask_2_82} + {1'h0, decreaseMask_3_82})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_82} + {1'h0, decreaseMask_5_82})}
               + {1'h0, 2'({1'h0, decreaseMask_6_82} + {1'h0, decreaseMask_7_82})})});
    wire [3:0] _GEN_411 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_83} + {1'h0, increaseMask_1_83})}
             + {1'h0, 2'({1'h0, increaseMask_2_83} + {1'h0, increaseMask_3_83})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_83} + {1'h0, increaseMask_5_83})}
               + {1'h0, 2'({1'h0, increaseMask_6_83} + {1'h0, increaseMask_7_83})})});
    wire [3:0] _GEN_412 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_83} + {1'h0, decreaseMask_1_83})}
             + {1'h0, 2'({1'h0, decreaseMask_2_83} + {1'h0, decreaseMask_3_83})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_83} + {1'h0, decreaseMask_5_83})}
               + {1'h0, 2'({1'h0, decreaseMask_6_83} + {1'h0, decreaseMask_7_83})})});
    wire [3:0] _GEN_413 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_84} + {1'h0, increaseMask_1_84})}
             + {1'h0, 2'({1'h0, increaseMask_2_84} + {1'h0, increaseMask_3_84})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_84} + {1'h0, increaseMask_5_84})}
               + {1'h0, 2'({1'h0, increaseMask_6_84} + {1'h0, increaseMask_7_84})})});
    wire [3:0] _GEN_414 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_84} + {1'h0, decreaseMask_1_84})}
             + {1'h0, 2'({1'h0, decreaseMask_2_84} + {1'h0, decreaseMask_3_84})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_84} + {1'h0, decreaseMask_5_84})}
               + {1'h0, 2'({1'h0, decreaseMask_6_84} + {1'h0, decreaseMask_7_84})})});
    wire [3:0] _GEN_415 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_85} + {1'h0, increaseMask_1_85})}
             + {1'h0, 2'({1'h0, increaseMask_2_85} + {1'h0, increaseMask_3_85})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_85} + {1'h0, increaseMask_5_85})}
               + {1'h0, 2'({1'h0, increaseMask_6_85} + {1'h0, increaseMask_7_85})})});
    wire [3:0] _GEN_416 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_85} + {1'h0, decreaseMask_1_85})}
             + {1'h0, 2'({1'h0, decreaseMask_2_85} + {1'h0, decreaseMask_3_85})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_85} + {1'h0, decreaseMask_5_85})}
               + {1'h0, 2'({1'h0, decreaseMask_6_85} + {1'h0, decreaseMask_7_85})})});
    wire [3:0] _GEN_417 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_86} + {1'h0, increaseMask_1_86})}
             + {1'h0, 2'({1'h0, increaseMask_2_86} + {1'h0, increaseMask_3_86})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_86} + {1'h0, increaseMask_5_86})}
               + {1'h0, 2'({1'h0, increaseMask_6_86} + {1'h0, increaseMask_7_86})})});
    wire [3:0] _GEN_418 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_86} + {1'h0, decreaseMask_1_86})}
             + {1'h0, 2'({1'h0, decreaseMask_2_86} + {1'h0, decreaseMask_3_86})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_86} + {1'h0, decreaseMask_5_86})}
               + {1'h0, 2'({1'h0, decreaseMask_6_86} + {1'h0, decreaseMask_7_86})})});
    wire [3:0] _GEN_419 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_87} + {1'h0, increaseMask_1_87})}
             + {1'h0, 2'({1'h0, increaseMask_2_87} + {1'h0, increaseMask_3_87})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_87} + {1'h0, increaseMask_5_87})}
               + {1'h0, 2'({1'h0, increaseMask_6_87} + {1'h0, increaseMask_7_87})})});
    wire [3:0] _GEN_420 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_87} + {1'h0, decreaseMask_1_87})}
             + {1'h0, 2'({1'h0, decreaseMask_2_87} + {1'h0, decreaseMask_3_87})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_87} + {1'h0, decreaseMask_5_87})}
               + {1'h0, 2'({1'h0, decreaseMask_6_87} + {1'h0, decreaseMask_7_87})})});
    wire [3:0] _GEN_421 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_88} + {1'h0, increaseMask_1_88})}
             + {1'h0, 2'({1'h0, increaseMask_2_88} + {1'h0, increaseMask_3_88})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_88} + {1'h0, increaseMask_5_88})}
               + {1'h0, 2'({1'h0, increaseMask_6_88} + {1'h0, increaseMask_7_88})})});
    wire [3:0] _GEN_422 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_88} + {1'h0, decreaseMask_1_88})}
             + {1'h0, 2'({1'h0, decreaseMask_2_88} + {1'h0, decreaseMask_3_88})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_88} + {1'h0, decreaseMask_5_88})}
               + {1'h0, 2'({1'h0, decreaseMask_6_88} + {1'h0, decreaseMask_7_88})})});
    wire [3:0] _GEN_423 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_89} + {1'h0, increaseMask_1_89})}
             + {1'h0, 2'({1'h0, increaseMask_2_89} + {1'h0, increaseMask_3_89})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_89} + {1'h0, increaseMask_5_89})}
               + {1'h0, 2'({1'h0, increaseMask_6_89} + {1'h0, increaseMask_7_89})})});
    wire [3:0] _GEN_424 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_89} + {1'h0, decreaseMask_1_89})}
             + {1'h0, 2'({1'h0, decreaseMask_2_89} + {1'h0, decreaseMask_3_89})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_89} + {1'h0, decreaseMask_5_89})}
               + {1'h0, 2'({1'h0, decreaseMask_6_89} + {1'h0, decreaseMask_7_89})})});
    wire [3:0] _GEN_425 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_90} + {1'h0, increaseMask_1_90})}
             + {1'h0, 2'({1'h0, increaseMask_2_90} + {1'h0, increaseMask_3_90})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_90} + {1'h0, increaseMask_5_90})}
               + {1'h0, 2'({1'h0, increaseMask_6_90} + {1'h0, increaseMask_7_90})})});
    wire [3:0] _GEN_426 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_90} + {1'h0, decreaseMask_1_90})}
             + {1'h0, 2'({1'h0, decreaseMask_2_90} + {1'h0, decreaseMask_3_90})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_90} + {1'h0, decreaseMask_5_90})}
               + {1'h0, 2'({1'h0, decreaseMask_6_90} + {1'h0, decreaseMask_7_90})})});
    wire [3:0] _GEN_427 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_91} + {1'h0, increaseMask_1_91})}
             + {1'h0, 2'({1'h0, increaseMask_2_91} + {1'h0, increaseMask_3_91})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_91} + {1'h0, increaseMask_5_91})}
               + {1'h0, 2'({1'h0, increaseMask_6_91} + {1'h0, increaseMask_7_91})})});
    wire [3:0] _GEN_428 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_91} + {1'h0, decreaseMask_1_91})}
             + {1'h0, 2'({1'h0, decreaseMask_2_91} + {1'h0, decreaseMask_3_91})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_91} + {1'h0, decreaseMask_5_91})}
               + {1'h0, 2'({1'h0, decreaseMask_6_91} + {1'h0, decreaseMask_7_91})})});
    wire [3:0] _GEN_429 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_92} + {1'h0, increaseMask_1_92})}
             + {1'h0, 2'({1'h0, increaseMask_2_92} + {1'h0, increaseMask_3_92})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_92} + {1'h0, increaseMask_5_92})}
               + {1'h0, 2'({1'h0, increaseMask_6_92} + {1'h0, increaseMask_7_92})})});
    wire [3:0] _GEN_430 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_92} + {1'h0, decreaseMask_1_92})}
             + {1'h0, 2'({1'h0, decreaseMask_2_92} + {1'h0, decreaseMask_3_92})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_92} + {1'h0, decreaseMask_5_92})}
               + {1'h0, 2'({1'h0, decreaseMask_6_92} + {1'h0, decreaseMask_7_92})})});
    wire [3:0] _GEN_431 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_93} + {1'h0, increaseMask_1_93})}
             + {1'h0, 2'({1'h0, increaseMask_2_93} + {1'h0, increaseMask_3_93})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_93} + {1'h0, increaseMask_5_93})}
               + {1'h0, 2'({1'h0, increaseMask_6_93} + {1'h0, increaseMask_7_93})})});
    wire [3:0] _GEN_432 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_93} + {1'h0, decreaseMask_1_93})}
             + {1'h0, 2'({1'h0, decreaseMask_2_93} + {1'h0, decreaseMask_3_93})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_93} + {1'h0, decreaseMask_5_93})}
               + {1'h0, 2'({1'h0, decreaseMask_6_93} + {1'h0, decreaseMask_7_93})})});
    wire [3:0] _GEN_433 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_94} + {1'h0, increaseMask_1_94})}
             + {1'h0, 2'({1'h0, increaseMask_2_94} + {1'h0, increaseMask_3_94})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_94} + {1'h0, increaseMask_5_94})}
               + {1'h0, 2'({1'h0, increaseMask_6_94} + {1'h0, increaseMask_7_94})})});
    wire [3:0] _GEN_434 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_94} + {1'h0, decreaseMask_1_94})}
             + {1'h0, 2'({1'h0, decreaseMask_2_94} + {1'h0, decreaseMask_3_94})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_94} + {1'h0, decreaseMask_5_94})}
               + {1'h0, 2'({1'h0, decreaseMask_6_94} + {1'h0, decreaseMask_7_94})})});
    wire [3:0] _GEN_435 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_95} + {1'h0, increaseMask_1_95})}
             + {1'h0, 2'({1'h0, increaseMask_2_95} + {1'h0, increaseMask_3_95})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_95} + {1'h0, increaseMask_5_95})}
               + {1'h0, 2'({1'h0, increaseMask_6_95} + {1'h0, increaseMask_7_95})})});
    wire [3:0] _GEN_436 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_95} + {1'h0, decreaseMask_1_95})}
             + {1'h0, 2'({1'h0, decreaseMask_2_95} + {1'h0, decreaseMask_3_95})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_95} + {1'h0, decreaseMask_5_95})}
               + {1'h0, 2'({1'h0, decreaseMask_6_95} + {1'h0, decreaseMask_7_95})})});
    wire [3:0] _GEN_437 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_96} + {1'h0, increaseMask_1_96})}
             + {1'h0, 2'({1'h0, increaseMask_2_96} + {1'h0, increaseMask_3_96})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_96} + {1'h0, increaseMask_5_96})}
               + {1'h0, 2'({1'h0, increaseMask_6_96} + {1'h0, increaseMask_7_96})})});
    wire [3:0] _GEN_438 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_96} + {1'h0, decreaseMask_1_96})}
             + {1'h0, 2'({1'h0, decreaseMask_2_96} + {1'h0, decreaseMask_3_96})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_96} + {1'h0, decreaseMask_5_96})}
               + {1'h0, 2'({1'h0, decreaseMask_6_96} + {1'h0, decreaseMask_7_96})})});
    wire [3:0] _GEN_439 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_97} + {1'h0, increaseMask_1_97})}
             + {1'h0, 2'({1'h0, increaseMask_2_97} + {1'h0, increaseMask_3_97})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_97} + {1'h0, increaseMask_5_97})}
               + {1'h0, 2'({1'h0, increaseMask_6_97} + {1'h0, increaseMask_7_97})})});
    wire [3:0] _GEN_440 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_97} + {1'h0, decreaseMask_1_97})}
             + {1'h0, 2'({1'h0, decreaseMask_2_97} + {1'h0, decreaseMask_3_97})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_97} + {1'h0, decreaseMask_5_97})}
               + {1'h0, 2'({1'h0, decreaseMask_6_97} + {1'h0, decreaseMask_7_97})})});
    wire [3:0] _GEN_441 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_98} + {1'h0, increaseMask_1_98})}
             + {1'h0, 2'({1'h0, increaseMask_2_98} + {1'h0, increaseMask_3_98})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_98} + {1'h0, increaseMask_5_98})}
               + {1'h0, 2'({1'h0, increaseMask_6_98} + {1'h0, increaseMask_7_98})})});
    wire [3:0] _GEN_442 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_98} + {1'h0, decreaseMask_1_98})}
             + {1'h0, 2'({1'h0, decreaseMask_2_98} + {1'h0, decreaseMask_3_98})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_98} + {1'h0, decreaseMask_5_98})}
               + {1'h0, 2'({1'h0, decreaseMask_6_98} + {1'h0, decreaseMask_7_98})})});
    wire [3:0] _GEN_443 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_99} + {1'h0, increaseMask_1_99})}
             + {1'h0, 2'({1'h0, increaseMask_2_99} + {1'h0, increaseMask_3_99})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_99} + {1'h0, increaseMask_5_99})}
               + {1'h0, 2'({1'h0, increaseMask_6_99} + {1'h0, increaseMask_7_99})})});
    wire [3:0] _GEN_444 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_99} + {1'h0, decreaseMask_1_99})}
             + {1'h0, 2'({1'h0, decreaseMask_2_99} + {1'h0, decreaseMask_3_99})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_99} + {1'h0, decreaseMask_5_99})}
               + {1'h0, 2'({1'h0, decreaseMask_6_99} + {1'h0, decreaseMask_7_99})})});
    wire [3:0] _GEN_445 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_100} + {1'h0, increaseMask_1_100})}
             + {1'h0, 2'({1'h0, increaseMask_2_100} + {1'h0, increaseMask_3_100})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_100} + {1'h0, increaseMask_5_100})}
               + {1'h0, 2'({1'h0, increaseMask_6_100} + {1'h0, increaseMask_7_100})})});
    wire [3:0] _GEN_446 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_100} + {1'h0, decreaseMask_1_100})}
             + {1'h0, 2'({1'h0, decreaseMask_2_100} + {1'h0, decreaseMask_3_100})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_100} + {1'h0, decreaseMask_5_100})}
               + {1'h0, 2'({1'h0, decreaseMask_6_100} + {1'h0, decreaseMask_7_100})})});
    wire [3:0] _GEN_447 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_101} + {1'h0, increaseMask_1_101})}
             + {1'h0, 2'({1'h0, increaseMask_2_101} + {1'h0, increaseMask_3_101})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_101} + {1'h0, increaseMask_5_101})}
               + {1'h0, 2'({1'h0, increaseMask_6_101} + {1'h0, increaseMask_7_101})})});
    wire [3:0] _GEN_448 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_101} + {1'h0, decreaseMask_1_101})}
             + {1'h0, 2'({1'h0, decreaseMask_2_101} + {1'h0, decreaseMask_3_101})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_101} + {1'h0, decreaseMask_5_101})}
               + {1'h0, 2'({1'h0, decreaseMask_6_101} + {1'h0, decreaseMask_7_101})})});
    wire [3:0] _GEN_449 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_102} + {1'h0, increaseMask_1_102})}
             + {1'h0, 2'({1'h0, increaseMask_2_102} + {1'h0, increaseMask_3_102})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_102} + {1'h0, increaseMask_5_102})}
               + {1'h0, 2'({1'h0, increaseMask_6_102} + {1'h0, increaseMask_7_102})})});
    wire [3:0] _GEN_450 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_102} + {1'h0, decreaseMask_1_102})}
             + {1'h0, 2'({1'h0, decreaseMask_2_102} + {1'h0, decreaseMask_3_102})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_102} + {1'h0, decreaseMask_5_102})}
               + {1'h0, 2'({1'h0, decreaseMask_6_102} + {1'h0, decreaseMask_7_102})})});
    wire [3:0] _GEN_451 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_103} + {1'h0, increaseMask_1_103})}
             + {1'h0, 2'({1'h0, increaseMask_2_103} + {1'h0, increaseMask_3_103})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_103} + {1'h0, increaseMask_5_103})}
               + {1'h0, 2'({1'h0, increaseMask_6_103} + {1'h0, increaseMask_7_103})})});
    wire [3:0] _GEN_452 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_103} + {1'h0, decreaseMask_1_103})}
             + {1'h0, 2'({1'h0, decreaseMask_2_103} + {1'h0, decreaseMask_3_103})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_103} + {1'h0, decreaseMask_5_103})}
               + {1'h0, 2'({1'h0, decreaseMask_6_103} + {1'h0, decreaseMask_7_103})})});
    wire [3:0] _GEN_453 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_104} + {1'h0, increaseMask_1_104})}
             + {1'h0, 2'({1'h0, increaseMask_2_104} + {1'h0, increaseMask_3_104})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_104} + {1'h0, increaseMask_5_104})}
               + {1'h0, 2'({1'h0, increaseMask_6_104} + {1'h0, increaseMask_7_104})})});
    wire [3:0] _GEN_454 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_104} + {1'h0, decreaseMask_1_104})}
             + {1'h0, 2'({1'h0, decreaseMask_2_104} + {1'h0, decreaseMask_3_104})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_104} + {1'h0, decreaseMask_5_104})}
               + {1'h0, 2'({1'h0, decreaseMask_6_104} + {1'h0, decreaseMask_7_104})})});
    wire [3:0] _GEN_455 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_105} + {1'h0, increaseMask_1_105})}
             + {1'h0, 2'({1'h0, increaseMask_2_105} + {1'h0, increaseMask_3_105})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_105} + {1'h0, increaseMask_5_105})}
               + {1'h0, 2'({1'h0, increaseMask_6_105} + {1'h0, increaseMask_7_105})})});
    wire [3:0] _GEN_456 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_105} + {1'h0, decreaseMask_1_105})}
             + {1'h0, 2'({1'h0, decreaseMask_2_105} + {1'h0, decreaseMask_3_105})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_105} + {1'h0, decreaseMask_5_105})}
               + {1'h0, 2'({1'h0, decreaseMask_6_105} + {1'h0, decreaseMask_7_105})})});
    wire [3:0] _GEN_457 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_106} + {1'h0, increaseMask_1_106})}
             + {1'h0, 2'({1'h0, increaseMask_2_106} + {1'h0, increaseMask_3_106})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_106} + {1'h0, increaseMask_5_106})}
               + {1'h0, 2'({1'h0, increaseMask_6_106} + {1'h0, increaseMask_7_106})})});
    wire [3:0] _GEN_458 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_106} + {1'h0, decreaseMask_1_106})}
             + {1'h0, 2'({1'h0, decreaseMask_2_106} + {1'h0, decreaseMask_3_106})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_106} + {1'h0, decreaseMask_5_106})}
               + {1'h0, 2'({1'h0, decreaseMask_6_106} + {1'h0, decreaseMask_7_106})})});
    wire [3:0] _GEN_459 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_107} + {1'h0, increaseMask_1_107})}
             + {1'h0, 2'({1'h0, increaseMask_2_107} + {1'h0, increaseMask_3_107})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_107} + {1'h0, increaseMask_5_107})}
               + {1'h0, 2'({1'h0, increaseMask_6_107} + {1'h0, increaseMask_7_107})})});
    wire [3:0] _GEN_460 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_107} + {1'h0, decreaseMask_1_107})}
             + {1'h0, 2'({1'h0, decreaseMask_2_107} + {1'h0, decreaseMask_3_107})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_107} + {1'h0, decreaseMask_5_107})}
               + {1'h0, 2'({1'h0, decreaseMask_6_107} + {1'h0, decreaseMask_7_107})})});
    wire [3:0] _GEN_461 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_108} + {1'h0, increaseMask_1_108})}
             + {1'h0, 2'({1'h0, increaseMask_2_108} + {1'h0, increaseMask_3_108})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_108} + {1'h0, increaseMask_5_108})}
               + {1'h0, 2'({1'h0, increaseMask_6_108} + {1'h0, increaseMask_7_108})})});
    wire [3:0] _GEN_462 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_108} + {1'h0, decreaseMask_1_108})}
             + {1'h0, 2'({1'h0, decreaseMask_2_108} + {1'h0, decreaseMask_3_108})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_108} + {1'h0, decreaseMask_5_108})}
               + {1'h0, 2'({1'h0, decreaseMask_6_108} + {1'h0, decreaseMask_7_108})})});
    wire [3:0] _GEN_463 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_109} + {1'h0, increaseMask_1_109})}
             + {1'h0, 2'({1'h0, increaseMask_2_109} + {1'h0, increaseMask_3_109})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_109} + {1'h0, increaseMask_5_109})}
               + {1'h0, 2'({1'h0, increaseMask_6_109} + {1'h0, increaseMask_7_109})})});
    wire [3:0] _GEN_464 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_109} + {1'h0, decreaseMask_1_109})}
             + {1'h0, 2'({1'h0, decreaseMask_2_109} + {1'h0, decreaseMask_3_109})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_109} + {1'h0, decreaseMask_5_109})}
               + {1'h0, 2'({1'h0, decreaseMask_6_109} + {1'h0, decreaseMask_7_109})})});
    wire [3:0] _GEN_465 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_110} + {1'h0, increaseMask_1_110})}
             + {1'h0, 2'({1'h0, increaseMask_2_110} + {1'h0, increaseMask_3_110})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_110} + {1'h0, increaseMask_5_110})}
               + {1'h0, 2'({1'h0, increaseMask_6_110} + {1'h0, increaseMask_7_110})})});
    wire [3:0] _GEN_466 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_110} + {1'h0, decreaseMask_1_110})}
             + {1'h0, 2'({1'h0, decreaseMask_2_110} + {1'h0, decreaseMask_3_110})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_110} + {1'h0, decreaseMask_5_110})}
               + {1'h0, 2'({1'h0, decreaseMask_6_110} + {1'h0, decreaseMask_7_110})})});
    wire [3:0] _GEN_467 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_111} + {1'h0, increaseMask_1_111})}
             + {1'h0, 2'({1'h0, increaseMask_2_111} + {1'h0, increaseMask_3_111})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_111} + {1'h0, increaseMask_5_111})}
               + {1'h0, 2'({1'h0, increaseMask_6_111} + {1'h0, increaseMask_7_111})})});
    wire [3:0] _GEN_468 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_111} + {1'h0, decreaseMask_1_111})}
             + {1'h0, 2'({1'h0, decreaseMask_2_111} + {1'h0, decreaseMask_3_111})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_111} + {1'h0, decreaseMask_5_111})}
               + {1'h0, 2'({1'h0, decreaseMask_6_111} + {1'h0, decreaseMask_7_111})})});
    wire [3:0] _GEN_469 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_112} + {1'h0, increaseMask_1_112})}
             + {1'h0, 2'({1'h0, increaseMask_2_112} + {1'h0, increaseMask_3_112})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_112} + {1'h0, increaseMask_5_112})}
               + {1'h0, 2'({1'h0, increaseMask_6_112} + {1'h0, increaseMask_7_112})})});
    wire [3:0] _GEN_470 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_112} + {1'h0, decreaseMask_1_112})}
             + {1'h0, 2'({1'h0, decreaseMask_2_112} + {1'h0, decreaseMask_3_112})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_112} + {1'h0, decreaseMask_5_112})}
               + {1'h0, 2'({1'h0, decreaseMask_6_112} + {1'h0, decreaseMask_7_112})})});
    wire [3:0] _GEN_471 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_113} + {1'h0, increaseMask_1_113})}
             + {1'h0, 2'({1'h0, increaseMask_2_113} + {1'h0, increaseMask_3_113})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_113} + {1'h0, increaseMask_5_113})}
               + {1'h0, 2'({1'h0, increaseMask_6_113} + {1'h0, increaseMask_7_113})})});
    wire [3:0] _GEN_472 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_113} + {1'h0, decreaseMask_1_113})}
             + {1'h0, 2'({1'h0, decreaseMask_2_113} + {1'h0, decreaseMask_3_113})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_113} + {1'h0, decreaseMask_5_113})}
               + {1'h0, 2'({1'h0, decreaseMask_6_113} + {1'h0, decreaseMask_7_113})})});
    wire [3:0] _GEN_473 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_114} + {1'h0, increaseMask_1_114})}
             + {1'h0, 2'({1'h0, increaseMask_2_114} + {1'h0, increaseMask_3_114})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_114} + {1'h0, increaseMask_5_114})}
               + {1'h0, 2'({1'h0, increaseMask_6_114} + {1'h0, increaseMask_7_114})})});
    wire [3:0] _GEN_474 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_114} + {1'h0, decreaseMask_1_114})}
             + {1'h0, 2'({1'h0, decreaseMask_2_114} + {1'h0, decreaseMask_3_114})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_114} + {1'h0, decreaseMask_5_114})}
               + {1'h0, 2'({1'h0, decreaseMask_6_114} + {1'h0, decreaseMask_7_114})})});
    wire [3:0] _GEN_475 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_115} + {1'h0, increaseMask_1_115})}
             + {1'h0, 2'({1'h0, increaseMask_2_115} + {1'h0, increaseMask_3_115})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_115} + {1'h0, increaseMask_5_115})}
               + {1'h0, 2'({1'h0, increaseMask_6_115} + {1'h0, increaseMask_7_115})})});
    wire [3:0] _GEN_476 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_115} + {1'h0, decreaseMask_1_115})}
             + {1'h0, 2'({1'h0, decreaseMask_2_115} + {1'h0, decreaseMask_3_115})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_115} + {1'h0, decreaseMask_5_115})}
               + {1'h0, 2'({1'h0, decreaseMask_6_115} + {1'h0, decreaseMask_7_115})})});
    wire [3:0] _GEN_477 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_116} + {1'h0, increaseMask_1_116})}
             + {1'h0, 2'({1'h0, increaseMask_2_116} + {1'h0, increaseMask_3_116})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_116} + {1'h0, increaseMask_5_116})}
               + {1'h0, 2'({1'h0, increaseMask_6_116} + {1'h0, increaseMask_7_116})})});
    wire [3:0] _GEN_478 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_116} + {1'h0, decreaseMask_1_116})}
             + {1'h0, 2'({1'h0, decreaseMask_2_116} + {1'h0, decreaseMask_3_116})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_116} + {1'h0, decreaseMask_5_116})}
               + {1'h0, 2'({1'h0, decreaseMask_6_116} + {1'h0, decreaseMask_7_116})})});
    wire [3:0] _GEN_479 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_117} + {1'h0, increaseMask_1_117})}
             + {1'h0, 2'({1'h0, increaseMask_2_117} + {1'h0, increaseMask_3_117})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_117} + {1'h0, increaseMask_5_117})}
               + {1'h0, 2'({1'h0, increaseMask_6_117} + {1'h0, increaseMask_7_117})})});
    wire [3:0] _GEN_480 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_117} + {1'h0, decreaseMask_1_117})}
             + {1'h0, 2'({1'h0, decreaseMask_2_117} + {1'h0, decreaseMask_3_117})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_117} + {1'h0, decreaseMask_5_117})}
               + {1'h0, 2'({1'h0, decreaseMask_6_117} + {1'h0, decreaseMask_7_117})})});
    wire [3:0] _GEN_481 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_118} + {1'h0, increaseMask_1_118})}
             + {1'h0, 2'({1'h0, increaseMask_2_118} + {1'h0, increaseMask_3_118})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_118} + {1'h0, increaseMask_5_118})}
               + {1'h0, 2'({1'h0, increaseMask_6_118} + {1'h0, increaseMask_7_118})})});
    wire [3:0] _GEN_482 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_118} + {1'h0, decreaseMask_1_118})}
             + {1'h0, 2'({1'h0, decreaseMask_2_118} + {1'h0, decreaseMask_3_118})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_118} + {1'h0, decreaseMask_5_118})}
               + {1'h0, 2'({1'h0, decreaseMask_6_118} + {1'h0, decreaseMask_7_118})})});
    wire [3:0] _GEN_483 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_119} + {1'h0, increaseMask_1_119})}
             + {1'h0, 2'({1'h0, increaseMask_2_119} + {1'h0, increaseMask_3_119})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_119} + {1'h0, increaseMask_5_119})}
               + {1'h0, 2'({1'h0, increaseMask_6_119} + {1'h0, increaseMask_7_119})})});
    wire [3:0] _GEN_484 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_119} + {1'h0, decreaseMask_1_119})}
             + {1'h0, 2'({1'h0, decreaseMask_2_119} + {1'h0, decreaseMask_3_119})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_119} + {1'h0, decreaseMask_5_119})}
               + {1'h0, 2'({1'h0, decreaseMask_6_119} + {1'h0, decreaseMask_7_119})})});
    wire [3:0] _GEN_485 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_120} + {1'h0, increaseMask_1_120})}
             + {1'h0, 2'({1'h0, increaseMask_2_120} + {1'h0, increaseMask_3_120})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_120} + {1'h0, increaseMask_5_120})}
               + {1'h0, 2'({1'h0, increaseMask_6_120} + {1'h0, increaseMask_7_120})})});
    wire [3:0] _GEN_486 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_120} + {1'h0, decreaseMask_1_120})}
             + {1'h0, 2'({1'h0, decreaseMask_2_120} + {1'h0, decreaseMask_3_120})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_120} + {1'h0, decreaseMask_5_120})}
               + {1'h0, 2'({1'h0, decreaseMask_6_120} + {1'h0, decreaseMask_7_120})})});
    wire [3:0] _GEN_487 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_121} + {1'h0, increaseMask_1_121})}
             + {1'h0, 2'({1'h0, increaseMask_2_121} + {1'h0, increaseMask_3_121})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_121} + {1'h0, increaseMask_5_121})}
               + {1'h0, 2'({1'h0, increaseMask_6_121} + {1'h0, increaseMask_7_121})})});
    wire [3:0] _GEN_488 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_121} + {1'h0, decreaseMask_1_121})}
             + {1'h0, 2'({1'h0, decreaseMask_2_121} + {1'h0, decreaseMask_3_121})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_121} + {1'h0, decreaseMask_5_121})}
               + {1'h0, 2'({1'h0, decreaseMask_6_121} + {1'h0, decreaseMask_7_121})})});
    wire [3:0] _GEN_489 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_122} + {1'h0, increaseMask_1_122})}
             + {1'h0, 2'({1'h0, increaseMask_2_122} + {1'h0, increaseMask_3_122})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_122} + {1'h0, increaseMask_5_122})}
               + {1'h0, 2'({1'h0, increaseMask_6_122} + {1'h0, increaseMask_7_122})})});
    wire [3:0] _GEN_490 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_122} + {1'h0, decreaseMask_1_122})}
             + {1'h0, 2'({1'h0, decreaseMask_2_122} + {1'h0, decreaseMask_3_122})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_122} + {1'h0, decreaseMask_5_122})}
               + {1'h0, 2'({1'h0, decreaseMask_6_122} + {1'h0, decreaseMask_7_122})})});
    wire [3:0] _GEN_491 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_123} + {1'h0, increaseMask_1_123})}
             + {1'h0, 2'({1'h0, increaseMask_2_123} + {1'h0, increaseMask_3_123})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_123} + {1'h0, increaseMask_5_123})}
               + {1'h0, 2'({1'h0, increaseMask_6_123} + {1'h0, increaseMask_7_123})})});
    wire [3:0] _GEN_492 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_123} + {1'h0, decreaseMask_1_123})}
             + {1'h0, 2'({1'h0, decreaseMask_2_123} + {1'h0, decreaseMask_3_123})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_123} + {1'h0, decreaseMask_5_123})}
               + {1'h0, 2'({1'h0, decreaseMask_6_123} + {1'h0, decreaseMask_7_123})})});
    wire [3:0] _GEN_493 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_124} + {1'h0, increaseMask_1_124})}
             + {1'h0, 2'({1'h0, increaseMask_2_124} + {1'h0, increaseMask_3_124})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_124} + {1'h0, increaseMask_5_124})}
               + {1'h0, 2'({1'h0, increaseMask_6_124} + {1'h0, increaseMask_7_124})})});
    wire [3:0] _GEN_494 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_124} + {1'h0, decreaseMask_1_124})}
             + {1'h0, 2'({1'h0, decreaseMask_2_124} + {1'h0, decreaseMask_3_124})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_124} + {1'h0, decreaseMask_5_124})}
               + {1'h0, 2'({1'h0, decreaseMask_6_124} + {1'h0, decreaseMask_7_124})})});
    wire [3:0] _GEN_495 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_125} + {1'h0, increaseMask_1_125})}
             + {1'h0, 2'({1'h0, increaseMask_2_125} + {1'h0, increaseMask_3_125})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_125} + {1'h0, increaseMask_5_125})}
               + {1'h0, 2'({1'h0, increaseMask_6_125} + {1'h0, increaseMask_7_125})})});
    wire [3:0] _GEN_496 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_125} + {1'h0, decreaseMask_1_125})}
             + {1'h0, 2'({1'h0, decreaseMask_2_125} + {1'h0, decreaseMask_3_125})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_125} + {1'h0, decreaseMask_5_125})}
               + {1'h0, 2'({1'h0, decreaseMask_6_125} + {1'h0, decreaseMask_7_125})})});
    wire [3:0] _GEN_497 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_126} + {1'h0, increaseMask_1_126})}
             + {1'h0, 2'({1'h0, increaseMask_2_126} + {1'h0, increaseMask_3_126})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_126} + {1'h0, increaseMask_5_126})}
               + {1'h0, 2'({1'h0, increaseMask_6_126} + {1'h0, increaseMask_7_126})})});
    wire [3:0] _GEN_498 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_126} + {1'h0, decreaseMask_1_126})}
             + {1'h0, 2'({1'h0, decreaseMask_2_126} + {1'h0, decreaseMask_3_126})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_126} + {1'h0, decreaseMask_5_126})}
               + {1'h0, 2'({1'h0, decreaseMask_6_126} + {1'h0, decreaseMask_7_126})})});
    wire [3:0] _GEN_499 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, increaseMask_0_127} + {1'h0, increaseMask_1_127})}
             + {1'h0, 2'({1'h0, increaseMask_2_127} + {1'h0, increaseMask_3_127})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, increaseMask_4_127} + {1'h0, increaseMask_5_127})}
               + {1'h0, 2'({1'h0, increaseMask_6_127} + {1'h0, increaseMask_7_127})})});
    wire [3:0] _GEN_500 =
      4'({1'h0,
          3'({1'h0, 2'({1'h0, decreaseMask_0_127} + {1'h0, decreaseMask_1_127})}
             + {1'h0, 2'({1'h0, decreaseMask_2_127} + {1'h0, decreaseMask_3_127})})}
         + {1'h0,
            3'({1'h0, 2'({1'h0, decreaseMask_4_127} + {1'h0, decreaseMask_5_127})}
               + {1'h0, 2'({1'h0, decreaseMask_6_127} + {1'h0, decreaseMask_7_127})})});
    always @(posedge clock) begin
      if (_GEN_211 & (|(_GEN_212[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:450\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_213[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:518\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_214[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:519\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & hitProvider & hitAlt) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:520\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_215[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:518\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_216[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:519\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & hitProvider_1 & hitAlt_1) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:520\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_217[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:518\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_218[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:519\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & hitProvider_2 & hitAlt_2) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:520\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_219[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:518\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_220[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:519\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & hitProvider_3 & hitAlt_3) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:520\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_221[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:518\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_222[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:519\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & hitProvider_4 & hitAlt_4) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:520\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_223[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:518\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_224[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:519\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & hitProvider_5 & hitAlt_5) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:520\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_225[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:518\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_226[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:519\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & hitProvider_6 & hitAlt_6) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:520\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_227[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:518\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_228[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:519\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & hitProvider_7 & hitAlt_7) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:520\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_229[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:518\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_230[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:519\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & hitProvider_8 & hitAlt_8) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:520\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_231[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:518\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_232[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:519\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & hitProvider_9 & hitAlt_9) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:520\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_233[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:518\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_234[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:519\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & hitProvider_10 & hitAlt_10) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:520\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_235[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:518\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_236[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:519\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & hitProvider_11 & hitAlt_11) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:520\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_237[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:518\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_238[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:519\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & hitProvider_12 & hitAlt_12) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:520\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_239[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:518\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_240[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:519\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & hitProvider_13 & hitAlt_13) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:520\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_241[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:518\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_242[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:519\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & hitProvider_14 & hitAlt_14) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:520\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_243[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:518\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_244[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:519\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & hitProvider_15 & hitAlt_15) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:520\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_245[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_246[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase & decrease) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_247[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_248[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_1 & decrease_1) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_249[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_250[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_2 & decrease_2) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_251[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_252[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_3 & decrease_3) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_253[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_254[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_4 & decrease_4) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_255[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_256[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_5 & decrease_5) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_257[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_258[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_6 & decrease_6) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_259[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_260[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_7 & decrease_7) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_261[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_262[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_8 & decrease_8) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_263[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_264[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_9 & decrease_9) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_265[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_266[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_10 & decrease_10) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_267[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_268[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_11 & decrease_11) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_269[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_270[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_12 & decrease_12) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_271[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_272[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_13 & decrease_13) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_273[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_274[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_14 & decrease_14) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_275[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_276[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_15 & decrease_15) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_277[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_278[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_16 & decrease_16) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_279[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_280[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_17 & decrease_17) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_281[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_282[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_18 & decrease_18) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_283[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_284[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_19 & decrease_19) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_285[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_286[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_20 & decrease_20) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_287[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_288[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_21 & decrease_21) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_289[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_290[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_22 & decrease_22) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_291[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_292[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_23 & decrease_23) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_293[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_294[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_24 & decrease_24) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_295[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_296[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_25 & decrease_25) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_297[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_298[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_26 & decrease_26) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_299[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_300[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_27 & decrease_27) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_301[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_302[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_28 & decrease_28) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_303[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_304[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_29 & decrease_29) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_305[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_306[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_30 & decrease_30) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_307[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_308[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_31 & decrease_31) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_309[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_310[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_32 & decrease_32) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_311[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_312[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_33 & decrease_33) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_313[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_314[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_34 & decrease_34) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_315[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_316[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_35 & decrease_35) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_317[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_318[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_36 & decrease_36) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_319[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_320[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_37 & decrease_37) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_321[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_322[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_38 & decrease_38) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_323[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_324[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_39 & decrease_39) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_325[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_326[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_40 & decrease_40) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_327[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_328[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_41 & decrease_41) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_329[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_330[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_42 & decrease_42) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_331[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_332[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_43 & decrease_43) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_333[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_334[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_44 & decrease_44) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_335[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_336[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_45 & decrease_45) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_337[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_338[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_46 & decrease_46) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_339[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_340[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_47 & decrease_47) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_341[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_342[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_48 & decrease_48) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_343[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_344[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_49 & decrease_49) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_345[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_346[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_50 & decrease_50) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_347[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_348[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_51 & decrease_51) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_349[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_350[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_52 & decrease_52) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_351[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_352[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_53 & decrease_53) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_353[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_354[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_54 & decrease_54) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_355[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_356[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_55 & decrease_55) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_357[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_358[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_56 & decrease_56) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_359[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_360[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_57 & decrease_57) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_361[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_362[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_58 & decrease_58) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_363[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_364[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_59 & decrease_59) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_365[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_366[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_60 & decrease_60) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_367[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_368[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_61 & decrease_61) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_369[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_370[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_62 & decrease_62) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_371[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_372[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_63 & decrease_63) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_373[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_374[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_64 & decrease_64) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_375[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_376[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_65 & decrease_65) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_377[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_378[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_66 & decrease_66) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_379[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_380[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_67 & decrease_67) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_381[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_382[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_68 & decrease_68) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_383[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_384[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_69 & decrease_69) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_385[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_386[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_70 & decrease_70) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_387[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_388[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_71 & decrease_71) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_389[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_390[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_72 & decrease_72) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_391[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_392[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_73 & decrease_73) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_393[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_394[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_74 & decrease_74) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_395[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_396[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_75 & decrease_75) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_397[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_398[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_76 & decrease_76) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_399[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_400[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_77 & decrease_77) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_401[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_402[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_78 & decrease_78) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_403[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_404[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_79 & decrease_79) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_405[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_406[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_80 & decrease_80) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_407[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_408[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_81 & decrease_81) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_409[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_410[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_82 & decrease_82) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_411[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_412[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_83 & decrease_83) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_413[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_414[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_84 & decrease_84) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_415[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_416[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_85 & decrease_85) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_417[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_418[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_86 & decrease_86) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_419[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_420[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_87 & decrease_87) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_421[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_422[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_88 & decrease_88) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_423[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_424[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_89 & decrease_89) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_425[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_426[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_90 & decrease_90) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_427[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_428[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_91 & decrease_91) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_429[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_430[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_92 & decrease_92) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_431[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_432[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_93 & decrease_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_433[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_434[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_94 & decrease_94) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_435[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_436[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_95 & decrease_95) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_437[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_438[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_96 & decrease_96) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_439[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_440[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_97 & decrease_97) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_441[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_442[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_98 & decrease_98) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_443[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_444[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_99 & decrease_99) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_445[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_446[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_100 & decrease_100) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_447[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_448[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_101 & decrease_101) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_449[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_450[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_102 & decrease_102) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_451[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_452[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_103 & decrease_103) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_453[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_454[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_104 & decrease_104) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_455[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_456[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_105 & decrease_105) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_457[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_458[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_106 & decrease_106) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_459[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_460[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_107 & decrease_107) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_461[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_462[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_108 & decrease_108) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_463[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_464[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_109 & decrease_109) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_465[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_466[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_110 & decrease_110) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_467[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_468[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_111 & decrease_111) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_469[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_470[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_112 & decrease_112) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_471[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_472[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_113 & decrease_113) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_473[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_474[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_114 & decrease_114) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_475[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_476[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_115 & decrease_115) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_477[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_478[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_116 & decrease_116) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_479[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_480[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_117 & decrease_117) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_481[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_482[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_118 & decrease_118) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_483[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_484[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_119 & decrease_119) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_485[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_486[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_120 & decrease_120) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_487[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_488[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_121 & decrease_121) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_489[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_490[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_122 & decrease_122) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_491[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_492[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_123 & decrease_123) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_493[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_494[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_124 & decrease_124) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_495[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_496[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_125 & decrease_125) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_497[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_498[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_126 & decrease_126) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_499[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:570\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & (|(_GEN_500[3:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:571\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_211 & increase_127 & decrease_127) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at Tage.scala:572\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [3:0]        _GEN_501 =
    io_stageCtrl_s2_fire
      ? 4'({1'h0,
            3'({1'h0,
                2'({1'h0,
                    io_fromMainBtb_result_0_valid
                      & io_fromMainBtb_result_0_bits_attribute_branchType == 2'h1}
                   + {1'h0,
                      io_fromMainBtb_result_1_valid
                        & io_fromMainBtb_result_1_bits_attribute_branchType == 2'h1})}
               + {1'h0,
                  2'({1'h0,
                      io_fromMainBtb_result_2_valid
                        & io_fromMainBtb_result_2_bits_attribute_branchType == 2'h1}
                     + {1'h0,
                        io_fromMainBtb_result_3_valid
                          & io_fromMainBtb_result_3_bits_attribute_branchType == 2'h1})})}
           + {1'h0,
              3'({1'h0,
                  2'({1'h0,
                      io_fromMainBtb_result_4_valid
                        & io_fromMainBtb_result_4_bits_attribute_branchType == 2'h1}
                     + {1'h0,
                        io_fromMainBtb_result_5_valid
                          & io_fromMainBtb_result_5_bits_attribute_branchType == 2'h1})}
                 + {1'h0,
                    2'({1'h0,
                        io_fromMainBtb_result_6_valid
                          & io_fromMainBtb_result_6_bits_attribute_branchType == 2'h1}
                       + {1'h0,
                          io_fromMainBtb_result_7_valid
                            & io_fromMainBtb_result_7_bits_attribute_branchType == 2'h1})})})
      : 4'h0;
  wire              _GEN_502 = t2_fire & (&usefulResetCtr_value);
  wire              _mispredictBranchOH_T =
    t2_branch_0_trainInfo_valid & t2_branches_0_bits_mispredict;
  wire              _mispredictBranchOH_T_1 =
    t2_branch_1_trainInfo_valid & t2_branches_1_bits_mispredict;
  wire              _mispredictBranchOH_T_2 =
    t2_branch_2_trainInfo_valid & t2_branches_2_bits_mispredict;
  wire              _mispredictBranchOH_T_3 =
    t2_branch_3_trainInfo_valid & t2_branches_3_bits_mispredict;
  wire              _mispredictBranchOH_T_4 =
    t2_branch_4_trainInfo_valid & t2_branches_4_bits_mispredict;
  wire              _mispredictBranchOH_T_5 =
    t2_branch_5_trainInfo_valid & t2_branches_5_bits_mispredict;
  wire              _mispredictBranchOH_T_6 =
    t2_branch_6_trainInfo_valid & t2_branches_6_bits_mispredict;
  wire              _mispredictBranchOH_T_7 =
    t2_branch_7_trainInfo_valid & t2_branches_7_bits_mispredict;
  wire [7:0]        mispredictBranchOH_enc =
    _mispredictBranchOH_T
      ? 8'h1
      : _mispredictBranchOH_T_1
          ? 8'h2
          : _mispredictBranchOH_T_2
              ? 8'h4
              : _mispredictBranchOH_T_3
                  ? 8'h8
                  : _mispredictBranchOH_T_4
                      ? 8'h10
                      : _mispredictBranchOH_T_5
                          ? 8'h20
                          : _mispredictBranchOH_T_6
                              ? 8'h40
                              : {_mispredictBranchOH_T_7, 7'h0};
  wire              _GEN_503 =
    (mispredictBranchOH_enc[0] & t2_branch_0_trainInfo_valid | mispredictBranchOH_enc[1]
     & t2_branch_1_trainInfo_valid | mispredictBranchOH_enc[2]
     & t2_branch_2_trainInfo_valid | mispredictBranchOH_enc[3]
     & t2_branch_3_trainInfo_valid | mispredictBranchOH_enc[4]
     & t2_branch_4_trainInfo_valid | mispredictBranchOH_enc[5]
     & t2_branch_5_trainInfo_valid | mispredictBranchOH_enc[6]
     & t2_branch_6_trainInfo_valid | mispredictBranchOH_enc[7]
     & t2_branch_7_trainInfo_valid)
    & (mispredictBranchOH_enc[0] & t2_branches_0_bits_mispredict
       | mispredictBranchOH_enc[1] & t2_branches_1_bits_mispredict
       | mispredictBranchOH_enc[2] & t2_branches_2_bits_mispredict
       | mispredictBranchOH_enc[3] & t2_branches_3_bits_mispredict
       | mispredictBranchOH_enc[4] & t2_branches_4_bits_mispredict
       | mispredictBranchOH_enc[5] & t2_branches_5_bits_mispredict
       | mispredictBranchOH_enc[6] & t2_branches_6_bits_mispredict
       | mispredictBranchOH_enc[7] & t2_branches_7_bits_mispredict)
    & (mispredictBranchOH_enc[0] & condTraceVec_0_hasProvider | mispredictBranchOH_enc[1]
       & condTraceVec_1_hasProvider | mispredictBranchOH_enc[2]
       & condTraceVec_2_hasProvider | mispredictBranchOH_enc[3]
       & condTraceVec_3_hasProvider | mispredictBranchOH_enc[4]
       & condTraceVec_4_hasProvider | mispredictBranchOH_enc[5]
       & condTraceVec_5_hasProvider | mispredictBranchOH_enc[6]
       & condTraceVec_6_hasProvider | mispredictBranchOH_enc[7]
       & condTraceVec_7_hasProvider)
    & (mispredictBranchOH_enc[0] & t2_trainInfoVec_providerTableOH[7]
       | mispredictBranchOH_enc[1] & t2_trainInfoVec_providerTableOH_1[7]
       | mispredictBranchOH_enc[2] & t2_trainInfoVec_providerTableOH_2[7]
       | mispredictBranchOH_enc[3] & t2_trainInfoVec_providerTableOH_3[7]
       | mispredictBranchOH_enc[4] & t2_trainInfoVec_providerTableOH_4[7]
       | mispredictBranchOH_enc[5] & t2_trainInfoVec_providerTableOH_5[7]
       | mispredictBranchOH_enc[6] & t2_trainInfoVec_providerTableOH_6[7]
       | mispredictBranchOH_enc[7] & t2_trainInfoVec_providerTableOH_7[7]);
  wire              _GEN_504 = t2_fire & t2_needAllocate;
  wire              _GEN_505 = t2_fire & t2_allocate;
  wire              _GEN_506 = _GEN_504 & ~(|t2_canAllocateTableMask);
  wire              _GEN_507 = _GEN_505 & t2_allocateTableOH[0];
  wire              _GEN_508 = t2_fire & t2_allocateBranchTrainInfo_hasProvider;
  wire              _GEN_509 = _GEN_508 & t2_allocateBranchTrainInfo_providerTableOH[0];
  wire              _GEN_510 = _GEN_505 & t2_allocateTableOH[1];
  wire              _GEN_511 = _GEN_508 & t2_allocateBranchTrainInfo_providerTableOH[1];
  wire              _GEN_512 = _GEN_505 & t2_allocateTableOH[2];
  wire              _GEN_513 = _GEN_508 & t2_allocateBranchTrainInfo_providerTableOH[2];
  wire              _GEN_514 = _GEN_505 & t2_allocateTableOH[3];
  wire              _GEN_515 = _GEN_508 & t2_allocateBranchTrainInfo_providerTableOH[3];
  wire              _GEN_516 = _GEN_505 & t2_allocateTableOH[4];
  wire              _GEN_517 = _GEN_508 & t2_allocateBranchTrainInfo_providerTableOH[4];
  wire              _GEN_518 = _GEN_505 & t2_allocateTableOH[5];
  wire              _GEN_519 = _GEN_508 & t2_allocateBranchTrainInfo_providerTableOH[5];
  wire              _GEN_520 = _GEN_505 & t2_allocateTableOH[6];
  wire              _GEN_521 = _GEN_508 & t2_allocateBranchTrainInfo_providerTableOH[6];
  wire              _GEN_522 = _GEN_505 & t2_allocateTableOH[7];
  wire              _GEN_523 = _GEN_508 & t2_allocateBranchTrainInfo_providerTableOH[7];
  wire [3:0]        _GEN_524 =
    t2_fire
      ? 4'({1'h0,
            3'({1'h0,
                2'({1'h0,
                    t2_branch_0_trainInfo_valid
                      & t2_branches_0_bits_mispredict != t2_branch_0_trainInfo_newestMispredict}
                   + {1'h0,
                      t2_branch_1_trainInfo_valid
                        & t2_branches_1_bits_mispredict != t2_branch_1_trainInfo_newestMispredict})}
               + {1'h0,
                  2'({1'h0,
                      t2_branch_2_trainInfo_valid
                        & t2_branches_2_bits_mispredict != t2_branch_2_trainInfo_newestMispredict}
                     + {1'h0,
                        t2_branch_3_trainInfo_valid
                          & t2_branches_3_bits_mispredict != t2_branch_3_trainInfo_newestMispredict})})}
           + {1'h0,
              3'({1'h0,
                  2'({1'h0,
                      t2_branch_4_trainInfo_valid
                        & t2_branches_4_bits_mispredict != t2_branch_4_trainInfo_newestMispredict}
                     + {1'h0,
                        t2_branch_5_trainInfo_valid
                          & t2_branches_5_bits_mispredict != t2_branch_5_trainInfo_newestMispredict})}
                 + {1'h0,
                    2'({1'h0,
                        t2_branch_6_trainInfo_valid
                          & t2_branches_6_bits_mispredict != t2_branch_6_trainInfo_newestMispredict}
                       + {1'h0,
                          t2_branch_7_trainInfo_valid
                            & t2_branches_7_bits_mispredict != t2_branch_7_trainInfo_newestMispredict})})})
      : 4'h0;
  wire              _GEN_525 =
    t2_fire
    & (_mispredictBranchOH_T | _mispredictBranchOH_T_1 | _mispredictBranchOH_T_2
       | _mispredictBranchOH_T_3 | _mispredictBranchOH_T_4 | _mispredictBranchOH_T_5
       | _mispredictBranchOH_T_6 | _mispredictBranchOH_T_7);
  wire              _GEN_526 =
    io_stageCtrl_t0_fire & io_train_branches_0_valid & io_train_branches_0_bits_mispredict
    | io_stageCtrl_t0_fire & io_train_branches_1_valid
    & io_train_branches_1_bits_mispredict | io_stageCtrl_t0_fire
    & io_train_branches_2_valid & io_train_branches_2_bits_mispredict
    | io_stageCtrl_t0_fire & io_train_branches_3_valid
    & io_train_branches_3_bits_mispredict | io_stageCtrl_t0_fire
    & io_train_branches_4_valid & io_train_branches_4_bits_mispredict
    | io_stageCtrl_t0_fire & io_train_branches_5_valid
    & io_train_branches_5_bits_mispredict | io_stageCtrl_t0_fire
    & io_train_branches_6_valid & io_train_branches_6_bits_mispredict
    | io_stageCtrl_t0_fire & io_train_branches_7_valid
    & io_train_branches_7_bits_mispredict;
  wire              _GEN_527 = t2_fire & t2_branch_0_trainInfo_valid;
  wire              _GEN_528 = _GEN_527 & t2_branches_0_bits_mispredict;
  wire              _GEN_529 = t2_fire & t2_branch_1_trainInfo_valid;
  wire              _GEN_530 = _GEN_529 & t2_branches_1_bits_mispredict;
  wire              _GEN_531 = t2_fire & t2_branch_2_trainInfo_valid;
  wire              _GEN_532 = _GEN_531 & t2_branches_2_bits_mispredict;
  wire              _GEN_533 = t2_fire & t2_branch_3_trainInfo_valid;
  wire              _GEN_534 = _GEN_533 & t2_branches_3_bits_mispredict;
  wire              _GEN_535 = t2_fire & t2_branch_4_trainInfo_valid;
  wire              _GEN_536 = _GEN_535 & t2_branches_4_bits_mispredict;
  wire              _GEN_537 = t2_fire & t2_branch_5_trainInfo_valid;
  wire              _GEN_538 = _GEN_537 & t2_branches_5_bits_mispredict;
  wire              _GEN_539 = t2_fire & t2_branch_6_trainInfo_valid;
  wire              _GEN_540 = _GEN_539 & t2_branches_6_bits_mispredict;
  wire              _GEN_541 = t2_fire & t2_branch_7_trainInfo_valid;
  wire              _GEN_542 = _GEN_541 & t2_branches_7_bits_mispredict;
  wire              _GEN_543 =
    _GEN_528 & condTraceVec_0_hasProvider | _GEN_530 & condTraceVec_1_hasProvider
    | _GEN_532 & condTraceVec_2_hasProvider | _GEN_534 & condTraceVec_3_hasProvider
    | _GEN_536 & condTraceVec_4_hasProvider | _GEN_538 & condTraceVec_5_hasProvider
    | _GEN_540 & condTraceVec_6_hasProvider | _GEN_542 & condTraceVec_7_hasProvider;
  wire              _GEN_544 =
    _GEN_528 & condTraceVec_0_useProvider | _GEN_530 & condTraceVec_1_useProvider
    | _GEN_532 & condTraceVec_2_useProvider | _GEN_534 & condTraceVec_3_useProvider
    | _GEN_536 & condTraceVec_4_useProvider | _GEN_538 & condTraceVec_5_useProvider
    | _GEN_540 & condTraceVec_6_useProvider | _GEN_542 & condTraceVec_7_useProvider;
  wire              _GEN_545 =
    _GEN_528 & condTraceVec_0_hasAlt | _GEN_530 & condTraceVec_1_hasAlt | _GEN_532
    & condTraceVec_2_hasAlt | _GEN_534 & condTraceVec_3_hasAlt | _GEN_536
    & condTraceVec_4_hasAlt | _GEN_538 & condTraceVec_5_hasAlt | _GEN_540
    & condTraceVec_6_hasAlt | _GEN_542 & condTraceVec_7_hasAlt;
  wire              _GEN_546 =
    _GEN_528 & condTraceVec_0_useAlt | _GEN_530 & condTraceVec_1_useAlt | _GEN_532
    & condTraceVec_2_useAlt | _GEN_534 & condTraceVec_3_useAlt | _GEN_536
    & condTraceVec_4_useAlt | _GEN_538 & condTraceVec_5_useAlt | _GEN_540
    & condTraceVec_6_useAlt | _GEN_542 & condTraceVec_7_useAlt;
  wire              _GEN_547 =
    _GEN_528 & ~condTraceVec_0_useProvider & ~condTraceVec_0_useAlt | _GEN_530
    & ~condTraceVec_1_useProvider & ~condTraceVec_1_useAlt | _GEN_532
    & ~condTraceVec_2_useProvider & ~condTraceVec_2_useAlt | _GEN_534
    & ~condTraceVec_3_useProvider & ~condTraceVec_3_useAlt | _GEN_536
    & ~condTraceVec_4_useProvider & ~condTraceVec_4_useAlt | _GEN_538
    & ~condTraceVec_5_useProvider & ~condTraceVec_5_useAlt | _GEN_540
    & ~condTraceVec_6_useProvider & ~condTraceVec_6_useAlt | _GEN_542
    & ~condTraceVec_7_useProvider & ~condTraceVec_7_useAlt;
  wire [7:0]        _GEN_548 =
    8'({1'h0,
        7'({1'h0,
            6'({1'h0,
                5'({1'h0,
                    4'({1'h0,
                        3'({1'h0,
                            2'({1'h0, _GEN_527 & condTraceVec_0_hasProvider}
                               + {1'h0, _GEN_529 & condTraceVec_1_hasProvider})}
                           + {2'h0, _GEN_531 & condTraceVec_2_hasProvider})}
                       + {3'h0, _GEN_533 & condTraceVec_3_hasProvider})}
                   + {4'h0, _GEN_535 & condTraceVec_4_hasProvider})}
               + {5'h0, _GEN_537 & condTraceVec_5_hasProvider})}
           + {6'h0, _GEN_539 & condTraceVec_6_hasProvider})}
       + {7'h0, _GEN_541 & condTraceVec_7_hasProvider});
  wire [7:0]        _GEN_549 =
    8'({1'h0,
        7'({1'h0,
            6'({1'h0,
                5'({1'h0,
                    4'({1'h0,
                        3'({1'h0,
                            2'({1'h0, _GEN_527 & condTraceVec_0_useProvider}
                               + {1'h0, _GEN_529 & condTraceVec_1_useProvider})}
                           + {2'h0, _GEN_531 & condTraceVec_2_useProvider})}
                       + {3'h0, _GEN_533 & condTraceVec_3_useProvider})}
                   + {4'h0, _GEN_535 & condTraceVec_4_useProvider})}
               + {5'h0, _GEN_537 & condTraceVec_5_useProvider})}
           + {6'h0, _GEN_539 & condTraceVec_6_useProvider})}
       + {7'h0, _GEN_541 & condTraceVec_7_useProvider});
  wire [7:0]        _GEN_550 =
    8'({1'h0,
        7'({1'h0,
            6'({1'h0,
                5'({1'h0,
                    4'({1'h0,
                        3'({1'h0,
                            2'({1'h0, _GEN_527 & condTraceVec_0_hasAlt}
                               + {1'h0, _GEN_529 & condTraceVec_1_hasAlt})}
                           + {2'h0, _GEN_531 & condTraceVec_2_hasAlt})}
                       + {3'h0, _GEN_533 & condTraceVec_3_hasAlt})}
                   + {4'h0, _GEN_535 & condTraceVec_4_hasAlt})}
               + {5'h0, _GEN_537 & condTraceVec_5_hasAlt})}
           + {6'h0, _GEN_539 & condTraceVec_6_hasAlt})}
       + {7'h0, _GEN_541 & condTraceVec_7_hasAlt});
  wire [7:0]        _GEN_551 =
    8'({1'h0,
        7'({1'h0,
            6'({1'h0,
                5'({1'h0,
                    4'({1'h0,
                        3'({1'h0,
                            2'({1'h0, _GEN_527 & condTraceVec_0_useAlt}
                               + {1'h0, _GEN_529 & condTraceVec_1_useAlt})}
                           + {2'h0, _GEN_531 & condTraceVec_2_useAlt})}
                       + {3'h0, _GEN_533 & condTraceVec_3_useAlt})}
                   + {4'h0, _GEN_535 & condTraceVec_4_useAlt})}
               + {5'h0, _GEN_537 & condTraceVec_5_useAlt})}
           + {6'h0, _GEN_539 & condTraceVec_6_useAlt})}
       + {7'h0, _GEN_541 & condTraceVec_7_useAlt});
  wire [7:0]        _GEN_552 =
    8'({1'h0,
        7'({1'h0,
            6'({1'h0,
                5'({1'h0,
                    4'({1'h0,
                        3'({1'h0,
                            2'({1'h0,
                                _GEN_527 & ~condTraceVec_0_useProvider
                                  & ~condTraceVec_0_useAlt}
                               + {1'h0,
                                  _GEN_529 & ~condTraceVec_1_useProvider
                                    & ~condTraceVec_1_useAlt})}
                           + {2'h0,
                              _GEN_531 & ~condTraceVec_2_useProvider
                                & ~condTraceVec_2_useAlt})}
                       + {3'h0,
                          _GEN_533 & ~condTraceVec_3_useProvider
                            & ~condTraceVec_3_useAlt})}
                   + {4'h0,
                      _GEN_535 & ~condTraceVec_4_useProvider & ~condTraceVec_4_useAlt})}
               + {5'h0, _GEN_537 & ~condTraceVec_5_useProvider & ~condTraceVec_5_useAlt})}
           + {6'h0, _GEN_539 & ~condTraceVec_6_useProvider & ~condTraceVec_6_useAlt})}
       + {7'h0, _GEN_541 & ~condTraceVec_7_useProvider & ~condTraceVec_7_useAlt});
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      usefulResetCtr_value <= 8'h0;
      useAltOnNaVec_0_value <= 7'h0;
      useAltOnNaVec_1_value <= 7'h0;
      useAltOnNaVec_2_value <= 7'h0;
      useAltOnNaVec_3_value <= 7'h0;
      useAltOnNaVec_4_value <= 7'h0;
      useAltOnNaVec_5_value <= 7'h0;
      useAltOnNaVec_6_value <= 7'h0;
      useAltOnNaVec_7_value <= 7'h0;
      useAltOnNaVec_8_value <= 7'h0;
      useAltOnNaVec_9_value <= 7'h0;
      useAltOnNaVec_10_value <= 7'h0;
      useAltOnNaVec_11_value <= 7'h0;
      useAltOnNaVec_12_value <= 7'h0;
      useAltOnNaVec_13_value <= 7'h0;
      useAltOnNaVec_14_value <= 7'h0;
      useAltOnNaVec_15_value <= 7'h0;
      useAltOnNaVec_16_value <= 7'h0;
      useAltOnNaVec_17_value <= 7'h0;
      useAltOnNaVec_18_value <= 7'h0;
      useAltOnNaVec_19_value <= 7'h0;
      useAltOnNaVec_20_value <= 7'h0;
      useAltOnNaVec_21_value <= 7'h0;
      useAltOnNaVec_22_value <= 7'h0;
      useAltOnNaVec_23_value <= 7'h0;
      useAltOnNaVec_24_value <= 7'h0;
      useAltOnNaVec_25_value <= 7'h0;
      useAltOnNaVec_26_value <= 7'h0;
      useAltOnNaVec_27_value <= 7'h0;
      useAltOnNaVec_28_value <= 7'h0;
      useAltOnNaVec_29_value <= 7'h0;
      useAltOnNaVec_30_value <= 7'h0;
      useAltOnNaVec_31_value <= 7'h0;
      useAltOnNaVec_32_value <= 7'h0;
      useAltOnNaVec_33_value <= 7'h0;
      useAltOnNaVec_34_value <= 7'h0;
      useAltOnNaVec_35_value <= 7'h0;
      useAltOnNaVec_36_value <= 7'h0;
      useAltOnNaVec_37_value <= 7'h0;
      useAltOnNaVec_38_value <= 7'h0;
      useAltOnNaVec_39_value <= 7'h0;
      useAltOnNaVec_40_value <= 7'h0;
      useAltOnNaVec_41_value <= 7'h0;
      useAltOnNaVec_42_value <= 7'h0;
      useAltOnNaVec_43_value <= 7'h0;
      useAltOnNaVec_44_value <= 7'h0;
      useAltOnNaVec_45_value <= 7'h0;
      useAltOnNaVec_46_value <= 7'h0;
      useAltOnNaVec_47_value <= 7'h0;
      useAltOnNaVec_48_value <= 7'h0;
      useAltOnNaVec_49_value <= 7'h0;
      useAltOnNaVec_50_value <= 7'h0;
      useAltOnNaVec_51_value <= 7'h0;
      useAltOnNaVec_52_value <= 7'h0;
      useAltOnNaVec_53_value <= 7'h0;
      useAltOnNaVec_54_value <= 7'h0;
      useAltOnNaVec_55_value <= 7'h0;
      useAltOnNaVec_56_value <= 7'h0;
      useAltOnNaVec_57_value <= 7'h0;
      useAltOnNaVec_58_value <= 7'h0;
      useAltOnNaVec_59_value <= 7'h0;
      useAltOnNaVec_60_value <= 7'h0;
      useAltOnNaVec_61_value <= 7'h0;
      useAltOnNaVec_62_value <= 7'h0;
      useAltOnNaVec_63_value <= 7'h0;
      useAltOnNaVec_64_value <= 7'h0;
      useAltOnNaVec_65_value <= 7'h0;
      useAltOnNaVec_66_value <= 7'h0;
      useAltOnNaVec_67_value <= 7'h0;
      useAltOnNaVec_68_value <= 7'h0;
      useAltOnNaVec_69_value <= 7'h0;
      useAltOnNaVec_70_value <= 7'h0;
      useAltOnNaVec_71_value <= 7'h0;
      useAltOnNaVec_72_value <= 7'h0;
      useAltOnNaVec_73_value <= 7'h0;
      useAltOnNaVec_74_value <= 7'h0;
      useAltOnNaVec_75_value <= 7'h0;
      useAltOnNaVec_76_value <= 7'h0;
      useAltOnNaVec_77_value <= 7'h0;
      useAltOnNaVec_78_value <= 7'h0;
      useAltOnNaVec_79_value <= 7'h0;
      useAltOnNaVec_80_value <= 7'h0;
      useAltOnNaVec_81_value <= 7'h0;
      useAltOnNaVec_82_value <= 7'h0;
      useAltOnNaVec_83_value <= 7'h0;
      useAltOnNaVec_84_value <= 7'h0;
      useAltOnNaVec_85_value <= 7'h0;
      useAltOnNaVec_86_value <= 7'h0;
      useAltOnNaVec_87_value <= 7'h0;
      useAltOnNaVec_88_value <= 7'h0;
      useAltOnNaVec_89_value <= 7'h0;
      useAltOnNaVec_90_value <= 7'h0;
      useAltOnNaVec_91_value <= 7'h0;
      useAltOnNaVec_92_value <= 7'h0;
      useAltOnNaVec_93_value <= 7'h0;
      useAltOnNaVec_94_value <= 7'h0;
      useAltOnNaVec_95_value <= 7'h0;
      useAltOnNaVec_96_value <= 7'h0;
      useAltOnNaVec_97_value <= 7'h0;
      useAltOnNaVec_98_value <= 7'h0;
      useAltOnNaVec_99_value <= 7'h0;
      useAltOnNaVec_100_value <= 7'h0;
      useAltOnNaVec_101_value <= 7'h0;
      useAltOnNaVec_102_value <= 7'h0;
      useAltOnNaVec_103_value <= 7'h0;
      useAltOnNaVec_104_value <= 7'h0;
      useAltOnNaVec_105_value <= 7'h0;
      useAltOnNaVec_106_value <= 7'h0;
      useAltOnNaVec_107_value <= 7'h0;
      useAltOnNaVec_108_value <= 7'h0;
      useAltOnNaVec_109_value <= 7'h0;
      useAltOnNaVec_110_value <= 7'h0;
      useAltOnNaVec_111_value <= 7'h0;
      useAltOnNaVec_112_value <= 7'h0;
      useAltOnNaVec_113_value <= 7'h0;
      useAltOnNaVec_114_value <= 7'h0;
      useAltOnNaVec_115_value <= 7'h0;
      useAltOnNaVec_116_value <= 7'h0;
      useAltOnNaVec_117_value <= 7'h0;
      useAltOnNaVec_118_value <= 7'h0;
      useAltOnNaVec_119_value <= 7'h0;
      useAltOnNaVec_120_value <= 7'h0;
      useAltOnNaVec_121_value <= 7'h0;
      useAltOnNaVec_122_value <= 7'h0;
      useAltOnNaVec_123_value <= 7'h0;
      useAltOnNaVec_124_value <= 7'h0;
      useAltOnNaVec_125_value <= 7'h0;
      useAltOnNaVec_126_value <= 7'h0;
      useAltOnNaVec_127_value <= 7'h0;
      resetDone <= 1'h0;
      debug_readBankConflictDistCnt <= 4'h0;
      debug_readBankConflictShortLoopDistCnt <= 4'h0;
      t1_fire <= 1'h0;
      t2_fire <= 1'h0;
    end
    else begin
      if (t2_fire) begin
        if (&usefulResetCtr_value)
          usefulResetCtr_value <= 8'h0;
        else if (t2_needAllocate & ~(|t2_canAllocateTableMask))
          usefulResetCtr_value <= 8'(usefulResetCtr_value + 8'h1);
        if (increase) begin
          if (useAltOnNaVec_0_value != 7'h7F)
            useAltOnNaVec_0_value <= 7'(useAltOnNaVec_0_value + 7'h1);
        end
        else if (~decrease | useAltOnNaVec_0_value == 7'h0) begin
        end
        else
          useAltOnNaVec_0_value <= 7'(useAltOnNaVec_0_value - 7'h1);
        if (increase_1) begin
          if (useAltOnNaVec_1_value != 7'h7F)
            useAltOnNaVec_1_value <= 7'(useAltOnNaVec_1_value + 7'h1);
        end
        else if (~decrease_1 | useAltOnNaVec_1_value == 7'h0) begin
        end
        else
          useAltOnNaVec_1_value <= 7'(useAltOnNaVec_1_value - 7'h1);
        if (increase_2) begin
          if (useAltOnNaVec_2_value != 7'h7F)
            useAltOnNaVec_2_value <= 7'(useAltOnNaVec_2_value + 7'h1);
        end
        else if (~decrease_2 | useAltOnNaVec_2_value == 7'h0) begin
        end
        else
          useAltOnNaVec_2_value <= 7'(useAltOnNaVec_2_value - 7'h1);
        if (increase_3) begin
          if (useAltOnNaVec_3_value != 7'h7F)
            useAltOnNaVec_3_value <= 7'(useAltOnNaVec_3_value + 7'h1);
        end
        else if (~decrease_3 | useAltOnNaVec_3_value == 7'h0) begin
        end
        else
          useAltOnNaVec_3_value <= 7'(useAltOnNaVec_3_value - 7'h1);
        if (increase_4) begin
          if (useAltOnNaVec_4_value != 7'h7F)
            useAltOnNaVec_4_value <= 7'(useAltOnNaVec_4_value + 7'h1);
        end
        else if (~decrease_4 | useAltOnNaVec_4_value == 7'h0) begin
        end
        else
          useAltOnNaVec_4_value <= 7'(useAltOnNaVec_4_value - 7'h1);
        if (increase_5) begin
          if (useAltOnNaVec_5_value != 7'h7F)
            useAltOnNaVec_5_value <= 7'(useAltOnNaVec_5_value + 7'h1);
        end
        else if (~decrease_5 | useAltOnNaVec_5_value == 7'h0) begin
        end
        else
          useAltOnNaVec_5_value <= 7'(useAltOnNaVec_5_value - 7'h1);
        if (increase_6) begin
          if (useAltOnNaVec_6_value != 7'h7F)
            useAltOnNaVec_6_value <= 7'(useAltOnNaVec_6_value + 7'h1);
        end
        else if (~decrease_6 | useAltOnNaVec_6_value == 7'h0) begin
        end
        else
          useAltOnNaVec_6_value <= 7'(useAltOnNaVec_6_value - 7'h1);
        if (increase_7) begin
          if (useAltOnNaVec_7_value != 7'h7F)
            useAltOnNaVec_7_value <= 7'(useAltOnNaVec_7_value + 7'h1);
        end
        else if (~decrease_7 | useAltOnNaVec_7_value == 7'h0) begin
        end
        else
          useAltOnNaVec_7_value <= 7'(useAltOnNaVec_7_value - 7'h1);
        if (increase_8) begin
          if (useAltOnNaVec_8_value != 7'h7F)
            useAltOnNaVec_8_value <= 7'(useAltOnNaVec_8_value + 7'h1);
        end
        else if (~decrease_8 | useAltOnNaVec_8_value == 7'h0) begin
        end
        else
          useAltOnNaVec_8_value <= 7'(useAltOnNaVec_8_value - 7'h1);
        if (increase_9) begin
          if (useAltOnNaVec_9_value != 7'h7F)
            useAltOnNaVec_9_value <= 7'(useAltOnNaVec_9_value + 7'h1);
        end
        else if (~decrease_9 | useAltOnNaVec_9_value == 7'h0) begin
        end
        else
          useAltOnNaVec_9_value <= 7'(useAltOnNaVec_9_value - 7'h1);
        if (increase_10) begin
          if (useAltOnNaVec_10_value != 7'h7F)
            useAltOnNaVec_10_value <= 7'(useAltOnNaVec_10_value + 7'h1);
        end
        else if (~decrease_10 | useAltOnNaVec_10_value == 7'h0) begin
        end
        else
          useAltOnNaVec_10_value <= 7'(useAltOnNaVec_10_value - 7'h1);
        if (increase_11) begin
          if (useAltOnNaVec_11_value != 7'h7F)
            useAltOnNaVec_11_value <= 7'(useAltOnNaVec_11_value + 7'h1);
        end
        else if (~decrease_11 | useAltOnNaVec_11_value == 7'h0) begin
        end
        else
          useAltOnNaVec_11_value <= 7'(useAltOnNaVec_11_value - 7'h1);
        if (increase_12) begin
          if (useAltOnNaVec_12_value != 7'h7F)
            useAltOnNaVec_12_value <= 7'(useAltOnNaVec_12_value + 7'h1);
        end
        else if (~decrease_12 | useAltOnNaVec_12_value == 7'h0) begin
        end
        else
          useAltOnNaVec_12_value <= 7'(useAltOnNaVec_12_value - 7'h1);
        if (increase_13) begin
          if (useAltOnNaVec_13_value != 7'h7F)
            useAltOnNaVec_13_value <= 7'(useAltOnNaVec_13_value + 7'h1);
        end
        else if (~decrease_13 | useAltOnNaVec_13_value == 7'h0) begin
        end
        else
          useAltOnNaVec_13_value <= 7'(useAltOnNaVec_13_value - 7'h1);
        if (increase_14) begin
          if (useAltOnNaVec_14_value != 7'h7F)
            useAltOnNaVec_14_value <= 7'(useAltOnNaVec_14_value + 7'h1);
        end
        else if (~decrease_14 | useAltOnNaVec_14_value == 7'h0) begin
        end
        else
          useAltOnNaVec_14_value <= 7'(useAltOnNaVec_14_value - 7'h1);
        if (increase_15) begin
          if (useAltOnNaVec_15_value != 7'h7F)
            useAltOnNaVec_15_value <= 7'(useAltOnNaVec_15_value + 7'h1);
        end
        else if (~decrease_15 | useAltOnNaVec_15_value == 7'h0) begin
        end
        else
          useAltOnNaVec_15_value <= 7'(useAltOnNaVec_15_value - 7'h1);
        if (increase_16) begin
          if (useAltOnNaVec_16_value != 7'h7F)
            useAltOnNaVec_16_value <= 7'(useAltOnNaVec_16_value + 7'h1);
        end
        else if (~decrease_16 | useAltOnNaVec_16_value == 7'h0) begin
        end
        else
          useAltOnNaVec_16_value <= 7'(useAltOnNaVec_16_value - 7'h1);
        if (increase_17) begin
          if (useAltOnNaVec_17_value != 7'h7F)
            useAltOnNaVec_17_value <= 7'(useAltOnNaVec_17_value + 7'h1);
        end
        else if (~decrease_17 | useAltOnNaVec_17_value == 7'h0) begin
        end
        else
          useAltOnNaVec_17_value <= 7'(useAltOnNaVec_17_value - 7'h1);
        if (increase_18) begin
          if (useAltOnNaVec_18_value != 7'h7F)
            useAltOnNaVec_18_value <= 7'(useAltOnNaVec_18_value + 7'h1);
        end
        else if (~decrease_18 | useAltOnNaVec_18_value == 7'h0) begin
        end
        else
          useAltOnNaVec_18_value <= 7'(useAltOnNaVec_18_value - 7'h1);
        if (increase_19) begin
          if (useAltOnNaVec_19_value != 7'h7F)
            useAltOnNaVec_19_value <= 7'(useAltOnNaVec_19_value + 7'h1);
        end
        else if (~decrease_19 | useAltOnNaVec_19_value == 7'h0) begin
        end
        else
          useAltOnNaVec_19_value <= 7'(useAltOnNaVec_19_value - 7'h1);
        if (increase_20) begin
          if (useAltOnNaVec_20_value != 7'h7F)
            useAltOnNaVec_20_value <= 7'(useAltOnNaVec_20_value + 7'h1);
        end
        else if (~decrease_20 | useAltOnNaVec_20_value == 7'h0) begin
        end
        else
          useAltOnNaVec_20_value <= 7'(useAltOnNaVec_20_value - 7'h1);
        if (increase_21) begin
          if (useAltOnNaVec_21_value != 7'h7F)
            useAltOnNaVec_21_value <= 7'(useAltOnNaVec_21_value + 7'h1);
        end
        else if (~decrease_21 | useAltOnNaVec_21_value == 7'h0) begin
        end
        else
          useAltOnNaVec_21_value <= 7'(useAltOnNaVec_21_value - 7'h1);
        if (increase_22) begin
          if (useAltOnNaVec_22_value != 7'h7F)
            useAltOnNaVec_22_value <= 7'(useAltOnNaVec_22_value + 7'h1);
        end
        else if (~decrease_22 | useAltOnNaVec_22_value == 7'h0) begin
        end
        else
          useAltOnNaVec_22_value <= 7'(useAltOnNaVec_22_value - 7'h1);
        if (increase_23) begin
          if (useAltOnNaVec_23_value != 7'h7F)
            useAltOnNaVec_23_value <= 7'(useAltOnNaVec_23_value + 7'h1);
        end
        else if (~decrease_23 | useAltOnNaVec_23_value == 7'h0) begin
        end
        else
          useAltOnNaVec_23_value <= 7'(useAltOnNaVec_23_value - 7'h1);
        if (increase_24) begin
          if (useAltOnNaVec_24_value != 7'h7F)
            useAltOnNaVec_24_value <= 7'(useAltOnNaVec_24_value + 7'h1);
        end
        else if (~decrease_24 | useAltOnNaVec_24_value == 7'h0) begin
        end
        else
          useAltOnNaVec_24_value <= 7'(useAltOnNaVec_24_value - 7'h1);
        if (increase_25) begin
          if (useAltOnNaVec_25_value != 7'h7F)
            useAltOnNaVec_25_value <= 7'(useAltOnNaVec_25_value + 7'h1);
        end
        else if (~decrease_25 | useAltOnNaVec_25_value == 7'h0) begin
        end
        else
          useAltOnNaVec_25_value <= 7'(useAltOnNaVec_25_value - 7'h1);
        if (increase_26) begin
          if (useAltOnNaVec_26_value != 7'h7F)
            useAltOnNaVec_26_value <= 7'(useAltOnNaVec_26_value + 7'h1);
        end
        else if (~decrease_26 | useAltOnNaVec_26_value == 7'h0) begin
        end
        else
          useAltOnNaVec_26_value <= 7'(useAltOnNaVec_26_value - 7'h1);
        if (increase_27) begin
          if (useAltOnNaVec_27_value != 7'h7F)
            useAltOnNaVec_27_value <= 7'(useAltOnNaVec_27_value + 7'h1);
        end
        else if (~decrease_27 | useAltOnNaVec_27_value == 7'h0) begin
        end
        else
          useAltOnNaVec_27_value <= 7'(useAltOnNaVec_27_value - 7'h1);
        if (increase_28) begin
          if (useAltOnNaVec_28_value != 7'h7F)
            useAltOnNaVec_28_value <= 7'(useAltOnNaVec_28_value + 7'h1);
        end
        else if (~decrease_28 | useAltOnNaVec_28_value == 7'h0) begin
        end
        else
          useAltOnNaVec_28_value <= 7'(useAltOnNaVec_28_value - 7'h1);
        if (increase_29) begin
          if (useAltOnNaVec_29_value != 7'h7F)
            useAltOnNaVec_29_value <= 7'(useAltOnNaVec_29_value + 7'h1);
        end
        else if (~decrease_29 | useAltOnNaVec_29_value == 7'h0) begin
        end
        else
          useAltOnNaVec_29_value <= 7'(useAltOnNaVec_29_value - 7'h1);
        if (increase_30) begin
          if (useAltOnNaVec_30_value != 7'h7F)
            useAltOnNaVec_30_value <= 7'(useAltOnNaVec_30_value + 7'h1);
        end
        else if (~decrease_30 | useAltOnNaVec_30_value == 7'h0) begin
        end
        else
          useAltOnNaVec_30_value <= 7'(useAltOnNaVec_30_value - 7'h1);
        if (increase_31) begin
          if (useAltOnNaVec_31_value != 7'h7F)
            useAltOnNaVec_31_value <= 7'(useAltOnNaVec_31_value + 7'h1);
        end
        else if (~decrease_31 | useAltOnNaVec_31_value == 7'h0) begin
        end
        else
          useAltOnNaVec_31_value <= 7'(useAltOnNaVec_31_value - 7'h1);
        if (increase_32) begin
          if (useAltOnNaVec_32_value != 7'h7F)
            useAltOnNaVec_32_value <= 7'(useAltOnNaVec_32_value + 7'h1);
        end
        else if (~decrease_32 | useAltOnNaVec_32_value == 7'h0) begin
        end
        else
          useAltOnNaVec_32_value <= 7'(useAltOnNaVec_32_value - 7'h1);
        if (increase_33) begin
          if (useAltOnNaVec_33_value != 7'h7F)
            useAltOnNaVec_33_value <= 7'(useAltOnNaVec_33_value + 7'h1);
        end
        else if (~decrease_33 | useAltOnNaVec_33_value == 7'h0) begin
        end
        else
          useAltOnNaVec_33_value <= 7'(useAltOnNaVec_33_value - 7'h1);
        if (increase_34) begin
          if (useAltOnNaVec_34_value != 7'h7F)
            useAltOnNaVec_34_value <= 7'(useAltOnNaVec_34_value + 7'h1);
        end
        else if (~decrease_34 | useAltOnNaVec_34_value == 7'h0) begin
        end
        else
          useAltOnNaVec_34_value <= 7'(useAltOnNaVec_34_value - 7'h1);
        if (increase_35) begin
          if (useAltOnNaVec_35_value != 7'h7F)
            useAltOnNaVec_35_value <= 7'(useAltOnNaVec_35_value + 7'h1);
        end
        else if (~decrease_35 | useAltOnNaVec_35_value == 7'h0) begin
        end
        else
          useAltOnNaVec_35_value <= 7'(useAltOnNaVec_35_value - 7'h1);
        if (increase_36) begin
          if (useAltOnNaVec_36_value != 7'h7F)
            useAltOnNaVec_36_value <= 7'(useAltOnNaVec_36_value + 7'h1);
        end
        else if (~decrease_36 | useAltOnNaVec_36_value == 7'h0) begin
        end
        else
          useAltOnNaVec_36_value <= 7'(useAltOnNaVec_36_value - 7'h1);
        if (increase_37) begin
          if (useAltOnNaVec_37_value != 7'h7F)
            useAltOnNaVec_37_value <= 7'(useAltOnNaVec_37_value + 7'h1);
        end
        else if (~decrease_37 | useAltOnNaVec_37_value == 7'h0) begin
        end
        else
          useAltOnNaVec_37_value <= 7'(useAltOnNaVec_37_value - 7'h1);
        if (increase_38) begin
          if (useAltOnNaVec_38_value != 7'h7F)
            useAltOnNaVec_38_value <= 7'(useAltOnNaVec_38_value + 7'h1);
        end
        else if (~decrease_38 | useAltOnNaVec_38_value == 7'h0) begin
        end
        else
          useAltOnNaVec_38_value <= 7'(useAltOnNaVec_38_value - 7'h1);
        if (increase_39) begin
          if (useAltOnNaVec_39_value != 7'h7F)
            useAltOnNaVec_39_value <= 7'(useAltOnNaVec_39_value + 7'h1);
        end
        else if (~decrease_39 | useAltOnNaVec_39_value == 7'h0) begin
        end
        else
          useAltOnNaVec_39_value <= 7'(useAltOnNaVec_39_value - 7'h1);
        if (increase_40) begin
          if (useAltOnNaVec_40_value != 7'h7F)
            useAltOnNaVec_40_value <= 7'(useAltOnNaVec_40_value + 7'h1);
        end
        else if (~decrease_40 | useAltOnNaVec_40_value == 7'h0) begin
        end
        else
          useAltOnNaVec_40_value <= 7'(useAltOnNaVec_40_value - 7'h1);
        if (increase_41) begin
          if (useAltOnNaVec_41_value != 7'h7F)
            useAltOnNaVec_41_value <= 7'(useAltOnNaVec_41_value + 7'h1);
        end
        else if (~decrease_41 | useAltOnNaVec_41_value == 7'h0) begin
        end
        else
          useAltOnNaVec_41_value <= 7'(useAltOnNaVec_41_value - 7'h1);
        if (increase_42) begin
          if (useAltOnNaVec_42_value != 7'h7F)
            useAltOnNaVec_42_value <= 7'(useAltOnNaVec_42_value + 7'h1);
        end
        else if (~decrease_42 | useAltOnNaVec_42_value == 7'h0) begin
        end
        else
          useAltOnNaVec_42_value <= 7'(useAltOnNaVec_42_value - 7'h1);
        if (increase_43) begin
          if (useAltOnNaVec_43_value != 7'h7F)
            useAltOnNaVec_43_value <= 7'(useAltOnNaVec_43_value + 7'h1);
        end
        else if (~decrease_43 | useAltOnNaVec_43_value == 7'h0) begin
        end
        else
          useAltOnNaVec_43_value <= 7'(useAltOnNaVec_43_value - 7'h1);
        if (increase_44) begin
          if (useAltOnNaVec_44_value != 7'h7F)
            useAltOnNaVec_44_value <= 7'(useAltOnNaVec_44_value + 7'h1);
        end
        else if (~decrease_44 | useAltOnNaVec_44_value == 7'h0) begin
        end
        else
          useAltOnNaVec_44_value <= 7'(useAltOnNaVec_44_value - 7'h1);
        if (increase_45) begin
          if (useAltOnNaVec_45_value != 7'h7F)
            useAltOnNaVec_45_value <= 7'(useAltOnNaVec_45_value + 7'h1);
        end
        else if (~decrease_45 | useAltOnNaVec_45_value == 7'h0) begin
        end
        else
          useAltOnNaVec_45_value <= 7'(useAltOnNaVec_45_value - 7'h1);
        if (increase_46) begin
          if (useAltOnNaVec_46_value != 7'h7F)
            useAltOnNaVec_46_value <= 7'(useAltOnNaVec_46_value + 7'h1);
        end
        else if (~decrease_46 | useAltOnNaVec_46_value == 7'h0) begin
        end
        else
          useAltOnNaVec_46_value <= 7'(useAltOnNaVec_46_value - 7'h1);
        if (increase_47) begin
          if (useAltOnNaVec_47_value != 7'h7F)
            useAltOnNaVec_47_value <= 7'(useAltOnNaVec_47_value + 7'h1);
        end
        else if (~decrease_47 | useAltOnNaVec_47_value == 7'h0) begin
        end
        else
          useAltOnNaVec_47_value <= 7'(useAltOnNaVec_47_value - 7'h1);
        if (increase_48) begin
          if (useAltOnNaVec_48_value != 7'h7F)
            useAltOnNaVec_48_value <= 7'(useAltOnNaVec_48_value + 7'h1);
        end
        else if (~decrease_48 | useAltOnNaVec_48_value == 7'h0) begin
        end
        else
          useAltOnNaVec_48_value <= 7'(useAltOnNaVec_48_value - 7'h1);
        if (increase_49) begin
          if (useAltOnNaVec_49_value != 7'h7F)
            useAltOnNaVec_49_value <= 7'(useAltOnNaVec_49_value + 7'h1);
        end
        else if (~decrease_49 | useAltOnNaVec_49_value == 7'h0) begin
        end
        else
          useAltOnNaVec_49_value <= 7'(useAltOnNaVec_49_value - 7'h1);
        if (increase_50) begin
          if (useAltOnNaVec_50_value != 7'h7F)
            useAltOnNaVec_50_value <= 7'(useAltOnNaVec_50_value + 7'h1);
        end
        else if (~decrease_50 | useAltOnNaVec_50_value == 7'h0) begin
        end
        else
          useAltOnNaVec_50_value <= 7'(useAltOnNaVec_50_value - 7'h1);
        if (increase_51) begin
          if (useAltOnNaVec_51_value != 7'h7F)
            useAltOnNaVec_51_value <= 7'(useAltOnNaVec_51_value + 7'h1);
        end
        else if (~decrease_51 | useAltOnNaVec_51_value == 7'h0) begin
        end
        else
          useAltOnNaVec_51_value <= 7'(useAltOnNaVec_51_value - 7'h1);
        if (increase_52) begin
          if (useAltOnNaVec_52_value != 7'h7F)
            useAltOnNaVec_52_value <= 7'(useAltOnNaVec_52_value + 7'h1);
        end
        else if (~decrease_52 | useAltOnNaVec_52_value == 7'h0) begin
        end
        else
          useAltOnNaVec_52_value <= 7'(useAltOnNaVec_52_value - 7'h1);
        if (increase_53) begin
          if (useAltOnNaVec_53_value != 7'h7F)
            useAltOnNaVec_53_value <= 7'(useAltOnNaVec_53_value + 7'h1);
        end
        else if (~decrease_53 | useAltOnNaVec_53_value == 7'h0) begin
        end
        else
          useAltOnNaVec_53_value <= 7'(useAltOnNaVec_53_value - 7'h1);
        if (increase_54) begin
          if (useAltOnNaVec_54_value != 7'h7F)
            useAltOnNaVec_54_value <= 7'(useAltOnNaVec_54_value + 7'h1);
        end
        else if (~decrease_54 | useAltOnNaVec_54_value == 7'h0) begin
        end
        else
          useAltOnNaVec_54_value <= 7'(useAltOnNaVec_54_value - 7'h1);
        if (increase_55) begin
          if (useAltOnNaVec_55_value != 7'h7F)
            useAltOnNaVec_55_value <= 7'(useAltOnNaVec_55_value + 7'h1);
        end
        else if (~decrease_55 | useAltOnNaVec_55_value == 7'h0) begin
        end
        else
          useAltOnNaVec_55_value <= 7'(useAltOnNaVec_55_value - 7'h1);
        if (increase_56) begin
          if (useAltOnNaVec_56_value != 7'h7F)
            useAltOnNaVec_56_value <= 7'(useAltOnNaVec_56_value + 7'h1);
        end
        else if (~decrease_56 | useAltOnNaVec_56_value == 7'h0) begin
        end
        else
          useAltOnNaVec_56_value <= 7'(useAltOnNaVec_56_value - 7'h1);
        if (increase_57) begin
          if (useAltOnNaVec_57_value != 7'h7F)
            useAltOnNaVec_57_value <= 7'(useAltOnNaVec_57_value + 7'h1);
        end
        else if (~decrease_57 | useAltOnNaVec_57_value == 7'h0) begin
        end
        else
          useAltOnNaVec_57_value <= 7'(useAltOnNaVec_57_value - 7'h1);
        if (increase_58) begin
          if (useAltOnNaVec_58_value != 7'h7F)
            useAltOnNaVec_58_value <= 7'(useAltOnNaVec_58_value + 7'h1);
        end
        else if (~decrease_58 | useAltOnNaVec_58_value == 7'h0) begin
        end
        else
          useAltOnNaVec_58_value <= 7'(useAltOnNaVec_58_value - 7'h1);
        if (increase_59) begin
          if (useAltOnNaVec_59_value != 7'h7F)
            useAltOnNaVec_59_value <= 7'(useAltOnNaVec_59_value + 7'h1);
        end
        else if (~decrease_59 | useAltOnNaVec_59_value == 7'h0) begin
        end
        else
          useAltOnNaVec_59_value <= 7'(useAltOnNaVec_59_value - 7'h1);
        if (increase_60) begin
          if (useAltOnNaVec_60_value != 7'h7F)
            useAltOnNaVec_60_value <= 7'(useAltOnNaVec_60_value + 7'h1);
        end
        else if (~decrease_60 | useAltOnNaVec_60_value == 7'h0) begin
        end
        else
          useAltOnNaVec_60_value <= 7'(useAltOnNaVec_60_value - 7'h1);
        if (increase_61) begin
          if (useAltOnNaVec_61_value != 7'h7F)
            useAltOnNaVec_61_value <= 7'(useAltOnNaVec_61_value + 7'h1);
        end
        else if (~decrease_61 | useAltOnNaVec_61_value == 7'h0) begin
        end
        else
          useAltOnNaVec_61_value <= 7'(useAltOnNaVec_61_value - 7'h1);
        if (increase_62) begin
          if (useAltOnNaVec_62_value != 7'h7F)
            useAltOnNaVec_62_value <= 7'(useAltOnNaVec_62_value + 7'h1);
        end
        else if (~decrease_62 | useAltOnNaVec_62_value == 7'h0) begin
        end
        else
          useAltOnNaVec_62_value <= 7'(useAltOnNaVec_62_value - 7'h1);
        if (increase_63) begin
          if (useAltOnNaVec_63_value != 7'h7F)
            useAltOnNaVec_63_value <= 7'(useAltOnNaVec_63_value + 7'h1);
        end
        else if (~decrease_63 | useAltOnNaVec_63_value == 7'h0) begin
        end
        else
          useAltOnNaVec_63_value <= 7'(useAltOnNaVec_63_value - 7'h1);
        if (increase_64) begin
          if (useAltOnNaVec_64_value != 7'h7F)
            useAltOnNaVec_64_value <= 7'(useAltOnNaVec_64_value + 7'h1);
        end
        else if (~decrease_64 | useAltOnNaVec_64_value == 7'h0) begin
        end
        else
          useAltOnNaVec_64_value <= 7'(useAltOnNaVec_64_value - 7'h1);
        if (increase_65) begin
          if (useAltOnNaVec_65_value != 7'h7F)
            useAltOnNaVec_65_value <= 7'(useAltOnNaVec_65_value + 7'h1);
        end
        else if (~decrease_65 | useAltOnNaVec_65_value == 7'h0) begin
        end
        else
          useAltOnNaVec_65_value <= 7'(useAltOnNaVec_65_value - 7'h1);
        if (increase_66) begin
          if (useAltOnNaVec_66_value != 7'h7F)
            useAltOnNaVec_66_value <= 7'(useAltOnNaVec_66_value + 7'h1);
        end
        else if (~decrease_66 | useAltOnNaVec_66_value == 7'h0) begin
        end
        else
          useAltOnNaVec_66_value <= 7'(useAltOnNaVec_66_value - 7'h1);
        if (increase_67) begin
          if (useAltOnNaVec_67_value != 7'h7F)
            useAltOnNaVec_67_value <= 7'(useAltOnNaVec_67_value + 7'h1);
        end
        else if (~decrease_67 | useAltOnNaVec_67_value == 7'h0) begin
        end
        else
          useAltOnNaVec_67_value <= 7'(useAltOnNaVec_67_value - 7'h1);
        if (increase_68) begin
          if (useAltOnNaVec_68_value != 7'h7F)
            useAltOnNaVec_68_value <= 7'(useAltOnNaVec_68_value + 7'h1);
        end
        else if (~decrease_68 | useAltOnNaVec_68_value == 7'h0) begin
        end
        else
          useAltOnNaVec_68_value <= 7'(useAltOnNaVec_68_value - 7'h1);
        if (increase_69) begin
          if (useAltOnNaVec_69_value != 7'h7F)
            useAltOnNaVec_69_value <= 7'(useAltOnNaVec_69_value + 7'h1);
        end
        else if (~decrease_69 | useAltOnNaVec_69_value == 7'h0) begin
        end
        else
          useAltOnNaVec_69_value <= 7'(useAltOnNaVec_69_value - 7'h1);
        if (increase_70) begin
          if (useAltOnNaVec_70_value != 7'h7F)
            useAltOnNaVec_70_value <= 7'(useAltOnNaVec_70_value + 7'h1);
        end
        else if (~decrease_70 | useAltOnNaVec_70_value == 7'h0) begin
        end
        else
          useAltOnNaVec_70_value <= 7'(useAltOnNaVec_70_value - 7'h1);
        if (increase_71) begin
          if (useAltOnNaVec_71_value != 7'h7F)
            useAltOnNaVec_71_value <= 7'(useAltOnNaVec_71_value + 7'h1);
        end
        else if (~decrease_71 | useAltOnNaVec_71_value == 7'h0) begin
        end
        else
          useAltOnNaVec_71_value <= 7'(useAltOnNaVec_71_value - 7'h1);
        if (increase_72) begin
          if (useAltOnNaVec_72_value != 7'h7F)
            useAltOnNaVec_72_value <= 7'(useAltOnNaVec_72_value + 7'h1);
        end
        else if (~decrease_72 | useAltOnNaVec_72_value == 7'h0) begin
        end
        else
          useAltOnNaVec_72_value <= 7'(useAltOnNaVec_72_value - 7'h1);
        if (increase_73) begin
          if (useAltOnNaVec_73_value != 7'h7F)
            useAltOnNaVec_73_value <= 7'(useAltOnNaVec_73_value + 7'h1);
        end
        else if (~decrease_73 | useAltOnNaVec_73_value == 7'h0) begin
        end
        else
          useAltOnNaVec_73_value <= 7'(useAltOnNaVec_73_value - 7'h1);
        if (increase_74) begin
          if (useAltOnNaVec_74_value != 7'h7F)
            useAltOnNaVec_74_value <= 7'(useAltOnNaVec_74_value + 7'h1);
        end
        else if (~decrease_74 | useAltOnNaVec_74_value == 7'h0) begin
        end
        else
          useAltOnNaVec_74_value <= 7'(useAltOnNaVec_74_value - 7'h1);
        if (increase_75) begin
          if (useAltOnNaVec_75_value != 7'h7F)
            useAltOnNaVec_75_value <= 7'(useAltOnNaVec_75_value + 7'h1);
        end
        else if (~decrease_75 | useAltOnNaVec_75_value == 7'h0) begin
        end
        else
          useAltOnNaVec_75_value <= 7'(useAltOnNaVec_75_value - 7'h1);
        if (increase_76) begin
          if (useAltOnNaVec_76_value != 7'h7F)
            useAltOnNaVec_76_value <= 7'(useAltOnNaVec_76_value + 7'h1);
        end
        else if (~decrease_76 | useAltOnNaVec_76_value == 7'h0) begin
        end
        else
          useAltOnNaVec_76_value <= 7'(useAltOnNaVec_76_value - 7'h1);
        if (increase_77) begin
          if (useAltOnNaVec_77_value != 7'h7F)
            useAltOnNaVec_77_value <= 7'(useAltOnNaVec_77_value + 7'h1);
        end
        else if (~decrease_77 | useAltOnNaVec_77_value == 7'h0) begin
        end
        else
          useAltOnNaVec_77_value <= 7'(useAltOnNaVec_77_value - 7'h1);
        if (increase_78) begin
          if (useAltOnNaVec_78_value != 7'h7F)
            useAltOnNaVec_78_value <= 7'(useAltOnNaVec_78_value + 7'h1);
        end
        else if (~decrease_78 | useAltOnNaVec_78_value == 7'h0) begin
        end
        else
          useAltOnNaVec_78_value <= 7'(useAltOnNaVec_78_value - 7'h1);
        if (increase_79) begin
          if (useAltOnNaVec_79_value != 7'h7F)
            useAltOnNaVec_79_value <= 7'(useAltOnNaVec_79_value + 7'h1);
        end
        else if (~decrease_79 | useAltOnNaVec_79_value == 7'h0) begin
        end
        else
          useAltOnNaVec_79_value <= 7'(useAltOnNaVec_79_value - 7'h1);
        if (increase_80) begin
          if (useAltOnNaVec_80_value != 7'h7F)
            useAltOnNaVec_80_value <= 7'(useAltOnNaVec_80_value + 7'h1);
        end
        else if (~decrease_80 | useAltOnNaVec_80_value == 7'h0) begin
        end
        else
          useAltOnNaVec_80_value <= 7'(useAltOnNaVec_80_value - 7'h1);
        if (increase_81) begin
          if (useAltOnNaVec_81_value != 7'h7F)
            useAltOnNaVec_81_value <= 7'(useAltOnNaVec_81_value + 7'h1);
        end
        else if (~decrease_81 | useAltOnNaVec_81_value == 7'h0) begin
        end
        else
          useAltOnNaVec_81_value <= 7'(useAltOnNaVec_81_value - 7'h1);
        if (increase_82) begin
          if (useAltOnNaVec_82_value != 7'h7F)
            useAltOnNaVec_82_value <= 7'(useAltOnNaVec_82_value + 7'h1);
        end
        else if (~decrease_82 | useAltOnNaVec_82_value == 7'h0) begin
        end
        else
          useAltOnNaVec_82_value <= 7'(useAltOnNaVec_82_value - 7'h1);
        if (increase_83) begin
          if (useAltOnNaVec_83_value != 7'h7F)
            useAltOnNaVec_83_value <= 7'(useAltOnNaVec_83_value + 7'h1);
        end
        else if (~decrease_83 | useAltOnNaVec_83_value == 7'h0) begin
        end
        else
          useAltOnNaVec_83_value <= 7'(useAltOnNaVec_83_value - 7'h1);
        if (increase_84) begin
          if (useAltOnNaVec_84_value != 7'h7F)
            useAltOnNaVec_84_value <= 7'(useAltOnNaVec_84_value + 7'h1);
        end
        else if (~decrease_84 | useAltOnNaVec_84_value == 7'h0) begin
        end
        else
          useAltOnNaVec_84_value <= 7'(useAltOnNaVec_84_value - 7'h1);
        if (increase_85) begin
          if (useAltOnNaVec_85_value != 7'h7F)
            useAltOnNaVec_85_value <= 7'(useAltOnNaVec_85_value + 7'h1);
        end
        else if (~decrease_85 | useAltOnNaVec_85_value == 7'h0) begin
        end
        else
          useAltOnNaVec_85_value <= 7'(useAltOnNaVec_85_value - 7'h1);
        if (increase_86) begin
          if (useAltOnNaVec_86_value != 7'h7F)
            useAltOnNaVec_86_value <= 7'(useAltOnNaVec_86_value + 7'h1);
        end
        else if (~decrease_86 | useAltOnNaVec_86_value == 7'h0) begin
        end
        else
          useAltOnNaVec_86_value <= 7'(useAltOnNaVec_86_value - 7'h1);
        if (increase_87) begin
          if (useAltOnNaVec_87_value != 7'h7F)
            useAltOnNaVec_87_value <= 7'(useAltOnNaVec_87_value + 7'h1);
        end
        else if (~decrease_87 | useAltOnNaVec_87_value == 7'h0) begin
        end
        else
          useAltOnNaVec_87_value <= 7'(useAltOnNaVec_87_value - 7'h1);
        if (increase_88) begin
          if (useAltOnNaVec_88_value != 7'h7F)
            useAltOnNaVec_88_value <= 7'(useAltOnNaVec_88_value + 7'h1);
        end
        else if (~decrease_88 | useAltOnNaVec_88_value == 7'h0) begin
        end
        else
          useAltOnNaVec_88_value <= 7'(useAltOnNaVec_88_value - 7'h1);
        if (increase_89) begin
          if (useAltOnNaVec_89_value != 7'h7F)
            useAltOnNaVec_89_value <= 7'(useAltOnNaVec_89_value + 7'h1);
        end
        else if (~decrease_89 | useAltOnNaVec_89_value == 7'h0) begin
        end
        else
          useAltOnNaVec_89_value <= 7'(useAltOnNaVec_89_value - 7'h1);
        if (increase_90) begin
          if (useAltOnNaVec_90_value != 7'h7F)
            useAltOnNaVec_90_value <= 7'(useAltOnNaVec_90_value + 7'h1);
        end
        else if (~decrease_90 | useAltOnNaVec_90_value == 7'h0) begin
        end
        else
          useAltOnNaVec_90_value <= 7'(useAltOnNaVec_90_value - 7'h1);
        if (increase_91) begin
          if (useAltOnNaVec_91_value != 7'h7F)
            useAltOnNaVec_91_value <= 7'(useAltOnNaVec_91_value + 7'h1);
        end
        else if (~decrease_91 | useAltOnNaVec_91_value == 7'h0) begin
        end
        else
          useAltOnNaVec_91_value <= 7'(useAltOnNaVec_91_value - 7'h1);
        if (increase_92) begin
          if (useAltOnNaVec_92_value != 7'h7F)
            useAltOnNaVec_92_value <= 7'(useAltOnNaVec_92_value + 7'h1);
        end
        else if (~decrease_92 | useAltOnNaVec_92_value == 7'h0) begin
        end
        else
          useAltOnNaVec_92_value <= 7'(useAltOnNaVec_92_value - 7'h1);
        if (increase_93) begin
          if (useAltOnNaVec_93_value != 7'h7F)
            useAltOnNaVec_93_value <= 7'(useAltOnNaVec_93_value + 7'h1);
        end
        else if (~decrease_93 | useAltOnNaVec_93_value == 7'h0) begin
        end
        else
          useAltOnNaVec_93_value <= 7'(useAltOnNaVec_93_value - 7'h1);
        if (increase_94) begin
          if (useAltOnNaVec_94_value != 7'h7F)
            useAltOnNaVec_94_value <= 7'(useAltOnNaVec_94_value + 7'h1);
        end
        else if (~decrease_94 | useAltOnNaVec_94_value == 7'h0) begin
        end
        else
          useAltOnNaVec_94_value <= 7'(useAltOnNaVec_94_value - 7'h1);
        if (increase_95) begin
          if (useAltOnNaVec_95_value != 7'h7F)
            useAltOnNaVec_95_value <= 7'(useAltOnNaVec_95_value + 7'h1);
        end
        else if (~decrease_95 | useAltOnNaVec_95_value == 7'h0) begin
        end
        else
          useAltOnNaVec_95_value <= 7'(useAltOnNaVec_95_value - 7'h1);
        if (increase_96) begin
          if (useAltOnNaVec_96_value != 7'h7F)
            useAltOnNaVec_96_value <= 7'(useAltOnNaVec_96_value + 7'h1);
        end
        else if (~decrease_96 | useAltOnNaVec_96_value == 7'h0) begin
        end
        else
          useAltOnNaVec_96_value <= 7'(useAltOnNaVec_96_value - 7'h1);
        if (increase_97) begin
          if (useAltOnNaVec_97_value != 7'h7F)
            useAltOnNaVec_97_value <= 7'(useAltOnNaVec_97_value + 7'h1);
        end
        else if (~decrease_97 | useAltOnNaVec_97_value == 7'h0) begin
        end
        else
          useAltOnNaVec_97_value <= 7'(useAltOnNaVec_97_value - 7'h1);
        if (increase_98) begin
          if (useAltOnNaVec_98_value != 7'h7F)
            useAltOnNaVec_98_value <= 7'(useAltOnNaVec_98_value + 7'h1);
        end
        else if (~decrease_98 | useAltOnNaVec_98_value == 7'h0) begin
        end
        else
          useAltOnNaVec_98_value <= 7'(useAltOnNaVec_98_value - 7'h1);
        if (increase_99) begin
          if (useAltOnNaVec_99_value != 7'h7F)
            useAltOnNaVec_99_value <= 7'(useAltOnNaVec_99_value + 7'h1);
        end
        else if (~decrease_99 | useAltOnNaVec_99_value == 7'h0) begin
        end
        else
          useAltOnNaVec_99_value <= 7'(useAltOnNaVec_99_value - 7'h1);
        if (increase_100) begin
          if (useAltOnNaVec_100_value != 7'h7F)
            useAltOnNaVec_100_value <= 7'(useAltOnNaVec_100_value + 7'h1);
        end
        else if (~decrease_100 | useAltOnNaVec_100_value == 7'h0) begin
        end
        else
          useAltOnNaVec_100_value <= 7'(useAltOnNaVec_100_value - 7'h1);
        if (increase_101) begin
          if (useAltOnNaVec_101_value != 7'h7F)
            useAltOnNaVec_101_value <= 7'(useAltOnNaVec_101_value + 7'h1);
        end
        else if (~decrease_101 | useAltOnNaVec_101_value == 7'h0) begin
        end
        else
          useAltOnNaVec_101_value <= 7'(useAltOnNaVec_101_value - 7'h1);
        if (increase_102) begin
          if (useAltOnNaVec_102_value != 7'h7F)
            useAltOnNaVec_102_value <= 7'(useAltOnNaVec_102_value + 7'h1);
        end
        else if (~decrease_102 | useAltOnNaVec_102_value == 7'h0) begin
        end
        else
          useAltOnNaVec_102_value <= 7'(useAltOnNaVec_102_value - 7'h1);
        if (increase_103) begin
          if (useAltOnNaVec_103_value != 7'h7F)
            useAltOnNaVec_103_value <= 7'(useAltOnNaVec_103_value + 7'h1);
        end
        else if (~decrease_103 | useAltOnNaVec_103_value == 7'h0) begin
        end
        else
          useAltOnNaVec_103_value <= 7'(useAltOnNaVec_103_value - 7'h1);
        if (increase_104) begin
          if (useAltOnNaVec_104_value != 7'h7F)
            useAltOnNaVec_104_value <= 7'(useAltOnNaVec_104_value + 7'h1);
        end
        else if (~decrease_104 | useAltOnNaVec_104_value == 7'h0) begin
        end
        else
          useAltOnNaVec_104_value <= 7'(useAltOnNaVec_104_value - 7'h1);
        if (increase_105) begin
          if (useAltOnNaVec_105_value != 7'h7F)
            useAltOnNaVec_105_value <= 7'(useAltOnNaVec_105_value + 7'h1);
        end
        else if (~decrease_105 | useAltOnNaVec_105_value == 7'h0) begin
        end
        else
          useAltOnNaVec_105_value <= 7'(useAltOnNaVec_105_value - 7'h1);
        if (increase_106) begin
          if (useAltOnNaVec_106_value != 7'h7F)
            useAltOnNaVec_106_value <= 7'(useAltOnNaVec_106_value + 7'h1);
        end
        else if (~decrease_106 | useAltOnNaVec_106_value == 7'h0) begin
        end
        else
          useAltOnNaVec_106_value <= 7'(useAltOnNaVec_106_value - 7'h1);
        if (increase_107) begin
          if (useAltOnNaVec_107_value != 7'h7F)
            useAltOnNaVec_107_value <= 7'(useAltOnNaVec_107_value + 7'h1);
        end
        else if (~decrease_107 | useAltOnNaVec_107_value == 7'h0) begin
        end
        else
          useAltOnNaVec_107_value <= 7'(useAltOnNaVec_107_value - 7'h1);
        if (increase_108) begin
          if (useAltOnNaVec_108_value != 7'h7F)
            useAltOnNaVec_108_value <= 7'(useAltOnNaVec_108_value + 7'h1);
        end
        else if (~decrease_108 | useAltOnNaVec_108_value == 7'h0) begin
        end
        else
          useAltOnNaVec_108_value <= 7'(useAltOnNaVec_108_value - 7'h1);
        if (increase_109) begin
          if (useAltOnNaVec_109_value != 7'h7F)
            useAltOnNaVec_109_value <= 7'(useAltOnNaVec_109_value + 7'h1);
        end
        else if (~decrease_109 | useAltOnNaVec_109_value == 7'h0) begin
        end
        else
          useAltOnNaVec_109_value <= 7'(useAltOnNaVec_109_value - 7'h1);
        if (increase_110) begin
          if (useAltOnNaVec_110_value != 7'h7F)
            useAltOnNaVec_110_value <= 7'(useAltOnNaVec_110_value + 7'h1);
        end
        else if (~decrease_110 | useAltOnNaVec_110_value == 7'h0) begin
        end
        else
          useAltOnNaVec_110_value <= 7'(useAltOnNaVec_110_value - 7'h1);
        if (increase_111) begin
          if (useAltOnNaVec_111_value != 7'h7F)
            useAltOnNaVec_111_value <= 7'(useAltOnNaVec_111_value + 7'h1);
        end
        else if (~decrease_111 | useAltOnNaVec_111_value == 7'h0) begin
        end
        else
          useAltOnNaVec_111_value <= 7'(useAltOnNaVec_111_value - 7'h1);
        if (increase_112) begin
          if (useAltOnNaVec_112_value != 7'h7F)
            useAltOnNaVec_112_value <= 7'(useAltOnNaVec_112_value + 7'h1);
        end
        else if (~decrease_112 | useAltOnNaVec_112_value == 7'h0) begin
        end
        else
          useAltOnNaVec_112_value <= 7'(useAltOnNaVec_112_value - 7'h1);
        if (increase_113) begin
          if (useAltOnNaVec_113_value != 7'h7F)
            useAltOnNaVec_113_value <= 7'(useAltOnNaVec_113_value + 7'h1);
        end
        else if (~decrease_113 | useAltOnNaVec_113_value == 7'h0) begin
        end
        else
          useAltOnNaVec_113_value <= 7'(useAltOnNaVec_113_value - 7'h1);
        if (increase_114) begin
          if (useAltOnNaVec_114_value != 7'h7F)
            useAltOnNaVec_114_value <= 7'(useAltOnNaVec_114_value + 7'h1);
        end
        else if (~decrease_114 | useAltOnNaVec_114_value == 7'h0) begin
        end
        else
          useAltOnNaVec_114_value <= 7'(useAltOnNaVec_114_value - 7'h1);
        if (increase_115) begin
          if (useAltOnNaVec_115_value != 7'h7F)
            useAltOnNaVec_115_value <= 7'(useAltOnNaVec_115_value + 7'h1);
        end
        else if (~decrease_115 | useAltOnNaVec_115_value == 7'h0) begin
        end
        else
          useAltOnNaVec_115_value <= 7'(useAltOnNaVec_115_value - 7'h1);
        if (increase_116) begin
          if (useAltOnNaVec_116_value != 7'h7F)
            useAltOnNaVec_116_value <= 7'(useAltOnNaVec_116_value + 7'h1);
        end
        else if (~decrease_116 | useAltOnNaVec_116_value == 7'h0) begin
        end
        else
          useAltOnNaVec_116_value <= 7'(useAltOnNaVec_116_value - 7'h1);
        if (increase_117) begin
          if (useAltOnNaVec_117_value != 7'h7F)
            useAltOnNaVec_117_value <= 7'(useAltOnNaVec_117_value + 7'h1);
        end
        else if (~decrease_117 | useAltOnNaVec_117_value == 7'h0) begin
        end
        else
          useAltOnNaVec_117_value <= 7'(useAltOnNaVec_117_value - 7'h1);
        if (increase_118) begin
          if (useAltOnNaVec_118_value != 7'h7F)
            useAltOnNaVec_118_value <= 7'(useAltOnNaVec_118_value + 7'h1);
        end
        else if (~decrease_118 | useAltOnNaVec_118_value == 7'h0) begin
        end
        else
          useAltOnNaVec_118_value <= 7'(useAltOnNaVec_118_value - 7'h1);
        if (increase_119) begin
          if (useAltOnNaVec_119_value != 7'h7F)
            useAltOnNaVec_119_value <= 7'(useAltOnNaVec_119_value + 7'h1);
        end
        else if (~decrease_119 | useAltOnNaVec_119_value == 7'h0) begin
        end
        else
          useAltOnNaVec_119_value <= 7'(useAltOnNaVec_119_value - 7'h1);
        if (increase_120) begin
          if (useAltOnNaVec_120_value != 7'h7F)
            useAltOnNaVec_120_value <= 7'(useAltOnNaVec_120_value + 7'h1);
        end
        else if (~decrease_120 | useAltOnNaVec_120_value == 7'h0) begin
        end
        else
          useAltOnNaVec_120_value <= 7'(useAltOnNaVec_120_value - 7'h1);
        if (increase_121) begin
          if (useAltOnNaVec_121_value != 7'h7F)
            useAltOnNaVec_121_value <= 7'(useAltOnNaVec_121_value + 7'h1);
        end
        else if (~decrease_121 | useAltOnNaVec_121_value == 7'h0) begin
        end
        else
          useAltOnNaVec_121_value <= 7'(useAltOnNaVec_121_value - 7'h1);
        if (increase_122) begin
          if (useAltOnNaVec_122_value != 7'h7F)
            useAltOnNaVec_122_value <= 7'(useAltOnNaVec_122_value + 7'h1);
        end
        else if (~decrease_122 | useAltOnNaVec_122_value == 7'h0) begin
        end
        else
          useAltOnNaVec_122_value <= 7'(useAltOnNaVec_122_value - 7'h1);
        if (increase_123) begin
          if (useAltOnNaVec_123_value != 7'h7F)
            useAltOnNaVec_123_value <= 7'(useAltOnNaVec_123_value + 7'h1);
        end
        else if (~decrease_123 | useAltOnNaVec_123_value == 7'h0) begin
        end
        else
          useAltOnNaVec_123_value <= 7'(useAltOnNaVec_123_value - 7'h1);
        if (increase_124) begin
          if (useAltOnNaVec_124_value != 7'h7F)
            useAltOnNaVec_124_value <= 7'(useAltOnNaVec_124_value + 7'h1);
        end
        else if (~decrease_124 | useAltOnNaVec_124_value == 7'h0) begin
        end
        else
          useAltOnNaVec_124_value <= 7'(useAltOnNaVec_124_value - 7'h1);
        if (increase_125) begin
          if (useAltOnNaVec_125_value != 7'h7F)
            useAltOnNaVec_125_value <= 7'(useAltOnNaVec_125_value + 7'h1);
        end
        else if (~decrease_125 | useAltOnNaVec_125_value == 7'h0) begin
        end
        else
          useAltOnNaVec_125_value <= 7'(useAltOnNaVec_125_value - 7'h1);
        if (increase_126) begin
          if (useAltOnNaVec_126_value != 7'h7F)
            useAltOnNaVec_126_value <= 7'(useAltOnNaVec_126_value + 7'h1);
        end
        else if (~decrease_126 | useAltOnNaVec_126_value == 7'h0) begin
        end
        else
          useAltOnNaVec_126_value <= 7'(useAltOnNaVec_126_value - 7'h1);
        if (increase_127) begin
          if (useAltOnNaVec_127_value != 7'h7F)
            useAltOnNaVec_127_value <= 7'(useAltOnNaVec_127_value + 7'h1);
        end
        else if (~decrease_127 | useAltOnNaVec_127_value == 7'h0) begin
        end
        else
          useAltOnNaVec_127_value <= 7'(useAltOnNaVec_127_value - 7'h1);
      end
      resetDone <=
        _tables_0_io_resetDone & _tables_1_io_resetDone & _tables_2_io_resetDone
        & _tables_3_io_resetDone & _tables_4_io_resetDone & _tables_5_io_resetDone
        & _tables_6_io_resetDone & _tables_7_io_resetDone | resetDone;
      if (debug_readBankConflictNeg_probe)
        debug_readBankConflictDistCnt <= 4'h0;
      else if (debug_readBankConflict_probe)
        debug_readBankConflictDistCnt <= 4'(debug_readBankConflictDistCnt + 4'h1);
      if (debug_readBankConflictShortLoopNeg_probe)
        debug_readBankConflictShortLoopDistCnt <= 4'h0;
      else if (debug_readBankConflictShortLoop)
        debug_readBankConflictShortLoopDistCnt <=
          4'(debug_readBankConflictShortLoopDistCnt + 4'h1);
      t1_fire <= t0_fire_probe;
      t2_fire <= t1_fire;
    end
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    if (s0_fire) begin
      s1_startPc_addr <= io_startPc_addr;
      s1_foldedHist_0_forTag <=
        {8'h0,
         {1'h0, io_fromPhr_foldedPathHist_hist_0_foldedHist}
           ^ {io_fromPhr_foldedPathHist_hist_0_foldedHist, 1'h0}};
      s1_foldedHist_1_forTag <=
        {3'h0,
         {1'h0, io_fromPhr_foldedPathHist_hist_4_foldedHist}
           ^ {io_fromPhr_foldedPathHist_hist_4_foldedHist, 1'h0}};
      s1_foldedHist_2_forTag <=
        io_fromPhr_foldedPathHist_hist_14_foldedHist
        ^ {io_fromPhr_foldedPathHist_hist_13_foldedHist, 1'h0};
      s1_foldedHist_3_forTag <=
        io_fromPhr_foldedPathHist_hist_17_foldedHist
        ^ {io_fromPhr_foldedPathHist_hist_16_foldedHist, 1'h0};
      s1_foldedHist_4_forTag <=
        io_fromPhr_foldedPathHist_hist_22_foldedHist
        ^ {io_fromPhr_foldedPathHist_hist_21_foldedHist, 1'h0};
      s1_foldedHist_5_forTag <=
        io_fromPhr_foldedPathHist_hist_25_foldedHist
        ^ {io_fromPhr_foldedPathHist_hist_24_foldedHist, 1'h0};
      s1_foldedHist_6_forTag <=
        io_fromPhr_foldedPathHist_hist_28_foldedHist
        ^ {io_fromPhr_foldedPathHist_hist_27_foldedHist, 1'h0};
      s1_foldedHist_7_forTag <=
        io_fromPhr_foldedPathHist_hist_31_foldedHist
        ^ {io_fromPhr_foldedPathHist_hist_30_foldedHist, 1'h0};
      debug_s1BankIdx <= io_startPc_addr[1:0];
    end
    s1_readResp_REG <= s0_fire;
    if (s1_readResp_REG) begin
      s1_readResp_r_0_entries_0_valid <= _tables_0_io_predictReadResp_entries_0_valid;
      s1_readResp_r_0_entries_0_tag <= _tables_0_io_predictReadResp_entries_0_tag;
      s1_readResp_r_0_entries_0_takenCtr_value <=
        _tables_0_io_predictReadResp_entries_0_takenCtr_value;
      s1_readResp_r_0_entries_1_valid <= _tables_0_io_predictReadResp_entries_1_valid;
      s1_readResp_r_0_entries_1_tag <= _tables_0_io_predictReadResp_entries_1_tag;
      s1_readResp_r_0_entries_1_takenCtr_value <=
        _tables_0_io_predictReadResp_entries_1_takenCtr_value;
      s1_readResp_r_0_usefulCtrs_0_value <=
        _tables_0_io_predictReadResp_usefulCtrs_0_value;
      s1_readResp_r_0_usefulCtrs_1_value <=
        _tables_0_io_predictReadResp_usefulCtrs_1_value;
      s1_readResp_r_1_entries_0_valid <= _tables_1_io_predictReadResp_entries_0_valid;
      s1_readResp_r_1_entries_0_tag <= _tables_1_io_predictReadResp_entries_0_tag;
      s1_readResp_r_1_entries_0_takenCtr_value <=
        _tables_1_io_predictReadResp_entries_0_takenCtr_value;
      s1_readResp_r_1_entries_1_valid <= _tables_1_io_predictReadResp_entries_1_valid;
      s1_readResp_r_1_entries_1_tag <= _tables_1_io_predictReadResp_entries_1_tag;
      s1_readResp_r_1_entries_1_takenCtr_value <=
        _tables_1_io_predictReadResp_entries_1_takenCtr_value;
      s1_readResp_r_1_usefulCtrs_0_value <=
        _tables_1_io_predictReadResp_usefulCtrs_0_value;
      s1_readResp_r_1_usefulCtrs_1_value <=
        _tables_1_io_predictReadResp_usefulCtrs_1_value;
      s1_readResp_r_2_entries_0_valid <= _tables_2_io_predictReadResp_entries_0_valid;
      s1_readResp_r_2_entries_0_tag <= _tables_2_io_predictReadResp_entries_0_tag;
      s1_readResp_r_2_entries_0_takenCtr_value <=
        _tables_2_io_predictReadResp_entries_0_takenCtr_value;
      s1_readResp_r_2_entries_1_valid <= _tables_2_io_predictReadResp_entries_1_valid;
      s1_readResp_r_2_entries_1_tag <= _tables_2_io_predictReadResp_entries_1_tag;
      s1_readResp_r_2_entries_1_takenCtr_value <=
        _tables_2_io_predictReadResp_entries_1_takenCtr_value;
      s1_readResp_r_2_usefulCtrs_0_value <=
        _tables_2_io_predictReadResp_usefulCtrs_0_value;
      s1_readResp_r_2_usefulCtrs_1_value <=
        _tables_2_io_predictReadResp_usefulCtrs_1_value;
      s1_readResp_r_3_entries_0_valid <= _tables_3_io_predictReadResp_entries_0_valid;
      s1_readResp_r_3_entries_0_tag <= _tables_3_io_predictReadResp_entries_0_tag;
      s1_readResp_r_3_entries_0_takenCtr_value <=
        _tables_3_io_predictReadResp_entries_0_takenCtr_value;
      s1_readResp_r_3_entries_1_valid <= _tables_3_io_predictReadResp_entries_1_valid;
      s1_readResp_r_3_entries_1_tag <= _tables_3_io_predictReadResp_entries_1_tag;
      s1_readResp_r_3_entries_1_takenCtr_value <=
        _tables_3_io_predictReadResp_entries_1_takenCtr_value;
      s1_readResp_r_3_usefulCtrs_0_value <=
        _tables_3_io_predictReadResp_usefulCtrs_0_value;
      s1_readResp_r_3_usefulCtrs_1_value <=
        _tables_3_io_predictReadResp_usefulCtrs_1_value;
      s1_readResp_r_4_entries_0_valid <= _tables_4_io_predictReadResp_entries_0_valid;
      s1_readResp_r_4_entries_0_tag <= _tables_4_io_predictReadResp_entries_0_tag;
      s1_readResp_r_4_entries_0_takenCtr_value <=
        _tables_4_io_predictReadResp_entries_0_takenCtr_value;
      s1_readResp_r_4_entries_1_valid <= _tables_4_io_predictReadResp_entries_1_valid;
      s1_readResp_r_4_entries_1_tag <= _tables_4_io_predictReadResp_entries_1_tag;
      s1_readResp_r_4_entries_1_takenCtr_value <=
        _tables_4_io_predictReadResp_entries_1_takenCtr_value;
      s1_readResp_r_4_usefulCtrs_0_value <=
        _tables_4_io_predictReadResp_usefulCtrs_0_value;
      s1_readResp_r_4_usefulCtrs_1_value <=
        _tables_4_io_predictReadResp_usefulCtrs_1_value;
      s1_readResp_r_5_entries_0_valid <= _tables_5_io_predictReadResp_entries_0_valid;
      s1_readResp_r_5_entries_0_tag <= _tables_5_io_predictReadResp_entries_0_tag;
      s1_readResp_r_5_entries_0_takenCtr_value <=
        _tables_5_io_predictReadResp_entries_0_takenCtr_value;
      s1_readResp_r_5_entries_1_valid <= _tables_5_io_predictReadResp_entries_1_valid;
      s1_readResp_r_5_entries_1_tag <= _tables_5_io_predictReadResp_entries_1_tag;
      s1_readResp_r_5_entries_1_takenCtr_value <=
        _tables_5_io_predictReadResp_entries_1_takenCtr_value;
      s1_readResp_r_5_usefulCtrs_0_value <=
        _tables_5_io_predictReadResp_usefulCtrs_0_value;
      s1_readResp_r_5_usefulCtrs_1_value <=
        _tables_5_io_predictReadResp_usefulCtrs_1_value;
      s1_readResp_r_6_entries_0_valid <= _tables_6_io_predictReadResp_entries_0_valid;
      s1_readResp_r_6_entries_0_tag <= _tables_6_io_predictReadResp_entries_0_tag;
      s1_readResp_r_6_entries_0_takenCtr_value <=
        _tables_6_io_predictReadResp_entries_0_takenCtr_value;
      s1_readResp_r_6_entries_1_valid <= _tables_6_io_predictReadResp_entries_1_valid;
      s1_readResp_r_6_entries_1_tag <= _tables_6_io_predictReadResp_entries_1_tag;
      s1_readResp_r_6_entries_1_takenCtr_value <=
        _tables_6_io_predictReadResp_entries_1_takenCtr_value;
      s1_readResp_r_6_usefulCtrs_0_value <=
        _tables_6_io_predictReadResp_usefulCtrs_0_value;
      s1_readResp_r_6_usefulCtrs_1_value <=
        _tables_6_io_predictReadResp_usefulCtrs_1_value;
      s1_readResp_r_7_entries_0_valid <= _tables_7_io_predictReadResp_entries_0_valid;
      s1_readResp_r_7_entries_0_tag <= _tables_7_io_predictReadResp_entries_0_tag;
      s1_readResp_r_7_entries_0_takenCtr_value <=
        _tables_7_io_predictReadResp_entries_0_takenCtr_value;
      s1_readResp_r_7_entries_1_valid <= _tables_7_io_predictReadResp_entries_1_valid;
      s1_readResp_r_7_entries_1_tag <= _tables_7_io_predictReadResp_entries_1_tag;
      s1_readResp_r_7_entries_1_takenCtr_value <=
        _tables_7_io_predictReadResp_entries_1_takenCtr_value;
      s1_readResp_r_7_usefulCtrs_0_value <=
        _tables_7_io_predictReadResp_usefulCtrs_0_value;
      s1_readResp_r_7_usefulCtrs_1_value <=
        _tables_7_io_predictReadResp_usefulCtrs_1_value;
    end
    if (io_stageCtrl_s1_fire) begin
      s2_startPc_addr <= s1_startPc_addr;
      s2_rawTag_0 <= s1_startPc_addr[23:11] ^ s1_foldedHist_0_forTag;
      s2_rawTag_1 <= s1_startPc_addr[23:11] ^ s1_foldedHist_1_forTag;
      s2_rawTag_2 <= s1_startPc_addr[23:11] ^ s1_foldedHist_2_forTag;
      s2_rawTag_3 <= s1_startPc_addr[23:11] ^ s1_foldedHist_3_forTag;
      s2_rawTag_4 <= s1_startPc_addr[23:11] ^ s1_foldedHist_4_forTag;
      s2_rawTag_5 <= s1_startPc_addr[23:11] ^ s1_foldedHist_5_forTag;
      s2_rawTag_6 <= s1_startPc_addr[23:11] ^ s1_foldedHist_6_forTag;
      s2_rawTag_7 <= s1_startPc_addr[23:11] ^ s1_foldedHist_7_forTag;
      s2_readResp_0_entries_0_valid <=
        s1_readResp_REG
          ? _tables_0_io_predictReadResp_entries_0_valid
          : s1_readResp_r_0_entries_0_valid;
      s2_readResp_0_entries_0_tag <=
        s1_readResp_REG
          ? _tables_0_io_predictReadResp_entries_0_tag
          : s1_readResp_r_0_entries_0_tag;
      s2_readResp_0_entries_0_takenCtr_value <=
        s1_readResp_REG
          ? _tables_0_io_predictReadResp_entries_0_takenCtr_value
          : s1_readResp_r_0_entries_0_takenCtr_value;
      s2_readResp_0_entries_1_valid <=
        s1_readResp_REG
          ? _tables_0_io_predictReadResp_entries_1_valid
          : s1_readResp_r_0_entries_1_valid;
      s2_readResp_0_entries_1_tag <=
        s1_readResp_REG
          ? _tables_0_io_predictReadResp_entries_1_tag
          : s1_readResp_r_0_entries_1_tag;
      s2_readResp_0_entries_1_takenCtr_value <=
        s1_readResp_REG
          ? _tables_0_io_predictReadResp_entries_1_takenCtr_value
          : s1_readResp_r_0_entries_1_takenCtr_value;
      s2_readResp_0_usefulCtrs_0_value <=
        s1_readResp_REG
          ? _tables_0_io_predictReadResp_usefulCtrs_0_value
          : s1_readResp_r_0_usefulCtrs_0_value;
      s2_readResp_0_usefulCtrs_1_value <=
        s1_readResp_REG
          ? _tables_0_io_predictReadResp_usefulCtrs_1_value
          : s1_readResp_r_0_usefulCtrs_1_value;
      s2_readResp_1_entries_0_valid <=
        s1_readResp_REG
          ? _tables_1_io_predictReadResp_entries_0_valid
          : s1_readResp_r_1_entries_0_valid;
      s2_readResp_1_entries_0_tag <=
        s1_readResp_REG
          ? _tables_1_io_predictReadResp_entries_0_tag
          : s1_readResp_r_1_entries_0_tag;
      s2_readResp_1_entries_0_takenCtr_value <=
        s1_readResp_REG
          ? _tables_1_io_predictReadResp_entries_0_takenCtr_value
          : s1_readResp_r_1_entries_0_takenCtr_value;
      s2_readResp_1_entries_1_valid <=
        s1_readResp_REG
          ? _tables_1_io_predictReadResp_entries_1_valid
          : s1_readResp_r_1_entries_1_valid;
      s2_readResp_1_entries_1_tag <=
        s1_readResp_REG
          ? _tables_1_io_predictReadResp_entries_1_tag
          : s1_readResp_r_1_entries_1_tag;
      s2_readResp_1_entries_1_takenCtr_value <=
        s1_readResp_REG
          ? _tables_1_io_predictReadResp_entries_1_takenCtr_value
          : s1_readResp_r_1_entries_1_takenCtr_value;
      s2_readResp_1_usefulCtrs_0_value <=
        s1_readResp_REG
          ? _tables_1_io_predictReadResp_usefulCtrs_0_value
          : s1_readResp_r_1_usefulCtrs_0_value;
      s2_readResp_1_usefulCtrs_1_value <=
        s1_readResp_REG
          ? _tables_1_io_predictReadResp_usefulCtrs_1_value
          : s1_readResp_r_1_usefulCtrs_1_value;
      s2_readResp_2_entries_0_valid <=
        s1_readResp_REG
          ? _tables_2_io_predictReadResp_entries_0_valid
          : s1_readResp_r_2_entries_0_valid;
      s2_readResp_2_entries_0_tag <=
        s1_readResp_REG
          ? _tables_2_io_predictReadResp_entries_0_tag
          : s1_readResp_r_2_entries_0_tag;
      s2_readResp_2_entries_0_takenCtr_value <=
        s1_readResp_REG
          ? _tables_2_io_predictReadResp_entries_0_takenCtr_value
          : s1_readResp_r_2_entries_0_takenCtr_value;
      s2_readResp_2_entries_1_valid <=
        s1_readResp_REG
          ? _tables_2_io_predictReadResp_entries_1_valid
          : s1_readResp_r_2_entries_1_valid;
      s2_readResp_2_entries_1_tag <=
        s1_readResp_REG
          ? _tables_2_io_predictReadResp_entries_1_tag
          : s1_readResp_r_2_entries_1_tag;
      s2_readResp_2_entries_1_takenCtr_value <=
        s1_readResp_REG
          ? _tables_2_io_predictReadResp_entries_1_takenCtr_value
          : s1_readResp_r_2_entries_1_takenCtr_value;
      s2_readResp_2_usefulCtrs_0_value <=
        s1_readResp_REG
          ? _tables_2_io_predictReadResp_usefulCtrs_0_value
          : s1_readResp_r_2_usefulCtrs_0_value;
      s2_readResp_2_usefulCtrs_1_value <=
        s1_readResp_REG
          ? _tables_2_io_predictReadResp_usefulCtrs_1_value
          : s1_readResp_r_2_usefulCtrs_1_value;
      s2_readResp_3_entries_0_valid <=
        s1_readResp_REG
          ? _tables_3_io_predictReadResp_entries_0_valid
          : s1_readResp_r_3_entries_0_valid;
      s2_readResp_3_entries_0_tag <=
        s1_readResp_REG
          ? _tables_3_io_predictReadResp_entries_0_tag
          : s1_readResp_r_3_entries_0_tag;
      s2_readResp_3_entries_0_takenCtr_value <=
        s1_readResp_REG
          ? _tables_3_io_predictReadResp_entries_0_takenCtr_value
          : s1_readResp_r_3_entries_0_takenCtr_value;
      s2_readResp_3_entries_1_valid <=
        s1_readResp_REG
          ? _tables_3_io_predictReadResp_entries_1_valid
          : s1_readResp_r_3_entries_1_valid;
      s2_readResp_3_entries_1_tag <=
        s1_readResp_REG
          ? _tables_3_io_predictReadResp_entries_1_tag
          : s1_readResp_r_3_entries_1_tag;
      s2_readResp_3_entries_1_takenCtr_value <=
        s1_readResp_REG
          ? _tables_3_io_predictReadResp_entries_1_takenCtr_value
          : s1_readResp_r_3_entries_1_takenCtr_value;
      s2_readResp_3_usefulCtrs_0_value <=
        s1_readResp_REG
          ? _tables_3_io_predictReadResp_usefulCtrs_0_value
          : s1_readResp_r_3_usefulCtrs_0_value;
      s2_readResp_3_usefulCtrs_1_value <=
        s1_readResp_REG
          ? _tables_3_io_predictReadResp_usefulCtrs_1_value
          : s1_readResp_r_3_usefulCtrs_1_value;
      s2_readResp_4_entries_0_valid <=
        s1_readResp_REG
          ? _tables_4_io_predictReadResp_entries_0_valid
          : s1_readResp_r_4_entries_0_valid;
      s2_readResp_4_entries_0_tag <=
        s1_readResp_REG
          ? _tables_4_io_predictReadResp_entries_0_tag
          : s1_readResp_r_4_entries_0_tag;
      s2_readResp_4_entries_0_takenCtr_value <=
        s1_readResp_REG
          ? _tables_4_io_predictReadResp_entries_0_takenCtr_value
          : s1_readResp_r_4_entries_0_takenCtr_value;
      s2_readResp_4_entries_1_valid <=
        s1_readResp_REG
          ? _tables_4_io_predictReadResp_entries_1_valid
          : s1_readResp_r_4_entries_1_valid;
      s2_readResp_4_entries_1_tag <=
        s1_readResp_REG
          ? _tables_4_io_predictReadResp_entries_1_tag
          : s1_readResp_r_4_entries_1_tag;
      s2_readResp_4_entries_1_takenCtr_value <=
        s1_readResp_REG
          ? _tables_4_io_predictReadResp_entries_1_takenCtr_value
          : s1_readResp_r_4_entries_1_takenCtr_value;
      s2_readResp_4_usefulCtrs_0_value <=
        s1_readResp_REG
          ? _tables_4_io_predictReadResp_usefulCtrs_0_value
          : s1_readResp_r_4_usefulCtrs_0_value;
      s2_readResp_4_usefulCtrs_1_value <=
        s1_readResp_REG
          ? _tables_4_io_predictReadResp_usefulCtrs_1_value
          : s1_readResp_r_4_usefulCtrs_1_value;
      s2_readResp_5_entries_0_valid <=
        s1_readResp_REG
          ? _tables_5_io_predictReadResp_entries_0_valid
          : s1_readResp_r_5_entries_0_valid;
      s2_readResp_5_entries_0_tag <=
        s1_readResp_REG
          ? _tables_5_io_predictReadResp_entries_0_tag
          : s1_readResp_r_5_entries_0_tag;
      s2_readResp_5_entries_0_takenCtr_value <=
        s1_readResp_REG
          ? _tables_5_io_predictReadResp_entries_0_takenCtr_value
          : s1_readResp_r_5_entries_0_takenCtr_value;
      s2_readResp_5_entries_1_valid <=
        s1_readResp_REG
          ? _tables_5_io_predictReadResp_entries_1_valid
          : s1_readResp_r_5_entries_1_valid;
      s2_readResp_5_entries_1_tag <=
        s1_readResp_REG
          ? _tables_5_io_predictReadResp_entries_1_tag
          : s1_readResp_r_5_entries_1_tag;
      s2_readResp_5_entries_1_takenCtr_value <=
        s1_readResp_REG
          ? _tables_5_io_predictReadResp_entries_1_takenCtr_value
          : s1_readResp_r_5_entries_1_takenCtr_value;
      s2_readResp_5_usefulCtrs_0_value <=
        s1_readResp_REG
          ? _tables_5_io_predictReadResp_usefulCtrs_0_value
          : s1_readResp_r_5_usefulCtrs_0_value;
      s2_readResp_5_usefulCtrs_1_value <=
        s1_readResp_REG
          ? _tables_5_io_predictReadResp_usefulCtrs_1_value
          : s1_readResp_r_5_usefulCtrs_1_value;
      s2_readResp_6_entries_0_valid <=
        s1_readResp_REG
          ? _tables_6_io_predictReadResp_entries_0_valid
          : s1_readResp_r_6_entries_0_valid;
      s2_readResp_6_entries_0_tag <=
        s1_readResp_REG
          ? _tables_6_io_predictReadResp_entries_0_tag
          : s1_readResp_r_6_entries_0_tag;
      s2_readResp_6_entries_0_takenCtr_value <=
        s1_readResp_REG
          ? _tables_6_io_predictReadResp_entries_0_takenCtr_value
          : s1_readResp_r_6_entries_0_takenCtr_value;
      s2_readResp_6_entries_1_valid <=
        s1_readResp_REG
          ? _tables_6_io_predictReadResp_entries_1_valid
          : s1_readResp_r_6_entries_1_valid;
      s2_readResp_6_entries_1_tag <=
        s1_readResp_REG
          ? _tables_6_io_predictReadResp_entries_1_tag
          : s1_readResp_r_6_entries_1_tag;
      s2_readResp_6_entries_1_takenCtr_value <=
        s1_readResp_REG
          ? _tables_6_io_predictReadResp_entries_1_takenCtr_value
          : s1_readResp_r_6_entries_1_takenCtr_value;
      s2_readResp_6_usefulCtrs_0_value <=
        s1_readResp_REG
          ? _tables_6_io_predictReadResp_usefulCtrs_0_value
          : s1_readResp_r_6_usefulCtrs_0_value;
      s2_readResp_6_usefulCtrs_1_value <=
        s1_readResp_REG
          ? _tables_6_io_predictReadResp_usefulCtrs_1_value
          : s1_readResp_r_6_usefulCtrs_1_value;
      s2_readResp_7_entries_0_valid <=
        s1_readResp_REG
          ? _tables_7_io_predictReadResp_entries_0_valid
          : s1_readResp_r_7_entries_0_valid;
      s2_readResp_7_entries_0_tag <=
        s1_readResp_REG
          ? _tables_7_io_predictReadResp_entries_0_tag
          : s1_readResp_r_7_entries_0_tag;
      s2_readResp_7_entries_0_takenCtr_value <=
        s1_readResp_REG
          ? _tables_7_io_predictReadResp_entries_0_takenCtr_value
          : s1_readResp_r_7_entries_0_takenCtr_value;
      s2_readResp_7_entries_1_valid <=
        s1_readResp_REG
          ? _tables_7_io_predictReadResp_entries_1_valid
          : s1_readResp_r_7_entries_1_valid;
      s2_readResp_7_entries_1_tag <=
        s1_readResp_REG
          ? _tables_7_io_predictReadResp_entries_1_tag
          : s1_readResp_r_7_entries_1_tag;
      s2_readResp_7_entries_1_takenCtr_value <=
        s1_readResp_REG
          ? _tables_7_io_predictReadResp_entries_1_takenCtr_value
          : s1_readResp_r_7_entries_1_takenCtr_value;
      s2_readResp_7_usefulCtrs_0_value <=
        s1_readResp_REG
          ? _tables_7_io_predictReadResp_usefulCtrs_0_value
          : s1_readResp_r_7_usefulCtrs_0_value;
      s2_readResp_7_usefulCtrs_1_value <=
        s1_readResp_REG
          ? _tables_7_io_predictReadResp_usefulCtrs_1_value
          : s1_readResp_r_7_usefulCtrs_1_value;
    end
    debug_readBankConflictReg <= debug_readBankConflict_probe;
    debug_readBankConflictShortLoopReg <= debug_readBankConflictShortLoop;
    if (t0_fire_probe) begin
      t1_startPc_addr <= io_train_startPc_addr;
      t1_branches_0_valid <= io_train_branches_0_valid;
      t1_branches_0_bits_taken <= io_train_branches_0_bits_taken;
      t1_branches_0_bits_cfiPosition <= io_train_branches_0_bits_cfiPosition;
      t1_branches_0_bits_attribute_branchType <=
        io_train_branches_0_bits_attribute_branchType;
      t1_branches_0_bits_mispredict <= io_train_branches_0_bits_mispredict;
      t1_branches_1_valid <= io_train_branches_1_valid;
      t1_branches_1_bits_taken <= io_train_branches_1_bits_taken;
      t1_branches_1_bits_cfiPosition <= io_train_branches_1_bits_cfiPosition;
      t1_branches_1_bits_attribute_branchType <=
        io_train_branches_1_bits_attribute_branchType;
      t1_branches_1_bits_mispredict <= io_train_branches_1_bits_mispredict;
      t1_branches_2_valid <= io_train_branches_2_valid;
      t1_branches_2_bits_taken <= io_train_branches_2_bits_taken;
      t1_branches_2_bits_cfiPosition <= io_train_branches_2_bits_cfiPosition;
      t1_branches_2_bits_attribute_branchType <=
        io_train_branches_2_bits_attribute_branchType;
      t1_branches_2_bits_mispredict <= io_train_branches_2_bits_mispredict;
      t1_branches_3_valid <= io_train_branches_3_valid;
      t1_branches_3_bits_taken <= io_train_branches_3_bits_taken;
      t1_branches_3_bits_cfiPosition <= io_train_branches_3_bits_cfiPosition;
      t1_branches_3_bits_attribute_branchType <=
        io_train_branches_3_bits_attribute_branchType;
      t1_branches_3_bits_mispredict <= io_train_branches_3_bits_mispredict;
      t1_branches_4_valid <= io_train_branches_4_valid;
      t1_branches_4_bits_taken <= io_train_branches_4_bits_taken;
      t1_branches_4_bits_cfiPosition <= io_train_branches_4_bits_cfiPosition;
      t1_branches_4_bits_attribute_branchType <=
        io_train_branches_4_bits_attribute_branchType;
      t1_branches_4_bits_mispredict <= io_train_branches_4_bits_mispredict;
      t1_branches_5_valid <= io_train_branches_5_valid;
      t1_branches_5_bits_taken <= io_train_branches_5_bits_taken;
      t1_branches_5_bits_cfiPosition <= io_train_branches_5_bits_cfiPosition;
      t1_branches_5_bits_attribute_branchType <=
        io_train_branches_5_bits_attribute_branchType;
      t1_branches_5_bits_mispredict <= io_train_branches_5_bits_mispredict;
      t1_branches_6_valid <= io_train_branches_6_valid;
      t1_branches_6_bits_taken <= io_train_branches_6_bits_taken;
      t1_branches_6_bits_cfiPosition <= io_train_branches_6_bits_cfiPosition;
      t1_branches_6_bits_attribute_branchType <=
        io_train_branches_6_bits_attribute_branchType;
      t1_branches_6_bits_mispredict <= io_train_branches_6_bits_mispredict;
      t1_branches_7_valid <= io_train_branches_7_valid;
      t1_branches_7_bits_taken <= io_train_branches_7_bits_taken;
      t1_branches_7_bits_cfiPosition <= io_train_branches_7_bits_cfiPosition;
      t1_branches_7_bits_attribute_branchType <=
        io_train_branches_7_bits_attribute_branchType;
      t1_branches_7_bits_mispredict <= io_train_branches_7_bits_mispredict;
      t1_setIdx_0 <= t0_setIdx_0;
      t1_setIdx_1 <= t0_setIdx_1;
      t1_setIdx_2 <= t0_setIdx_2;
      t1_setIdx_3 <= t0_setIdx_3;
      t1_setIdx_4 <= t0_setIdx_4;
      t1_setIdx_5 <= t0_setIdx_5;
      t1_setIdx_6 <= t0_setIdx_6;
      t1_setIdx_7 <= t0_setIdx_7;
      t1_bankMask <= t0_bankMask;
      t1_useMeta <= t0_useMeta;
      t1_meta_0_providerTableIdx <=
        (hitMaskOH_enc[0] ? io_train_meta_tage_entries_0_providerTableIdx : 3'h0)
        | (hitMaskOH_enc[1] ? io_train_meta_tage_entries_1_providerTableIdx : 3'h0)
        | (hitMaskOH_enc[2] ? io_train_meta_tage_entries_2_providerTableIdx : 3'h0)
        | (hitMaskOH_enc[3] ? io_train_meta_tage_entries_3_providerTableIdx : 3'h0)
        | (hitMaskOH_enc[4] ? io_train_meta_tage_entries_4_providerTableIdx : 3'h0)
        | (hitMaskOH_enc[5] ? io_train_meta_tage_entries_5_providerTableIdx : 3'h0)
        | (hitMaskOH_enc[6] ? io_train_meta_tage_entries_6_providerTableIdx : 3'h0)
        | (hitMaskOH_enc[7] ? io_train_meta_tage_entries_7_providerTableIdx : 3'h0);
      t1_meta_0_providerWayIdx <=
        (hitMaskOH_enc[0] ? io_train_meta_tage_entries_0_providerWayIdx : 2'h0)
        | (hitMaskOH_enc[1] ? io_train_meta_tage_entries_1_providerWayIdx : 2'h0)
        | (hitMaskOH_enc[2] ? io_train_meta_tage_entries_2_providerWayIdx : 2'h0)
        | (hitMaskOH_enc[3] ? io_train_meta_tage_entries_3_providerWayIdx : 2'h0)
        | (hitMaskOH_enc[4] ? io_train_meta_tage_entries_4_providerWayIdx : 2'h0)
        | (hitMaskOH_enc[5] ? io_train_meta_tage_entries_5_providerWayIdx : 2'h0)
        | (hitMaskOH_enc[6] ? io_train_meta_tage_entries_6_providerWayIdx : 2'h0)
        | (hitMaskOH_enc[7] ? io_train_meta_tage_entries_7_providerWayIdx : 2'h0);
      t1_meta_0_providerTakenCtr_value <=
        (hitMaskOH_enc[0] ? io_train_meta_tage_entries_0_providerTakenCtr_value : 3'h0)
        | (hitMaskOH_enc[1] ? io_train_meta_tage_entries_1_providerTakenCtr_value : 3'h0)
        | (hitMaskOH_enc[2] ? io_train_meta_tage_entries_2_providerTakenCtr_value : 3'h0)
        | (hitMaskOH_enc[3] ? io_train_meta_tage_entries_3_providerTakenCtr_value : 3'h0)
        | (hitMaskOH_enc[4] ? io_train_meta_tage_entries_4_providerTakenCtr_value : 3'h0)
        | (hitMaskOH_enc[5] ? io_train_meta_tage_entries_5_providerTakenCtr_value : 3'h0)
        | (hitMaskOH_enc[6] ? io_train_meta_tage_entries_6_providerTakenCtr_value : 3'h0)
        | (hitMaskOH_enc[7] ? io_train_meta_tage_entries_7_providerTakenCtr_value : 3'h0);
      t1_meta_0_providerUsefulCtr_value <=
        (hitMaskOH_enc[0] ? io_train_meta_tage_entries_0_providerUsefulCtr_value : 2'h0)
        | (hitMaskOH_enc[1] ? io_train_meta_tage_entries_1_providerUsefulCtr_value : 2'h0)
        | (hitMaskOH_enc[2] ? io_train_meta_tage_entries_2_providerUsefulCtr_value : 2'h0)
        | (hitMaskOH_enc[3] ? io_train_meta_tage_entries_3_providerUsefulCtr_value : 2'h0)
        | (hitMaskOH_enc[4] ? io_train_meta_tage_entries_4_providerUsefulCtr_value : 2'h0)
        | (hitMaskOH_enc[5] ? io_train_meta_tage_entries_5_providerUsefulCtr_value : 2'h0)
        | (hitMaskOH_enc[6] ? io_train_meta_tage_entries_6_providerUsefulCtr_value : 2'h0)
        | (hitMaskOH_enc[7]
             ? io_train_meta_tage_entries_7_providerUsefulCtr_value
             : 2'h0);
      t1_meta_0_altOrBasePred <=
        hitMaskOH_enc[0] & io_train_meta_tage_entries_0_altOrBasePred | hitMaskOH_enc[1]
        & io_train_meta_tage_entries_1_altOrBasePred | hitMaskOH_enc[2]
        & io_train_meta_tage_entries_2_altOrBasePred | hitMaskOH_enc[3]
        & io_train_meta_tage_entries_3_altOrBasePred | hitMaskOH_enc[4]
        & io_train_meta_tage_entries_4_altOrBasePred | hitMaskOH_enc[5]
        & io_train_meta_tage_entries_5_altOrBasePred | hitMaskOH_enc[6]
        & io_train_meta_tage_entries_6_altOrBasePred | hitMaskOH_enc[7]
        & io_train_meta_tage_entries_7_altOrBasePred;
      t1_meta_1_providerTableIdx <=
        (hitMaskOH_enc_1[0] ? io_train_meta_tage_entries_0_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_1[1] ? io_train_meta_tage_entries_1_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_1[2] ? io_train_meta_tage_entries_2_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_1[3] ? io_train_meta_tage_entries_3_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_1[4] ? io_train_meta_tage_entries_4_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_1[5] ? io_train_meta_tage_entries_5_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_1[6] ? io_train_meta_tage_entries_6_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_1[7] ? io_train_meta_tage_entries_7_providerTableIdx : 3'h0);
      t1_meta_1_providerWayIdx <=
        (hitMaskOH_enc_1[0] ? io_train_meta_tage_entries_0_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_1[1] ? io_train_meta_tage_entries_1_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_1[2] ? io_train_meta_tage_entries_2_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_1[3] ? io_train_meta_tage_entries_3_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_1[4] ? io_train_meta_tage_entries_4_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_1[5] ? io_train_meta_tage_entries_5_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_1[6] ? io_train_meta_tage_entries_6_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_1[7] ? io_train_meta_tage_entries_7_providerWayIdx : 2'h0);
      t1_meta_1_providerTakenCtr_value <=
        (hitMaskOH_enc_1[0] ? io_train_meta_tage_entries_0_providerTakenCtr_value : 3'h0)
        | (hitMaskOH_enc_1[1]
             ? io_train_meta_tage_entries_1_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_1[2]
             ? io_train_meta_tage_entries_2_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_1[3]
             ? io_train_meta_tage_entries_3_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_1[4]
             ? io_train_meta_tage_entries_4_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_1[5]
             ? io_train_meta_tage_entries_5_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_1[6]
             ? io_train_meta_tage_entries_6_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_1[7]
             ? io_train_meta_tage_entries_7_providerTakenCtr_value
             : 3'h0);
      t1_meta_1_providerUsefulCtr_value <=
        (hitMaskOH_enc_1[0] ? io_train_meta_tage_entries_0_providerUsefulCtr_value : 2'h0)
        | (hitMaskOH_enc_1[1]
             ? io_train_meta_tage_entries_1_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_1[2]
             ? io_train_meta_tage_entries_2_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_1[3]
             ? io_train_meta_tage_entries_3_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_1[4]
             ? io_train_meta_tage_entries_4_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_1[5]
             ? io_train_meta_tage_entries_5_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_1[6]
             ? io_train_meta_tage_entries_6_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_1[7]
             ? io_train_meta_tage_entries_7_providerUsefulCtr_value
             : 2'h0);
      t1_meta_1_altOrBasePred <=
        hitMaskOH_enc_1[0] & io_train_meta_tage_entries_0_altOrBasePred
        | hitMaskOH_enc_1[1] & io_train_meta_tage_entries_1_altOrBasePred
        | hitMaskOH_enc_1[2] & io_train_meta_tage_entries_2_altOrBasePred
        | hitMaskOH_enc_1[3] & io_train_meta_tage_entries_3_altOrBasePred
        | hitMaskOH_enc_1[4] & io_train_meta_tage_entries_4_altOrBasePred
        | hitMaskOH_enc_1[5] & io_train_meta_tage_entries_5_altOrBasePred
        | hitMaskOH_enc_1[6] & io_train_meta_tage_entries_6_altOrBasePred
        | hitMaskOH_enc_1[7] & io_train_meta_tage_entries_7_altOrBasePred;
      t1_meta_2_providerTableIdx <=
        (hitMaskOH_enc_2[0] ? io_train_meta_tage_entries_0_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_2[1] ? io_train_meta_tage_entries_1_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_2[2] ? io_train_meta_tage_entries_2_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_2[3] ? io_train_meta_tage_entries_3_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_2[4] ? io_train_meta_tage_entries_4_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_2[5] ? io_train_meta_tage_entries_5_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_2[6] ? io_train_meta_tage_entries_6_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_2[7] ? io_train_meta_tage_entries_7_providerTableIdx : 3'h0);
      t1_meta_2_providerWayIdx <=
        (hitMaskOH_enc_2[0] ? io_train_meta_tage_entries_0_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_2[1] ? io_train_meta_tage_entries_1_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_2[2] ? io_train_meta_tage_entries_2_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_2[3] ? io_train_meta_tage_entries_3_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_2[4] ? io_train_meta_tage_entries_4_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_2[5] ? io_train_meta_tage_entries_5_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_2[6] ? io_train_meta_tage_entries_6_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_2[7] ? io_train_meta_tage_entries_7_providerWayIdx : 2'h0);
      t1_meta_2_providerTakenCtr_value <=
        (hitMaskOH_enc_2[0] ? io_train_meta_tage_entries_0_providerTakenCtr_value : 3'h0)
        | (hitMaskOH_enc_2[1]
             ? io_train_meta_tage_entries_1_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_2[2]
             ? io_train_meta_tage_entries_2_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_2[3]
             ? io_train_meta_tage_entries_3_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_2[4]
             ? io_train_meta_tage_entries_4_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_2[5]
             ? io_train_meta_tage_entries_5_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_2[6]
             ? io_train_meta_tage_entries_6_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_2[7]
             ? io_train_meta_tage_entries_7_providerTakenCtr_value
             : 3'h0);
      t1_meta_2_providerUsefulCtr_value <=
        (hitMaskOH_enc_2[0] ? io_train_meta_tage_entries_0_providerUsefulCtr_value : 2'h0)
        | (hitMaskOH_enc_2[1]
             ? io_train_meta_tage_entries_1_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_2[2]
             ? io_train_meta_tage_entries_2_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_2[3]
             ? io_train_meta_tage_entries_3_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_2[4]
             ? io_train_meta_tage_entries_4_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_2[5]
             ? io_train_meta_tage_entries_5_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_2[6]
             ? io_train_meta_tage_entries_6_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_2[7]
             ? io_train_meta_tage_entries_7_providerUsefulCtr_value
             : 2'h0);
      t1_meta_2_altOrBasePred <=
        hitMaskOH_enc_2[0] & io_train_meta_tage_entries_0_altOrBasePred
        | hitMaskOH_enc_2[1] & io_train_meta_tage_entries_1_altOrBasePred
        | hitMaskOH_enc_2[2] & io_train_meta_tage_entries_2_altOrBasePred
        | hitMaskOH_enc_2[3] & io_train_meta_tage_entries_3_altOrBasePred
        | hitMaskOH_enc_2[4] & io_train_meta_tage_entries_4_altOrBasePred
        | hitMaskOH_enc_2[5] & io_train_meta_tage_entries_5_altOrBasePred
        | hitMaskOH_enc_2[6] & io_train_meta_tage_entries_6_altOrBasePred
        | hitMaskOH_enc_2[7] & io_train_meta_tage_entries_7_altOrBasePred;
      t1_meta_3_providerTableIdx <=
        (hitMaskOH_enc_3[0] ? io_train_meta_tage_entries_0_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_3[1] ? io_train_meta_tage_entries_1_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_3[2] ? io_train_meta_tage_entries_2_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_3[3] ? io_train_meta_tage_entries_3_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_3[4] ? io_train_meta_tage_entries_4_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_3[5] ? io_train_meta_tage_entries_5_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_3[6] ? io_train_meta_tage_entries_6_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_3[7] ? io_train_meta_tage_entries_7_providerTableIdx : 3'h0);
      t1_meta_3_providerWayIdx <=
        (hitMaskOH_enc_3[0] ? io_train_meta_tage_entries_0_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_3[1] ? io_train_meta_tage_entries_1_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_3[2] ? io_train_meta_tage_entries_2_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_3[3] ? io_train_meta_tage_entries_3_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_3[4] ? io_train_meta_tage_entries_4_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_3[5] ? io_train_meta_tage_entries_5_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_3[6] ? io_train_meta_tage_entries_6_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_3[7] ? io_train_meta_tage_entries_7_providerWayIdx : 2'h0);
      t1_meta_3_providerTakenCtr_value <=
        (hitMaskOH_enc_3[0] ? io_train_meta_tage_entries_0_providerTakenCtr_value : 3'h0)
        | (hitMaskOH_enc_3[1]
             ? io_train_meta_tage_entries_1_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_3[2]
             ? io_train_meta_tage_entries_2_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_3[3]
             ? io_train_meta_tage_entries_3_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_3[4]
             ? io_train_meta_tage_entries_4_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_3[5]
             ? io_train_meta_tage_entries_5_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_3[6]
             ? io_train_meta_tage_entries_6_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_3[7]
             ? io_train_meta_tage_entries_7_providerTakenCtr_value
             : 3'h0);
      t1_meta_3_providerUsefulCtr_value <=
        (hitMaskOH_enc_3[0] ? io_train_meta_tage_entries_0_providerUsefulCtr_value : 2'h0)
        | (hitMaskOH_enc_3[1]
             ? io_train_meta_tage_entries_1_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_3[2]
             ? io_train_meta_tage_entries_2_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_3[3]
             ? io_train_meta_tage_entries_3_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_3[4]
             ? io_train_meta_tage_entries_4_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_3[5]
             ? io_train_meta_tage_entries_5_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_3[6]
             ? io_train_meta_tage_entries_6_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_3[7]
             ? io_train_meta_tage_entries_7_providerUsefulCtr_value
             : 2'h0);
      t1_meta_3_altOrBasePred <=
        hitMaskOH_enc_3[0] & io_train_meta_tage_entries_0_altOrBasePred
        | hitMaskOH_enc_3[1] & io_train_meta_tage_entries_1_altOrBasePred
        | hitMaskOH_enc_3[2] & io_train_meta_tage_entries_2_altOrBasePred
        | hitMaskOH_enc_3[3] & io_train_meta_tage_entries_3_altOrBasePred
        | hitMaskOH_enc_3[4] & io_train_meta_tage_entries_4_altOrBasePred
        | hitMaskOH_enc_3[5] & io_train_meta_tage_entries_5_altOrBasePred
        | hitMaskOH_enc_3[6] & io_train_meta_tage_entries_6_altOrBasePred
        | hitMaskOH_enc_3[7] & io_train_meta_tage_entries_7_altOrBasePred;
      t1_meta_4_providerTableIdx <=
        (hitMaskOH_enc_4[0] ? io_train_meta_tage_entries_0_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_4[1] ? io_train_meta_tage_entries_1_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_4[2] ? io_train_meta_tage_entries_2_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_4[3] ? io_train_meta_tage_entries_3_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_4[4] ? io_train_meta_tage_entries_4_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_4[5] ? io_train_meta_tage_entries_5_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_4[6] ? io_train_meta_tage_entries_6_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_4[7] ? io_train_meta_tage_entries_7_providerTableIdx : 3'h0);
      t1_meta_4_providerWayIdx <=
        (hitMaskOH_enc_4[0] ? io_train_meta_tage_entries_0_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_4[1] ? io_train_meta_tage_entries_1_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_4[2] ? io_train_meta_tage_entries_2_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_4[3] ? io_train_meta_tage_entries_3_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_4[4] ? io_train_meta_tage_entries_4_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_4[5] ? io_train_meta_tage_entries_5_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_4[6] ? io_train_meta_tage_entries_6_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_4[7] ? io_train_meta_tage_entries_7_providerWayIdx : 2'h0);
      t1_meta_4_providerTakenCtr_value <=
        (hitMaskOH_enc_4[0] ? io_train_meta_tage_entries_0_providerTakenCtr_value : 3'h0)
        | (hitMaskOH_enc_4[1]
             ? io_train_meta_tage_entries_1_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_4[2]
             ? io_train_meta_tage_entries_2_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_4[3]
             ? io_train_meta_tage_entries_3_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_4[4]
             ? io_train_meta_tage_entries_4_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_4[5]
             ? io_train_meta_tage_entries_5_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_4[6]
             ? io_train_meta_tage_entries_6_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_4[7]
             ? io_train_meta_tage_entries_7_providerTakenCtr_value
             : 3'h0);
      t1_meta_4_providerUsefulCtr_value <=
        (hitMaskOH_enc_4[0] ? io_train_meta_tage_entries_0_providerUsefulCtr_value : 2'h0)
        | (hitMaskOH_enc_4[1]
             ? io_train_meta_tage_entries_1_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_4[2]
             ? io_train_meta_tage_entries_2_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_4[3]
             ? io_train_meta_tage_entries_3_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_4[4]
             ? io_train_meta_tage_entries_4_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_4[5]
             ? io_train_meta_tage_entries_5_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_4[6]
             ? io_train_meta_tage_entries_6_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_4[7]
             ? io_train_meta_tage_entries_7_providerUsefulCtr_value
             : 2'h0);
      t1_meta_4_altOrBasePred <=
        hitMaskOH_enc_4[0] & io_train_meta_tage_entries_0_altOrBasePred
        | hitMaskOH_enc_4[1] & io_train_meta_tage_entries_1_altOrBasePred
        | hitMaskOH_enc_4[2] & io_train_meta_tage_entries_2_altOrBasePred
        | hitMaskOH_enc_4[3] & io_train_meta_tage_entries_3_altOrBasePred
        | hitMaskOH_enc_4[4] & io_train_meta_tage_entries_4_altOrBasePred
        | hitMaskOH_enc_4[5] & io_train_meta_tage_entries_5_altOrBasePred
        | hitMaskOH_enc_4[6] & io_train_meta_tage_entries_6_altOrBasePred
        | hitMaskOH_enc_4[7] & io_train_meta_tage_entries_7_altOrBasePred;
      t1_meta_5_providerTableIdx <=
        (hitMaskOH_enc_5[0] ? io_train_meta_tage_entries_0_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_5[1] ? io_train_meta_tage_entries_1_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_5[2] ? io_train_meta_tage_entries_2_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_5[3] ? io_train_meta_tage_entries_3_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_5[4] ? io_train_meta_tage_entries_4_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_5[5] ? io_train_meta_tage_entries_5_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_5[6] ? io_train_meta_tage_entries_6_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_5[7] ? io_train_meta_tage_entries_7_providerTableIdx : 3'h0);
      t1_meta_5_providerWayIdx <=
        (hitMaskOH_enc_5[0] ? io_train_meta_tage_entries_0_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_5[1] ? io_train_meta_tage_entries_1_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_5[2] ? io_train_meta_tage_entries_2_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_5[3] ? io_train_meta_tage_entries_3_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_5[4] ? io_train_meta_tage_entries_4_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_5[5] ? io_train_meta_tage_entries_5_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_5[6] ? io_train_meta_tage_entries_6_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_5[7] ? io_train_meta_tage_entries_7_providerWayIdx : 2'h0);
      t1_meta_5_providerTakenCtr_value <=
        (hitMaskOH_enc_5[0] ? io_train_meta_tage_entries_0_providerTakenCtr_value : 3'h0)
        | (hitMaskOH_enc_5[1]
             ? io_train_meta_tage_entries_1_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_5[2]
             ? io_train_meta_tage_entries_2_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_5[3]
             ? io_train_meta_tage_entries_3_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_5[4]
             ? io_train_meta_tage_entries_4_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_5[5]
             ? io_train_meta_tage_entries_5_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_5[6]
             ? io_train_meta_tage_entries_6_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_5[7]
             ? io_train_meta_tage_entries_7_providerTakenCtr_value
             : 3'h0);
      t1_meta_5_providerUsefulCtr_value <=
        (hitMaskOH_enc_5[0] ? io_train_meta_tage_entries_0_providerUsefulCtr_value : 2'h0)
        | (hitMaskOH_enc_5[1]
             ? io_train_meta_tage_entries_1_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_5[2]
             ? io_train_meta_tage_entries_2_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_5[3]
             ? io_train_meta_tage_entries_3_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_5[4]
             ? io_train_meta_tage_entries_4_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_5[5]
             ? io_train_meta_tage_entries_5_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_5[6]
             ? io_train_meta_tage_entries_6_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_5[7]
             ? io_train_meta_tage_entries_7_providerUsefulCtr_value
             : 2'h0);
      t1_meta_5_altOrBasePred <=
        hitMaskOH_enc_5[0] & io_train_meta_tage_entries_0_altOrBasePred
        | hitMaskOH_enc_5[1] & io_train_meta_tage_entries_1_altOrBasePred
        | hitMaskOH_enc_5[2] & io_train_meta_tage_entries_2_altOrBasePred
        | hitMaskOH_enc_5[3] & io_train_meta_tage_entries_3_altOrBasePred
        | hitMaskOH_enc_5[4] & io_train_meta_tage_entries_4_altOrBasePred
        | hitMaskOH_enc_5[5] & io_train_meta_tage_entries_5_altOrBasePred
        | hitMaskOH_enc_5[6] & io_train_meta_tage_entries_6_altOrBasePred
        | hitMaskOH_enc_5[7] & io_train_meta_tage_entries_7_altOrBasePred;
      t1_meta_6_providerTableIdx <=
        (hitMaskOH_enc_6[0] ? io_train_meta_tage_entries_0_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_6[1] ? io_train_meta_tage_entries_1_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_6[2] ? io_train_meta_tage_entries_2_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_6[3] ? io_train_meta_tage_entries_3_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_6[4] ? io_train_meta_tage_entries_4_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_6[5] ? io_train_meta_tage_entries_5_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_6[6] ? io_train_meta_tage_entries_6_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_6[7] ? io_train_meta_tage_entries_7_providerTableIdx : 3'h0);
      t1_meta_6_providerWayIdx <=
        (hitMaskOH_enc_6[0] ? io_train_meta_tage_entries_0_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_6[1] ? io_train_meta_tage_entries_1_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_6[2] ? io_train_meta_tage_entries_2_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_6[3] ? io_train_meta_tage_entries_3_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_6[4] ? io_train_meta_tage_entries_4_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_6[5] ? io_train_meta_tage_entries_5_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_6[6] ? io_train_meta_tage_entries_6_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_6[7] ? io_train_meta_tage_entries_7_providerWayIdx : 2'h0);
      t1_meta_6_providerTakenCtr_value <=
        (hitMaskOH_enc_6[0] ? io_train_meta_tage_entries_0_providerTakenCtr_value : 3'h0)
        | (hitMaskOH_enc_6[1]
             ? io_train_meta_tage_entries_1_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_6[2]
             ? io_train_meta_tage_entries_2_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_6[3]
             ? io_train_meta_tage_entries_3_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_6[4]
             ? io_train_meta_tage_entries_4_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_6[5]
             ? io_train_meta_tage_entries_5_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_6[6]
             ? io_train_meta_tage_entries_6_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_6[7]
             ? io_train_meta_tage_entries_7_providerTakenCtr_value
             : 3'h0);
      t1_meta_6_providerUsefulCtr_value <=
        (hitMaskOH_enc_6[0] ? io_train_meta_tage_entries_0_providerUsefulCtr_value : 2'h0)
        | (hitMaskOH_enc_6[1]
             ? io_train_meta_tage_entries_1_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_6[2]
             ? io_train_meta_tage_entries_2_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_6[3]
             ? io_train_meta_tage_entries_3_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_6[4]
             ? io_train_meta_tage_entries_4_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_6[5]
             ? io_train_meta_tage_entries_5_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_6[6]
             ? io_train_meta_tage_entries_6_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_6[7]
             ? io_train_meta_tage_entries_7_providerUsefulCtr_value
             : 2'h0);
      t1_meta_6_altOrBasePred <=
        hitMaskOH_enc_6[0] & io_train_meta_tage_entries_0_altOrBasePred
        | hitMaskOH_enc_6[1] & io_train_meta_tage_entries_1_altOrBasePred
        | hitMaskOH_enc_6[2] & io_train_meta_tage_entries_2_altOrBasePred
        | hitMaskOH_enc_6[3] & io_train_meta_tage_entries_3_altOrBasePred
        | hitMaskOH_enc_6[4] & io_train_meta_tage_entries_4_altOrBasePred
        | hitMaskOH_enc_6[5] & io_train_meta_tage_entries_5_altOrBasePred
        | hitMaskOH_enc_6[6] & io_train_meta_tage_entries_6_altOrBasePred
        | hitMaskOH_enc_6[7] & io_train_meta_tage_entries_7_altOrBasePred;
      t1_meta_7_providerTableIdx <=
        (hitMaskOH_enc_7[0] ? io_train_meta_tage_entries_0_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_7[1] ? io_train_meta_tage_entries_1_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_7[2] ? io_train_meta_tage_entries_2_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_7[3] ? io_train_meta_tage_entries_3_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_7[4] ? io_train_meta_tage_entries_4_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_7[5] ? io_train_meta_tage_entries_5_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_7[6] ? io_train_meta_tage_entries_6_providerTableIdx : 3'h0)
        | (hitMaskOH_enc_7[7] ? io_train_meta_tage_entries_7_providerTableIdx : 3'h0);
      t1_meta_7_providerWayIdx <=
        (hitMaskOH_enc_7[0] ? io_train_meta_tage_entries_0_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_7[1] ? io_train_meta_tage_entries_1_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_7[2] ? io_train_meta_tage_entries_2_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_7[3] ? io_train_meta_tage_entries_3_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_7[4] ? io_train_meta_tage_entries_4_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_7[5] ? io_train_meta_tage_entries_5_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_7[6] ? io_train_meta_tage_entries_6_providerWayIdx : 2'h0)
        | (hitMaskOH_enc_7[7] ? io_train_meta_tage_entries_7_providerWayIdx : 2'h0);
      t1_meta_7_providerTakenCtr_value <=
        (hitMaskOH_enc_7[0] ? io_train_meta_tage_entries_0_providerTakenCtr_value : 3'h0)
        | (hitMaskOH_enc_7[1]
             ? io_train_meta_tage_entries_1_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_7[2]
             ? io_train_meta_tage_entries_2_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_7[3]
             ? io_train_meta_tage_entries_3_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_7[4]
             ? io_train_meta_tage_entries_4_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_7[5]
             ? io_train_meta_tage_entries_5_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_7[6]
             ? io_train_meta_tage_entries_6_providerTakenCtr_value
             : 3'h0)
        | (hitMaskOH_enc_7[7]
             ? io_train_meta_tage_entries_7_providerTakenCtr_value
             : 3'h0);
      t1_meta_7_providerUsefulCtr_value <=
        (hitMaskOH_enc_7[0] ? io_train_meta_tage_entries_0_providerUsefulCtr_value : 2'h0)
        | (hitMaskOH_enc_7[1]
             ? io_train_meta_tage_entries_1_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_7[2]
             ? io_train_meta_tage_entries_2_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_7[3]
             ? io_train_meta_tage_entries_3_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_7[4]
             ? io_train_meta_tage_entries_4_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_7[5]
             ? io_train_meta_tage_entries_5_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_7[6]
             ? io_train_meta_tage_entries_6_providerUsefulCtr_value
             : 2'h0)
        | (hitMaskOH_enc_7[7]
             ? io_train_meta_tage_entries_7_providerUsefulCtr_value
             : 2'h0);
      t1_meta_7_altOrBasePred <=
        hitMaskOH_enc_7[0] & io_train_meta_tage_entries_0_altOrBasePred
        | hitMaskOH_enc_7[1] & io_train_meta_tage_entries_1_altOrBasePred
        | hitMaskOH_enc_7[2] & io_train_meta_tage_entries_2_altOrBasePred
        | hitMaskOH_enc_7[3] & io_train_meta_tage_entries_3_altOrBasePred
        | hitMaskOH_enc_7[4] & io_train_meta_tage_entries_4_altOrBasePred
        | hitMaskOH_enc_7[5] & io_train_meta_tage_entries_5_altOrBasePred
        | hitMaskOH_enc_7[6] & io_train_meta_tage_entries_6_altOrBasePred
        | hitMaskOH_enc_7[7] & io_train_meta_tage_entries_7_altOrBasePred;
      t1_basePred_0 <=
        hitMaskOH_enc[0] & io_train_meta_mbtb_entries_0_0_counter_value[1]
        | hitMaskOH_enc[1] & io_train_meta_mbtb_entries_0_1_counter_value[1]
        | hitMaskOH_enc[2] & io_train_meta_mbtb_entries_0_2_counter_value[1]
        | hitMaskOH_enc[3] & io_train_meta_mbtb_entries_0_3_counter_value[1]
        | hitMaskOH_enc[4] & io_train_meta_mbtb_entries_1_0_counter_value[1]
        | hitMaskOH_enc[5] & io_train_meta_mbtb_entries_1_1_counter_value[1]
        | hitMaskOH_enc[6] & io_train_meta_mbtb_entries_1_2_counter_value[1]
        | hitMaskOH_enc[7] & io_train_meta_mbtb_entries_1_3_counter_value[1];
      t1_basePred_1 <=
        hitMaskOH_enc_1[0] & io_train_meta_mbtb_entries_0_0_counter_value[1]
        | hitMaskOH_enc_1[1] & io_train_meta_mbtb_entries_0_1_counter_value[1]
        | hitMaskOH_enc_1[2] & io_train_meta_mbtb_entries_0_2_counter_value[1]
        | hitMaskOH_enc_1[3] & io_train_meta_mbtb_entries_0_3_counter_value[1]
        | hitMaskOH_enc_1[4] & io_train_meta_mbtb_entries_1_0_counter_value[1]
        | hitMaskOH_enc_1[5] & io_train_meta_mbtb_entries_1_1_counter_value[1]
        | hitMaskOH_enc_1[6] & io_train_meta_mbtb_entries_1_2_counter_value[1]
        | hitMaskOH_enc_1[7] & io_train_meta_mbtb_entries_1_3_counter_value[1];
      t1_basePred_2 <=
        hitMaskOH_enc_2[0] & io_train_meta_mbtb_entries_0_0_counter_value[1]
        | hitMaskOH_enc_2[1] & io_train_meta_mbtb_entries_0_1_counter_value[1]
        | hitMaskOH_enc_2[2] & io_train_meta_mbtb_entries_0_2_counter_value[1]
        | hitMaskOH_enc_2[3] & io_train_meta_mbtb_entries_0_3_counter_value[1]
        | hitMaskOH_enc_2[4] & io_train_meta_mbtb_entries_1_0_counter_value[1]
        | hitMaskOH_enc_2[5] & io_train_meta_mbtb_entries_1_1_counter_value[1]
        | hitMaskOH_enc_2[6] & io_train_meta_mbtb_entries_1_2_counter_value[1]
        | hitMaskOH_enc_2[7] & io_train_meta_mbtb_entries_1_3_counter_value[1];
      t1_basePred_3 <=
        hitMaskOH_enc_3[0] & io_train_meta_mbtb_entries_0_0_counter_value[1]
        | hitMaskOH_enc_3[1] & io_train_meta_mbtb_entries_0_1_counter_value[1]
        | hitMaskOH_enc_3[2] & io_train_meta_mbtb_entries_0_2_counter_value[1]
        | hitMaskOH_enc_3[3] & io_train_meta_mbtb_entries_0_3_counter_value[1]
        | hitMaskOH_enc_3[4] & io_train_meta_mbtb_entries_1_0_counter_value[1]
        | hitMaskOH_enc_3[5] & io_train_meta_mbtb_entries_1_1_counter_value[1]
        | hitMaskOH_enc_3[6] & io_train_meta_mbtb_entries_1_2_counter_value[1]
        | hitMaskOH_enc_3[7] & io_train_meta_mbtb_entries_1_3_counter_value[1];
      t1_basePred_4 <=
        hitMaskOH_enc_4[0] & io_train_meta_mbtb_entries_0_0_counter_value[1]
        | hitMaskOH_enc_4[1] & io_train_meta_mbtb_entries_0_1_counter_value[1]
        | hitMaskOH_enc_4[2] & io_train_meta_mbtb_entries_0_2_counter_value[1]
        | hitMaskOH_enc_4[3] & io_train_meta_mbtb_entries_0_3_counter_value[1]
        | hitMaskOH_enc_4[4] & io_train_meta_mbtb_entries_1_0_counter_value[1]
        | hitMaskOH_enc_4[5] & io_train_meta_mbtb_entries_1_1_counter_value[1]
        | hitMaskOH_enc_4[6] & io_train_meta_mbtb_entries_1_2_counter_value[1]
        | hitMaskOH_enc_4[7] & io_train_meta_mbtb_entries_1_3_counter_value[1];
      t1_basePred_5 <=
        hitMaskOH_enc_5[0] & io_train_meta_mbtb_entries_0_0_counter_value[1]
        | hitMaskOH_enc_5[1] & io_train_meta_mbtb_entries_0_1_counter_value[1]
        | hitMaskOH_enc_5[2] & io_train_meta_mbtb_entries_0_2_counter_value[1]
        | hitMaskOH_enc_5[3] & io_train_meta_mbtb_entries_0_3_counter_value[1]
        | hitMaskOH_enc_5[4] & io_train_meta_mbtb_entries_1_0_counter_value[1]
        | hitMaskOH_enc_5[5] & io_train_meta_mbtb_entries_1_1_counter_value[1]
        | hitMaskOH_enc_5[6] & io_train_meta_mbtb_entries_1_2_counter_value[1]
        | hitMaskOH_enc_5[7] & io_train_meta_mbtb_entries_1_3_counter_value[1];
      t1_basePred_6 <=
        hitMaskOH_enc_6[0] & io_train_meta_mbtb_entries_0_0_counter_value[1]
        | hitMaskOH_enc_6[1] & io_train_meta_mbtb_entries_0_1_counter_value[1]
        | hitMaskOH_enc_6[2] & io_train_meta_mbtb_entries_0_2_counter_value[1]
        | hitMaskOH_enc_6[3] & io_train_meta_mbtb_entries_0_3_counter_value[1]
        | hitMaskOH_enc_6[4] & io_train_meta_mbtb_entries_1_0_counter_value[1]
        | hitMaskOH_enc_6[5] & io_train_meta_mbtb_entries_1_1_counter_value[1]
        | hitMaskOH_enc_6[6] & io_train_meta_mbtb_entries_1_2_counter_value[1]
        | hitMaskOH_enc_6[7] & io_train_meta_mbtb_entries_1_3_counter_value[1];
      t1_basePred_7 <=
        hitMaskOH_enc_7[0] & io_train_meta_mbtb_entries_0_0_counter_value[1]
        | hitMaskOH_enc_7[1] & io_train_meta_mbtb_entries_0_1_counter_value[1]
        | hitMaskOH_enc_7[2] & io_train_meta_mbtb_entries_0_2_counter_value[1]
        | hitMaskOH_enc_7[3] & io_train_meta_mbtb_entries_0_3_counter_value[1]
        | hitMaskOH_enc_7[4] & io_train_meta_mbtb_entries_1_0_counter_value[1]
        | hitMaskOH_enc_7[5] & io_train_meta_mbtb_entries_1_1_counter_value[1]
        | hitMaskOH_enc_7[6] & io_train_meta_mbtb_entries_1_2_counter_value[1]
        | hitMaskOH_enc_7[7] & io_train_meta_mbtb_entries_1_3_counter_value[1];
      t1_mbtbHitMask_0 <= t0_mbtbHitMask_0;
      t1_mbtbHitMask_1 <= t0_mbtbHitMask_1;
      t1_mbtbHitMask_2 <= t0_mbtbHitMask_2;
      t1_mbtbHitMask_3 <= t0_mbtbHitMask_3;
      t1_mbtbHitMask_4 <= t0_mbtbHitMask_4;
      t1_mbtbHitMask_5 <= t0_mbtbHitMask_5;
      t1_mbtbHitMask_6 <= t0_mbtbHitMask_6;
      t1_mbtbHitMask_7 <= t0_mbtbHitMask_7;
      t1_foldedHist_0_forTag <=
        {8'h0,
         {1'h0, io_fromPhr_foldedPathHistForTrain_hist_0_foldedHist}
           ^ {io_fromPhr_foldedPathHistForTrain_hist_0_foldedHist, 1'h0}};
      t1_foldedHist_1_forTag <=
        {3'h0,
         {1'h0, io_fromPhr_foldedPathHistForTrain_hist_4_foldedHist}
           ^ {io_fromPhr_foldedPathHistForTrain_hist_4_foldedHist, 1'h0}};
      t1_foldedHist_2_forTag <=
        io_fromPhr_foldedPathHistForTrain_hist_14_foldedHist
        ^ {io_fromPhr_foldedPathHistForTrain_hist_13_foldedHist, 1'h0};
      t1_foldedHist_3_forTag <=
        io_fromPhr_foldedPathHistForTrain_hist_17_foldedHist
        ^ {io_fromPhr_foldedPathHistForTrain_hist_16_foldedHist, 1'h0};
      t1_foldedHist_4_forTag <=
        io_fromPhr_foldedPathHistForTrain_hist_22_foldedHist
        ^ {io_fromPhr_foldedPathHistForTrain_hist_21_foldedHist, 1'h0};
      t1_foldedHist_5_forTag <=
        io_fromPhr_foldedPathHistForTrain_hist_25_foldedHist
        ^ {io_fromPhr_foldedPathHistForTrain_hist_24_foldedHist, 1'h0};
      t1_foldedHist_6_forTag <=
        io_fromPhr_foldedPathHistForTrain_hist_28_foldedHist
        ^ {io_fromPhr_foldedPathHistForTrain_hist_27_foldedHist, 1'h0};
      t1_foldedHist_7_forTag <=
        io_fromPhr_foldedPathHistForTrain_hist_31_foldedHist
        ^ {io_fromPhr_foldedPathHistForTrain_hist_30_foldedHist, 1'h0};
    end
    if (t1_fire) begin
      t2_branches_0_valid <= t1_branches_0_valid;
      t2_branches_0_bits_taken <= t1_branches_0_bits_taken;
      t2_branches_0_bits_cfiPosition <= t1_branches_0_bits_cfiPosition;
      t2_branches_0_bits_attribute_branchType <= t1_branches_0_bits_attribute_branchType;
      t2_branches_0_bits_mispredict <= t1_branches_0_bits_mispredict;
      t2_branches_1_valid <= t1_branches_1_valid;
      t2_branches_1_bits_taken <= t1_branches_1_bits_taken;
      t2_branches_1_bits_cfiPosition <= t1_branches_1_bits_cfiPosition;
      t2_branches_1_bits_attribute_branchType <= t1_branches_1_bits_attribute_branchType;
      t2_branches_1_bits_mispredict <= t1_branches_1_bits_mispredict;
      t2_branches_2_valid <= t1_branches_2_valid;
      t2_branches_2_bits_taken <= t1_branches_2_bits_taken;
      t2_branches_2_bits_cfiPosition <= t1_branches_2_bits_cfiPosition;
      t2_branches_2_bits_attribute_branchType <= t1_branches_2_bits_attribute_branchType;
      t2_branches_2_bits_mispredict <= t1_branches_2_bits_mispredict;
      t2_branches_3_valid <= t1_branches_3_valid;
      t2_branches_3_bits_taken <= t1_branches_3_bits_taken;
      t2_branches_3_bits_cfiPosition <= t1_branches_3_bits_cfiPosition;
      t2_branches_3_bits_attribute_branchType <= t1_branches_3_bits_attribute_branchType;
      t2_branches_3_bits_mispredict <= t1_branches_3_bits_mispredict;
      t2_branches_4_valid <= t1_branches_4_valid;
      t2_branches_4_bits_taken <= t1_branches_4_bits_taken;
      t2_branches_4_bits_cfiPosition <= t1_branches_4_bits_cfiPosition;
      t2_branches_4_bits_attribute_branchType <= t1_branches_4_bits_attribute_branchType;
      t2_branches_4_bits_mispredict <= t1_branches_4_bits_mispredict;
      t2_branches_5_valid <= t1_branches_5_valid;
      t2_branches_5_bits_taken <= t1_branches_5_bits_taken;
      t2_branches_5_bits_cfiPosition <= t1_branches_5_bits_cfiPosition;
      t2_branches_5_bits_attribute_branchType <= t1_branches_5_bits_attribute_branchType;
      t2_branches_5_bits_mispredict <= t1_branches_5_bits_mispredict;
      t2_branches_6_valid <= t1_branches_6_valid;
      t2_branches_6_bits_taken <= t1_branches_6_bits_taken;
      t2_branches_6_bits_cfiPosition <= t1_branches_6_bits_cfiPosition;
      t2_branches_6_bits_attribute_branchType <= t1_branches_6_bits_attribute_branchType;
      t2_branches_6_bits_mispredict <= t1_branches_6_bits_mispredict;
      t2_branches_7_valid <= t1_branches_7_valid;
      t2_branches_7_bits_taken <= t1_branches_7_bits_taken;
      t2_branches_7_bits_cfiPosition <= t1_branches_7_bits_cfiPosition;
      t2_branches_7_bits_attribute_branchType <= t1_branches_7_bits_attribute_branchType;
      t2_branches_7_bits_mispredict <= t1_branches_7_bits_mispredict;
      t2_startPc_addr <= t1_startPc_addr;
      t2_setIdx_0 <= t1_setIdx_0;
      t2_setIdx_1 <= t1_setIdx_1;
      t2_setIdx_2 <= t1_setIdx_2;
      t2_setIdx_3 <= t1_setIdx_3;
      t2_setIdx_4 <= t1_setIdx_4;
      t2_setIdx_5 <= t1_setIdx_5;
      t2_setIdx_6 <= t1_setIdx_6;
      t2_setIdx_7 <= t1_setIdx_7;
      t2_bankMask <= t1_bankMask;
      t2_rawTag_0 <= t1_startPc_addr[23:11] ^ t1_foldedHist_0_forTag;
      t2_rawTag_1 <= t1_startPc_addr[23:11] ^ t1_foldedHist_1_forTag;
      t2_rawTag_2 <= t1_startPc_addr[23:11] ^ t1_foldedHist_2_forTag;
      t2_rawTag_3 <= t1_startPc_addr[23:11] ^ t1_foldedHist_3_forTag;
      t2_rawTag_4 <= t1_startPc_addr[23:11] ^ t1_foldedHist_4_forTag;
      t2_rawTag_5 <= t1_startPc_addr[23:11] ^ t1_foldedHist_5_forTag;
      t2_rawTag_6 <= t1_startPc_addr[23:11] ^ t1_foldedHist_6_forTag;
      t2_rawTag_7 <= t1_startPc_addr[23:11] ^ t1_foldedHist_7_forTag;
      t2_readResp_0_entries_0_valid <= _tables_0_io_trainReadResp_entries_0_valid;
      t2_readResp_0_entries_0_tag <= _tables_0_io_trainReadResp_entries_0_tag;
      t2_readResp_0_entries_0_takenCtr_value <=
        _tables_0_io_trainReadResp_entries_0_takenCtr_value;
      t2_readResp_0_entries_1_valid <= _tables_0_io_trainReadResp_entries_1_valid;
      t2_readResp_0_entries_1_tag <= _tables_0_io_trainReadResp_entries_1_tag;
      t2_readResp_0_entries_1_takenCtr_value <=
        _tables_0_io_trainReadResp_entries_1_takenCtr_value;
      t2_readResp_0_usefulCtrs_0_value <= _tables_0_io_trainReadResp_usefulCtrs_0_value;
      t2_readResp_0_usefulCtrs_1_value <= _tables_0_io_trainReadResp_usefulCtrs_1_value;
      t2_readResp_1_entries_0_valid <= _tables_1_io_trainReadResp_entries_0_valid;
      t2_readResp_1_entries_0_tag <= _tables_1_io_trainReadResp_entries_0_tag;
      t2_readResp_1_entries_0_takenCtr_value <=
        _tables_1_io_trainReadResp_entries_0_takenCtr_value;
      t2_readResp_1_entries_1_valid <= _tables_1_io_trainReadResp_entries_1_valid;
      t2_readResp_1_entries_1_tag <= _tables_1_io_trainReadResp_entries_1_tag;
      t2_readResp_1_entries_1_takenCtr_value <=
        _tables_1_io_trainReadResp_entries_1_takenCtr_value;
      t2_readResp_1_usefulCtrs_0_value <= _tables_1_io_trainReadResp_usefulCtrs_0_value;
      t2_readResp_1_usefulCtrs_1_value <= _tables_1_io_trainReadResp_usefulCtrs_1_value;
      t2_readResp_2_entries_0_valid <= _tables_2_io_trainReadResp_entries_0_valid;
      t2_readResp_2_entries_0_tag <= _tables_2_io_trainReadResp_entries_0_tag;
      t2_readResp_2_entries_0_takenCtr_value <=
        _tables_2_io_trainReadResp_entries_0_takenCtr_value;
      t2_readResp_2_entries_1_valid <= _tables_2_io_trainReadResp_entries_1_valid;
      t2_readResp_2_entries_1_tag <= _tables_2_io_trainReadResp_entries_1_tag;
      t2_readResp_2_entries_1_takenCtr_value <=
        _tables_2_io_trainReadResp_entries_1_takenCtr_value;
      t2_readResp_2_usefulCtrs_0_value <= _tables_2_io_trainReadResp_usefulCtrs_0_value;
      t2_readResp_2_usefulCtrs_1_value <= _tables_2_io_trainReadResp_usefulCtrs_1_value;
      t2_readResp_3_entries_0_valid <= _tables_3_io_trainReadResp_entries_0_valid;
      t2_readResp_3_entries_0_tag <= _tables_3_io_trainReadResp_entries_0_tag;
      t2_readResp_3_entries_0_takenCtr_value <=
        _tables_3_io_trainReadResp_entries_0_takenCtr_value;
      t2_readResp_3_entries_1_valid <= _tables_3_io_trainReadResp_entries_1_valid;
      t2_readResp_3_entries_1_tag <= _tables_3_io_trainReadResp_entries_1_tag;
      t2_readResp_3_entries_1_takenCtr_value <=
        _tables_3_io_trainReadResp_entries_1_takenCtr_value;
      t2_readResp_3_usefulCtrs_0_value <= _tables_3_io_trainReadResp_usefulCtrs_0_value;
      t2_readResp_3_usefulCtrs_1_value <= _tables_3_io_trainReadResp_usefulCtrs_1_value;
      t2_readResp_4_entries_0_valid <= _tables_4_io_trainReadResp_entries_0_valid;
      t2_readResp_4_entries_0_tag <= _tables_4_io_trainReadResp_entries_0_tag;
      t2_readResp_4_entries_0_takenCtr_value <=
        _tables_4_io_trainReadResp_entries_0_takenCtr_value;
      t2_readResp_4_entries_1_valid <= _tables_4_io_trainReadResp_entries_1_valid;
      t2_readResp_4_entries_1_tag <= _tables_4_io_trainReadResp_entries_1_tag;
      t2_readResp_4_entries_1_takenCtr_value <=
        _tables_4_io_trainReadResp_entries_1_takenCtr_value;
      t2_readResp_4_usefulCtrs_0_value <= _tables_4_io_trainReadResp_usefulCtrs_0_value;
      t2_readResp_4_usefulCtrs_1_value <= _tables_4_io_trainReadResp_usefulCtrs_1_value;
      t2_readResp_5_entries_0_valid <= _tables_5_io_trainReadResp_entries_0_valid;
      t2_readResp_5_entries_0_tag <= _tables_5_io_trainReadResp_entries_0_tag;
      t2_readResp_5_entries_0_takenCtr_value <=
        _tables_5_io_trainReadResp_entries_0_takenCtr_value;
      t2_readResp_5_entries_1_valid <= _tables_5_io_trainReadResp_entries_1_valid;
      t2_readResp_5_entries_1_tag <= _tables_5_io_trainReadResp_entries_1_tag;
      t2_readResp_5_entries_1_takenCtr_value <=
        _tables_5_io_trainReadResp_entries_1_takenCtr_value;
      t2_readResp_5_usefulCtrs_0_value <= _tables_5_io_trainReadResp_usefulCtrs_0_value;
      t2_readResp_5_usefulCtrs_1_value <= _tables_5_io_trainReadResp_usefulCtrs_1_value;
      t2_readResp_6_entries_0_valid <= _tables_6_io_trainReadResp_entries_0_valid;
      t2_readResp_6_entries_0_tag <= _tables_6_io_trainReadResp_entries_0_tag;
      t2_readResp_6_entries_0_takenCtr_value <=
        _tables_6_io_trainReadResp_entries_0_takenCtr_value;
      t2_readResp_6_entries_1_valid <= _tables_6_io_trainReadResp_entries_1_valid;
      t2_readResp_6_entries_1_tag <= _tables_6_io_trainReadResp_entries_1_tag;
      t2_readResp_6_entries_1_takenCtr_value <=
        _tables_6_io_trainReadResp_entries_1_takenCtr_value;
      t2_readResp_6_usefulCtrs_0_value <= _tables_6_io_trainReadResp_usefulCtrs_0_value;
      t2_readResp_6_usefulCtrs_1_value <= _tables_6_io_trainReadResp_usefulCtrs_1_value;
      t2_readResp_7_entries_0_valid <= _tables_7_io_trainReadResp_entries_0_valid;
      t2_readResp_7_entries_0_tag <= _tables_7_io_trainReadResp_entries_0_tag;
      t2_readResp_7_entries_0_takenCtr_value <=
        _tables_7_io_trainReadResp_entries_0_takenCtr_value;
      t2_readResp_7_entries_1_valid <= _tables_7_io_trainReadResp_entries_1_valid;
      t2_readResp_7_entries_1_tag <= _tables_7_io_trainReadResp_entries_1_tag;
      t2_readResp_7_entries_1_takenCtr_value <=
        _tables_7_io_trainReadResp_entries_1_takenCtr_value;
      t2_readResp_7_usefulCtrs_0_value <= _tables_7_io_trainReadResp_usefulCtrs_0_value;
      t2_readResp_7_usefulCtrs_1_value <= _tables_7_io_trainReadResp_usefulCtrs_1_value;
      t2_useMeta <= t1_useMeta;
      t2_meta_0_providerTableIdx <= t1_meta_0_providerTableIdx;
      t2_meta_0_providerWayIdx <= t1_meta_0_providerWayIdx;
      t2_meta_0_providerTakenCtr_value <= t1_meta_0_providerTakenCtr_value;
      t2_meta_0_providerUsefulCtr_value <= t1_meta_0_providerUsefulCtr_value;
      t2_meta_0_altOrBasePred <= t1_meta_0_altOrBasePred;
      t2_meta_1_providerTableIdx <= t1_meta_1_providerTableIdx;
      t2_meta_1_providerWayIdx <= t1_meta_1_providerWayIdx;
      t2_meta_1_providerTakenCtr_value <= t1_meta_1_providerTakenCtr_value;
      t2_meta_1_providerUsefulCtr_value <= t1_meta_1_providerUsefulCtr_value;
      t2_meta_1_altOrBasePred <= t1_meta_1_altOrBasePred;
      t2_meta_2_providerTableIdx <= t1_meta_2_providerTableIdx;
      t2_meta_2_providerWayIdx <= t1_meta_2_providerWayIdx;
      t2_meta_2_providerTakenCtr_value <= t1_meta_2_providerTakenCtr_value;
      t2_meta_2_providerUsefulCtr_value <= t1_meta_2_providerUsefulCtr_value;
      t2_meta_2_altOrBasePred <= t1_meta_2_altOrBasePred;
      t2_meta_3_providerTableIdx <= t1_meta_3_providerTableIdx;
      t2_meta_3_providerWayIdx <= t1_meta_3_providerWayIdx;
      t2_meta_3_providerTakenCtr_value <= t1_meta_3_providerTakenCtr_value;
      t2_meta_3_providerUsefulCtr_value <= t1_meta_3_providerUsefulCtr_value;
      t2_meta_3_altOrBasePred <= t1_meta_3_altOrBasePred;
      t2_meta_4_providerTableIdx <= t1_meta_4_providerTableIdx;
      t2_meta_4_providerWayIdx <= t1_meta_4_providerWayIdx;
      t2_meta_4_providerTakenCtr_value <= t1_meta_4_providerTakenCtr_value;
      t2_meta_4_providerUsefulCtr_value <= t1_meta_4_providerUsefulCtr_value;
      t2_meta_4_altOrBasePred <= t1_meta_4_altOrBasePred;
      t2_meta_5_providerTableIdx <= t1_meta_5_providerTableIdx;
      t2_meta_5_providerWayIdx <= t1_meta_5_providerWayIdx;
      t2_meta_5_providerTakenCtr_value <= t1_meta_5_providerTakenCtr_value;
      t2_meta_5_providerUsefulCtr_value <= t1_meta_5_providerUsefulCtr_value;
      t2_meta_5_altOrBasePred <= t1_meta_5_altOrBasePred;
      t2_meta_6_providerTableIdx <= t1_meta_6_providerTableIdx;
      t2_meta_6_providerWayIdx <= t1_meta_6_providerWayIdx;
      t2_meta_6_providerTakenCtr_value <= t1_meta_6_providerTakenCtr_value;
      t2_meta_6_providerUsefulCtr_value <= t1_meta_6_providerUsefulCtr_value;
      t2_meta_6_altOrBasePred <= t1_meta_6_altOrBasePred;
      t2_meta_7_providerTableIdx <= t1_meta_7_providerTableIdx;
      t2_meta_7_providerWayIdx <= t1_meta_7_providerWayIdx;
      t2_meta_7_providerTakenCtr_value <= t1_meta_7_providerTakenCtr_value;
      t2_meta_7_providerUsefulCtr_value <= t1_meta_7_providerUsefulCtr_value;
      t2_meta_7_altOrBasePred <= t1_meta_7_altOrBasePred;
      t2_basePred_0 <= t1_basePred_0;
      t2_basePred_1 <= t1_basePred_1;
      t2_basePred_2 <= t1_basePred_2;
      t2_basePred_3 <= t1_basePred_3;
      t2_basePred_4 <= t1_basePred_4;
      t2_basePred_5 <= t1_basePred_5;
      t2_basePred_6 <= t1_basePred_6;
      t2_basePred_7 <= t1_basePred_7;
      t2_mbtbHitMask_0 <= t1_mbtbHitMask_0;
      t2_mbtbHitMask_1 <= t1_mbtbHitMask_1;
      t2_mbtbHitMask_2 <= t1_mbtbHitMask_2;
      t2_mbtbHitMask_3 <= t1_mbtbHitMask_3;
      t2_mbtbHitMask_4 <= t1_mbtbHitMask_4;
      t2_mbtbHitMask_5 <= t1_mbtbHitMask_5;
      t2_mbtbHitMask_6 <= t1_mbtbHitMask_6;
      t2_mbtbHitMask_7 <= t1_mbtbHitMask_7;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:148];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [7:0] i = 8'h0; i < 8'h95; i += 8'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        usefulResetCtr_value = _RANDOM[8'h0][7:0];
        useAltOnNaVec_0_value = _RANDOM[8'h0][14:8];
        useAltOnNaVec_1_value = _RANDOM[8'h0][21:15];
        useAltOnNaVec_2_value = _RANDOM[8'h0][28:22];
        useAltOnNaVec_3_value = {_RANDOM[8'h0][31:29], _RANDOM[8'h1][3:0]};
        useAltOnNaVec_4_value = _RANDOM[8'h1][10:4];
        useAltOnNaVec_5_value = _RANDOM[8'h1][17:11];
        useAltOnNaVec_6_value = _RANDOM[8'h1][24:18];
        useAltOnNaVec_7_value = _RANDOM[8'h1][31:25];
        useAltOnNaVec_8_value = _RANDOM[8'h2][6:0];
        useAltOnNaVec_9_value = _RANDOM[8'h2][13:7];
        useAltOnNaVec_10_value = _RANDOM[8'h2][20:14];
        useAltOnNaVec_11_value = _RANDOM[8'h2][27:21];
        useAltOnNaVec_12_value = {_RANDOM[8'h2][31:28], _RANDOM[8'h3][2:0]};
        useAltOnNaVec_13_value = _RANDOM[8'h3][9:3];
        useAltOnNaVec_14_value = _RANDOM[8'h3][16:10];
        useAltOnNaVec_15_value = _RANDOM[8'h3][23:17];
        useAltOnNaVec_16_value = _RANDOM[8'h3][30:24];
        useAltOnNaVec_17_value = {_RANDOM[8'h3][31], _RANDOM[8'h4][5:0]};
        useAltOnNaVec_18_value = _RANDOM[8'h4][12:6];
        useAltOnNaVec_19_value = _RANDOM[8'h4][19:13];
        useAltOnNaVec_20_value = _RANDOM[8'h4][26:20];
        useAltOnNaVec_21_value = {_RANDOM[8'h4][31:27], _RANDOM[8'h5][1:0]};
        useAltOnNaVec_22_value = _RANDOM[8'h5][8:2];
        useAltOnNaVec_23_value = _RANDOM[8'h5][15:9];
        useAltOnNaVec_24_value = _RANDOM[8'h5][22:16];
        useAltOnNaVec_25_value = _RANDOM[8'h5][29:23];
        useAltOnNaVec_26_value = {_RANDOM[8'h5][31:30], _RANDOM[8'h6][4:0]};
        useAltOnNaVec_27_value = _RANDOM[8'h6][11:5];
        useAltOnNaVec_28_value = _RANDOM[8'h6][18:12];
        useAltOnNaVec_29_value = _RANDOM[8'h6][25:19];
        useAltOnNaVec_30_value = {_RANDOM[8'h6][31:26], _RANDOM[8'h7][0]};
        useAltOnNaVec_31_value = _RANDOM[8'h7][7:1];
        useAltOnNaVec_32_value = _RANDOM[8'h7][14:8];
        useAltOnNaVec_33_value = _RANDOM[8'h7][21:15];
        useAltOnNaVec_34_value = _RANDOM[8'h7][28:22];
        useAltOnNaVec_35_value = {_RANDOM[8'h7][31:29], _RANDOM[8'h8][3:0]};
        useAltOnNaVec_36_value = _RANDOM[8'h8][10:4];
        useAltOnNaVec_37_value = _RANDOM[8'h8][17:11];
        useAltOnNaVec_38_value = _RANDOM[8'h8][24:18];
        useAltOnNaVec_39_value = _RANDOM[8'h8][31:25];
        useAltOnNaVec_40_value = _RANDOM[8'h9][6:0];
        useAltOnNaVec_41_value = _RANDOM[8'h9][13:7];
        useAltOnNaVec_42_value = _RANDOM[8'h9][20:14];
        useAltOnNaVec_43_value = _RANDOM[8'h9][27:21];
        useAltOnNaVec_44_value = {_RANDOM[8'h9][31:28], _RANDOM[8'hA][2:0]};
        useAltOnNaVec_45_value = _RANDOM[8'hA][9:3];
        useAltOnNaVec_46_value = _RANDOM[8'hA][16:10];
        useAltOnNaVec_47_value = _RANDOM[8'hA][23:17];
        useAltOnNaVec_48_value = _RANDOM[8'hA][30:24];
        useAltOnNaVec_49_value = {_RANDOM[8'hA][31], _RANDOM[8'hB][5:0]};
        useAltOnNaVec_50_value = _RANDOM[8'hB][12:6];
        useAltOnNaVec_51_value = _RANDOM[8'hB][19:13];
        useAltOnNaVec_52_value = _RANDOM[8'hB][26:20];
        useAltOnNaVec_53_value = {_RANDOM[8'hB][31:27], _RANDOM[8'hC][1:0]};
        useAltOnNaVec_54_value = _RANDOM[8'hC][8:2];
        useAltOnNaVec_55_value = _RANDOM[8'hC][15:9];
        useAltOnNaVec_56_value = _RANDOM[8'hC][22:16];
        useAltOnNaVec_57_value = _RANDOM[8'hC][29:23];
        useAltOnNaVec_58_value = {_RANDOM[8'hC][31:30], _RANDOM[8'hD][4:0]};
        useAltOnNaVec_59_value = _RANDOM[8'hD][11:5];
        useAltOnNaVec_60_value = _RANDOM[8'hD][18:12];
        useAltOnNaVec_61_value = _RANDOM[8'hD][25:19];
        useAltOnNaVec_62_value = {_RANDOM[8'hD][31:26], _RANDOM[8'hE][0]};
        useAltOnNaVec_63_value = _RANDOM[8'hE][7:1];
        useAltOnNaVec_64_value = _RANDOM[8'hE][14:8];
        useAltOnNaVec_65_value = _RANDOM[8'hE][21:15];
        useAltOnNaVec_66_value = _RANDOM[8'hE][28:22];
        useAltOnNaVec_67_value = {_RANDOM[8'hE][31:29], _RANDOM[8'hF][3:0]};
        useAltOnNaVec_68_value = _RANDOM[8'hF][10:4];
        useAltOnNaVec_69_value = _RANDOM[8'hF][17:11];
        useAltOnNaVec_70_value = _RANDOM[8'hF][24:18];
        useAltOnNaVec_71_value = _RANDOM[8'hF][31:25];
        useAltOnNaVec_72_value = _RANDOM[8'h10][6:0];
        useAltOnNaVec_73_value = _RANDOM[8'h10][13:7];
        useAltOnNaVec_74_value = _RANDOM[8'h10][20:14];
        useAltOnNaVec_75_value = _RANDOM[8'h10][27:21];
        useAltOnNaVec_76_value = {_RANDOM[8'h10][31:28], _RANDOM[8'h11][2:0]};
        useAltOnNaVec_77_value = _RANDOM[8'h11][9:3];
        useAltOnNaVec_78_value = _RANDOM[8'h11][16:10];
        useAltOnNaVec_79_value = _RANDOM[8'h11][23:17];
        useAltOnNaVec_80_value = _RANDOM[8'h11][30:24];
        useAltOnNaVec_81_value = {_RANDOM[8'h11][31], _RANDOM[8'h12][5:0]};
        useAltOnNaVec_82_value = _RANDOM[8'h12][12:6];
        useAltOnNaVec_83_value = _RANDOM[8'h12][19:13];
        useAltOnNaVec_84_value = _RANDOM[8'h12][26:20];
        useAltOnNaVec_85_value = {_RANDOM[8'h12][31:27], _RANDOM[8'h13][1:0]};
        useAltOnNaVec_86_value = _RANDOM[8'h13][8:2];
        useAltOnNaVec_87_value = _RANDOM[8'h13][15:9];
        useAltOnNaVec_88_value = _RANDOM[8'h13][22:16];
        useAltOnNaVec_89_value = _RANDOM[8'h13][29:23];
        useAltOnNaVec_90_value = {_RANDOM[8'h13][31:30], _RANDOM[8'h14][4:0]};
        useAltOnNaVec_91_value = _RANDOM[8'h14][11:5];
        useAltOnNaVec_92_value = _RANDOM[8'h14][18:12];
        useAltOnNaVec_93_value = _RANDOM[8'h14][25:19];
        useAltOnNaVec_94_value = {_RANDOM[8'h14][31:26], _RANDOM[8'h15][0]};
        useAltOnNaVec_95_value = _RANDOM[8'h15][7:1];
        useAltOnNaVec_96_value = _RANDOM[8'h15][14:8];
        useAltOnNaVec_97_value = _RANDOM[8'h15][21:15];
        useAltOnNaVec_98_value = _RANDOM[8'h15][28:22];
        useAltOnNaVec_99_value = {_RANDOM[8'h15][31:29], _RANDOM[8'h16][3:0]};
        useAltOnNaVec_100_value = _RANDOM[8'h16][10:4];
        useAltOnNaVec_101_value = _RANDOM[8'h16][17:11];
        useAltOnNaVec_102_value = _RANDOM[8'h16][24:18];
        useAltOnNaVec_103_value = _RANDOM[8'h16][31:25];
        useAltOnNaVec_104_value = _RANDOM[8'h17][6:0];
        useAltOnNaVec_105_value = _RANDOM[8'h17][13:7];
        useAltOnNaVec_106_value = _RANDOM[8'h17][20:14];
        useAltOnNaVec_107_value = _RANDOM[8'h17][27:21];
        useAltOnNaVec_108_value = {_RANDOM[8'h17][31:28], _RANDOM[8'h18][2:0]};
        useAltOnNaVec_109_value = _RANDOM[8'h18][9:3];
        useAltOnNaVec_110_value = _RANDOM[8'h18][16:10];
        useAltOnNaVec_111_value = _RANDOM[8'h18][23:17];
        useAltOnNaVec_112_value = _RANDOM[8'h18][30:24];
        useAltOnNaVec_113_value = {_RANDOM[8'h18][31], _RANDOM[8'h19][5:0]};
        useAltOnNaVec_114_value = _RANDOM[8'h19][12:6];
        useAltOnNaVec_115_value = _RANDOM[8'h19][19:13];
        useAltOnNaVec_116_value = _RANDOM[8'h19][26:20];
        useAltOnNaVec_117_value = {_RANDOM[8'h19][31:27], _RANDOM[8'h1A][1:0]};
        useAltOnNaVec_118_value = _RANDOM[8'h1A][8:2];
        useAltOnNaVec_119_value = _RANDOM[8'h1A][15:9];
        useAltOnNaVec_120_value = _RANDOM[8'h1A][22:16];
        useAltOnNaVec_121_value = _RANDOM[8'h1A][29:23];
        useAltOnNaVec_122_value = {_RANDOM[8'h1A][31:30], _RANDOM[8'h1B][4:0]};
        useAltOnNaVec_123_value = _RANDOM[8'h1B][11:5];
        useAltOnNaVec_124_value = _RANDOM[8'h1B][18:12];
        useAltOnNaVec_125_value = _RANDOM[8'h1B][25:19];
        useAltOnNaVec_126_value = {_RANDOM[8'h1B][31:26], _RANDOM[8'h1C][0]};
        useAltOnNaVec_127_value = _RANDOM[8'h1C][7:1];
        resetDone = _RANDOM[8'h1C][8];
        s1_startPc_addr = {_RANDOM[8'h1C][31:9], _RANDOM[8'h1D][25:0]};
        s1_foldedHist_0_forTag = _RANDOM[8'h1E][15:3];
        s1_foldedHist_1_forTag = {_RANDOM[8'h1E][31:25], _RANDOM[8'h1F][5:0]};
        s1_foldedHist_2_forTag = _RANDOM[8'h1F][27:15];
        s1_foldedHist_3_forTag = _RANDOM[8'h20][17:5];
        s1_foldedHist_4_forTag = {_RANDOM[8'h20][31:27], _RANDOM[8'h21][7:0]};
        s1_foldedHist_5_forTag = _RANDOM[8'h21][29:17];
        s1_foldedHist_6_forTag = _RANDOM[8'h22][19:7];
        s1_foldedHist_7_forTag = {_RANDOM[8'h22][31:29], _RANDOM[8'h23][9:0]};
        s1_readResp_REG = _RANDOM[8'h23][10];
        s1_readResp_r_0_entries_0_valid = _RANDOM[8'h23][11];
        s1_readResp_r_0_entries_0_tag = _RANDOM[8'h23][24:12];
        s1_readResp_r_0_entries_0_takenCtr_value = _RANDOM[8'h23][27:25];
        s1_readResp_r_0_entries_1_valid = _RANDOM[8'h23][28];
        s1_readResp_r_0_entries_1_tag = {_RANDOM[8'h23][31:29], _RANDOM[8'h24][9:0]};
        s1_readResp_r_0_entries_1_takenCtr_value = _RANDOM[8'h24][12:10];
        s1_readResp_r_0_usefulCtrs_0_value = _RANDOM[8'h24][14:13];
        s1_readResp_r_0_usefulCtrs_1_value = _RANDOM[8'h24][16:15];
        s1_readResp_r_1_entries_0_valid = _RANDOM[8'h24][17];
        s1_readResp_r_1_entries_0_tag = _RANDOM[8'h24][30:18];
        s1_readResp_r_1_entries_0_takenCtr_value =
          {_RANDOM[8'h24][31], _RANDOM[8'h25][1:0]};
        s1_readResp_r_1_entries_1_valid = _RANDOM[8'h25][2];
        s1_readResp_r_1_entries_1_tag = _RANDOM[8'h25][15:3];
        s1_readResp_r_1_entries_1_takenCtr_value = _RANDOM[8'h25][18:16];
        s1_readResp_r_1_usefulCtrs_0_value = _RANDOM[8'h25][20:19];
        s1_readResp_r_1_usefulCtrs_1_value = _RANDOM[8'h25][22:21];
        s1_readResp_r_2_entries_0_valid = _RANDOM[8'h25][23];
        s1_readResp_r_2_entries_0_tag = {_RANDOM[8'h25][31:24], _RANDOM[8'h26][4:0]};
        s1_readResp_r_2_entries_0_takenCtr_value = _RANDOM[8'h26][7:5];
        s1_readResp_r_2_entries_1_valid = _RANDOM[8'h26][8];
        s1_readResp_r_2_entries_1_tag = _RANDOM[8'h26][21:9];
        s1_readResp_r_2_entries_1_takenCtr_value = _RANDOM[8'h26][24:22];
        s1_readResp_r_2_usefulCtrs_0_value = _RANDOM[8'h26][26:25];
        s1_readResp_r_2_usefulCtrs_1_value = _RANDOM[8'h26][28:27];
        s1_readResp_r_3_entries_0_valid = _RANDOM[8'h26][29];
        s1_readResp_r_3_entries_0_tag = {_RANDOM[8'h26][31:30], _RANDOM[8'h27][10:0]};
        s1_readResp_r_3_entries_0_takenCtr_value = _RANDOM[8'h27][13:11];
        s1_readResp_r_3_entries_1_valid = _RANDOM[8'h27][14];
        s1_readResp_r_3_entries_1_tag = _RANDOM[8'h27][27:15];
        s1_readResp_r_3_entries_1_takenCtr_value = _RANDOM[8'h27][30:28];
        s1_readResp_r_3_usefulCtrs_0_value = {_RANDOM[8'h27][31], _RANDOM[8'h28][0]};
        s1_readResp_r_3_usefulCtrs_1_value = _RANDOM[8'h28][2:1];
        s1_readResp_r_4_entries_0_valid = _RANDOM[8'h28][3];
        s1_readResp_r_4_entries_0_tag = _RANDOM[8'h28][16:4];
        s1_readResp_r_4_entries_0_takenCtr_value = _RANDOM[8'h28][19:17];
        s1_readResp_r_4_entries_1_valid = _RANDOM[8'h28][20];
        s1_readResp_r_4_entries_1_tag = {_RANDOM[8'h28][31:21], _RANDOM[8'h29][1:0]};
        s1_readResp_r_4_entries_1_takenCtr_value = _RANDOM[8'h29][4:2];
        s1_readResp_r_4_usefulCtrs_0_value = _RANDOM[8'h29][6:5];
        s1_readResp_r_4_usefulCtrs_1_value = _RANDOM[8'h29][8:7];
        s1_readResp_r_5_entries_0_valid = _RANDOM[8'h29][9];
        s1_readResp_r_5_entries_0_tag = _RANDOM[8'h29][22:10];
        s1_readResp_r_5_entries_0_takenCtr_value = _RANDOM[8'h29][25:23];
        s1_readResp_r_5_entries_1_valid = _RANDOM[8'h29][26];
        s1_readResp_r_5_entries_1_tag = {_RANDOM[8'h29][31:27], _RANDOM[8'h2A][7:0]};
        s1_readResp_r_5_entries_1_takenCtr_value = _RANDOM[8'h2A][10:8];
        s1_readResp_r_5_usefulCtrs_0_value = _RANDOM[8'h2A][12:11];
        s1_readResp_r_5_usefulCtrs_1_value = _RANDOM[8'h2A][14:13];
        s1_readResp_r_6_entries_0_valid = _RANDOM[8'h2A][15];
        s1_readResp_r_6_entries_0_tag = _RANDOM[8'h2A][28:16];
        s1_readResp_r_6_entries_0_takenCtr_value = _RANDOM[8'h2A][31:29];
        s1_readResp_r_6_entries_1_valid = _RANDOM[8'h2B][0];
        s1_readResp_r_6_entries_1_tag = _RANDOM[8'h2B][13:1];
        s1_readResp_r_6_entries_1_takenCtr_value = _RANDOM[8'h2B][16:14];
        s1_readResp_r_6_usefulCtrs_0_value = _RANDOM[8'h2B][18:17];
        s1_readResp_r_6_usefulCtrs_1_value = _RANDOM[8'h2B][20:19];
        s1_readResp_r_7_entries_0_valid = _RANDOM[8'h2B][21];
        s1_readResp_r_7_entries_0_tag = {_RANDOM[8'h2B][31:22], _RANDOM[8'h2C][2:0]};
        s1_readResp_r_7_entries_0_takenCtr_value = _RANDOM[8'h2C][5:3];
        s1_readResp_r_7_entries_1_valid = _RANDOM[8'h2C][6];
        s1_readResp_r_7_entries_1_tag = _RANDOM[8'h2C][19:7];
        s1_readResp_r_7_entries_1_takenCtr_value = _RANDOM[8'h2C][22:20];
        s1_readResp_r_7_usefulCtrs_0_value = _RANDOM[8'h2C][24:23];
        s1_readResp_r_7_usefulCtrs_1_value = _RANDOM[8'h2C][26:25];
        s2_startPc_addr = {_RANDOM[8'h2C][31:27], _RANDOM[8'h2D], _RANDOM[8'h2E][11:0]};
        s2_rawTag_0 = _RANDOM[8'h2E][24:12];
        s2_rawTag_1 = {_RANDOM[8'h2E][31:25], _RANDOM[8'h2F][5:0]};
        s2_rawTag_2 = _RANDOM[8'h2F][18:6];
        s2_rawTag_3 = _RANDOM[8'h2F][31:19];
        s2_rawTag_4 = _RANDOM[8'h30][12:0];
        s2_rawTag_5 = _RANDOM[8'h30][25:13];
        s2_rawTag_6 = {_RANDOM[8'h30][31:26], _RANDOM[8'h31][6:0]};
        s2_rawTag_7 = _RANDOM[8'h31][19:7];
        s2_readResp_0_entries_0_valid = _RANDOM[8'h31][20];
        s2_readResp_0_entries_0_tag = {_RANDOM[8'h31][31:21], _RANDOM[8'h32][1:0]};
        s2_readResp_0_entries_0_takenCtr_value = _RANDOM[8'h32][4:2];
        s2_readResp_0_entries_1_valid = _RANDOM[8'h32][5];
        s2_readResp_0_entries_1_tag = _RANDOM[8'h32][18:6];
        s2_readResp_0_entries_1_takenCtr_value = _RANDOM[8'h32][21:19];
        s2_readResp_0_usefulCtrs_0_value = _RANDOM[8'h32][23:22];
        s2_readResp_0_usefulCtrs_1_value = _RANDOM[8'h32][25:24];
        s2_readResp_1_entries_0_valid = _RANDOM[8'h32][26];
        s2_readResp_1_entries_0_tag = {_RANDOM[8'h32][31:27], _RANDOM[8'h33][7:0]};
        s2_readResp_1_entries_0_takenCtr_value = _RANDOM[8'h33][10:8];
        s2_readResp_1_entries_1_valid = _RANDOM[8'h33][11];
        s2_readResp_1_entries_1_tag = _RANDOM[8'h33][24:12];
        s2_readResp_1_entries_1_takenCtr_value = _RANDOM[8'h33][27:25];
        s2_readResp_1_usefulCtrs_0_value = _RANDOM[8'h33][29:28];
        s2_readResp_1_usefulCtrs_1_value = _RANDOM[8'h33][31:30];
        s2_readResp_2_entries_0_valid = _RANDOM[8'h34][0];
        s2_readResp_2_entries_0_tag = _RANDOM[8'h34][13:1];
        s2_readResp_2_entries_0_takenCtr_value = _RANDOM[8'h34][16:14];
        s2_readResp_2_entries_1_valid = _RANDOM[8'h34][17];
        s2_readResp_2_entries_1_tag = _RANDOM[8'h34][30:18];
        s2_readResp_2_entries_1_takenCtr_value =
          {_RANDOM[8'h34][31], _RANDOM[8'h35][1:0]};
        s2_readResp_2_usefulCtrs_0_value = _RANDOM[8'h35][3:2];
        s2_readResp_2_usefulCtrs_1_value = _RANDOM[8'h35][5:4];
        s2_readResp_3_entries_0_valid = _RANDOM[8'h35][6];
        s2_readResp_3_entries_0_tag = _RANDOM[8'h35][19:7];
        s2_readResp_3_entries_0_takenCtr_value = _RANDOM[8'h35][22:20];
        s2_readResp_3_entries_1_valid = _RANDOM[8'h35][23];
        s2_readResp_3_entries_1_tag = {_RANDOM[8'h35][31:24], _RANDOM[8'h36][4:0]};
        s2_readResp_3_entries_1_takenCtr_value = _RANDOM[8'h36][7:5];
        s2_readResp_3_usefulCtrs_0_value = _RANDOM[8'h36][9:8];
        s2_readResp_3_usefulCtrs_1_value = _RANDOM[8'h36][11:10];
        s2_readResp_4_entries_0_valid = _RANDOM[8'h36][12];
        s2_readResp_4_entries_0_tag = _RANDOM[8'h36][25:13];
        s2_readResp_4_entries_0_takenCtr_value = _RANDOM[8'h36][28:26];
        s2_readResp_4_entries_1_valid = _RANDOM[8'h36][29];
        s2_readResp_4_entries_1_tag = {_RANDOM[8'h36][31:30], _RANDOM[8'h37][10:0]};
        s2_readResp_4_entries_1_takenCtr_value = _RANDOM[8'h37][13:11];
        s2_readResp_4_usefulCtrs_0_value = _RANDOM[8'h37][15:14];
        s2_readResp_4_usefulCtrs_1_value = _RANDOM[8'h37][17:16];
        s2_readResp_5_entries_0_valid = _RANDOM[8'h37][18];
        s2_readResp_5_entries_0_tag = _RANDOM[8'h37][31:19];
        s2_readResp_5_entries_0_takenCtr_value = _RANDOM[8'h38][2:0];
        s2_readResp_5_entries_1_valid = _RANDOM[8'h38][3];
        s2_readResp_5_entries_1_tag = _RANDOM[8'h38][16:4];
        s2_readResp_5_entries_1_takenCtr_value = _RANDOM[8'h38][19:17];
        s2_readResp_5_usefulCtrs_0_value = _RANDOM[8'h38][21:20];
        s2_readResp_5_usefulCtrs_1_value = _RANDOM[8'h38][23:22];
        s2_readResp_6_entries_0_valid = _RANDOM[8'h38][24];
        s2_readResp_6_entries_0_tag = {_RANDOM[8'h38][31:25], _RANDOM[8'h39][5:0]};
        s2_readResp_6_entries_0_takenCtr_value = _RANDOM[8'h39][8:6];
        s2_readResp_6_entries_1_valid = _RANDOM[8'h39][9];
        s2_readResp_6_entries_1_tag = _RANDOM[8'h39][22:10];
        s2_readResp_6_entries_1_takenCtr_value = _RANDOM[8'h39][25:23];
        s2_readResp_6_usefulCtrs_0_value = _RANDOM[8'h39][27:26];
        s2_readResp_6_usefulCtrs_1_value = _RANDOM[8'h39][29:28];
        s2_readResp_7_entries_0_valid = _RANDOM[8'h39][30];
        s2_readResp_7_entries_0_tag = {_RANDOM[8'h39][31], _RANDOM[8'h3A][11:0]};
        s2_readResp_7_entries_0_takenCtr_value = _RANDOM[8'h3A][14:12];
        s2_readResp_7_entries_1_valid = _RANDOM[8'h3A][15];
        s2_readResp_7_entries_1_tag = _RANDOM[8'h3A][28:16];
        s2_readResp_7_entries_1_takenCtr_value = _RANDOM[8'h3A][31:29];
        s2_readResp_7_usefulCtrs_0_value = _RANDOM[8'h3B][1:0];
        s2_readResp_7_usefulCtrs_1_value = _RANDOM[8'h3B][3:2];
        debug_readBankConflictReg = _RANDOM[8'h3B][4];
        debug_readBankConflictDistCnt = _RANDOM[8'h3B][8:5];
        debug_s1BankIdx = _RANDOM[8'h3B][10:9];
        debug_readBankConflictShortLoopReg = _RANDOM[8'h3B][11];
        debug_readBankConflictShortLoopDistCnt = _RANDOM[8'h3B][15:12];
        t1_fire = _RANDOM[8'h3B][16];
        t1_startPc_addr = {_RANDOM[8'h3B][31:17], _RANDOM[8'h3C], _RANDOM[8'h3D][1:0]};
        t1_branches_0_valid = _RANDOM[8'h3D][2];
        t1_branches_0_bits_taken = _RANDOM[8'h3E][20];
        t1_branches_0_bits_cfiPosition = _RANDOM[8'h3E][25:21];
        t1_branches_0_bits_attribute_branchType = _RANDOM[8'h3E][27:26];
        t1_branches_0_bits_mispredict = _RANDOM[8'h3E][30];
        t1_branches_1_valid = _RANDOM[8'h40][17];
        t1_branches_1_bits_taken = _RANDOM[8'h42][3];
        t1_branches_1_bits_cfiPosition = _RANDOM[8'h42][8:4];
        t1_branches_1_bits_attribute_branchType = _RANDOM[8'h42][10:9];
        t1_branches_1_bits_mispredict = _RANDOM[8'h42][13];
        t1_branches_2_valid = _RANDOM[8'h44][0];
        t1_branches_2_bits_taken = _RANDOM[8'h45][18];
        t1_branches_2_bits_cfiPosition = _RANDOM[8'h45][23:19];
        t1_branches_2_bits_attribute_branchType = _RANDOM[8'h45][25:24];
        t1_branches_2_bits_mispredict = _RANDOM[8'h45][28];
        t1_branches_3_valid = _RANDOM[8'h47][15];
        t1_branches_3_bits_taken = _RANDOM[8'h49][1];
        t1_branches_3_bits_cfiPosition = _RANDOM[8'h49][6:2];
        t1_branches_3_bits_attribute_branchType = _RANDOM[8'h49][8:7];
        t1_branches_3_bits_mispredict = _RANDOM[8'h49][11];
        t1_branches_4_valid = _RANDOM[8'h4A][30];
        t1_branches_4_bits_taken = _RANDOM[8'h4C][16];
        t1_branches_4_bits_cfiPosition = _RANDOM[8'h4C][21:17];
        t1_branches_4_bits_attribute_branchType = _RANDOM[8'h4C][23:22];
        t1_branches_4_bits_mispredict = _RANDOM[8'h4C][26];
        t1_branches_5_valid = _RANDOM[8'h4E][13];
        t1_branches_5_bits_taken = _RANDOM[8'h4F][31];
        t1_branches_5_bits_cfiPosition = _RANDOM[8'h50][4:0];
        t1_branches_5_bits_attribute_branchType = _RANDOM[8'h50][6:5];
        t1_branches_5_bits_mispredict = _RANDOM[8'h50][9];
        t1_branches_6_valid = _RANDOM[8'h51][28];
        t1_branches_6_bits_taken = _RANDOM[8'h53][14];
        t1_branches_6_bits_cfiPosition = _RANDOM[8'h53][19:15];
        t1_branches_6_bits_attribute_branchType = _RANDOM[8'h53][21:20];
        t1_branches_6_bits_mispredict = _RANDOM[8'h53][24];
        t1_branches_7_valid = _RANDOM[8'h55][11];
        t1_branches_7_bits_taken = _RANDOM[8'h56][29];
        t1_branches_7_bits_cfiPosition = {_RANDOM[8'h56][31:30], _RANDOM[8'h57][2:0]};
        t1_branches_7_bits_attribute_branchType = _RANDOM[8'h57][4:3];
        t1_branches_7_bits_mispredict = _RANDOM[8'h57][7];
        t1_setIdx_0 = {_RANDOM[8'h58][31:26], _RANDOM[8'h59][2:0]};
        t1_setIdx_1 = _RANDOM[8'h59][11:3];
        t1_setIdx_2 = _RANDOM[8'h59][20:12];
        t1_setIdx_3 = _RANDOM[8'h59][29:21];
        t1_setIdx_4 = {_RANDOM[8'h59][31:30], _RANDOM[8'h5A][6:0]};
        t1_setIdx_5 = _RANDOM[8'h5A][15:7];
        t1_setIdx_6 = _RANDOM[8'h5A][24:16];
        t1_setIdx_7 = {_RANDOM[8'h5A][31:25], _RANDOM[8'h5B][1:0]};
        t1_bankMask = _RANDOM[8'h5B][5:2];
        t1_useMeta = _RANDOM[8'h5B][6];
        t1_meta_0_providerTableIdx = _RANDOM[8'h5B][10:8];
        t1_meta_0_providerWayIdx = _RANDOM[8'h5B][12:11];
        t1_meta_0_providerTakenCtr_value = _RANDOM[8'h5B][15:13];
        t1_meta_0_providerUsefulCtr_value = _RANDOM[8'h5B][17:16];
        t1_meta_0_altOrBasePred = _RANDOM[8'h5B][18];
        t1_meta_1_providerTableIdx = _RANDOM[8'h5B][22:20];
        t1_meta_1_providerWayIdx = _RANDOM[8'h5B][24:23];
        t1_meta_1_providerTakenCtr_value = _RANDOM[8'h5B][27:25];
        t1_meta_1_providerUsefulCtr_value = _RANDOM[8'h5B][29:28];
        t1_meta_1_altOrBasePred = _RANDOM[8'h5B][30];
        t1_meta_2_providerTableIdx = _RANDOM[8'h5C][2:0];
        t1_meta_2_providerWayIdx = _RANDOM[8'h5C][4:3];
        t1_meta_2_providerTakenCtr_value = _RANDOM[8'h5C][7:5];
        t1_meta_2_providerUsefulCtr_value = _RANDOM[8'h5C][9:8];
        t1_meta_2_altOrBasePred = _RANDOM[8'h5C][10];
        t1_meta_3_providerTableIdx = _RANDOM[8'h5C][14:12];
        t1_meta_3_providerWayIdx = _RANDOM[8'h5C][16:15];
        t1_meta_3_providerTakenCtr_value = _RANDOM[8'h5C][19:17];
        t1_meta_3_providerUsefulCtr_value = _RANDOM[8'h5C][21:20];
        t1_meta_3_altOrBasePred = _RANDOM[8'h5C][22];
        t1_meta_4_providerTableIdx = _RANDOM[8'h5C][26:24];
        t1_meta_4_providerWayIdx = _RANDOM[8'h5C][28:27];
        t1_meta_4_providerTakenCtr_value = _RANDOM[8'h5C][31:29];
        t1_meta_4_providerUsefulCtr_value = _RANDOM[8'h5D][1:0];
        t1_meta_4_altOrBasePred = _RANDOM[8'h5D][2];
        t1_meta_5_providerTableIdx = _RANDOM[8'h5D][6:4];
        t1_meta_5_providerWayIdx = _RANDOM[8'h5D][8:7];
        t1_meta_5_providerTakenCtr_value = _RANDOM[8'h5D][11:9];
        t1_meta_5_providerUsefulCtr_value = _RANDOM[8'h5D][13:12];
        t1_meta_5_altOrBasePred = _RANDOM[8'h5D][14];
        t1_meta_6_providerTableIdx = _RANDOM[8'h5D][18:16];
        t1_meta_6_providerWayIdx = _RANDOM[8'h5D][20:19];
        t1_meta_6_providerTakenCtr_value = _RANDOM[8'h5D][23:21];
        t1_meta_6_providerUsefulCtr_value = _RANDOM[8'h5D][25:24];
        t1_meta_6_altOrBasePred = _RANDOM[8'h5D][26];
        t1_meta_7_providerTableIdx = _RANDOM[8'h5D][30:28];
        t1_meta_7_providerWayIdx = {_RANDOM[8'h5D][31], _RANDOM[8'h5E][0]};
        t1_meta_7_providerTakenCtr_value = _RANDOM[8'h5E][3:1];
        t1_meta_7_providerUsefulCtr_value = _RANDOM[8'h5E][5:4];
        t1_meta_7_altOrBasePred = _RANDOM[8'h5E][6];
        t1_basePred_0 = _RANDOM[8'h5E][7];
        t1_basePred_1 = _RANDOM[8'h5E][8];
        t1_basePred_2 = _RANDOM[8'h5E][9];
        t1_basePred_3 = _RANDOM[8'h5E][10];
        t1_basePred_4 = _RANDOM[8'h5E][11];
        t1_basePred_5 = _RANDOM[8'h5E][12];
        t1_basePred_6 = _RANDOM[8'h5E][13];
        t1_basePred_7 = _RANDOM[8'h5E][14];
        t1_mbtbHitMask_0 = _RANDOM[8'h5E][15];
        t1_mbtbHitMask_1 = _RANDOM[8'h5E][16];
        t1_mbtbHitMask_2 = _RANDOM[8'h5E][17];
        t1_mbtbHitMask_3 = _RANDOM[8'h5E][18];
        t1_mbtbHitMask_4 = _RANDOM[8'h5E][19];
        t1_mbtbHitMask_5 = _RANDOM[8'h5E][20];
        t1_mbtbHitMask_6 = _RANDOM[8'h5E][21];
        t1_mbtbHitMask_7 = _RANDOM[8'h5E][22];
        t1_foldedHist_0_forTag = _RANDOM[8'h5F][12:0];
        t1_foldedHist_1_forTag = {_RANDOM[8'h5F][31:22], _RANDOM[8'h60][2:0]};
        t1_foldedHist_2_forTag = _RANDOM[8'h60][24:12];
        t1_foldedHist_3_forTag = _RANDOM[8'h61][14:2];
        t1_foldedHist_4_forTag = {_RANDOM[8'h61][31:24], _RANDOM[8'h62][4:0]};
        t1_foldedHist_5_forTag = _RANDOM[8'h62][26:14];
        t1_foldedHist_6_forTag = _RANDOM[8'h63][16:4];
        t1_foldedHist_7_forTag = {_RANDOM[8'h63][31:26], _RANDOM[8'h64][6:0]};
        t2_fire = _RANDOM[8'h64][7];
        t2_branches_0_valid = _RANDOM[8'h64][8];
        t2_branches_0_bits_taken = _RANDOM[8'h65][26];
        t2_branches_0_bits_cfiPosition = _RANDOM[8'h65][31:27];
        t2_branches_0_bits_attribute_branchType = _RANDOM[8'h66][1:0];
        t2_branches_0_bits_mispredict = _RANDOM[8'h66][4];
        t2_branches_1_valid = _RANDOM[8'h67][23];
        t2_branches_1_bits_taken = _RANDOM[8'h69][9];
        t2_branches_1_bits_cfiPosition = _RANDOM[8'h69][14:10];
        t2_branches_1_bits_attribute_branchType = _RANDOM[8'h69][16:15];
        t2_branches_1_bits_mispredict = _RANDOM[8'h69][19];
        t2_branches_2_valid = _RANDOM[8'h6B][6];
        t2_branches_2_bits_taken = _RANDOM[8'h6C][24];
        t2_branches_2_bits_cfiPosition = _RANDOM[8'h6C][29:25];
        t2_branches_2_bits_attribute_branchType = _RANDOM[8'h6C][31:30];
        t2_branches_2_bits_mispredict = _RANDOM[8'h6D][2];
        t2_branches_3_valid = _RANDOM[8'h6E][21];
        t2_branches_3_bits_taken = _RANDOM[8'h70][7];
        t2_branches_3_bits_cfiPosition = _RANDOM[8'h70][12:8];
        t2_branches_3_bits_attribute_branchType = _RANDOM[8'h70][14:13];
        t2_branches_3_bits_mispredict = _RANDOM[8'h70][17];
        t2_branches_4_valid = _RANDOM[8'h72][4];
        t2_branches_4_bits_taken = _RANDOM[8'h73][22];
        t2_branches_4_bits_cfiPosition = _RANDOM[8'h73][27:23];
        t2_branches_4_bits_attribute_branchType = _RANDOM[8'h73][29:28];
        t2_branches_4_bits_mispredict = _RANDOM[8'h74][0];
        t2_branches_5_valid = _RANDOM[8'h75][19];
        t2_branches_5_bits_taken = _RANDOM[8'h77][5];
        t2_branches_5_bits_cfiPosition = _RANDOM[8'h77][10:6];
        t2_branches_5_bits_attribute_branchType = _RANDOM[8'h77][12:11];
        t2_branches_5_bits_mispredict = _RANDOM[8'h77][15];
        t2_branches_6_valid = _RANDOM[8'h79][2];
        t2_branches_6_bits_taken = _RANDOM[8'h7A][20];
        t2_branches_6_bits_cfiPosition = _RANDOM[8'h7A][25:21];
        t2_branches_6_bits_attribute_branchType = _RANDOM[8'h7A][27:26];
        t2_branches_6_bits_mispredict = _RANDOM[8'h7A][30];
        t2_branches_7_valid = _RANDOM[8'h7C][17];
        t2_branches_7_bits_taken = _RANDOM[8'h7E][3];
        t2_branches_7_bits_cfiPosition = _RANDOM[8'h7E][8:4];
        t2_branches_7_bits_attribute_branchType = _RANDOM[8'h7E][10:9];
        t2_branches_7_bits_mispredict = _RANDOM[8'h7E][13];
        t2_startPc_addr = {_RANDOM[8'h80], _RANDOM[8'h81][16:0]};
        t2_setIdx_0 = _RANDOM[8'h81][25:17];
        t2_setIdx_1 = {_RANDOM[8'h81][31:26], _RANDOM[8'h82][2:0]};
        t2_setIdx_2 = _RANDOM[8'h82][11:3];
        t2_setIdx_3 = _RANDOM[8'h82][20:12];
        t2_setIdx_4 = _RANDOM[8'h82][29:21];
        t2_setIdx_5 = {_RANDOM[8'h82][31:30], _RANDOM[8'h83][6:0]};
        t2_setIdx_6 = _RANDOM[8'h83][15:7];
        t2_setIdx_7 = _RANDOM[8'h83][24:16];
        t2_bankMask = _RANDOM[8'h83][28:25];
        t2_rawTag_0 = {_RANDOM[8'h83][31:29], _RANDOM[8'h84][9:0]};
        t2_rawTag_1 = _RANDOM[8'h84][22:10];
        t2_rawTag_2 = {_RANDOM[8'h84][31:23], _RANDOM[8'h85][3:0]};
        t2_rawTag_3 = _RANDOM[8'h85][16:4];
        t2_rawTag_4 = _RANDOM[8'h85][29:17];
        t2_rawTag_5 = {_RANDOM[8'h85][31:30], _RANDOM[8'h86][10:0]};
        t2_rawTag_6 = _RANDOM[8'h86][23:11];
        t2_rawTag_7 = {_RANDOM[8'h86][31:24], _RANDOM[8'h87][4:0]};
        t2_readResp_0_entries_0_valid = _RANDOM[8'h87][5];
        t2_readResp_0_entries_0_tag = _RANDOM[8'h87][18:6];
        t2_readResp_0_entries_0_takenCtr_value = _RANDOM[8'h87][21:19];
        t2_readResp_0_entries_1_valid = _RANDOM[8'h87][22];
        t2_readResp_0_entries_1_tag = {_RANDOM[8'h87][31:23], _RANDOM[8'h88][3:0]};
        t2_readResp_0_entries_1_takenCtr_value = _RANDOM[8'h88][6:4];
        t2_readResp_0_usefulCtrs_0_value = _RANDOM[8'h88][8:7];
        t2_readResp_0_usefulCtrs_1_value = _RANDOM[8'h88][10:9];
        t2_readResp_1_entries_0_valid = _RANDOM[8'h88][11];
        t2_readResp_1_entries_0_tag = _RANDOM[8'h88][24:12];
        t2_readResp_1_entries_0_takenCtr_value = _RANDOM[8'h88][27:25];
        t2_readResp_1_entries_1_valid = _RANDOM[8'h88][28];
        t2_readResp_1_entries_1_tag = {_RANDOM[8'h88][31:29], _RANDOM[8'h89][9:0]};
        t2_readResp_1_entries_1_takenCtr_value = _RANDOM[8'h89][12:10];
        t2_readResp_1_usefulCtrs_0_value = _RANDOM[8'h89][14:13];
        t2_readResp_1_usefulCtrs_1_value = _RANDOM[8'h89][16:15];
        t2_readResp_2_entries_0_valid = _RANDOM[8'h89][17];
        t2_readResp_2_entries_0_tag = _RANDOM[8'h89][30:18];
        t2_readResp_2_entries_0_takenCtr_value =
          {_RANDOM[8'h89][31], _RANDOM[8'h8A][1:0]};
        t2_readResp_2_entries_1_valid = _RANDOM[8'h8A][2];
        t2_readResp_2_entries_1_tag = _RANDOM[8'h8A][15:3];
        t2_readResp_2_entries_1_takenCtr_value = _RANDOM[8'h8A][18:16];
        t2_readResp_2_usefulCtrs_0_value = _RANDOM[8'h8A][20:19];
        t2_readResp_2_usefulCtrs_1_value = _RANDOM[8'h8A][22:21];
        t2_readResp_3_entries_0_valid = _RANDOM[8'h8A][23];
        t2_readResp_3_entries_0_tag = {_RANDOM[8'h8A][31:24], _RANDOM[8'h8B][4:0]};
        t2_readResp_3_entries_0_takenCtr_value = _RANDOM[8'h8B][7:5];
        t2_readResp_3_entries_1_valid = _RANDOM[8'h8B][8];
        t2_readResp_3_entries_1_tag = _RANDOM[8'h8B][21:9];
        t2_readResp_3_entries_1_takenCtr_value = _RANDOM[8'h8B][24:22];
        t2_readResp_3_usefulCtrs_0_value = _RANDOM[8'h8B][26:25];
        t2_readResp_3_usefulCtrs_1_value = _RANDOM[8'h8B][28:27];
        t2_readResp_4_entries_0_valid = _RANDOM[8'h8B][29];
        t2_readResp_4_entries_0_tag = {_RANDOM[8'h8B][31:30], _RANDOM[8'h8C][10:0]};
        t2_readResp_4_entries_0_takenCtr_value = _RANDOM[8'h8C][13:11];
        t2_readResp_4_entries_1_valid = _RANDOM[8'h8C][14];
        t2_readResp_4_entries_1_tag = _RANDOM[8'h8C][27:15];
        t2_readResp_4_entries_1_takenCtr_value = _RANDOM[8'h8C][30:28];
        t2_readResp_4_usefulCtrs_0_value = {_RANDOM[8'h8C][31], _RANDOM[8'h8D][0]};
        t2_readResp_4_usefulCtrs_1_value = _RANDOM[8'h8D][2:1];
        t2_readResp_5_entries_0_valid = _RANDOM[8'h8D][3];
        t2_readResp_5_entries_0_tag = _RANDOM[8'h8D][16:4];
        t2_readResp_5_entries_0_takenCtr_value = _RANDOM[8'h8D][19:17];
        t2_readResp_5_entries_1_valid = _RANDOM[8'h8D][20];
        t2_readResp_5_entries_1_tag = {_RANDOM[8'h8D][31:21], _RANDOM[8'h8E][1:0]};
        t2_readResp_5_entries_1_takenCtr_value = _RANDOM[8'h8E][4:2];
        t2_readResp_5_usefulCtrs_0_value = _RANDOM[8'h8E][6:5];
        t2_readResp_5_usefulCtrs_1_value = _RANDOM[8'h8E][8:7];
        t2_readResp_6_entries_0_valid = _RANDOM[8'h8E][9];
        t2_readResp_6_entries_0_tag = _RANDOM[8'h8E][22:10];
        t2_readResp_6_entries_0_takenCtr_value = _RANDOM[8'h8E][25:23];
        t2_readResp_6_entries_1_valid = _RANDOM[8'h8E][26];
        t2_readResp_6_entries_1_tag = {_RANDOM[8'h8E][31:27], _RANDOM[8'h8F][7:0]};
        t2_readResp_6_entries_1_takenCtr_value = _RANDOM[8'h8F][10:8];
        t2_readResp_6_usefulCtrs_0_value = _RANDOM[8'h8F][12:11];
        t2_readResp_6_usefulCtrs_1_value = _RANDOM[8'h8F][14:13];
        t2_readResp_7_entries_0_valid = _RANDOM[8'h8F][15];
        t2_readResp_7_entries_0_tag = _RANDOM[8'h8F][28:16];
        t2_readResp_7_entries_0_takenCtr_value = _RANDOM[8'h8F][31:29];
        t2_readResp_7_entries_1_valid = _RANDOM[8'h90][0];
        t2_readResp_7_entries_1_tag = _RANDOM[8'h90][13:1];
        t2_readResp_7_entries_1_takenCtr_value = _RANDOM[8'h90][16:14];
        t2_readResp_7_usefulCtrs_0_value = _RANDOM[8'h90][18:17];
        t2_readResp_7_usefulCtrs_1_value = _RANDOM[8'h90][20:19];
        t2_useMeta = _RANDOM[8'h90][21];
        t2_meta_0_providerTableIdx = _RANDOM[8'h90][25:23];
        t2_meta_0_providerWayIdx = _RANDOM[8'h90][27:26];
        t2_meta_0_providerTakenCtr_value = _RANDOM[8'h90][30:28];
        t2_meta_0_providerUsefulCtr_value = {_RANDOM[8'h90][31], _RANDOM[8'h91][0]};
        t2_meta_0_altOrBasePred = _RANDOM[8'h91][1];
        t2_meta_1_providerTableIdx = _RANDOM[8'h91][5:3];
        t2_meta_1_providerWayIdx = _RANDOM[8'h91][7:6];
        t2_meta_1_providerTakenCtr_value = _RANDOM[8'h91][10:8];
        t2_meta_1_providerUsefulCtr_value = _RANDOM[8'h91][12:11];
        t2_meta_1_altOrBasePred = _RANDOM[8'h91][13];
        t2_meta_2_providerTableIdx = _RANDOM[8'h91][17:15];
        t2_meta_2_providerWayIdx = _RANDOM[8'h91][19:18];
        t2_meta_2_providerTakenCtr_value = _RANDOM[8'h91][22:20];
        t2_meta_2_providerUsefulCtr_value = _RANDOM[8'h91][24:23];
        t2_meta_2_altOrBasePred = _RANDOM[8'h91][25];
        t2_meta_3_providerTableIdx = _RANDOM[8'h91][29:27];
        t2_meta_3_providerWayIdx = _RANDOM[8'h91][31:30];
        t2_meta_3_providerTakenCtr_value = _RANDOM[8'h92][2:0];
        t2_meta_3_providerUsefulCtr_value = _RANDOM[8'h92][4:3];
        t2_meta_3_altOrBasePred = _RANDOM[8'h92][5];
        t2_meta_4_providerTableIdx = _RANDOM[8'h92][9:7];
        t2_meta_4_providerWayIdx = _RANDOM[8'h92][11:10];
        t2_meta_4_providerTakenCtr_value = _RANDOM[8'h92][14:12];
        t2_meta_4_providerUsefulCtr_value = _RANDOM[8'h92][16:15];
        t2_meta_4_altOrBasePred = _RANDOM[8'h92][17];
        t2_meta_5_providerTableIdx = _RANDOM[8'h92][21:19];
        t2_meta_5_providerWayIdx = _RANDOM[8'h92][23:22];
        t2_meta_5_providerTakenCtr_value = _RANDOM[8'h92][26:24];
        t2_meta_5_providerUsefulCtr_value = _RANDOM[8'h92][28:27];
        t2_meta_5_altOrBasePred = _RANDOM[8'h92][29];
        t2_meta_6_providerTableIdx = {_RANDOM[8'h92][31], _RANDOM[8'h93][1:0]};
        t2_meta_6_providerWayIdx = _RANDOM[8'h93][3:2];
        t2_meta_6_providerTakenCtr_value = _RANDOM[8'h93][6:4];
        t2_meta_6_providerUsefulCtr_value = _RANDOM[8'h93][8:7];
        t2_meta_6_altOrBasePred = _RANDOM[8'h93][9];
        t2_meta_7_providerTableIdx = _RANDOM[8'h93][13:11];
        t2_meta_7_providerWayIdx = _RANDOM[8'h93][15:14];
        t2_meta_7_providerTakenCtr_value = _RANDOM[8'h93][18:16];
        t2_meta_7_providerUsefulCtr_value = _RANDOM[8'h93][20:19];
        t2_meta_7_altOrBasePred = _RANDOM[8'h93][21];
        t2_basePred_0 = _RANDOM[8'h93][22];
        t2_basePred_1 = _RANDOM[8'h93][23];
        t2_basePred_2 = _RANDOM[8'h93][24];
        t2_basePred_3 = _RANDOM[8'h93][25];
        t2_basePred_4 = _RANDOM[8'h93][26];
        t2_basePred_5 = _RANDOM[8'h93][27];
        t2_basePred_6 = _RANDOM[8'h93][28];
        t2_basePred_7 = _RANDOM[8'h93][29];
        t2_mbtbHitMask_0 = _RANDOM[8'h93][30];
        t2_mbtbHitMask_1 = _RANDOM[8'h93][31];
        t2_mbtbHitMask_2 = _RANDOM[8'h94][0];
        t2_mbtbHitMask_3 = _RANDOM[8'h94][1];
        t2_mbtbHitMask_4 = _RANDOM[8'h94][2];
        t2_mbtbHitMask_5 = _RANDOM[8'h94][3];
        t2_mbtbHitMask_6 = _RANDOM[8'h94][4];
        t2_mbtbHitMask_7 = _RANDOM[8'h94][5];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        usefulResetCtr_value = 8'h0;
        useAltOnNaVec_0_value = 7'h0;
        useAltOnNaVec_1_value = 7'h0;
        useAltOnNaVec_2_value = 7'h0;
        useAltOnNaVec_3_value = 7'h0;
        useAltOnNaVec_4_value = 7'h0;
        useAltOnNaVec_5_value = 7'h0;
        useAltOnNaVec_6_value = 7'h0;
        useAltOnNaVec_7_value = 7'h0;
        useAltOnNaVec_8_value = 7'h0;
        useAltOnNaVec_9_value = 7'h0;
        useAltOnNaVec_10_value = 7'h0;
        useAltOnNaVec_11_value = 7'h0;
        useAltOnNaVec_12_value = 7'h0;
        useAltOnNaVec_13_value = 7'h0;
        useAltOnNaVec_14_value = 7'h0;
        useAltOnNaVec_15_value = 7'h0;
        useAltOnNaVec_16_value = 7'h0;
        useAltOnNaVec_17_value = 7'h0;
        useAltOnNaVec_18_value = 7'h0;
        useAltOnNaVec_19_value = 7'h0;
        useAltOnNaVec_20_value = 7'h0;
        useAltOnNaVec_21_value = 7'h0;
        useAltOnNaVec_22_value = 7'h0;
        useAltOnNaVec_23_value = 7'h0;
        useAltOnNaVec_24_value = 7'h0;
        useAltOnNaVec_25_value = 7'h0;
        useAltOnNaVec_26_value = 7'h0;
        useAltOnNaVec_27_value = 7'h0;
        useAltOnNaVec_28_value = 7'h0;
        useAltOnNaVec_29_value = 7'h0;
        useAltOnNaVec_30_value = 7'h0;
        useAltOnNaVec_31_value = 7'h0;
        useAltOnNaVec_32_value = 7'h0;
        useAltOnNaVec_33_value = 7'h0;
        useAltOnNaVec_34_value = 7'h0;
        useAltOnNaVec_35_value = 7'h0;
        useAltOnNaVec_36_value = 7'h0;
        useAltOnNaVec_37_value = 7'h0;
        useAltOnNaVec_38_value = 7'h0;
        useAltOnNaVec_39_value = 7'h0;
        useAltOnNaVec_40_value = 7'h0;
        useAltOnNaVec_41_value = 7'h0;
        useAltOnNaVec_42_value = 7'h0;
        useAltOnNaVec_43_value = 7'h0;
        useAltOnNaVec_44_value = 7'h0;
        useAltOnNaVec_45_value = 7'h0;
        useAltOnNaVec_46_value = 7'h0;
        useAltOnNaVec_47_value = 7'h0;
        useAltOnNaVec_48_value = 7'h0;
        useAltOnNaVec_49_value = 7'h0;
        useAltOnNaVec_50_value = 7'h0;
        useAltOnNaVec_51_value = 7'h0;
        useAltOnNaVec_52_value = 7'h0;
        useAltOnNaVec_53_value = 7'h0;
        useAltOnNaVec_54_value = 7'h0;
        useAltOnNaVec_55_value = 7'h0;
        useAltOnNaVec_56_value = 7'h0;
        useAltOnNaVec_57_value = 7'h0;
        useAltOnNaVec_58_value = 7'h0;
        useAltOnNaVec_59_value = 7'h0;
        useAltOnNaVec_60_value = 7'h0;
        useAltOnNaVec_61_value = 7'h0;
        useAltOnNaVec_62_value = 7'h0;
        useAltOnNaVec_63_value = 7'h0;
        useAltOnNaVec_64_value = 7'h0;
        useAltOnNaVec_65_value = 7'h0;
        useAltOnNaVec_66_value = 7'h0;
        useAltOnNaVec_67_value = 7'h0;
        useAltOnNaVec_68_value = 7'h0;
        useAltOnNaVec_69_value = 7'h0;
        useAltOnNaVec_70_value = 7'h0;
        useAltOnNaVec_71_value = 7'h0;
        useAltOnNaVec_72_value = 7'h0;
        useAltOnNaVec_73_value = 7'h0;
        useAltOnNaVec_74_value = 7'h0;
        useAltOnNaVec_75_value = 7'h0;
        useAltOnNaVec_76_value = 7'h0;
        useAltOnNaVec_77_value = 7'h0;
        useAltOnNaVec_78_value = 7'h0;
        useAltOnNaVec_79_value = 7'h0;
        useAltOnNaVec_80_value = 7'h0;
        useAltOnNaVec_81_value = 7'h0;
        useAltOnNaVec_82_value = 7'h0;
        useAltOnNaVec_83_value = 7'h0;
        useAltOnNaVec_84_value = 7'h0;
        useAltOnNaVec_85_value = 7'h0;
        useAltOnNaVec_86_value = 7'h0;
        useAltOnNaVec_87_value = 7'h0;
        useAltOnNaVec_88_value = 7'h0;
        useAltOnNaVec_89_value = 7'h0;
        useAltOnNaVec_90_value = 7'h0;
        useAltOnNaVec_91_value = 7'h0;
        useAltOnNaVec_92_value = 7'h0;
        useAltOnNaVec_93_value = 7'h0;
        useAltOnNaVec_94_value = 7'h0;
        useAltOnNaVec_95_value = 7'h0;
        useAltOnNaVec_96_value = 7'h0;
        useAltOnNaVec_97_value = 7'h0;
        useAltOnNaVec_98_value = 7'h0;
        useAltOnNaVec_99_value = 7'h0;
        useAltOnNaVec_100_value = 7'h0;
        useAltOnNaVec_101_value = 7'h0;
        useAltOnNaVec_102_value = 7'h0;
        useAltOnNaVec_103_value = 7'h0;
        useAltOnNaVec_104_value = 7'h0;
        useAltOnNaVec_105_value = 7'h0;
        useAltOnNaVec_106_value = 7'h0;
        useAltOnNaVec_107_value = 7'h0;
        useAltOnNaVec_108_value = 7'h0;
        useAltOnNaVec_109_value = 7'h0;
        useAltOnNaVec_110_value = 7'h0;
        useAltOnNaVec_111_value = 7'h0;
        useAltOnNaVec_112_value = 7'h0;
        useAltOnNaVec_113_value = 7'h0;
        useAltOnNaVec_114_value = 7'h0;
        useAltOnNaVec_115_value = 7'h0;
        useAltOnNaVec_116_value = 7'h0;
        useAltOnNaVec_117_value = 7'h0;
        useAltOnNaVec_118_value = 7'h0;
        useAltOnNaVec_119_value = 7'h0;
        useAltOnNaVec_120_value = 7'h0;
        useAltOnNaVec_121_value = 7'h0;
        useAltOnNaVec_122_value = 7'h0;
        useAltOnNaVec_123_value = 7'h0;
        useAltOnNaVec_124_value = 7'h0;
        useAltOnNaVec_125_value = 7'h0;
        useAltOnNaVec_126_value = 7'h0;
        useAltOnNaVec_127_value = 7'h0;
        resetDone = 1'h0;
        debug_readBankConflictDistCnt = 4'h0;
        debug_readBankConflictShortLoopDistCnt = 4'h0;
        t1_fire = 1'h0;
        t2_fire = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TageTable tables_0 (
    .clock                                       (clock),
    .reset                                       (reset),
    .io_predictReadReq_valid                     (s0_fire),
    .io_predictReadReq_bits_setIdx
      ({io_startPc_addr[10:6],
        io_startPc_addr[5:2] ^ io_fromPhr_foldedPathHist_hist_0_foldedHist}),
    .io_predictReadReq_bits_bankMask             (s0_bankMask),
    .io_trainReadReq_valid                       (tables_7_io_trainReadReq_valid),
    .io_trainReadReq_bits_setIdx                 (t0_setIdx_0),
    .io_trainReadReq_bits_bankMask               (t0_bankMask),
    .io_predictReadResp_entries_0_valid
      (_tables_0_io_predictReadResp_entries_0_valid),
    .io_predictReadResp_entries_0_tag
      (_tables_0_io_predictReadResp_entries_0_tag),
    .io_predictReadResp_entries_0_takenCtr_value
      (_tables_0_io_predictReadResp_entries_0_takenCtr_value),
    .io_predictReadResp_entries_1_valid
      (_tables_0_io_predictReadResp_entries_1_valid),
    .io_predictReadResp_entries_1_tag
      (_tables_0_io_predictReadResp_entries_1_tag),
    .io_predictReadResp_entries_1_takenCtr_value
      (_tables_0_io_predictReadResp_entries_1_takenCtr_value),
    .io_predictReadResp_usefulCtrs_0_value
      (_tables_0_io_predictReadResp_usefulCtrs_0_value),
    .io_predictReadResp_usefulCtrs_1_value
      (_tables_0_io_predictReadResp_usefulCtrs_1_value),
    .io_trainReadResp_entries_0_valid
      (_tables_0_io_trainReadResp_entries_0_valid),
    .io_trainReadResp_entries_0_tag
      (_tables_0_io_trainReadResp_entries_0_tag),
    .io_trainReadResp_entries_0_takenCtr_value
      (_tables_0_io_trainReadResp_entries_0_takenCtr_value),
    .io_trainReadResp_entries_1_valid
      (_tables_0_io_trainReadResp_entries_1_valid),
    .io_trainReadResp_entries_1_tag
      (_tables_0_io_trainReadResp_entries_1_tag),
    .io_trainReadResp_entries_1_takenCtr_value
      (_tables_0_io_trainReadResp_entries_1_takenCtr_value),
    .io_trainReadResp_usefulCtrs_0_value
      (_tables_0_io_trainReadResp_usefulCtrs_0_value),
    .io_trainReadResp_usefulCtrs_1_value
      (_tables_0_io_trainReadResp_usefulCtrs_1_value),
    .io_writeReq_valid                           (tables_0_io_writeReq_valid_probe),
    .io_writeReq_bits_setIdx                     (t2_setIdx_0),
    .io_writeReq_bits_bankMask                   (t2_bankMask),
    .io_writeReq_bits_wayMask                    ({writeWayMask_1, writeWayMask_0}),
    .io_writeReq_bits_actualTakenMask_0
      (allocateEn
         ? t2_allocateBranch_bits_taken
         : hitProvider
             ? hitProviderMask_0 & t2_branches_0_bits_taken | hitProviderMask_1
               & t2_branches_1_bits_taken | hitProviderMask_2 & t2_branches_2_bits_taken
               | hitProviderMask_3 & t2_branches_3_bits_taken | hitProviderMask_4
               & t2_branches_4_bits_taken | hitProviderMask_5 & t2_branches_5_bits_taken
               | hitProviderMask_6 & t2_branches_6_bits_taken | hitProviderMask_7
               & t2_branches_7_bits_taken
             : hitAltMask_0 & t2_branches_0_bits_taken | hitAltMask_1
               & t2_branches_1_bits_taken | hitAltMask_2 & t2_branches_2_bits_taken
               | hitAltMask_3 & t2_branches_3_bits_taken | hitAltMask_4
               & t2_branches_4_bits_taken | hitAltMask_5 & t2_branches_5_bits_taken
               | hitAltMask_6 & t2_branches_6_bits_taken | hitAltMask_7
               & t2_branches_7_bits_taken),
    .io_writeReq_bits_actualTakenMask_1
      (allocateEn_1
         ? t2_allocateBranch_bits_taken
         : hitProvider_1
             ? hitProviderMask_0_1 & t2_branches_0_bits_taken | hitProviderMask_1_1
               & t2_branches_1_bits_taken | hitProviderMask_2_1 & t2_branches_2_bits_taken
               | hitProviderMask_3_1 & t2_branches_3_bits_taken | hitProviderMask_4_1
               & t2_branches_4_bits_taken | hitProviderMask_5_1 & t2_branches_5_bits_taken
               | hitProviderMask_6_1 & t2_branches_6_bits_taken | hitProviderMask_7_1
               & t2_branches_7_bits_taken
             : hitAltMask_0_1 & t2_branches_0_bits_taken | hitAltMask_1_1
               & t2_branches_1_bits_taken | hitAltMask_2_1 & t2_branches_2_bits_taken
               | hitAltMask_3_1 & t2_branches_3_bits_taken | hitAltMask_4_1
               & t2_branches_4_bits_taken | hitAltMask_5_1 & t2_branches_5_bits_taken
               | hitAltMask_6_1 & t2_branches_6_bits_taken | hitAltMask_7_1
               & t2_branches_7_bits_taken),
    .io_writeReq_bits_entries_0_valid
      (allocateEn
       | (hitProvider
            ? hitProviderMask_0 | hitProviderMask_1 | hitProviderMask_2
              | hitProviderMask_3 | hitProviderMask_4 | hitProviderMask_5
              | hitProviderMask_6 | hitProviderMask_7
            : hitAltMask_0 | hitAltMask_1 | hitAltMask_2 | hitAltMask_3 | hitAltMask_4
              | hitAltMask_5 | hitAltMask_6 | hitAltMask_7)),
    .io_writeReq_bits_entries_0_tag
      (allocateEn
         ? t2_allocateEntry_tag
         : hitProvider
             ? (hitProviderMask_0 ? t2_trainInfoVec_provider_tag : 13'h0)
               | (hitProviderMask_1 ? t2_trainInfoVec_provider_1_tag : 13'h0)
               | (hitProviderMask_2 ? t2_trainInfoVec_provider_2_tag : 13'h0)
               | (hitProviderMask_3 ? t2_trainInfoVec_provider_3_tag : 13'h0)
               | (hitProviderMask_4 ? t2_trainInfoVec_provider_4_tag : 13'h0)
               | (hitProviderMask_5 ? t2_trainInfoVec_provider_5_tag : 13'h0)
               | (hitProviderMask_6 ? t2_trainInfoVec_provider_6_tag : 13'h0)
               | (hitProviderMask_7 ? t2_trainInfoVec_provider_7_tag : 13'h0)
             : (_GEN_83 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_tag)
               | (_GEN_84 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_3_tag)
               | (_GEN_85 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_6_tag)
               | (_GEN_86 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_9_tag)
               | (_GEN_87 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_12_tag)
               | (_GEN_88 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_15_tag)
               | (_GEN_89 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_18_tag)
               | (_GEN_90 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_21_tag)),
    .io_writeReq_bits_entries_0_takenCtr_value
      (allocateEn
         ? t2_allocateEntry_takenCtr_value
         : hitProvider
             ? (hitProviderMask_0 ? condTraceVec_0_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_1 ? condTraceVec_1_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_2 ? condTraceVec_2_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_3 ? condTraceVec_3_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_4 ? condTraceVec_4_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_5 ? condTraceVec_5_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_6 ? condTraceVec_6_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_7 ? condTraceVec_7_providerTakenCtr_value : 3'h0)
             : (hitAltMask_0 ? condTraceVec_0_altTakenCtr_value : 3'h0)
               | (hitAltMask_1 ? condTraceVec_1_altTakenCtr_value : 3'h0)
               | (hitAltMask_2 ? condTraceVec_2_altTakenCtr_value : 3'h0)
               | (hitAltMask_3 ? condTraceVec_3_altTakenCtr_value : 3'h0)
               | (hitAltMask_4 ? condTraceVec_4_altTakenCtr_value : 3'h0)
               | (hitAltMask_5 ? condTraceVec_5_altTakenCtr_value : 3'h0)
               | (hitAltMask_6 ? condTraceVec_6_altTakenCtr_value : 3'h0)
               | (hitAltMask_7 ? condTraceVec_7_altTakenCtr_value : 3'h0)),
    .io_writeReq_bits_entries_1_valid
      (allocateEn_1
       | (hitProvider_1
            ? hitProviderMask_0_1 | hitProviderMask_1_1 | hitProviderMask_2_1
              | hitProviderMask_3_1 | hitProviderMask_4_1 | hitProviderMask_5_1
              | hitProviderMask_6_1 | hitProviderMask_7_1
            : hitAltMask_0_1 | hitAltMask_1_1 | hitAltMask_2_1 | hitAltMask_3_1
              | hitAltMask_4_1 | hitAltMask_5_1 | hitAltMask_6_1 | hitAltMask_7_1)),
    .io_writeReq_bits_entries_1_tag
      (allocateEn_1
         ? t2_allocateEntry_tag
         : hitProvider_1
             ? (hitProviderMask_0_1 ? t2_trainInfoVec_provider_tag : 13'h0)
               | (hitProviderMask_1_1 ? t2_trainInfoVec_provider_1_tag : 13'h0)
               | (hitProviderMask_2_1 ? t2_trainInfoVec_provider_2_tag : 13'h0)
               | (hitProviderMask_3_1 ? t2_trainInfoVec_provider_3_tag : 13'h0)
               | (hitProviderMask_4_1 ? t2_trainInfoVec_provider_4_tag : 13'h0)
               | (hitProviderMask_5_1 ? t2_trainInfoVec_provider_5_tag : 13'h0)
               | (hitProviderMask_6_1 ? t2_trainInfoVec_provider_6_tag : 13'h0)
               | (hitProviderMask_7_1 ? t2_trainInfoVec_provider_7_tag : 13'h0)
             : (_GEN_91 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_tag)
               | (_GEN_92 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_3_tag)
               | (_GEN_93 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_6_tag)
               | (_GEN_94 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_9_tag)
               | (_GEN_95 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_12_tag)
               | (_GEN_96 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_15_tag)
               | (_GEN_97 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_18_tag)
               | (_GEN_98 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_21_tag)),
    .io_writeReq_bits_entries_1_takenCtr_value
      (allocateEn_1
         ? t2_allocateEntry_takenCtr_value
         : hitProvider_1
             ? (hitProviderMask_0_1 ? condTraceVec_0_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_1_1 ? condTraceVec_1_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_2_1 ? condTraceVec_2_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_3_1 ? condTraceVec_3_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_4_1 ? condTraceVec_4_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_5_1 ? condTraceVec_5_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_6_1 ? condTraceVec_6_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_7_1 ? condTraceVec_7_providerTakenCtr_value : 3'h0)
             : (hitAltMask_0_1 ? condTraceVec_0_altTakenCtr_value : 3'h0)
               | (hitAltMask_1_1 ? condTraceVec_1_altTakenCtr_value : 3'h0)
               | (hitAltMask_2_1 ? condTraceVec_2_altTakenCtr_value : 3'h0)
               | (hitAltMask_3_1 ? condTraceVec_3_altTakenCtr_value : 3'h0)
               | (hitAltMask_4_1 ? condTraceVec_4_altTakenCtr_value : 3'h0)
               | (hitAltMask_5_1 ? condTraceVec_5_altTakenCtr_value : 3'h0)
               | (hitAltMask_6_1 ? condTraceVec_6_altTakenCtr_value : 3'h0)
               | (hitAltMask_7_1 ? condTraceVec_7_altTakenCtr_value : 3'h0)),
    .io_writeReq_bits_usefulCtrs_0_value
      (allocateEn
         ? 2'h0
         : hitProvider
             ? (hitProviderMask_0 ? t2_trainInfoVec_providerNewUsefulCtr_value : 2'h0)
               | (hitProviderMask_1 ? t2_trainInfoVec_providerNewUsefulCtr_1_value : 2'h0)
               | (hitProviderMask_2 ? t2_trainInfoVec_providerNewUsefulCtr_2_value : 2'h0)
               | (hitProviderMask_3 ? t2_trainInfoVec_providerNewUsefulCtr_3_value : 2'h0)
               | (hitProviderMask_4 ? t2_trainInfoVec_providerNewUsefulCtr_4_value : 2'h0)
               | (hitProviderMask_5 ? t2_trainInfoVec_providerNewUsefulCtr_5_value : 2'h0)
               | (hitProviderMask_6 ? t2_trainInfoVec_providerNewUsefulCtr_6_value : 2'h0)
               | (hitProviderMask_7 ? t2_trainInfoVec_providerNewUsefulCtr_7_value : 2'h0)
             : (_GEN_83 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_usefulCtr_value)
               | (_GEN_84 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_3_usefulCtr_value)
               | (_GEN_85 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_6_usefulCtr_value)
               | (_GEN_86 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_9_usefulCtr_value)
               | (_GEN_87 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_12_usefulCtr_value)
               | (_GEN_88 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_15_usefulCtr_value)
               | (_GEN_89 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_18_usefulCtr_value)
               | (_GEN_90 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_21_usefulCtr_value)),
    .io_writeReq_bits_usefulCtrs_1_value
      (allocateEn_1
         ? 2'h0
         : hitProvider_1
             ? (hitProviderMask_0_1 ? t2_trainInfoVec_providerNewUsefulCtr_value : 2'h0)
               | (hitProviderMask_1_1
                    ? t2_trainInfoVec_providerNewUsefulCtr_1_value
                    : 2'h0)
               | (hitProviderMask_2_1
                    ? t2_trainInfoVec_providerNewUsefulCtr_2_value
                    : 2'h0)
               | (hitProviderMask_3_1
                    ? t2_trainInfoVec_providerNewUsefulCtr_3_value
                    : 2'h0)
               | (hitProviderMask_4_1
                    ? t2_trainInfoVec_providerNewUsefulCtr_4_value
                    : 2'h0)
               | (hitProviderMask_5_1
                    ? t2_trainInfoVec_providerNewUsefulCtr_5_value
                    : 2'h0)
               | (hitProviderMask_6_1
                    ? t2_trainInfoVec_providerNewUsefulCtr_6_value
                    : 2'h0)
               | (hitProviderMask_7_1
                    ? t2_trainInfoVec_providerNewUsefulCtr_7_value
                    : 2'h0)
             : (_GEN_91 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_usefulCtr_value)
               | (_GEN_92 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_3_usefulCtr_value)
               | (_GEN_93 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_6_usefulCtr_value)
               | (_GEN_94 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_9_usefulCtr_value)
               | (_GEN_95 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_12_usefulCtr_value)
               | (_GEN_96 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_15_usefulCtr_value)
               | (_GEN_97 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_18_usefulCtr_value)
               | (_GEN_98 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_21_usefulCtr_value)),
    .io_resetUseful                              (t2_fire & (&usefulResetCtr_value)),
    .io_resetDone                                (_tables_0_io_resetDone),
    .boreChildrenBd_bore_addr                    (boreChildrenBd_bore_addr),
    .boreChildrenBd_bore_addr_rd                 (boreChildrenBd_bore_addr_rd),
    .boreChildrenBd_bore_wdata                   (boreChildrenBd_bore_wdata),
    .boreChildrenBd_bore_wmask                   (boreChildrenBd_bore_wmask),
    .boreChildrenBd_bore_re                      (boreChildrenBd_bore_re),
    .boreChildrenBd_bore_we                      (boreChildrenBd_bore_we),
    .boreChildrenBd_bore_rdata                   (boreChildrenBd_bore_rdata),
    .boreChildrenBd_bore_ack                     (boreChildrenBd_bore_ack),
    .boreChildrenBd_bore_selectedOH              (boreChildrenBd_bore_selectedOH),
    .boreChildrenBd_bore_array                   (boreChildrenBd_bore_array),
    .boreChildrenBd_bore_1_addr                  (boreChildrenBd_bore_1_addr),
    .boreChildrenBd_bore_1_addr_rd               (boreChildrenBd_bore_1_addr_rd),
    .boreChildrenBd_bore_1_wdata                 (boreChildrenBd_bore_1_wdata),
    .boreChildrenBd_bore_1_wmask                 (boreChildrenBd_bore_1_wmask),
    .boreChildrenBd_bore_1_re                    (boreChildrenBd_bore_1_re),
    .boreChildrenBd_bore_1_we                    (boreChildrenBd_bore_1_we),
    .boreChildrenBd_bore_1_rdata                 (boreChildrenBd_bore_1_rdata),
    .boreChildrenBd_bore_1_ack                   (boreChildrenBd_bore_1_ack),
    .boreChildrenBd_bore_1_selectedOH            (boreChildrenBd_bore_1_selectedOH),
    .boreChildrenBd_bore_1_array                 (boreChildrenBd_bore_1_array),
    .boreChildrenBd_bore_2_addr                  (boreChildrenBd_bore_2_addr),
    .boreChildrenBd_bore_2_addr_rd               (boreChildrenBd_bore_2_addr_rd),
    .boreChildrenBd_bore_2_wdata                 (boreChildrenBd_bore_2_wdata),
    .boreChildrenBd_bore_2_wmask                 (boreChildrenBd_bore_2_wmask),
    .boreChildrenBd_bore_2_re                    (boreChildrenBd_bore_2_re),
    .boreChildrenBd_bore_2_we                    (boreChildrenBd_bore_2_we),
    .boreChildrenBd_bore_2_rdata                 (boreChildrenBd_bore_2_rdata),
    .boreChildrenBd_bore_2_ack                   (boreChildrenBd_bore_2_ack),
    .boreChildrenBd_bore_2_selectedOH            (boreChildrenBd_bore_2_selectedOH),
    .boreChildrenBd_bore_2_array                 (boreChildrenBd_bore_2_array),
    .boreChildrenBd_bore_3_addr                  (boreChildrenBd_bore_3_addr),
    .boreChildrenBd_bore_3_addr_rd               (boreChildrenBd_bore_3_addr_rd),
    .boreChildrenBd_bore_3_wdata                 (boreChildrenBd_bore_3_wdata),
    .boreChildrenBd_bore_3_wmask                 (boreChildrenBd_bore_3_wmask),
    .boreChildrenBd_bore_3_re                    (boreChildrenBd_bore_3_re),
    .boreChildrenBd_bore_3_we                    (boreChildrenBd_bore_3_we),
    .boreChildrenBd_bore_3_rdata                 (boreChildrenBd_bore_3_rdata),
    .boreChildrenBd_bore_3_ack                   (boreChildrenBd_bore_3_ack),
    .boreChildrenBd_bore_3_selectedOH            (boreChildrenBd_bore_3_selectedOH),
    .boreChildrenBd_bore_3_array                 (boreChildrenBd_bore_3_array),
    .boreChildrenBd_bore_4_addr                  (boreChildrenBd_bore_4_addr),
    .boreChildrenBd_bore_4_addr_rd               (boreChildrenBd_bore_4_addr_rd),
    .boreChildrenBd_bore_4_wdata                 (boreChildrenBd_bore_4_wdata),
    .boreChildrenBd_bore_4_wmask                 (boreChildrenBd_bore_4_wmask),
    .boreChildrenBd_bore_4_re                    (boreChildrenBd_bore_4_re),
    .boreChildrenBd_bore_4_we                    (boreChildrenBd_bore_4_we),
    .boreChildrenBd_bore_4_rdata                 (boreChildrenBd_bore_4_rdata),
    .boreChildrenBd_bore_4_ack                   (boreChildrenBd_bore_4_ack),
    .boreChildrenBd_bore_4_selectedOH            (boreChildrenBd_bore_4_selectedOH),
    .boreChildrenBd_bore_4_array                 (boreChildrenBd_bore_4_array),
    .boreChildrenBd_bore_5_addr                  (boreChildrenBd_bore_5_addr),
    .boreChildrenBd_bore_5_addr_rd               (boreChildrenBd_bore_5_addr_rd),
    .boreChildrenBd_bore_5_wdata                 (boreChildrenBd_bore_5_wdata),
    .boreChildrenBd_bore_5_wmask                 (boreChildrenBd_bore_5_wmask),
    .boreChildrenBd_bore_5_re                    (boreChildrenBd_bore_5_re),
    .boreChildrenBd_bore_5_we                    (boreChildrenBd_bore_5_we),
    .boreChildrenBd_bore_5_rdata                 (boreChildrenBd_bore_5_rdata),
    .boreChildrenBd_bore_5_ack                   (boreChildrenBd_bore_5_ack),
    .boreChildrenBd_bore_5_selectedOH            (boreChildrenBd_bore_5_selectedOH),
    .boreChildrenBd_bore_5_array                 (boreChildrenBd_bore_5_array),
    .boreChildrenBd_bore_6_addr                  (boreChildrenBd_bore_6_addr),
    .boreChildrenBd_bore_6_addr_rd               (boreChildrenBd_bore_6_addr_rd),
    .boreChildrenBd_bore_6_wdata                 (boreChildrenBd_bore_6_wdata),
    .boreChildrenBd_bore_6_wmask                 (boreChildrenBd_bore_6_wmask),
    .boreChildrenBd_bore_6_re                    (boreChildrenBd_bore_6_re),
    .boreChildrenBd_bore_6_we                    (boreChildrenBd_bore_6_we),
    .boreChildrenBd_bore_6_rdata                 (boreChildrenBd_bore_6_rdata),
    .boreChildrenBd_bore_6_ack                   (boreChildrenBd_bore_6_ack),
    .boreChildrenBd_bore_6_selectedOH            (boreChildrenBd_bore_6_selectedOH),
    .boreChildrenBd_bore_6_array                 (boreChildrenBd_bore_6_array),
    .boreChildrenBd_bore_7_addr                  (boreChildrenBd_bore_7_addr),
    .boreChildrenBd_bore_7_addr_rd               (boreChildrenBd_bore_7_addr_rd),
    .boreChildrenBd_bore_7_wdata                 (boreChildrenBd_bore_7_wdata),
    .boreChildrenBd_bore_7_wmask                 (boreChildrenBd_bore_7_wmask),
    .boreChildrenBd_bore_7_re                    (boreChildrenBd_bore_7_re),
    .boreChildrenBd_bore_7_we                    (boreChildrenBd_bore_7_we),
    .boreChildrenBd_bore_7_rdata                 (boreChildrenBd_bore_7_rdata),
    .boreChildrenBd_bore_7_ack                   (boreChildrenBd_bore_7_ack),
    .boreChildrenBd_bore_7_selectedOH            (boreChildrenBd_bore_7_selectedOH),
    .boreChildrenBd_bore_7_array                 (boreChildrenBd_bore_7_array),
    .sigFromSrams_bore_ram_hold                  (sigFromSrams_bore_ram_hold),
    .sigFromSrams_bore_ram_bypass                (sigFromSrams_bore_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken              (sigFromSrams_bore_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk               (sigFromSrams_bore_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp              (sigFromSrams_bore_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold              (sigFromSrams_bore_ram_mcp_hold),
    .sigFromSrams_bore_cgen                      (sigFromSrams_bore_cgen),
    .sigFromSrams_bore_1_ram_hold                (sigFromSrams_bore_1_ram_hold),
    .sigFromSrams_bore_1_ram_bypass              (sigFromSrams_bore_1_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken            (sigFromSrams_bore_1_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk             (sigFromSrams_bore_1_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp            (sigFromSrams_bore_1_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold            (sigFromSrams_bore_1_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen                    (sigFromSrams_bore_1_cgen),
    .sigFromSrams_bore_2_ram_hold                (sigFromSrams_bore_2_ram_hold),
    .sigFromSrams_bore_2_ram_bypass              (sigFromSrams_bore_2_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken            (sigFromSrams_bore_2_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk             (sigFromSrams_bore_2_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp            (sigFromSrams_bore_2_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold            (sigFromSrams_bore_2_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen                    (sigFromSrams_bore_2_cgen),
    .sigFromSrams_bore_3_ram_hold                (sigFromSrams_bore_3_ram_hold),
    .sigFromSrams_bore_3_ram_bypass              (sigFromSrams_bore_3_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken            (sigFromSrams_bore_3_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk             (sigFromSrams_bore_3_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp            (sigFromSrams_bore_3_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold            (sigFromSrams_bore_3_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen                    (sigFromSrams_bore_3_cgen),
    .sigFromSrams_bore_4_ram_hold                (sigFromSrams_bore_4_ram_hold),
    .sigFromSrams_bore_4_ram_bypass              (sigFromSrams_bore_4_ram_bypass),
    .sigFromSrams_bore_4_ram_bp_clken            (sigFromSrams_bore_4_ram_bp_clken),
    .sigFromSrams_bore_4_ram_aux_clk             (sigFromSrams_bore_4_ram_aux_clk),
    .sigFromSrams_bore_4_ram_aux_ckbp            (sigFromSrams_bore_4_ram_aux_ckbp),
    .sigFromSrams_bore_4_ram_mcp_hold            (sigFromSrams_bore_4_ram_mcp_hold),
    .sigFromSrams_bore_4_cgen                    (sigFromSrams_bore_4_cgen),
    .sigFromSrams_bore_5_ram_hold                (sigFromSrams_bore_5_ram_hold),
    .sigFromSrams_bore_5_ram_bypass              (sigFromSrams_bore_5_ram_bypass),
    .sigFromSrams_bore_5_ram_bp_clken            (sigFromSrams_bore_5_ram_bp_clken),
    .sigFromSrams_bore_5_ram_aux_clk             (sigFromSrams_bore_5_ram_aux_clk),
    .sigFromSrams_bore_5_ram_aux_ckbp            (sigFromSrams_bore_5_ram_aux_ckbp),
    .sigFromSrams_bore_5_ram_mcp_hold            (sigFromSrams_bore_5_ram_mcp_hold),
    .sigFromSrams_bore_5_cgen                    (sigFromSrams_bore_5_cgen),
    .sigFromSrams_bore_6_ram_hold                (sigFromSrams_bore_6_ram_hold),
    .sigFromSrams_bore_6_ram_bypass              (sigFromSrams_bore_6_ram_bypass),
    .sigFromSrams_bore_6_ram_bp_clken            (sigFromSrams_bore_6_ram_bp_clken),
    .sigFromSrams_bore_6_ram_aux_clk             (sigFromSrams_bore_6_ram_aux_clk),
    .sigFromSrams_bore_6_ram_aux_ckbp            (sigFromSrams_bore_6_ram_aux_ckbp),
    .sigFromSrams_bore_6_ram_mcp_hold            (sigFromSrams_bore_6_ram_mcp_hold),
    .sigFromSrams_bore_6_cgen                    (sigFromSrams_bore_6_cgen),
    .sigFromSrams_bore_7_ram_hold                (sigFromSrams_bore_7_ram_hold),
    .sigFromSrams_bore_7_ram_bypass              (sigFromSrams_bore_7_ram_bypass),
    .sigFromSrams_bore_7_ram_bp_clken            (sigFromSrams_bore_7_ram_bp_clken),
    .sigFromSrams_bore_7_ram_aux_clk             (sigFromSrams_bore_7_ram_aux_clk),
    .sigFromSrams_bore_7_ram_aux_ckbp            (sigFromSrams_bore_7_ram_aux_ckbp),
    .sigFromSrams_bore_7_ram_mcp_hold            (sigFromSrams_bore_7_ram_mcp_hold),
    .sigFromSrams_bore_7_cgen                    (sigFromSrams_bore_7_cgen)
  );
  TageTable_1 tables_1 (
    .clock                                       (clock),
    .reset                                       (reset),
    .io_predictReadReq_valid                     (s0_fire),
    .io_predictReadReq_bits_setIdx
      (io_startPc_addr[10:2] ^ io_fromPhr_foldedPathHist_hist_4_foldedHist),
    .io_predictReadReq_bits_bankMask             (s0_bankMask),
    .io_trainReadReq_valid                       (tables_7_io_trainReadReq_valid),
    .io_trainReadReq_bits_setIdx                 (t0_setIdx_1),
    .io_trainReadReq_bits_bankMask               (t0_bankMask),
    .io_predictReadResp_entries_0_valid
      (_tables_1_io_predictReadResp_entries_0_valid),
    .io_predictReadResp_entries_0_tag
      (_tables_1_io_predictReadResp_entries_0_tag),
    .io_predictReadResp_entries_0_takenCtr_value
      (_tables_1_io_predictReadResp_entries_0_takenCtr_value),
    .io_predictReadResp_entries_1_valid
      (_tables_1_io_predictReadResp_entries_1_valid),
    .io_predictReadResp_entries_1_tag
      (_tables_1_io_predictReadResp_entries_1_tag),
    .io_predictReadResp_entries_1_takenCtr_value
      (_tables_1_io_predictReadResp_entries_1_takenCtr_value),
    .io_predictReadResp_usefulCtrs_0_value
      (_tables_1_io_predictReadResp_usefulCtrs_0_value),
    .io_predictReadResp_usefulCtrs_1_value
      (_tables_1_io_predictReadResp_usefulCtrs_1_value),
    .io_trainReadResp_entries_0_valid
      (_tables_1_io_trainReadResp_entries_0_valid),
    .io_trainReadResp_entries_0_tag
      (_tables_1_io_trainReadResp_entries_0_tag),
    .io_trainReadResp_entries_0_takenCtr_value
      (_tables_1_io_trainReadResp_entries_0_takenCtr_value),
    .io_trainReadResp_entries_1_valid
      (_tables_1_io_trainReadResp_entries_1_valid),
    .io_trainReadResp_entries_1_tag
      (_tables_1_io_trainReadResp_entries_1_tag),
    .io_trainReadResp_entries_1_takenCtr_value
      (_tables_1_io_trainReadResp_entries_1_takenCtr_value),
    .io_trainReadResp_usefulCtrs_0_value
      (_tables_1_io_trainReadResp_usefulCtrs_0_value),
    .io_trainReadResp_usefulCtrs_1_value
      (_tables_1_io_trainReadResp_usefulCtrs_1_value),
    .io_writeReq_valid                           (tables_1_io_writeReq_valid_probe),
    .io_writeReq_bits_setIdx                     (t2_setIdx_1),
    .io_writeReq_bits_bankMask                   (t2_bankMask),
    .io_writeReq_bits_wayMask                    ({writeWayMask_1_1, writeWayMask_1_0}),
    .io_writeReq_bits_actualTakenMask_0
      (allocateEn_2
         ? t2_allocateBranch_bits_taken
         : hitProvider_2
             ? hitProviderMask_0_2 & t2_branches_0_bits_taken | hitProviderMask_1_2
               & t2_branches_1_bits_taken | hitProviderMask_2_2 & t2_branches_2_bits_taken
               | hitProviderMask_3_2 & t2_branches_3_bits_taken | hitProviderMask_4_2
               & t2_branches_4_bits_taken | hitProviderMask_5_2 & t2_branches_5_bits_taken
               | hitProviderMask_6_2 & t2_branches_6_bits_taken | hitProviderMask_7_2
               & t2_branches_7_bits_taken
             : hitAltMask_0_2 & t2_branches_0_bits_taken | hitAltMask_1_2
               & t2_branches_1_bits_taken | hitAltMask_2_2 & t2_branches_2_bits_taken
               | hitAltMask_3_2 & t2_branches_3_bits_taken | hitAltMask_4_2
               & t2_branches_4_bits_taken | hitAltMask_5_2 & t2_branches_5_bits_taken
               | hitAltMask_6_2 & t2_branches_6_bits_taken | hitAltMask_7_2
               & t2_branches_7_bits_taken),
    .io_writeReq_bits_actualTakenMask_1
      (allocateEn_3
         ? t2_allocateBranch_bits_taken
         : hitProvider_3
             ? hitProviderMask_0_3 & t2_branches_0_bits_taken | hitProviderMask_1_3
               & t2_branches_1_bits_taken | hitProviderMask_2_3 & t2_branches_2_bits_taken
               | hitProviderMask_3_3 & t2_branches_3_bits_taken | hitProviderMask_4_3
               & t2_branches_4_bits_taken | hitProviderMask_5_3 & t2_branches_5_bits_taken
               | hitProviderMask_6_3 & t2_branches_6_bits_taken | hitProviderMask_7_3
               & t2_branches_7_bits_taken
             : hitAltMask_0_3 & t2_branches_0_bits_taken | hitAltMask_1_3
               & t2_branches_1_bits_taken | hitAltMask_2_3 & t2_branches_2_bits_taken
               | hitAltMask_3_3 & t2_branches_3_bits_taken | hitAltMask_4_3
               & t2_branches_4_bits_taken | hitAltMask_5_3 & t2_branches_5_bits_taken
               | hitAltMask_6_3 & t2_branches_6_bits_taken | hitAltMask_7_3
               & t2_branches_7_bits_taken),
    .io_writeReq_bits_entries_0_valid
      (allocateEn_2
       | (hitProvider_2
            ? hitProviderMask_0_2 | hitProviderMask_1_2 | hitProviderMask_2_2
              | hitProviderMask_3_2 | hitProviderMask_4_2 | hitProviderMask_5_2
              | hitProviderMask_6_2 | hitProviderMask_7_2
            : hitAltMask_0_2 | hitAltMask_1_2 | hitAltMask_2_2 | hitAltMask_3_2
              | hitAltMask_4_2 | hitAltMask_5_2 | hitAltMask_6_2 | hitAltMask_7_2)),
    .io_writeReq_bits_entries_0_tag
      (allocateEn_2
         ? t2_allocateEntry_tag
         : hitProvider_2
             ? (hitProviderMask_0_2 ? t2_trainInfoVec_provider_tag : 13'h0)
               | (hitProviderMask_1_2 ? t2_trainInfoVec_provider_1_tag : 13'h0)
               | (hitProviderMask_2_2 ? t2_trainInfoVec_provider_2_tag : 13'h0)
               | (hitProviderMask_3_2 ? t2_trainInfoVec_provider_3_tag : 13'h0)
               | (hitProviderMask_4_2 ? t2_trainInfoVec_provider_4_tag : 13'h0)
               | (hitProviderMask_5_2 ? t2_trainInfoVec_provider_5_tag : 13'h0)
               | (hitProviderMask_6_2 ? t2_trainInfoVec_provider_6_tag : 13'h0)
               | (hitProviderMask_7_2 ? t2_trainInfoVec_provider_7_tag : 13'h0)
             : (_GEN_99 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_tag)
               | (_GEN_100 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_3_tag)
               | (_GEN_101 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_6_tag)
               | (_GEN_102 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_9_tag)
               | (_GEN_103 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_12_tag)
               | (_GEN_104 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_15_tag)
               | (_GEN_105 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_18_tag)
               | (_GEN_106 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_21_tag)),
    .io_writeReq_bits_entries_0_takenCtr_value
      (allocateEn_2
         ? t2_allocateEntry_takenCtr_value
         : hitProvider_2
             ? (hitProviderMask_0_2 ? condTraceVec_0_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_1_2 ? condTraceVec_1_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_2_2 ? condTraceVec_2_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_3_2 ? condTraceVec_3_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_4_2 ? condTraceVec_4_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_5_2 ? condTraceVec_5_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_6_2 ? condTraceVec_6_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_7_2 ? condTraceVec_7_providerTakenCtr_value : 3'h0)
             : (hitAltMask_0_2 ? condTraceVec_0_altTakenCtr_value : 3'h0)
               | (hitAltMask_1_2 ? condTraceVec_1_altTakenCtr_value : 3'h0)
               | (hitAltMask_2_2 ? condTraceVec_2_altTakenCtr_value : 3'h0)
               | (hitAltMask_3_2 ? condTraceVec_3_altTakenCtr_value : 3'h0)
               | (hitAltMask_4_2 ? condTraceVec_4_altTakenCtr_value : 3'h0)
               | (hitAltMask_5_2 ? condTraceVec_5_altTakenCtr_value : 3'h0)
               | (hitAltMask_6_2 ? condTraceVec_6_altTakenCtr_value : 3'h0)
               | (hitAltMask_7_2 ? condTraceVec_7_altTakenCtr_value : 3'h0)),
    .io_writeReq_bits_entries_1_valid
      (allocateEn_3
       | (hitProvider_3
            ? hitProviderMask_0_3 | hitProviderMask_1_3 | hitProviderMask_2_3
              | hitProviderMask_3_3 | hitProviderMask_4_3 | hitProviderMask_5_3
              | hitProviderMask_6_3 | hitProviderMask_7_3
            : hitAltMask_0_3 | hitAltMask_1_3 | hitAltMask_2_3 | hitAltMask_3_3
              | hitAltMask_4_3 | hitAltMask_5_3 | hitAltMask_6_3 | hitAltMask_7_3)),
    .io_writeReq_bits_entries_1_tag
      (allocateEn_3
         ? t2_allocateEntry_tag
         : hitProvider_3
             ? (hitProviderMask_0_3 ? t2_trainInfoVec_provider_tag : 13'h0)
               | (hitProviderMask_1_3 ? t2_trainInfoVec_provider_1_tag : 13'h0)
               | (hitProviderMask_2_3 ? t2_trainInfoVec_provider_2_tag : 13'h0)
               | (hitProviderMask_3_3 ? t2_trainInfoVec_provider_3_tag : 13'h0)
               | (hitProviderMask_4_3 ? t2_trainInfoVec_provider_4_tag : 13'h0)
               | (hitProviderMask_5_3 ? t2_trainInfoVec_provider_5_tag : 13'h0)
               | (hitProviderMask_6_3 ? t2_trainInfoVec_provider_6_tag : 13'h0)
               | (hitProviderMask_7_3 ? t2_trainInfoVec_provider_7_tag : 13'h0)
             : (_GEN_107 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_tag)
               | (_GEN_108 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_3_tag)
               | (_GEN_109 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_6_tag)
               | (_GEN_110 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_9_tag)
               | (_GEN_111 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_12_tag)
               | (_GEN_112 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_15_tag)
               | (_GEN_113 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_18_tag)
               | (_GEN_114 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_21_tag)),
    .io_writeReq_bits_entries_1_takenCtr_value
      (allocateEn_3
         ? t2_allocateEntry_takenCtr_value
         : hitProvider_3
             ? (hitProviderMask_0_3 ? condTraceVec_0_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_1_3 ? condTraceVec_1_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_2_3 ? condTraceVec_2_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_3_3 ? condTraceVec_3_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_4_3 ? condTraceVec_4_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_5_3 ? condTraceVec_5_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_6_3 ? condTraceVec_6_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_7_3 ? condTraceVec_7_providerTakenCtr_value : 3'h0)
             : (hitAltMask_0_3 ? condTraceVec_0_altTakenCtr_value : 3'h0)
               | (hitAltMask_1_3 ? condTraceVec_1_altTakenCtr_value : 3'h0)
               | (hitAltMask_2_3 ? condTraceVec_2_altTakenCtr_value : 3'h0)
               | (hitAltMask_3_3 ? condTraceVec_3_altTakenCtr_value : 3'h0)
               | (hitAltMask_4_3 ? condTraceVec_4_altTakenCtr_value : 3'h0)
               | (hitAltMask_5_3 ? condTraceVec_5_altTakenCtr_value : 3'h0)
               | (hitAltMask_6_3 ? condTraceVec_6_altTakenCtr_value : 3'h0)
               | (hitAltMask_7_3 ? condTraceVec_7_altTakenCtr_value : 3'h0)),
    .io_writeReq_bits_usefulCtrs_0_value
      (allocateEn_2
         ? 2'h0
         : hitProvider_2
             ? (hitProviderMask_0_2 ? t2_trainInfoVec_providerNewUsefulCtr_value : 2'h0)
               | (hitProviderMask_1_2
                    ? t2_trainInfoVec_providerNewUsefulCtr_1_value
                    : 2'h0)
               | (hitProviderMask_2_2
                    ? t2_trainInfoVec_providerNewUsefulCtr_2_value
                    : 2'h0)
               | (hitProviderMask_3_2
                    ? t2_trainInfoVec_providerNewUsefulCtr_3_value
                    : 2'h0)
               | (hitProviderMask_4_2
                    ? t2_trainInfoVec_providerNewUsefulCtr_4_value
                    : 2'h0)
               | (hitProviderMask_5_2
                    ? t2_trainInfoVec_providerNewUsefulCtr_5_value
                    : 2'h0)
               | (hitProviderMask_6_2
                    ? t2_trainInfoVec_providerNewUsefulCtr_6_value
                    : 2'h0)
               | (hitProviderMask_7_2
                    ? t2_trainInfoVec_providerNewUsefulCtr_7_value
                    : 2'h0)
             : (_GEN_99 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_usefulCtr_value)
               | (_GEN_100 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_3_usefulCtr_value)
               | (_GEN_101 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_6_usefulCtr_value)
               | (_GEN_102 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_9_usefulCtr_value)
               | (_GEN_103 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_12_usefulCtr_value)
               | (_GEN_104 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_15_usefulCtr_value)
               | (_GEN_105 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_18_usefulCtr_value)
               | (_GEN_106 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_21_usefulCtr_value)),
    .io_writeReq_bits_usefulCtrs_1_value
      (allocateEn_3
         ? 2'h0
         : hitProvider_3
             ? (hitProviderMask_0_3 ? t2_trainInfoVec_providerNewUsefulCtr_value : 2'h0)
               | (hitProviderMask_1_3
                    ? t2_trainInfoVec_providerNewUsefulCtr_1_value
                    : 2'h0)
               | (hitProviderMask_2_3
                    ? t2_trainInfoVec_providerNewUsefulCtr_2_value
                    : 2'h0)
               | (hitProviderMask_3_3
                    ? t2_trainInfoVec_providerNewUsefulCtr_3_value
                    : 2'h0)
               | (hitProviderMask_4_3
                    ? t2_trainInfoVec_providerNewUsefulCtr_4_value
                    : 2'h0)
               | (hitProviderMask_5_3
                    ? t2_trainInfoVec_providerNewUsefulCtr_5_value
                    : 2'h0)
               | (hitProviderMask_6_3
                    ? t2_trainInfoVec_providerNewUsefulCtr_6_value
                    : 2'h0)
               | (hitProviderMask_7_3
                    ? t2_trainInfoVec_providerNewUsefulCtr_7_value
                    : 2'h0)
             : (_GEN_107 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_usefulCtr_value)
               | (_GEN_108 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_3_usefulCtr_value)
               | (_GEN_109 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_6_usefulCtr_value)
               | (_GEN_110 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_9_usefulCtr_value)
               | (_GEN_111 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_12_usefulCtr_value)
               | (_GEN_112 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_15_usefulCtr_value)
               | (_GEN_113 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_18_usefulCtr_value)
               | (_GEN_114 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_21_usefulCtr_value)),
    .io_resetUseful                              (t2_fire & (&usefulResetCtr_value)),
    .io_resetDone                                (_tables_1_io_resetDone),
    .boreChildrenBd_bore_addr                    (boreChildrenBd_bore_8_addr),
    .boreChildrenBd_bore_addr_rd                 (boreChildrenBd_bore_8_addr_rd),
    .boreChildrenBd_bore_wdata                   (boreChildrenBd_bore_8_wdata),
    .boreChildrenBd_bore_wmask                   (boreChildrenBd_bore_8_wmask),
    .boreChildrenBd_bore_re                      (boreChildrenBd_bore_8_re),
    .boreChildrenBd_bore_we                      (boreChildrenBd_bore_8_we),
    .boreChildrenBd_bore_rdata                   (boreChildrenBd_bore_8_rdata),
    .boreChildrenBd_bore_ack                     (boreChildrenBd_bore_8_ack),
    .boreChildrenBd_bore_selectedOH              (boreChildrenBd_bore_8_selectedOH),
    .boreChildrenBd_bore_array                   (boreChildrenBd_bore_8_array),
    .boreChildrenBd_bore_1_addr                  (boreChildrenBd_bore_9_addr),
    .boreChildrenBd_bore_1_addr_rd               (boreChildrenBd_bore_9_addr_rd),
    .boreChildrenBd_bore_1_wdata                 (boreChildrenBd_bore_9_wdata),
    .boreChildrenBd_bore_1_wmask                 (boreChildrenBd_bore_9_wmask),
    .boreChildrenBd_bore_1_re                    (boreChildrenBd_bore_9_re),
    .boreChildrenBd_bore_1_we                    (boreChildrenBd_bore_9_we),
    .boreChildrenBd_bore_1_rdata                 (boreChildrenBd_bore_9_rdata),
    .boreChildrenBd_bore_1_ack                   (boreChildrenBd_bore_9_ack),
    .boreChildrenBd_bore_1_selectedOH            (boreChildrenBd_bore_9_selectedOH),
    .boreChildrenBd_bore_1_array                 (boreChildrenBd_bore_9_array),
    .boreChildrenBd_bore_2_addr                  (boreChildrenBd_bore_10_addr),
    .boreChildrenBd_bore_2_addr_rd               (boreChildrenBd_bore_10_addr_rd),
    .boreChildrenBd_bore_2_wdata                 (boreChildrenBd_bore_10_wdata),
    .boreChildrenBd_bore_2_wmask                 (boreChildrenBd_bore_10_wmask),
    .boreChildrenBd_bore_2_re                    (boreChildrenBd_bore_10_re),
    .boreChildrenBd_bore_2_we                    (boreChildrenBd_bore_10_we),
    .boreChildrenBd_bore_2_rdata                 (boreChildrenBd_bore_10_rdata),
    .boreChildrenBd_bore_2_ack                   (boreChildrenBd_bore_10_ack),
    .boreChildrenBd_bore_2_selectedOH            (boreChildrenBd_bore_10_selectedOH),
    .boreChildrenBd_bore_2_array                 (boreChildrenBd_bore_10_array),
    .boreChildrenBd_bore_3_addr                  (boreChildrenBd_bore_11_addr),
    .boreChildrenBd_bore_3_addr_rd               (boreChildrenBd_bore_11_addr_rd),
    .boreChildrenBd_bore_3_wdata                 (boreChildrenBd_bore_11_wdata),
    .boreChildrenBd_bore_3_wmask                 (boreChildrenBd_bore_11_wmask),
    .boreChildrenBd_bore_3_re                    (boreChildrenBd_bore_11_re),
    .boreChildrenBd_bore_3_we                    (boreChildrenBd_bore_11_we),
    .boreChildrenBd_bore_3_rdata                 (boreChildrenBd_bore_11_rdata),
    .boreChildrenBd_bore_3_ack                   (boreChildrenBd_bore_11_ack),
    .boreChildrenBd_bore_3_selectedOH            (boreChildrenBd_bore_11_selectedOH),
    .boreChildrenBd_bore_3_array                 (boreChildrenBd_bore_11_array),
    .boreChildrenBd_bore_4_addr                  (boreChildrenBd_bore_12_addr),
    .boreChildrenBd_bore_4_addr_rd               (boreChildrenBd_bore_12_addr_rd),
    .boreChildrenBd_bore_4_wdata                 (boreChildrenBd_bore_12_wdata),
    .boreChildrenBd_bore_4_wmask                 (boreChildrenBd_bore_12_wmask),
    .boreChildrenBd_bore_4_re                    (boreChildrenBd_bore_12_re),
    .boreChildrenBd_bore_4_we                    (boreChildrenBd_bore_12_we),
    .boreChildrenBd_bore_4_rdata                 (boreChildrenBd_bore_12_rdata),
    .boreChildrenBd_bore_4_ack                   (boreChildrenBd_bore_12_ack),
    .boreChildrenBd_bore_4_selectedOH            (boreChildrenBd_bore_12_selectedOH),
    .boreChildrenBd_bore_4_array                 (boreChildrenBd_bore_12_array),
    .boreChildrenBd_bore_5_addr                  (boreChildrenBd_bore_13_addr),
    .boreChildrenBd_bore_5_addr_rd               (boreChildrenBd_bore_13_addr_rd),
    .boreChildrenBd_bore_5_wdata                 (boreChildrenBd_bore_13_wdata),
    .boreChildrenBd_bore_5_wmask                 (boreChildrenBd_bore_13_wmask),
    .boreChildrenBd_bore_5_re                    (boreChildrenBd_bore_13_re),
    .boreChildrenBd_bore_5_we                    (boreChildrenBd_bore_13_we),
    .boreChildrenBd_bore_5_rdata                 (boreChildrenBd_bore_13_rdata),
    .boreChildrenBd_bore_5_ack                   (boreChildrenBd_bore_13_ack),
    .boreChildrenBd_bore_5_selectedOH            (boreChildrenBd_bore_13_selectedOH),
    .boreChildrenBd_bore_5_array                 (boreChildrenBd_bore_13_array),
    .boreChildrenBd_bore_6_addr                  (boreChildrenBd_bore_14_addr),
    .boreChildrenBd_bore_6_addr_rd               (boreChildrenBd_bore_14_addr_rd),
    .boreChildrenBd_bore_6_wdata                 (boreChildrenBd_bore_14_wdata),
    .boreChildrenBd_bore_6_wmask                 (boreChildrenBd_bore_14_wmask),
    .boreChildrenBd_bore_6_re                    (boreChildrenBd_bore_14_re),
    .boreChildrenBd_bore_6_we                    (boreChildrenBd_bore_14_we),
    .boreChildrenBd_bore_6_rdata                 (boreChildrenBd_bore_14_rdata),
    .boreChildrenBd_bore_6_ack                   (boreChildrenBd_bore_14_ack),
    .boreChildrenBd_bore_6_selectedOH            (boreChildrenBd_bore_14_selectedOH),
    .boreChildrenBd_bore_6_array                 (boreChildrenBd_bore_14_array),
    .boreChildrenBd_bore_7_addr                  (boreChildrenBd_bore_15_addr),
    .boreChildrenBd_bore_7_addr_rd               (boreChildrenBd_bore_15_addr_rd),
    .boreChildrenBd_bore_7_wdata                 (boreChildrenBd_bore_15_wdata),
    .boreChildrenBd_bore_7_wmask                 (boreChildrenBd_bore_15_wmask),
    .boreChildrenBd_bore_7_re                    (boreChildrenBd_bore_15_re),
    .boreChildrenBd_bore_7_we                    (boreChildrenBd_bore_15_we),
    .boreChildrenBd_bore_7_rdata                 (boreChildrenBd_bore_15_rdata),
    .boreChildrenBd_bore_7_ack                   (boreChildrenBd_bore_15_ack),
    .boreChildrenBd_bore_7_selectedOH            (boreChildrenBd_bore_15_selectedOH),
    .boreChildrenBd_bore_7_array                 (boreChildrenBd_bore_15_array),
    .sigFromSrams_bore_ram_hold                  (sigFromSrams_bore_8_ram_hold),
    .sigFromSrams_bore_ram_bypass                (sigFromSrams_bore_8_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken              (sigFromSrams_bore_8_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk               (sigFromSrams_bore_8_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp              (sigFromSrams_bore_8_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold              (sigFromSrams_bore_8_ram_mcp_hold),
    .sigFromSrams_bore_cgen                      (sigFromSrams_bore_8_cgen),
    .sigFromSrams_bore_1_ram_hold                (sigFromSrams_bore_9_ram_hold),
    .sigFromSrams_bore_1_ram_bypass              (sigFromSrams_bore_9_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken            (sigFromSrams_bore_9_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk             (sigFromSrams_bore_9_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp            (sigFromSrams_bore_9_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold            (sigFromSrams_bore_9_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen                    (sigFromSrams_bore_9_cgen),
    .sigFromSrams_bore_2_ram_hold                (sigFromSrams_bore_10_ram_hold),
    .sigFromSrams_bore_2_ram_bypass              (sigFromSrams_bore_10_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken            (sigFromSrams_bore_10_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk             (sigFromSrams_bore_10_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp            (sigFromSrams_bore_10_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold            (sigFromSrams_bore_10_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen                    (sigFromSrams_bore_10_cgen),
    .sigFromSrams_bore_3_ram_hold                (sigFromSrams_bore_11_ram_hold),
    .sigFromSrams_bore_3_ram_bypass              (sigFromSrams_bore_11_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken            (sigFromSrams_bore_11_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk             (sigFromSrams_bore_11_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp            (sigFromSrams_bore_11_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold            (sigFromSrams_bore_11_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen                    (sigFromSrams_bore_11_cgen),
    .sigFromSrams_bore_4_ram_hold                (sigFromSrams_bore_12_ram_hold),
    .sigFromSrams_bore_4_ram_bypass              (sigFromSrams_bore_12_ram_bypass),
    .sigFromSrams_bore_4_ram_bp_clken            (sigFromSrams_bore_12_ram_bp_clken),
    .sigFromSrams_bore_4_ram_aux_clk             (sigFromSrams_bore_12_ram_aux_clk),
    .sigFromSrams_bore_4_ram_aux_ckbp            (sigFromSrams_bore_12_ram_aux_ckbp),
    .sigFromSrams_bore_4_ram_mcp_hold            (sigFromSrams_bore_12_ram_mcp_hold),
    .sigFromSrams_bore_4_cgen                    (sigFromSrams_bore_12_cgen),
    .sigFromSrams_bore_5_ram_hold                (sigFromSrams_bore_13_ram_hold),
    .sigFromSrams_bore_5_ram_bypass              (sigFromSrams_bore_13_ram_bypass),
    .sigFromSrams_bore_5_ram_bp_clken            (sigFromSrams_bore_13_ram_bp_clken),
    .sigFromSrams_bore_5_ram_aux_clk             (sigFromSrams_bore_13_ram_aux_clk),
    .sigFromSrams_bore_5_ram_aux_ckbp            (sigFromSrams_bore_13_ram_aux_ckbp),
    .sigFromSrams_bore_5_ram_mcp_hold            (sigFromSrams_bore_13_ram_mcp_hold),
    .sigFromSrams_bore_5_cgen                    (sigFromSrams_bore_13_cgen),
    .sigFromSrams_bore_6_ram_hold                (sigFromSrams_bore_14_ram_hold),
    .sigFromSrams_bore_6_ram_bypass              (sigFromSrams_bore_14_ram_bypass),
    .sigFromSrams_bore_6_ram_bp_clken            (sigFromSrams_bore_14_ram_bp_clken),
    .sigFromSrams_bore_6_ram_aux_clk             (sigFromSrams_bore_14_ram_aux_clk),
    .sigFromSrams_bore_6_ram_aux_ckbp            (sigFromSrams_bore_14_ram_aux_ckbp),
    .sigFromSrams_bore_6_ram_mcp_hold            (sigFromSrams_bore_14_ram_mcp_hold),
    .sigFromSrams_bore_6_cgen                    (sigFromSrams_bore_14_cgen),
    .sigFromSrams_bore_7_ram_hold                (sigFromSrams_bore_15_ram_hold),
    .sigFromSrams_bore_7_ram_bypass              (sigFromSrams_bore_15_ram_bypass),
    .sigFromSrams_bore_7_ram_bp_clken            (sigFromSrams_bore_15_ram_bp_clken),
    .sigFromSrams_bore_7_ram_aux_clk             (sigFromSrams_bore_15_ram_aux_clk),
    .sigFromSrams_bore_7_ram_aux_ckbp            (sigFromSrams_bore_15_ram_aux_ckbp),
    .sigFromSrams_bore_7_ram_mcp_hold            (sigFromSrams_bore_15_ram_mcp_hold),
    .sigFromSrams_bore_7_cgen                    (sigFromSrams_bore_15_cgen)
  );
  TageTable_2 tables_2 (
    .clock                                       (clock),
    .reset                                       (reset),
    .io_predictReadReq_valid                     (s0_fire),
    .io_predictReadReq_bits_setIdx
      (io_startPc_addr[10:2] ^ io_fromPhr_foldedPathHist_hist_12_foldedHist),
    .io_predictReadReq_bits_bankMask             (s0_bankMask),
    .io_trainReadReq_valid                       (tables_7_io_trainReadReq_valid),
    .io_trainReadReq_bits_setIdx                 (t0_setIdx_2),
    .io_trainReadReq_bits_bankMask               (t0_bankMask),
    .io_predictReadResp_entries_0_valid
      (_tables_2_io_predictReadResp_entries_0_valid),
    .io_predictReadResp_entries_0_tag
      (_tables_2_io_predictReadResp_entries_0_tag),
    .io_predictReadResp_entries_0_takenCtr_value
      (_tables_2_io_predictReadResp_entries_0_takenCtr_value),
    .io_predictReadResp_entries_1_valid
      (_tables_2_io_predictReadResp_entries_1_valid),
    .io_predictReadResp_entries_1_tag
      (_tables_2_io_predictReadResp_entries_1_tag),
    .io_predictReadResp_entries_1_takenCtr_value
      (_tables_2_io_predictReadResp_entries_1_takenCtr_value),
    .io_predictReadResp_usefulCtrs_0_value
      (_tables_2_io_predictReadResp_usefulCtrs_0_value),
    .io_predictReadResp_usefulCtrs_1_value
      (_tables_2_io_predictReadResp_usefulCtrs_1_value),
    .io_trainReadResp_entries_0_valid
      (_tables_2_io_trainReadResp_entries_0_valid),
    .io_trainReadResp_entries_0_tag
      (_tables_2_io_trainReadResp_entries_0_tag),
    .io_trainReadResp_entries_0_takenCtr_value
      (_tables_2_io_trainReadResp_entries_0_takenCtr_value),
    .io_trainReadResp_entries_1_valid
      (_tables_2_io_trainReadResp_entries_1_valid),
    .io_trainReadResp_entries_1_tag
      (_tables_2_io_trainReadResp_entries_1_tag),
    .io_trainReadResp_entries_1_takenCtr_value
      (_tables_2_io_trainReadResp_entries_1_takenCtr_value),
    .io_trainReadResp_usefulCtrs_0_value
      (_tables_2_io_trainReadResp_usefulCtrs_0_value),
    .io_trainReadResp_usefulCtrs_1_value
      (_tables_2_io_trainReadResp_usefulCtrs_1_value),
    .io_writeReq_valid                           (tables_2_io_writeReq_valid_probe),
    .io_writeReq_bits_setIdx                     (t2_setIdx_2),
    .io_writeReq_bits_bankMask                   (t2_bankMask),
    .io_writeReq_bits_wayMask                    ({writeWayMask_2_1, writeWayMask_2_0}),
    .io_writeReq_bits_actualTakenMask_0
      (allocateEn_4
         ? t2_allocateBranch_bits_taken
         : hitProvider_4
             ? hitProviderMask_0_4 & t2_branches_0_bits_taken | hitProviderMask_1_4
               & t2_branches_1_bits_taken | hitProviderMask_2_4 & t2_branches_2_bits_taken
               | hitProviderMask_3_4 & t2_branches_3_bits_taken | hitProviderMask_4_4
               & t2_branches_4_bits_taken | hitProviderMask_5_4 & t2_branches_5_bits_taken
               | hitProviderMask_6_4 & t2_branches_6_bits_taken | hitProviderMask_7_4
               & t2_branches_7_bits_taken
             : hitAltMask_0_4 & t2_branches_0_bits_taken | hitAltMask_1_4
               & t2_branches_1_bits_taken | hitAltMask_2_4 & t2_branches_2_bits_taken
               | hitAltMask_3_4 & t2_branches_3_bits_taken | hitAltMask_4_4
               & t2_branches_4_bits_taken | hitAltMask_5_4 & t2_branches_5_bits_taken
               | hitAltMask_6_4 & t2_branches_6_bits_taken | hitAltMask_7_4
               & t2_branches_7_bits_taken),
    .io_writeReq_bits_actualTakenMask_1
      (allocateEn_5
         ? t2_allocateBranch_bits_taken
         : hitProvider_5
             ? hitProviderMask_0_5 & t2_branches_0_bits_taken | hitProviderMask_1_5
               & t2_branches_1_bits_taken | hitProviderMask_2_5 & t2_branches_2_bits_taken
               | hitProviderMask_3_5 & t2_branches_3_bits_taken | hitProviderMask_4_5
               & t2_branches_4_bits_taken | hitProviderMask_5_5 & t2_branches_5_bits_taken
               | hitProviderMask_6_5 & t2_branches_6_bits_taken | hitProviderMask_7_5
               & t2_branches_7_bits_taken
             : hitAltMask_0_5 & t2_branches_0_bits_taken | hitAltMask_1_5
               & t2_branches_1_bits_taken | hitAltMask_2_5 & t2_branches_2_bits_taken
               | hitAltMask_3_5 & t2_branches_3_bits_taken | hitAltMask_4_5
               & t2_branches_4_bits_taken | hitAltMask_5_5 & t2_branches_5_bits_taken
               | hitAltMask_6_5 & t2_branches_6_bits_taken | hitAltMask_7_5
               & t2_branches_7_bits_taken),
    .io_writeReq_bits_entries_0_valid
      (allocateEn_4
       | (hitProvider_4
            ? hitProviderMask_0_4 | hitProviderMask_1_4 | hitProviderMask_2_4
              | hitProviderMask_3_4 | hitProviderMask_4_4 | hitProviderMask_5_4
              | hitProviderMask_6_4 | hitProviderMask_7_4
            : hitAltMask_0_4 | hitAltMask_1_4 | hitAltMask_2_4 | hitAltMask_3_4
              | hitAltMask_4_4 | hitAltMask_5_4 | hitAltMask_6_4 | hitAltMask_7_4)),
    .io_writeReq_bits_entries_0_tag
      (allocateEn_4
         ? t2_allocateEntry_tag
         : hitProvider_4
             ? (hitProviderMask_0_4 ? t2_trainInfoVec_provider_tag : 13'h0)
               | (hitProviderMask_1_4 ? t2_trainInfoVec_provider_1_tag : 13'h0)
               | (hitProviderMask_2_4 ? t2_trainInfoVec_provider_2_tag : 13'h0)
               | (hitProviderMask_3_4 ? t2_trainInfoVec_provider_3_tag : 13'h0)
               | (hitProviderMask_4_4 ? t2_trainInfoVec_provider_4_tag : 13'h0)
               | (hitProviderMask_5_4 ? t2_trainInfoVec_provider_5_tag : 13'h0)
               | (hitProviderMask_6_4 ? t2_trainInfoVec_provider_6_tag : 13'h0)
               | (hitProviderMask_7_4 ? t2_trainInfoVec_provider_7_tag : 13'h0)
             : (_GEN_115 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_tag)
               | (_GEN_116 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_3_tag)
               | (_GEN_117 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_6_tag)
               | (_GEN_118 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_9_tag)
               | (_GEN_119 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_12_tag)
               | (_GEN_120 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_15_tag)
               | (_GEN_121 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_18_tag)
               | (_GEN_122 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_21_tag)),
    .io_writeReq_bits_entries_0_takenCtr_value
      (allocateEn_4
         ? t2_allocateEntry_takenCtr_value
         : hitProvider_4
             ? (hitProviderMask_0_4 ? condTraceVec_0_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_1_4 ? condTraceVec_1_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_2_4 ? condTraceVec_2_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_3_4 ? condTraceVec_3_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_4_4 ? condTraceVec_4_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_5_4 ? condTraceVec_5_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_6_4 ? condTraceVec_6_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_7_4 ? condTraceVec_7_providerTakenCtr_value : 3'h0)
             : (hitAltMask_0_4 ? condTraceVec_0_altTakenCtr_value : 3'h0)
               | (hitAltMask_1_4 ? condTraceVec_1_altTakenCtr_value : 3'h0)
               | (hitAltMask_2_4 ? condTraceVec_2_altTakenCtr_value : 3'h0)
               | (hitAltMask_3_4 ? condTraceVec_3_altTakenCtr_value : 3'h0)
               | (hitAltMask_4_4 ? condTraceVec_4_altTakenCtr_value : 3'h0)
               | (hitAltMask_5_4 ? condTraceVec_5_altTakenCtr_value : 3'h0)
               | (hitAltMask_6_4 ? condTraceVec_6_altTakenCtr_value : 3'h0)
               | (hitAltMask_7_4 ? condTraceVec_7_altTakenCtr_value : 3'h0)),
    .io_writeReq_bits_entries_1_valid
      (allocateEn_5
       | (hitProvider_5
            ? hitProviderMask_0_5 | hitProviderMask_1_5 | hitProviderMask_2_5
              | hitProviderMask_3_5 | hitProviderMask_4_5 | hitProviderMask_5_5
              | hitProviderMask_6_5 | hitProviderMask_7_5
            : hitAltMask_0_5 | hitAltMask_1_5 | hitAltMask_2_5 | hitAltMask_3_5
              | hitAltMask_4_5 | hitAltMask_5_5 | hitAltMask_6_5 | hitAltMask_7_5)),
    .io_writeReq_bits_entries_1_tag
      (allocateEn_5
         ? t2_allocateEntry_tag
         : hitProvider_5
             ? (hitProviderMask_0_5 ? t2_trainInfoVec_provider_tag : 13'h0)
               | (hitProviderMask_1_5 ? t2_trainInfoVec_provider_1_tag : 13'h0)
               | (hitProviderMask_2_5 ? t2_trainInfoVec_provider_2_tag : 13'h0)
               | (hitProviderMask_3_5 ? t2_trainInfoVec_provider_3_tag : 13'h0)
               | (hitProviderMask_4_5 ? t2_trainInfoVec_provider_4_tag : 13'h0)
               | (hitProviderMask_5_5 ? t2_trainInfoVec_provider_5_tag : 13'h0)
               | (hitProviderMask_6_5 ? t2_trainInfoVec_provider_6_tag : 13'h0)
               | (hitProviderMask_7_5 ? t2_trainInfoVec_provider_7_tag : 13'h0)
             : (_GEN_123 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_tag)
               | (_GEN_124 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_3_tag)
               | (_GEN_125 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_6_tag)
               | (_GEN_126 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_9_tag)
               | (_GEN_127 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_12_tag)
               | (_GEN_128 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_15_tag)
               | (_GEN_129 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_18_tag)
               | (_GEN_130 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_21_tag)),
    .io_writeReq_bits_entries_1_takenCtr_value
      (allocateEn_5
         ? t2_allocateEntry_takenCtr_value
         : hitProvider_5
             ? (hitProviderMask_0_5 ? condTraceVec_0_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_1_5 ? condTraceVec_1_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_2_5 ? condTraceVec_2_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_3_5 ? condTraceVec_3_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_4_5 ? condTraceVec_4_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_5_5 ? condTraceVec_5_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_6_5 ? condTraceVec_6_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_7_5 ? condTraceVec_7_providerTakenCtr_value : 3'h0)
             : (hitAltMask_0_5 ? condTraceVec_0_altTakenCtr_value : 3'h0)
               | (hitAltMask_1_5 ? condTraceVec_1_altTakenCtr_value : 3'h0)
               | (hitAltMask_2_5 ? condTraceVec_2_altTakenCtr_value : 3'h0)
               | (hitAltMask_3_5 ? condTraceVec_3_altTakenCtr_value : 3'h0)
               | (hitAltMask_4_5 ? condTraceVec_4_altTakenCtr_value : 3'h0)
               | (hitAltMask_5_5 ? condTraceVec_5_altTakenCtr_value : 3'h0)
               | (hitAltMask_6_5 ? condTraceVec_6_altTakenCtr_value : 3'h0)
               | (hitAltMask_7_5 ? condTraceVec_7_altTakenCtr_value : 3'h0)),
    .io_writeReq_bits_usefulCtrs_0_value
      (allocateEn_4
         ? 2'h0
         : hitProvider_4
             ? (hitProviderMask_0_4 ? t2_trainInfoVec_providerNewUsefulCtr_value : 2'h0)
               | (hitProviderMask_1_4
                    ? t2_trainInfoVec_providerNewUsefulCtr_1_value
                    : 2'h0)
               | (hitProviderMask_2_4
                    ? t2_trainInfoVec_providerNewUsefulCtr_2_value
                    : 2'h0)
               | (hitProviderMask_3_4
                    ? t2_trainInfoVec_providerNewUsefulCtr_3_value
                    : 2'h0)
               | (hitProviderMask_4_4
                    ? t2_trainInfoVec_providerNewUsefulCtr_4_value
                    : 2'h0)
               | (hitProviderMask_5_4
                    ? t2_trainInfoVec_providerNewUsefulCtr_5_value
                    : 2'h0)
               | (hitProviderMask_6_4
                    ? t2_trainInfoVec_providerNewUsefulCtr_6_value
                    : 2'h0)
               | (hitProviderMask_7_4
                    ? t2_trainInfoVec_providerNewUsefulCtr_7_value
                    : 2'h0)
             : (_GEN_115 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_usefulCtr_value)
               | (_GEN_116 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_3_usefulCtr_value)
               | (_GEN_117 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_6_usefulCtr_value)
               | (_GEN_118 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_9_usefulCtr_value)
               | (_GEN_119 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_12_usefulCtr_value)
               | (_GEN_120 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_15_usefulCtr_value)
               | (_GEN_121 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_18_usefulCtr_value)
               | (_GEN_122 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_21_usefulCtr_value)),
    .io_writeReq_bits_usefulCtrs_1_value
      (allocateEn_5
         ? 2'h0
         : hitProvider_5
             ? (hitProviderMask_0_5 ? t2_trainInfoVec_providerNewUsefulCtr_value : 2'h0)
               | (hitProviderMask_1_5
                    ? t2_trainInfoVec_providerNewUsefulCtr_1_value
                    : 2'h0)
               | (hitProviderMask_2_5
                    ? t2_trainInfoVec_providerNewUsefulCtr_2_value
                    : 2'h0)
               | (hitProviderMask_3_5
                    ? t2_trainInfoVec_providerNewUsefulCtr_3_value
                    : 2'h0)
               | (hitProviderMask_4_5
                    ? t2_trainInfoVec_providerNewUsefulCtr_4_value
                    : 2'h0)
               | (hitProviderMask_5_5
                    ? t2_trainInfoVec_providerNewUsefulCtr_5_value
                    : 2'h0)
               | (hitProviderMask_6_5
                    ? t2_trainInfoVec_providerNewUsefulCtr_6_value
                    : 2'h0)
               | (hitProviderMask_7_5
                    ? t2_trainInfoVec_providerNewUsefulCtr_7_value
                    : 2'h0)
             : (_GEN_123 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_usefulCtr_value)
               | (_GEN_124 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_3_usefulCtr_value)
               | (_GEN_125 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_6_usefulCtr_value)
               | (_GEN_126 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_9_usefulCtr_value)
               | (_GEN_127 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_12_usefulCtr_value)
               | (_GEN_128 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_15_usefulCtr_value)
               | (_GEN_129 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_18_usefulCtr_value)
               | (_GEN_130 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_21_usefulCtr_value)),
    .io_resetUseful                              (t2_fire & (&usefulResetCtr_value)),
    .io_resetDone                                (_tables_2_io_resetDone),
    .boreChildrenBd_bore_addr                    (boreChildrenBd_bore_16_addr),
    .boreChildrenBd_bore_addr_rd                 (boreChildrenBd_bore_16_addr_rd),
    .boreChildrenBd_bore_wdata                   (boreChildrenBd_bore_16_wdata),
    .boreChildrenBd_bore_wmask                   (boreChildrenBd_bore_16_wmask),
    .boreChildrenBd_bore_re                      (boreChildrenBd_bore_16_re),
    .boreChildrenBd_bore_we                      (boreChildrenBd_bore_16_we),
    .boreChildrenBd_bore_rdata                   (boreChildrenBd_bore_16_rdata),
    .boreChildrenBd_bore_ack                     (boreChildrenBd_bore_16_ack),
    .boreChildrenBd_bore_selectedOH              (boreChildrenBd_bore_16_selectedOH),
    .boreChildrenBd_bore_array                   (boreChildrenBd_bore_16_array),
    .boreChildrenBd_bore_1_addr                  (boreChildrenBd_bore_17_addr),
    .boreChildrenBd_bore_1_addr_rd               (boreChildrenBd_bore_17_addr_rd),
    .boreChildrenBd_bore_1_wdata                 (boreChildrenBd_bore_17_wdata),
    .boreChildrenBd_bore_1_wmask                 (boreChildrenBd_bore_17_wmask),
    .boreChildrenBd_bore_1_re                    (boreChildrenBd_bore_17_re),
    .boreChildrenBd_bore_1_we                    (boreChildrenBd_bore_17_we),
    .boreChildrenBd_bore_1_rdata                 (boreChildrenBd_bore_17_rdata),
    .boreChildrenBd_bore_1_ack                   (boreChildrenBd_bore_17_ack),
    .boreChildrenBd_bore_1_selectedOH            (boreChildrenBd_bore_17_selectedOH),
    .boreChildrenBd_bore_1_array                 (boreChildrenBd_bore_17_array),
    .boreChildrenBd_bore_2_addr                  (boreChildrenBd_bore_18_addr),
    .boreChildrenBd_bore_2_addr_rd               (boreChildrenBd_bore_18_addr_rd),
    .boreChildrenBd_bore_2_wdata                 (boreChildrenBd_bore_18_wdata),
    .boreChildrenBd_bore_2_wmask                 (boreChildrenBd_bore_18_wmask),
    .boreChildrenBd_bore_2_re                    (boreChildrenBd_bore_18_re),
    .boreChildrenBd_bore_2_we                    (boreChildrenBd_bore_18_we),
    .boreChildrenBd_bore_2_rdata                 (boreChildrenBd_bore_18_rdata),
    .boreChildrenBd_bore_2_ack                   (boreChildrenBd_bore_18_ack),
    .boreChildrenBd_bore_2_selectedOH            (boreChildrenBd_bore_18_selectedOH),
    .boreChildrenBd_bore_2_array                 (boreChildrenBd_bore_18_array),
    .boreChildrenBd_bore_3_addr                  (boreChildrenBd_bore_19_addr),
    .boreChildrenBd_bore_3_addr_rd               (boreChildrenBd_bore_19_addr_rd),
    .boreChildrenBd_bore_3_wdata                 (boreChildrenBd_bore_19_wdata),
    .boreChildrenBd_bore_3_wmask                 (boreChildrenBd_bore_19_wmask),
    .boreChildrenBd_bore_3_re                    (boreChildrenBd_bore_19_re),
    .boreChildrenBd_bore_3_we                    (boreChildrenBd_bore_19_we),
    .boreChildrenBd_bore_3_rdata                 (boreChildrenBd_bore_19_rdata),
    .boreChildrenBd_bore_3_ack                   (boreChildrenBd_bore_19_ack),
    .boreChildrenBd_bore_3_selectedOH            (boreChildrenBd_bore_19_selectedOH),
    .boreChildrenBd_bore_3_array                 (boreChildrenBd_bore_19_array),
    .boreChildrenBd_bore_4_addr                  (boreChildrenBd_bore_20_addr),
    .boreChildrenBd_bore_4_addr_rd               (boreChildrenBd_bore_20_addr_rd),
    .boreChildrenBd_bore_4_wdata                 (boreChildrenBd_bore_20_wdata),
    .boreChildrenBd_bore_4_wmask                 (boreChildrenBd_bore_20_wmask),
    .boreChildrenBd_bore_4_re                    (boreChildrenBd_bore_20_re),
    .boreChildrenBd_bore_4_we                    (boreChildrenBd_bore_20_we),
    .boreChildrenBd_bore_4_rdata                 (boreChildrenBd_bore_20_rdata),
    .boreChildrenBd_bore_4_ack                   (boreChildrenBd_bore_20_ack),
    .boreChildrenBd_bore_4_selectedOH            (boreChildrenBd_bore_20_selectedOH),
    .boreChildrenBd_bore_4_array                 (boreChildrenBd_bore_20_array),
    .boreChildrenBd_bore_5_addr                  (boreChildrenBd_bore_21_addr),
    .boreChildrenBd_bore_5_addr_rd               (boreChildrenBd_bore_21_addr_rd),
    .boreChildrenBd_bore_5_wdata                 (boreChildrenBd_bore_21_wdata),
    .boreChildrenBd_bore_5_wmask                 (boreChildrenBd_bore_21_wmask),
    .boreChildrenBd_bore_5_re                    (boreChildrenBd_bore_21_re),
    .boreChildrenBd_bore_5_we                    (boreChildrenBd_bore_21_we),
    .boreChildrenBd_bore_5_rdata                 (boreChildrenBd_bore_21_rdata),
    .boreChildrenBd_bore_5_ack                   (boreChildrenBd_bore_21_ack),
    .boreChildrenBd_bore_5_selectedOH            (boreChildrenBd_bore_21_selectedOH),
    .boreChildrenBd_bore_5_array                 (boreChildrenBd_bore_21_array),
    .boreChildrenBd_bore_6_addr                  (boreChildrenBd_bore_22_addr),
    .boreChildrenBd_bore_6_addr_rd               (boreChildrenBd_bore_22_addr_rd),
    .boreChildrenBd_bore_6_wdata                 (boreChildrenBd_bore_22_wdata),
    .boreChildrenBd_bore_6_wmask                 (boreChildrenBd_bore_22_wmask),
    .boreChildrenBd_bore_6_re                    (boreChildrenBd_bore_22_re),
    .boreChildrenBd_bore_6_we                    (boreChildrenBd_bore_22_we),
    .boreChildrenBd_bore_6_rdata                 (boreChildrenBd_bore_22_rdata),
    .boreChildrenBd_bore_6_ack                   (boreChildrenBd_bore_22_ack),
    .boreChildrenBd_bore_6_selectedOH            (boreChildrenBd_bore_22_selectedOH),
    .boreChildrenBd_bore_6_array                 (boreChildrenBd_bore_22_array),
    .boreChildrenBd_bore_7_addr                  (boreChildrenBd_bore_23_addr),
    .boreChildrenBd_bore_7_addr_rd               (boreChildrenBd_bore_23_addr_rd),
    .boreChildrenBd_bore_7_wdata                 (boreChildrenBd_bore_23_wdata),
    .boreChildrenBd_bore_7_wmask                 (boreChildrenBd_bore_23_wmask),
    .boreChildrenBd_bore_7_re                    (boreChildrenBd_bore_23_re),
    .boreChildrenBd_bore_7_we                    (boreChildrenBd_bore_23_we),
    .boreChildrenBd_bore_7_rdata                 (boreChildrenBd_bore_23_rdata),
    .boreChildrenBd_bore_7_ack                   (boreChildrenBd_bore_23_ack),
    .boreChildrenBd_bore_7_selectedOH            (boreChildrenBd_bore_23_selectedOH),
    .boreChildrenBd_bore_7_array                 (boreChildrenBd_bore_23_array),
    .sigFromSrams_bore_ram_hold                  (sigFromSrams_bore_16_ram_hold),
    .sigFromSrams_bore_ram_bypass                (sigFromSrams_bore_16_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken              (sigFromSrams_bore_16_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk               (sigFromSrams_bore_16_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp              (sigFromSrams_bore_16_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold              (sigFromSrams_bore_16_ram_mcp_hold),
    .sigFromSrams_bore_cgen                      (sigFromSrams_bore_16_cgen),
    .sigFromSrams_bore_1_ram_hold                (sigFromSrams_bore_17_ram_hold),
    .sigFromSrams_bore_1_ram_bypass              (sigFromSrams_bore_17_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken            (sigFromSrams_bore_17_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk             (sigFromSrams_bore_17_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp            (sigFromSrams_bore_17_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold            (sigFromSrams_bore_17_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen                    (sigFromSrams_bore_17_cgen),
    .sigFromSrams_bore_2_ram_hold                (sigFromSrams_bore_18_ram_hold),
    .sigFromSrams_bore_2_ram_bypass              (sigFromSrams_bore_18_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken            (sigFromSrams_bore_18_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk             (sigFromSrams_bore_18_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp            (sigFromSrams_bore_18_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold            (sigFromSrams_bore_18_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen                    (sigFromSrams_bore_18_cgen),
    .sigFromSrams_bore_3_ram_hold                (sigFromSrams_bore_19_ram_hold),
    .sigFromSrams_bore_3_ram_bypass              (sigFromSrams_bore_19_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken            (sigFromSrams_bore_19_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk             (sigFromSrams_bore_19_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp            (sigFromSrams_bore_19_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold            (sigFromSrams_bore_19_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen                    (sigFromSrams_bore_19_cgen),
    .sigFromSrams_bore_4_ram_hold                (sigFromSrams_bore_20_ram_hold),
    .sigFromSrams_bore_4_ram_bypass              (sigFromSrams_bore_20_ram_bypass),
    .sigFromSrams_bore_4_ram_bp_clken            (sigFromSrams_bore_20_ram_bp_clken),
    .sigFromSrams_bore_4_ram_aux_clk             (sigFromSrams_bore_20_ram_aux_clk),
    .sigFromSrams_bore_4_ram_aux_ckbp            (sigFromSrams_bore_20_ram_aux_ckbp),
    .sigFromSrams_bore_4_ram_mcp_hold            (sigFromSrams_bore_20_ram_mcp_hold),
    .sigFromSrams_bore_4_cgen                    (sigFromSrams_bore_20_cgen),
    .sigFromSrams_bore_5_ram_hold                (sigFromSrams_bore_21_ram_hold),
    .sigFromSrams_bore_5_ram_bypass              (sigFromSrams_bore_21_ram_bypass),
    .sigFromSrams_bore_5_ram_bp_clken            (sigFromSrams_bore_21_ram_bp_clken),
    .sigFromSrams_bore_5_ram_aux_clk             (sigFromSrams_bore_21_ram_aux_clk),
    .sigFromSrams_bore_5_ram_aux_ckbp            (sigFromSrams_bore_21_ram_aux_ckbp),
    .sigFromSrams_bore_5_ram_mcp_hold            (sigFromSrams_bore_21_ram_mcp_hold),
    .sigFromSrams_bore_5_cgen                    (sigFromSrams_bore_21_cgen),
    .sigFromSrams_bore_6_ram_hold                (sigFromSrams_bore_22_ram_hold),
    .sigFromSrams_bore_6_ram_bypass              (sigFromSrams_bore_22_ram_bypass),
    .sigFromSrams_bore_6_ram_bp_clken            (sigFromSrams_bore_22_ram_bp_clken),
    .sigFromSrams_bore_6_ram_aux_clk             (sigFromSrams_bore_22_ram_aux_clk),
    .sigFromSrams_bore_6_ram_aux_ckbp            (sigFromSrams_bore_22_ram_aux_ckbp),
    .sigFromSrams_bore_6_ram_mcp_hold            (sigFromSrams_bore_22_ram_mcp_hold),
    .sigFromSrams_bore_6_cgen                    (sigFromSrams_bore_22_cgen),
    .sigFromSrams_bore_7_ram_hold                (sigFromSrams_bore_23_ram_hold),
    .sigFromSrams_bore_7_ram_bypass              (sigFromSrams_bore_23_ram_bypass),
    .sigFromSrams_bore_7_ram_bp_clken            (sigFromSrams_bore_23_ram_bp_clken),
    .sigFromSrams_bore_7_ram_aux_clk             (sigFromSrams_bore_23_ram_aux_clk),
    .sigFromSrams_bore_7_ram_aux_ckbp            (sigFromSrams_bore_23_ram_aux_ckbp),
    .sigFromSrams_bore_7_ram_mcp_hold            (sigFromSrams_bore_23_ram_mcp_hold),
    .sigFromSrams_bore_7_cgen                    (sigFromSrams_bore_23_cgen)
  );
  TageTable_3 tables_3 (
    .clock                                       (clock),
    .reset                                       (reset),
    .io_predictReadReq_valid                     (s0_fire),
    .io_predictReadReq_bits_setIdx
      (io_startPc_addr[10:2] ^ io_fromPhr_foldedPathHist_hist_15_foldedHist),
    .io_predictReadReq_bits_bankMask             (s0_bankMask),
    .io_trainReadReq_valid                       (tables_7_io_trainReadReq_valid),
    .io_trainReadReq_bits_setIdx                 (t0_setIdx_3),
    .io_trainReadReq_bits_bankMask               (t0_bankMask),
    .io_predictReadResp_entries_0_valid
      (_tables_3_io_predictReadResp_entries_0_valid),
    .io_predictReadResp_entries_0_tag
      (_tables_3_io_predictReadResp_entries_0_tag),
    .io_predictReadResp_entries_0_takenCtr_value
      (_tables_3_io_predictReadResp_entries_0_takenCtr_value),
    .io_predictReadResp_entries_1_valid
      (_tables_3_io_predictReadResp_entries_1_valid),
    .io_predictReadResp_entries_1_tag
      (_tables_3_io_predictReadResp_entries_1_tag),
    .io_predictReadResp_entries_1_takenCtr_value
      (_tables_3_io_predictReadResp_entries_1_takenCtr_value),
    .io_predictReadResp_usefulCtrs_0_value
      (_tables_3_io_predictReadResp_usefulCtrs_0_value),
    .io_predictReadResp_usefulCtrs_1_value
      (_tables_3_io_predictReadResp_usefulCtrs_1_value),
    .io_trainReadResp_entries_0_valid
      (_tables_3_io_trainReadResp_entries_0_valid),
    .io_trainReadResp_entries_0_tag
      (_tables_3_io_trainReadResp_entries_0_tag),
    .io_trainReadResp_entries_0_takenCtr_value
      (_tables_3_io_trainReadResp_entries_0_takenCtr_value),
    .io_trainReadResp_entries_1_valid
      (_tables_3_io_trainReadResp_entries_1_valid),
    .io_trainReadResp_entries_1_tag
      (_tables_3_io_trainReadResp_entries_1_tag),
    .io_trainReadResp_entries_1_takenCtr_value
      (_tables_3_io_trainReadResp_entries_1_takenCtr_value),
    .io_trainReadResp_usefulCtrs_0_value
      (_tables_3_io_trainReadResp_usefulCtrs_0_value),
    .io_trainReadResp_usefulCtrs_1_value
      (_tables_3_io_trainReadResp_usefulCtrs_1_value),
    .io_writeReq_valid                           (tables_3_io_writeReq_valid_probe),
    .io_writeReq_bits_setIdx                     (t2_setIdx_3),
    .io_writeReq_bits_bankMask                   (t2_bankMask),
    .io_writeReq_bits_wayMask                    ({writeWayMask_3_1, writeWayMask_3_0}),
    .io_writeReq_bits_actualTakenMask_0
      (allocateEn_6
         ? t2_allocateBranch_bits_taken
         : hitProvider_6
             ? hitProviderMask_0_6 & t2_branches_0_bits_taken | hitProviderMask_1_6
               & t2_branches_1_bits_taken | hitProviderMask_2_6 & t2_branches_2_bits_taken
               | hitProviderMask_3_6 & t2_branches_3_bits_taken | hitProviderMask_4_6
               & t2_branches_4_bits_taken | hitProviderMask_5_6 & t2_branches_5_bits_taken
               | hitProviderMask_6_6 & t2_branches_6_bits_taken | hitProviderMask_7_6
               & t2_branches_7_bits_taken
             : hitAltMask_0_6 & t2_branches_0_bits_taken | hitAltMask_1_6
               & t2_branches_1_bits_taken | hitAltMask_2_6 & t2_branches_2_bits_taken
               | hitAltMask_3_6 & t2_branches_3_bits_taken | hitAltMask_4_6
               & t2_branches_4_bits_taken | hitAltMask_5_6 & t2_branches_5_bits_taken
               | hitAltMask_6_6 & t2_branches_6_bits_taken | hitAltMask_7_6
               & t2_branches_7_bits_taken),
    .io_writeReq_bits_actualTakenMask_1
      (allocateEn_7
         ? t2_allocateBranch_bits_taken
         : hitProvider_7
             ? hitProviderMask_0_7 & t2_branches_0_bits_taken | hitProviderMask_1_7
               & t2_branches_1_bits_taken | hitProviderMask_2_7 & t2_branches_2_bits_taken
               | hitProviderMask_3_7 & t2_branches_3_bits_taken | hitProviderMask_4_7
               & t2_branches_4_bits_taken | hitProviderMask_5_7 & t2_branches_5_bits_taken
               | hitProviderMask_6_7 & t2_branches_6_bits_taken | hitProviderMask_7_7
               & t2_branches_7_bits_taken
             : hitAltMask_0_7 & t2_branches_0_bits_taken | hitAltMask_1_7
               & t2_branches_1_bits_taken | hitAltMask_2_7 & t2_branches_2_bits_taken
               | hitAltMask_3_7 & t2_branches_3_bits_taken | hitAltMask_4_7
               & t2_branches_4_bits_taken | hitAltMask_5_7 & t2_branches_5_bits_taken
               | hitAltMask_6_7 & t2_branches_6_bits_taken | hitAltMask_7_7
               & t2_branches_7_bits_taken),
    .io_writeReq_bits_entries_0_valid
      (allocateEn_6
       | (hitProvider_6
            ? hitProviderMask_0_6 | hitProviderMask_1_6 | hitProviderMask_2_6
              | hitProviderMask_3_6 | hitProviderMask_4_6 | hitProviderMask_5_6
              | hitProviderMask_6_6 | hitProviderMask_7_6
            : hitAltMask_0_6 | hitAltMask_1_6 | hitAltMask_2_6 | hitAltMask_3_6
              | hitAltMask_4_6 | hitAltMask_5_6 | hitAltMask_6_6 | hitAltMask_7_6)),
    .io_writeReq_bits_entries_0_tag
      (allocateEn_6
         ? t2_allocateEntry_tag
         : hitProvider_6
             ? (hitProviderMask_0_6 ? t2_trainInfoVec_provider_tag : 13'h0)
               | (hitProviderMask_1_6 ? t2_trainInfoVec_provider_1_tag : 13'h0)
               | (hitProviderMask_2_6 ? t2_trainInfoVec_provider_2_tag : 13'h0)
               | (hitProviderMask_3_6 ? t2_trainInfoVec_provider_3_tag : 13'h0)
               | (hitProviderMask_4_6 ? t2_trainInfoVec_provider_4_tag : 13'h0)
               | (hitProviderMask_5_6 ? t2_trainInfoVec_provider_5_tag : 13'h0)
               | (hitProviderMask_6_6 ? t2_trainInfoVec_provider_6_tag : 13'h0)
               | (hitProviderMask_7_6 ? t2_trainInfoVec_provider_7_tag : 13'h0)
             : (_GEN_131 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_tag)
               | (_GEN_132 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_3_tag)
               | (_GEN_133 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_6_tag)
               | (_GEN_134 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_9_tag)
               | (_GEN_135 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_12_tag)
               | (_GEN_136 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_15_tag)
               | (_GEN_137 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_18_tag)
               | (_GEN_138 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_21_tag)),
    .io_writeReq_bits_entries_0_takenCtr_value
      (allocateEn_6
         ? t2_allocateEntry_takenCtr_value
         : hitProvider_6
             ? (hitProviderMask_0_6 ? condTraceVec_0_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_1_6 ? condTraceVec_1_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_2_6 ? condTraceVec_2_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_3_6 ? condTraceVec_3_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_4_6 ? condTraceVec_4_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_5_6 ? condTraceVec_5_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_6_6 ? condTraceVec_6_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_7_6 ? condTraceVec_7_providerTakenCtr_value : 3'h0)
             : (hitAltMask_0_6 ? condTraceVec_0_altTakenCtr_value : 3'h0)
               | (hitAltMask_1_6 ? condTraceVec_1_altTakenCtr_value : 3'h0)
               | (hitAltMask_2_6 ? condTraceVec_2_altTakenCtr_value : 3'h0)
               | (hitAltMask_3_6 ? condTraceVec_3_altTakenCtr_value : 3'h0)
               | (hitAltMask_4_6 ? condTraceVec_4_altTakenCtr_value : 3'h0)
               | (hitAltMask_5_6 ? condTraceVec_5_altTakenCtr_value : 3'h0)
               | (hitAltMask_6_6 ? condTraceVec_6_altTakenCtr_value : 3'h0)
               | (hitAltMask_7_6 ? condTraceVec_7_altTakenCtr_value : 3'h0)),
    .io_writeReq_bits_entries_1_valid
      (allocateEn_7
       | (hitProvider_7
            ? hitProviderMask_0_7 | hitProviderMask_1_7 | hitProviderMask_2_7
              | hitProviderMask_3_7 | hitProviderMask_4_7 | hitProviderMask_5_7
              | hitProviderMask_6_7 | hitProviderMask_7_7
            : hitAltMask_0_7 | hitAltMask_1_7 | hitAltMask_2_7 | hitAltMask_3_7
              | hitAltMask_4_7 | hitAltMask_5_7 | hitAltMask_6_7 | hitAltMask_7_7)),
    .io_writeReq_bits_entries_1_tag
      (allocateEn_7
         ? t2_allocateEntry_tag
         : hitProvider_7
             ? (hitProviderMask_0_7 ? t2_trainInfoVec_provider_tag : 13'h0)
               | (hitProviderMask_1_7 ? t2_trainInfoVec_provider_1_tag : 13'h0)
               | (hitProviderMask_2_7 ? t2_trainInfoVec_provider_2_tag : 13'h0)
               | (hitProviderMask_3_7 ? t2_trainInfoVec_provider_3_tag : 13'h0)
               | (hitProviderMask_4_7 ? t2_trainInfoVec_provider_4_tag : 13'h0)
               | (hitProviderMask_5_7 ? t2_trainInfoVec_provider_5_tag : 13'h0)
               | (hitProviderMask_6_7 ? t2_trainInfoVec_provider_6_tag : 13'h0)
               | (hitProviderMask_7_7 ? t2_trainInfoVec_provider_7_tag : 13'h0)
             : (_GEN_139 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_tag)
               | (_GEN_140 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_3_tag)
               | (_GEN_141 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_6_tag)
               | (_GEN_142 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_9_tag)
               | (_GEN_143 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_12_tag)
               | (_GEN_144 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_15_tag)
               | (_GEN_145 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_18_tag)
               | (_GEN_146 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_21_tag)),
    .io_writeReq_bits_entries_1_takenCtr_value
      (allocateEn_7
         ? t2_allocateEntry_takenCtr_value
         : hitProvider_7
             ? (hitProviderMask_0_7 ? condTraceVec_0_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_1_7 ? condTraceVec_1_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_2_7 ? condTraceVec_2_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_3_7 ? condTraceVec_3_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_4_7 ? condTraceVec_4_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_5_7 ? condTraceVec_5_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_6_7 ? condTraceVec_6_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_7_7 ? condTraceVec_7_providerTakenCtr_value : 3'h0)
             : (hitAltMask_0_7 ? condTraceVec_0_altTakenCtr_value : 3'h0)
               | (hitAltMask_1_7 ? condTraceVec_1_altTakenCtr_value : 3'h0)
               | (hitAltMask_2_7 ? condTraceVec_2_altTakenCtr_value : 3'h0)
               | (hitAltMask_3_7 ? condTraceVec_3_altTakenCtr_value : 3'h0)
               | (hitAltMask_4_7 ? condTraceVec_4_altTakenCtr_value : 3'h0)
               | (hitAltMask_5_7 ? condTraceVec_5_altTakenCtr_value : 3'h0)
               | (hitAltMask_6_7 ? condTraceVec_6_altTakenCtr_value : 3'h0)
               | (hitAltMask_7_7 ? condTraceVec_7_altTakenCtr_value : 3'h0)),
    .io_writeReq_bits_usefulCtrs_0_value
      (allocateEn_6
         ? 2'h0
         : hitProvider_6
             ? (hitProviderMask_0_6 ? t2_trainInfoVec_providerNewUsefulCtr_value : 2'h0)
               | (hitProviderMask_1_6
                    ? t2_trainInfoVec_providerNewUsefulCtr_1_value
                    : 2'h0)
               | (hitProviderMask_2_6
                    ? t2_trainInfoVec_providerNewUsefulCtr_2_value
                    : 2'h0)
               | (hitProviderMask_3_6
                    ? t2_trainInfoVec_providerNewUsefulCtr_3_value
                    : 2'h0)
               | (hitProviderMask_4_6
                    ? t2_trainInfoVec_providerNewUsefulCtr_4_value
                    : 2'h0)
               | (hitProviderMask_5_6
                    ? t2_trainInfoVec_providerNewUsefulCtr_5_value
                    : 2'h0)
               | (hitProviderMask_6_6
                    ? t2_trainInfoVec_providerNewUsefulCtr_6_value
                    : 2'h0)
               | (hitProviderMask_7_6
                    ? t2_trainInfoVec_providerNewUsefulCtr_7_value
                    : 2'h0)
             : (_GEN_131 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_usefulCtr_value)
               | (_GEN_132 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_3_usefulCtr_value)
               | (_GEN_133 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_6_usefulCtr_value)
               | (_GEN_134 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_9_usefulCtr_value)
               | (_GEN_135 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_12_usefulCtr_value)
               | (_GEN_136 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_15_usefulCtr_value)
               | (_GEN_137 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_18_usefulCtr_value)
               | (_GEN_138 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_21_usefulCtr_value)),
    .io_writeReq_bits_usefulCtrs_1_value
      (allocateEn_7
         ? 2'h0
         : hitProvider_7
             ? (hitProviderMask_0_7 ? t2_trainInfoVec_providerNewUsefulCtr_value : 2'h0)
               | (hitProviderMask_1_7
                    ? t2_trainInfoVec_providerNewUsefulCtr_1_value
                    : 2'h0)
               | (hitProviderMask_2_7
                    ? t2_trainInfoVec_providerNewUsefulCtr_2_value
                    : 2'h0)
               | (hitProviderMask_3_7
                    ? t2_trainInfoVec_providerNewUsefulCtr_3_value
                    : 2'h0)
               | (hitProviderMask_4_7
                    ? t2_trainInfoVec_providerNewUsefulCtr_4_value
                    : 2'h0)
               | (hitProviderMask_5_7
                    ? t2_trainInfoVec_providerNewUsefulCtr_5_value
                    : 2'h0)
               | (hitProviderMask_6_7
                    ? t2_trainInfoVec_providerNewUsefulCtr_6_value
                    : 2'h0)
               | (hitProviderMask_7_7
                    ? t2_trainInfoVec_providerNewUsefulCtr_7_value
                    : 2'h0)
             : (_GEN_139 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_usefulCtr_value)
               | (_GEN_140 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_3_usefulCtr_value)
               | (_GEN_141 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_6_usefulCtr_value)
               | (_GEN_142 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_9_usefulCtr_value)
               | (_GEN_143 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_12_usefulCtr_value)
               | (_GEN_144 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_15_usefulCtr_value)
               | (_GEN_145 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_18_usefulCtr_value)
               | (_GEN_146 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_21_usefulCtr_value)),
    .io_resetUseful                              (t2_fire & (&usefulResetCtr_value)),
    .io_resetDone                                (_tables_3_io_resetDone),
    .boreChildrenBd_bore_addr                    (boreChildrenBd_bore_24_addr),
    .boreChildrenBd_bore_addr_rd                 (boreChildrenBd_bore_24_addr_rd),
    .boreChildrenBd_bore_wdata                   (boreChildrenBd_bore_24_wdata),
    .boreChildrenBd_bore_wmask                   (boreChildrenBd_bore_24_wmask),
    .boreChildrenBd_bore_re                      (boreChildrenBd_bore_24_re),
    .boreChildrenBd_bore_we                      (boreChildrenBd_bore_24_we),
    .boreChildrenBd_bore_rdata                   (boreChildrenBd_bore_24_rdata),
    .boreChildrenBd_bore_ack                     (boreChildrenBd_bore_24_ack),
    .boreChildrenBd_bore_selectedOH              (boreChildrenBd_bore_24_selectedOH),
    .boreChildrenBd_bore_array                   (boreChildrenBd_bore_24_array),
    .boreChildrenBd_bore_1_addr                  (boreChildrenBd_bore_25_addr),
    .boreChildrenBd_bore_1_addr_rd               (boreChildrenBd_bore_25_addr_rd),
    .boreChildrenBd_bore_1_wdata                 (boreChildrenBd_bore_25_wdata),
    .boreChildrenBd_bore_1_wmask                 (boreChildrenBd_bore_25_wmask),
    .boreChildrenBd_bore_1_re                    (boreChildrenBd_bore_25_re),
    .boreChildrenBd_bore_1_we                    (boreChildrenBd_bore_25_we),
    .boreChildrenBd_bore_1_rdata                 (boreChildrenBd_bore_25_rdata),
    .boreChildrenBd_bore_1_ack                   (boreChildrenBd_bore_25_ack),
    .boreChildrenBd_bore_1_selectedOH            (boreChildrenBd_bore_25_selectedOH),
    .boreChildrenBd_bore_1_array                 (boreChildrenBd_bore_25_array),
    .boreChildrenBd_bore_2_addr                  (boreChildrenBd_bore_26_addr),
    .boreChildrenBd_bore_2_addr_rd               (boreChildrenBd_bore_26_addr_rd),
    .boreChildrenBd_bore_2_wdata                 (boreChildrenBd_bore_26_wdata),
    .boreChildrenBd_bore_2_wmask                 (boreChildrenBd_bore_26_wmask),
    .boreChildrenBd_bore_2_re                    (boreChildrenBd_bore_26_re),
    .boreChildrenBd_bore_2_we                    (boreChildrenBd_bore_26_we),
    .boreChildrenBd_bore_2_rdata                 (boreChildrenBd_bore_26_rdata),
    .boreChildrenBd_bore_2_ack                   (boreChildrenBd_bore_26_ack),
    .boreChildrenBd_bore_2_selectedOH            (boreChildrenBd_bore_26_selectedOH),
    .boreChildrenBd_bore_2_array                 (boreChildrenBd_bore_26_array),
    .boreChildrenBd_bore_3_addr                  (boreChildrenBd_bore_27_addr),
    .boreChildrenBd_bore_3_addr_rd               (boreChildrenBd_bore_27_addr_rd),
    .boreChildrenBd_bore_3_wdata                 (boreChildrenBd_bore_27_wdata),
    .boreChildrenBd_bore_3_wmask                 (boreChildrenBd_bore_27_wmask),
    .boreChildrenBd_bore_3_re                    (boreChildrenBd_bore_27_re),
    .boreChildrenBd_bore_3_we                    (boreChildrenBd_bore_27_we),
    .boreChildrenBd_bore_3_rdata                 (boreChildrenBd_bore_27_rdata),
    .boreChildrenBd_bore_3_ack                   (boreChildrenBd_bore_27_ack),
    .boreChildrenBd_bore_3_selectedOH            (boreChildrenBd_bore_27_selectedOH),
    .boreChildrenBd_bore_3_array                 (boreChildrenBd_bore_27_array),
    .boreChildrenBd_bore_4_addr                  (boreChildrenBd_bore_28_addr),
    .boreChildrenBd_bore_4_addr_rd               (boreChildrenBd_bore_28_addr_rd),
    .boreChildrenBd_bore_4_wdata                 (boreChildrenBd_bore_28_wdata),
    .boreChildrenBd_bore_4_wmask                 (boreChildrenBd_bore_28_wmask),
    .boreChildrenBd_bore_4_re                    (boreChildrenBd_bore_28_re),
    .boreChildrenBd_bore_4_we                    (boreChildrenBd_bore_28_we),
    .boreChildrenBd_bore_4_rdata                 (boreChildrenBd_bore_28_rdata),
    .boreChildrenBd_bore_4_ack                   (boreChildrenBd_bore_28_ack),
    .boreChildrenBd_bore_4_selectedOH            (boreChildrenBd_bore_28_selectedOH),
    .boreChildrenBd_bore_4_array                 (boreChildrenBd_bore_28_array),
    .boreChildrenBd_bore_5_addr                  (boreChildrenBd_bore_29_addr),
    .boreChildrenBd_bore_5_addr_rd               (boreChildrenBd_bore_29_addr_rd),
    .boreChildrenBd_bore_5_wdata                 (boreChildrenBd_bore_29_wdata),
    .boreChildrenBd_bore_5_wmask                 (boreChildrenBd_bore_29_wmask),
    .boreChildrenBd_bore_5_re                    (boreChildrenBd_bore_29_re),
    .boreChildrenBd_bore_5_we                    (boreChildrenBd_bore_29_we),
    .boreChildrenBd_bore_5_rdata                 (boreChildrenBd_bore_29_rdata),
    .boreChildrenBd_bore_5_ack                   (boreChildrenBd_bore_29_ack),
    .boreChildrenBd_bore_5_selectedOH            (boreChildrenBd_bore_29_selectedOH),
    .boreChildrenBd_bore_5_array                 (boreChildrenBd_bore_29_array),
    .boreChildrenBd_bore_6_addr                  (boreChildrenBd_bore_30_addr),
    .boreChildrenBd_bore_6_addr_rd               (boreChildrenBd_bore_30_addr_rd),
    .boreChildrenBd_bore_6_wdata                 (boreChildrenBd_bore_30_wdata),
    .boreChildrenBd_bore_6_wmask                 (boreChildrenBd_bore_30_wmask),
    .boreChildrenBd_bore_6_re                    (boreChildrenBd_bore_30_re),
    .boreChildrenBd_bore_6_we                    (boreChildrenBd_bore_30_we),
    .boreChildrenBd_bore_6_rdata                 (boreChildrenBd_bore_30_rdata),
    .boreChildrenBd_bore_6_ack                   (boreChildrenBd_bore_30_ack),
    .boreChildrenBd_bore_6_selectedOH            (boreChildrenBd_bore_30_selectedOH),
    .boreChildrenBd_bore_6_array                 (boreChildrenBd_bore_30_array),
    .boreChildrenBd_bore_7_addr                  (boreChildrenBd_bore_31_addr),
    .boreChildrenBd_bore_7_addr_rd               (boreChildrenBd_bore_31_addr_rd),
    .boreChildrenBd_bore_7_wdata                 (boreChildrenBd_bore_31_wdata),
    .boreChildrenBd_bore_7_wmask                 (boreChildrenBd_bore_31_wmask),
    .boreChildrenBd_bore_7_re                    (boreChildrenBd_bore_31_re),
    .boreChildrenBd_bore_7_we                    (boreChildrenBd_bore_31_we),
    .boreChildrenBd_bore_7_rdata                 (boreChildrenBd_bore_31_rdata),
    .boreChildrenBd_bore_7_ack                   (boreChildrenBd_bore_31_ack),
    .boreChildrenBd_bore_7_selectedOH            (boreChildrenBd_bore_31_selectedOH),
    .boreChildrenBd_bore_7_array                 (boreChildrenBd_bore_31_array),
    .sigFromSrams_bore_ram_hold                  (sigFromSrams_bore_24_ram_hold),
    .sigFromSrams_bore_ram_bypass                (sigFromSrams_bore_24_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken              (sigFromSrams_bore_24_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk               (sigFromSrams_bore_24_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp              (sigFromSrams_bore_24_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold              (sigFromSrams_bore_24_ram_mcp_hold),
    .sigFromSrams_bore_cgen                      (sigFromSrams_bore_24_cgen),
    .sigFromSrams_bore_1_ram_hold                (sigFromSrams_bore_25_ram_hold),
    .sigFromSrams_bore_1_ram_bypass              (sigFromSrams_bore_25_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken            (sigFromSrams_bore_25_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk             (sigFromSrams_bore_25_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp            (sigFromSrams_bore_25_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold            (sigFromSrams_bore_25_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen                    (sigFromSrams_bore_25_cgen),
    .sigFromSrams_bore_2_ram_hold                (sigFromSrams_bore_26_ram_hold),
    .sigFromSrams_bore_2_ram_bypass              (sigFromSrams_bore_26_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken            (sigFromSrams_bore_26_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk             (sigFromSrams_bore_26_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp            (sigFromSrams_bore_26_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold            (sigFromSrams_bore_26_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen                    (sigFromSrams_bore_26_cgen),
    .sigFromSrams_bore_3_ram_hold                (sigFromSrams_bore_27_ram_hold),
    .sigFromSrams_bore_3_ram_bypass              (sigFromSrams_bore_27_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken            (sigFromSrams_bore_27_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk             (sigFromSrams_bore_27_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp            (sigFromSrams_bore_27_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold            (sigFromSrams_bore_27_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen                    (sigFromSrams_bore_27_cgen),
    .sigFromSrams_bore_4_ram_hold                (sigFromSrams_bore_28_ram_hold),
    .sigFromSrams_bore_4_ram_bypass              (sigFromSrams_bore_28_ram_bypass),
    .sigFromSrams_bore_4_ram_bp_clken            (sigFromSrams_bore_28_ram_bp_clken),
    .sigFromSrams_bore_4_ram_aux_clk             (sigFromSrams_bore_28_ram_aux_clk),
    .sigFromSrams_bore_4_ram_aux_ckbp            (sigFromSrams_bore_28_ram_aux_ckbp),
    .sigFromSrams_bore_4_ram_mcp_hold            (sigFromSrams_bore_28_ram_mcp_hold),
    .sigFromSrams_bore_4_cgen                    (sigFromSrams_bore_28_cgen),
    .sigFromSrams_bore_5_ram_hold                (sigFromSrams_bore_29_ram_hold),
    .sigFromSrams_bore_5_ram_bypass              (sigFromSrams_bore_29_ram_bypass),
    .sigFromSrams_bore_5_ram_bp_clken            (sigFromSrams_bore_29_ram_bp_clken),
    .sigFromSrams_bore_5_ram_aux_clk             (sigFromSrams_bore_29_ram_aux_clk),
    .sigFromSrams_bore_5_ram_aux_ckbp            (sigFromSrams_bore_29_ram_aux_ckbp),
    .sigFromSrams_bore_5_ram_mcp_hold            (sigFromSrams_bore_29_ram_mcp_hold),
    .sigFromSrams_bore_5_cgen                    (sigFromSrams_bore_29_cgen),
    .sigFromSrams_bore_6_ram_hold                (sigFromSrams_bore_30_ram_hold),
    .sigFromSrams_bore_6_ram_bypass              (sigFromSrams_bore_30_ram_bypass),
    .sigFromSrams_bore_6_ram_bp_clken            (sigFromSrams_bore_30_ram_bp_clken),
    .sigFromSrams_bore_6_ram_aux_clk             (sigFromSrams_bore_30_ram_aux_clk),
    .sigFromSrams_bore_6_ram_aux_ckbp            (sigFromSrams_bore_30_ram_aux_ckbp),
    .sigFromSrams_bore_6_ram_mcp_hold            (sigFromSrams_bore_30_ram_mcp_hold),
    .sigFromSrams_bore_6_cgen                    (sigFromSrams_bore_30_cgen),
    .sigFromSrams_bore_7_ram_hold                (sigFromSrams_bore_31_ram_hold),
    .sigFromSrams_bore_7_ram_bypass              (sigFromSrams_bore_31_ram_bypass),
    .sigFromSrams_bore_7_ram_bp_clken            (sigFromSrams_bore_31_ram_bp_clken),
    .sigFromSrams_bore_7_ram_aux_clk             (sigFromSrams_bore_31_ram_aux_clk),
    .sigFromSrams_bore_7_ram_aux_ckbp            (sigFromSrams_bore_31_ram_aux_ckbp),
    .sigFromSrams_bore_7_ram_mcp_hold            (sigFromSrams_bore_31_ram_mcp_hold),
    .sigFromSrams_bore_7_cgen                    (sigFromSrams_bore_31_cgen)
  );
  TageTable_4 tables_4 (
    .clock                                       (clock),
    .reset                                       (reset),
    .io_predictReadReq_valid                     (s0_fire),
    .io_predictReadReq_bits_setIdx
      (io_startPc_addr[10:2] ^ io_fromPhr_foldedPathHist_hist_20_foldedHist),
    .io_predictReadReq_bits_bankMask             (s0_bankMask),
    .io_trainReadReq_valid                       (tables_7_io_trainReadReq_valid),
    .io_trainReadReq_bits_setIdx                 (t0_setIdx_4),
    .io_trainReadReq_bits_bankMask               (t0_bankMask),
    .io_predictReadResp_entries_0_valid
      (_tables_4_io_predictReadResp_entries_0_valid),
    .io_predictReadResp_entries_0_tag
      (_tables_4_io_predictReadResp_entries_0_tag),
    .io_predictReadResp_entries_0_takenCtr_value
      (_tables_4_io_predictReadResp_entries_0_takenCtr_value),
    .io_predictReadResp_entries_1_valid
      (_tables_4_io_predictReadResp_entries_1_valid),
    .io_predictReadResp_entries_1_tag
      (_tables_4_io_predictReadResp_entries_1_tag),
    .io_predictReadResp_entries_1_takenCtr_value
      (_tables_4_io_predictReadResp_entries_1_takenCtr_value),
    .io_predictReadResp_usefulCtrs_0_value
      (_tables_4_io_predictReadResp_usefulCtrs_0_value),
    .io_predictReadResp_usefulCtrs_1_value
      (_tables_4_io_predictReadResp_usefulCtrs_1_value),
    .io_trainReadResp_entries_0_valid
      (_tables_4_io_trainReadResp_entries_0_valid),
    .io_trainReadResp_entries_0_tag
      (_tables_4_io_trainReadResp_entries_0_tag),
    .io_trainReadResp_entries_0_takenCtr_value
      (_tables_4_io_trainReadResp_entries_0_takenCtr_value),
    .io_trainReadResp_entries_1_valid
      (_tables_4_io_trainReadResp_entries_1_valid),
    .io_trainReadResp_entries_1_tag
      (_tables_4_io_trainReadResp_entries_1_tag),
    .io_trainReadResp_entries_1_takenCtr_value
      (_tables_4_io_trainReadResp_entries_1_takenCtr_value),
    .io_trainReadResp_usefulCtrs_0_value
      (_tables_4_io_trainReadResp_usefulCtrs_0_value),
    .io_trainReadResp_usefulCtrs_1_value
      (_tables_4_io_trainReadResp_usefulCtrs_1_value),
    .io_writeReq_valid                           (tables_4_io_writeReq_valid_probe),
    .io_writeReq_bits_setIdx                     (t2_setIdx_4),
    .io_writeReq_bits_bankMask                   (t2_bankMask),
    .io_writeReq_bits_wayMask                    ({writeWayMask_4_1, writeWayMask_4_0}),
    .io_writeReq_bits_actualTakenMask_0
      (allocateEn_8
         ? t2_allocateBranch_bits_taken
         : hitProvider_8
             ? hitProviderMask_0_8 & t2_branches_0_bits_taken | hitProviderMask_1_8
               & t2_branches_1_bits_taken | hitProviderMask_2_8 & t2_branches_2_bits_taken
               | hitProviderMask_3_8 & t2_branches_3_bits_taken | hitProviderMask_4_8
               & t2_branches_4_bits_taken | hitProviderMask_5_8 & t2_branches_5_bits_taken
               | hitProviderMask_6_8 & t2_branches_6_bits_taken | hitProviderMask_7_8
               & t2_branches_7_bits_taken
             : hitAltMask_0_8 & t2_branches_0_bits_taken | hitAltMask_1_8
               & t2_branches_1_bits_taken | hitAltMask_2_8 & t2_branches_2_bits_taken
               | hitAltMask_3_8 & t2_branches_3_bits_taken | hitAltMask_4_8
               & t2_branches_4_bits_taken | hitAltMask_5_8 & t2_branches_5_bits_taken
               | hitAltMask_6_8 & t2_branches_6_bits_taken | hitAltMask_7_8
               & t2_branches_7_bits_taken),
    .io_writeReq_bits_actualTakenMask_1
      (allocateEn_9
         ? t2_allocateBranch_bits_taken
         : hitProvider_9
             ? hitProviderMask_0_9 & t2_branches_0_bits_taken | hitProviderMask_1_9
               & t2_branches_1_bits_taken | hitProviderMask_2_9 & t2_branches_2_bits_taken
               | hitProviderMask_3_9 & t2_branches_3_bits_taken | hitProviderMask_4_9
               & t2_branches_4_bits_taken | hitProviderMask_5_9 & t2_branches_5_bits_taken
               | hitProviderMask_6_9 & t2_branches_6_bits_taken | hitProviderMask_7_9
               & t2_branches_7_bits_taken
             : hitAltMask_0_9 & t2_branches_0_bits_taken | hitAltMask_1_9
               & t2_branches_1_bits_taken | hitAltMask_2_9 & t2_branches_2_bits_taken
               | hitAltMask_3_9 & t2_branches_3_bits_taken | hitAltMask_4_9
               & t2_branches_4_bits_taken | hitAltMask_5_9 & t2_branches_5_bits_taken
               | hitAltMask_6_9 & t2_branches_6_bits_taken | hitAltMask_7_9
               & t2_branches_7_bits_taken),
    .io_writeReq_bits_entries_0_valid
      (allocateEn_8
       | (hitProvider_8
            ? hitProviderMask_0_8 | hitProviderMask_1_8 | hitProviderMask_2_8
              | hitProviderMask_3_8 | hitProviderMask_4_8 | hitProviderMask_5_8
              | hitProviderMask_6_8 | hitProviderMask_7_8
            : hitAltMask_0_8 | hitAltMask_1_8 | hitAltMask_2_8 | hitAltMask_3_8
              | hitAltMask_4_8 | hitAltMask_5_8 | hitAltMask_6_8 | hitAltMask_7_8)),
    .io_writeReq_bits_entries_0_tag
      (allocateEn_8
         ? t2_allocateEntry_tag
         : hitProvider_8
             ? (hitProviderMask_0_8 ? t2_trainInfoVec_provider_tag : 13'h0)
               | (hitProviderMask_1_8 ? t2_trainInfoVec_provider_1_tag : 13'h0)
               | (hitProviderMask_2_8 ? t2_trainInfoVec_provider_2_tag : 13'h0)
               | (hitProviderMask_3_8 ? t2_trainInfoVec_provider_3_tag : 13'h0)
               | (hitProviderMask_4_8 ? t2_trainInfoVec_provider_4_tag : 13'h0)
               | (hitProviderMask_5_8 ? t2_trainInfoVec_provider_5_tag : 13'h0)
               | (hitProviderMask_6_8 ? t2_trainInfoVec_provider_6_tag : 13'h0)
               | (hitProviderMask_7_8 ? t2_trainInfoVec_provider_7_tag : 13'h0)
             : (_GEN_147 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_tag)
               | (_GEN_148 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_3_tag)
               | (_GEN_149 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_6_tag)
               | (_GEN_150 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_9_tag)
               | (_GEN_151 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_12_tag)
               | (_GEN_152 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_15_tag)
               | (_GEN_153 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_18_tag)
               | (_GEN_154 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_21_tag)),
    .io_writeReq_bits_entries_0_takenCtr_value
      (allocateEn_8
         ? t2_allocateEntry_takenCtr_value
         : hitProvider_8
             ? (hitProviderMask_0_8 ? condTraceVec_0_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_1_8 ? condTraceVec_1_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_2_8 ? condTraceVec_2_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_3_8 ? condTraceVec_3_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_4_8 ? condTraceVec_4_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_5_8 ? condTraceVec_5_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_6_8 ? condTraceVec_6_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_7_8 ? condTraceVec_7_providerTakenCtr_value : 3'h0)
             : (hitAltMask_0_8 ? condTraceVec_0_altTakenCtr_value : 3'h0)
               | (hitAltMask_1_8 ? condTraceVec_1_altTakenCtr_value : 3'h0)
               | (hitAltMask_2_8 ? condTraceVec_2_altTakenCtr_value : 3'h0)
               | (hitAltMask_3_8 ? condTraceVec_3_altTakenCtr_value : 3'h0)
               | (hitAltMask_4_8 ? condTraceVec_4_altTakenCtr_value : 3'h0)
               | (hitAltMask_5_8 ? condTraceVec_5_altTakenCtr_value : 3'h0)
               | (hitAltMask_6_8 ? condTraceVec_6_altTakenCtr_value : 3'h0)
               | (hitAltMask_7_8 ? condTraceVec_7_altTakenCtr_value : 3'h0)),
    .io_writeReq_bits_entries_1_valid
      (allocateEn_9
       | (hitProvider_9
            ? hitProviderMask_0_9 | hitProviderMask_1_9 | hitProviderMask_2_9
              | hitProviderMask_3_9 | hitProviderMask_4_9 | hitProviderMask_5_9
              | hitProviderMask_6_9 | hitProviderMask_7_9
            : hitAltMask_0_9 | hitAltMask_1_9 | hitAltMask_2_9 | hitAltMask_3_9
              | hitAltMask_4_9 | hitAltMask_5_9 | hitAltMask_6_9 | hitAltMask_7_9)),
    .io_writeReq_bits_entries_1_tag
      (allocateEn_9
         ? t2_allocateEntry_tag
         : hitProvider_9
             ? (hitProviderMask_0_9 ? t2_trainInfoVec_provider_tag : 13'h0)
               | (hitProviderMask_1_9 ? t2_trainInfoVec_provider_1_tag : 13'h0)
               | (hitProviderMask_2_9 ? t2_trainInfoVec_provider_2_tag : 13'h0)
               | (hitProviderMask_3_9 ? t2_trainInfoVec_provider_3_tag : 13'h0)
               | (hitProviderMask_4_9 ? t2_trainInfoVec_provider_4_tag : 13'h0)
               | (hitProviderMask_5_9 ? t2_trainInfoVec_provider_5_tag : 13'h0)
               | (hitProviderMask_6_9 ? t2_trainInfoVec_provider_6_tag : 13'h0)
               | (hitProviderMask_7_9 ? t2_trainInfoVec_provider_7_tag : 13'h0)
             : (_GEN_155 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_tag)
               | (_GEN_156 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_3_tag)
               | (_GEN_157 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_6_tag)
               | (_GEN_158 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_9_tag)
               | (_GEN_159 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_12_tag)
               | (_GEN_160 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_15_tag)
               | (_GEN_161 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_18_tag)
               | (_GEN_162 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_21_tag)),
    .io_writeReq_bits_entries_1_takenCtr_value
      (allocateEn_9
         ? t2_allocateEntry_takenCtr_value
         : hitProvider_9
             ? (hitProviderMask_0_9 ? condTraceVec_0_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_1_9 ? condTraceVec_1_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_2_9 ? condTraceVec_2_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_3_9 ? condTraceVec_3_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_4_9 ? condTraceVec_4_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_5_9 ? condTraceVec_5_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_6_9 ? condTraceVec_6_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_7_9 ? condTraceVec_7_providerTakenCtr_value : 3'h0)
             : (hitAltMask_0_9 ? condTraceVec_0_altTakenCtr_value : 3'h0)
               | (hitAltMask_1_9 ? condTraceVec_1_altTakenCtr_value : 3'h0)
               | (hitAltMask_2_9 ? condTraceVec_2_altTakenCtr_value : 3'h0)
               | (hitAltMask_3_9 ? condTraceVec_3_altTakenCtr_value : 3'h0)
               | (hitAltMask_4_9 ? condTraceVec_4_altTakenCtr_value : 3'h0)
               | (hitAltMask_5_9 ? condTraceVec_5_altTakenCtr_value : 3'h0)
               | (hitAltMask_6_9 ? condTraceVec_6_altTakenCtr_value : 3'h0)
               | (hitAltMask_7_9 ? condTraceVec_7_altTakenCtr_value : 3'h0)),
    .io_writeReq_bits_usefulCtrs_0_value
      (allocateEn_8
         ? 2'h0
         : hitProvider_8
             ? (hitProviderMask_0_8 ? t2_trainInfoVec_providerNewUsefulCtr_value : 2'h0)
               | (hitProviderMask_1_8
                    ? t2_trainInfoVec_providerNewUsefulCtr_1_value
                    : 2'h0)
               | (hitProviderMask_2_8
                    ? t2_trainInfoVec_providerNewUsefulCtr_2_value
                    : 2'h0)
               | (hitProviderMask_3_8
                    ? t2_trainInfoVec_providerNewUsefulCtr_3_value
                    : 2'h0)
               | (hitProviderMask_4_8
                    ? t2_trainInfoVec_providerNewUsefulCtr_4_value
                    : 2'h0)
               | (hitProviderMask_5_8
                    ? t2_trainInfoVec_providerNewUsefulCtr_5_value
                    : 2'h0)
               | (hitProviderMask_6_8
                    ? t2_trainInfoVec_providerNewUsefulCtr_6_value
                    : 2'h0)
               | (hitProviderMask_7_8
                    ? t2_trainInfoVec_providerNewUsefulCtr_7_value
                    : 2'h0)
             : (_GEN_147 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_usefulCtr_value)
               | (_GEN_148 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_3_usefulCtr_value)
               | (_GEN_149 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_6_usefulCtr_value)
               | (_GEN_150 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_9_usefulCtr_value)
               | (_GEN_151 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_12_usefulCtr_value)
               | (_GEN_152 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_15_usefulCtr_value)
               | (_GEN_153 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_18_usefulCtr_value)
               | (_GEN_154 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_21_usefulCtr_value)),
    .io_writeReq_bits_usefulCtrs_1_value
      (allocateEn_9
         ? 2'h0
         : hitProvider_9
             ? (hitProviderMask_0_9 ? t2_trainInfoVec_providerNewUsefulCtr_value : 2'h0)
               | (hitProviderMask_1_9
                    ? t2_trainInfoVec_providerNewUsefulCtr_1_value
                    : 2'h0)
               | (hitProviderMask_2_9
                    ? t2_trainInfoVec_providerNewUsefulCtr_2_value
                    : 2'h0)
               | (hitProviderMask_3_9
                    ? t2_trainInfoVec_providerNewUsefulCtr_3_value
                    : 2'h0)
               | (hitProviderMask_4_9
                    ? t2_trainInfoVec_providerNewUsefulCtr_4_value
                    : 2'h0)
               | (hitProviderMask_5_9
                    ? t2_trainInfoVec_providerNewUsefulCtr_5_value
                    : 2'h0)
               | (hitProviderMask_6_9
                    ? t2_trainInfoVec_providerNewUsefulCtr_6_value
                    : 2'h0)
               | (hitProviderMask_7_9
                    ? t2_trainInfoVec_providerNewUsefulCtr_7_value
                    : 2'h0)
             : (_GEN_155 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_usefulCtr_value)
               | (_GEN_156 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_3_usefulCtr_value)
               | (_GEN_157 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_6_usefulCtr_value)
               | (_GEN_158 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_9_usefulCtr_value)
               | (_GEN_159 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_12_usefulCtr_value)
               | (_GEN_160 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_15_usefulCtr_value)
               | (_GEN_161 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_18_usefulCtr_value)
               | (_GEN_162 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_21_usefulCtr_value)),
    .io_resetUseful                              (t2_fire & (&usefulResetCtr_value)),
    .io_resetDone                                (_tables_4_io_resetDone),
    .boreChildrenBd_bore_addr                    (boreChildrenBd_bore_32_addr),
    .boreChildrenBd_bore_addr_rd                 (boreChildrenBd_bore_32_addr_rd),
    .boreChildrenBd_bore_wdata                   (boreChildrenBd_bore_32_wdata),
    .boreChildrenBd_bore_wmask                   (boreChildrenBd_bore_32_wmask),
    .boreChildrenBd_bore_re                      (boreChildrenBd_bore_32_re),
    .boreChildrenBd_bore_we                      (boreChildrenBd_bore_32_we),
    .boreChildrenBd_bore_rdata                   (boreChildrenBd_bore_32_rdata),
    .boreChildrenBd_bore_ack                     (boreChildrenBd_bore_32_ack),
    .boreChildrenBd_bore_selectedOH              (boreChildrenBd_bore_32_selectedOH),
    .boreChildrenBd_bore_array                   (boreChildrenBd_bore_32_array),
    .boreChildrenBd_bore_1_addr                  (boreChildrenBd_bore_33_addr),
    .boreChildrenBd_bore_1_addr_rd               (boreChildrenBd_bore_33_addr_rd),
    .boreChildrenBd_bore_1_wdata                 (boreChildrenBd_bore_33_wdata),
    .boreChildrenBd_bore_1_wmask                 (boreChildrenBd_bore_33_wmask),
    .boreChildrenBd_bore_1_re                    (boreChildrenBd_bore_33_re),
    .boreChildrenBd_bore_1_we                    (boreChildrenBd_bore_33_we),
    .boreChildrenBd_bore_1_rdata                 (boreChildrenBd_bore_33_rdata),
    .boreChildrenBd_bore_1_ack                   (boreChildrenBd_bore_33_ack),
    .boreChildrenBd_bore_1_selectedOH            (boreChildrenBd_bore_33_selectedOH),
    .boreChildrenBd_bore_1_array                 (boreChildrenBd_bore_33_array),
    .boreChildrenBd_bore_2_addr                  (boreChildrenBd_bore_34_addr),
    .boreChildrenBd_bore_2_addr_rd               (boreChildrenBd_bore_34_addr_rd),
    .boreChildrenBd_bore_2_wdata                 (boreChildrenBd_bore_34_wdata),
    .boreChildrenBd_bore_2_wmask                 (boreChildrenBd_bore_34_wmask),
    .boreChildrenBd_bore_2_re                    (boreChildrenBd_bore_34_re),
    .boreChildrenBd_bore_2_we                    (boreChildrenBd_bore_34_we),
    .boreChildrenBd_bore_2_rdata                 (boreChildrenBd_bore_34_rdata),
    .boreChildrenBd_bore_2_ack                   (boreChildrenBd_bore_34_ack),
    .boreChildrenBd_bore_2_selectedOH            (boreChildrenBd_bore_34_selectedOH),
    .boreChildrenBd_bore_2_array                 (boreChildrenBd_bore_34_array),
    .boreChildrenBd_bore_3_addr                  (boreChildrenBd_bore_35_addr),
    .boreChildrenBd_bore_3_addr_rd               (boreChildrenBd_bore_35_addr_rd),
    .boreChildrenBd_bore_3_wdata                 (boreChildrenBd_bore_35_wdata),
    .boreChildrenBd_bore_3_wmask                 (boreChildrenBd_bore_35_wmask),
    .boreChildrenBd_bore_3_re                    (boreChildrenBd_bore_35_re),
    .boreChildrenBd_bore_3_we                    (boreChildrenBd_bore_35_we),
    .boreChildrenBd_bore_3_rdata                 (boreChildrenBd_bore_35_rdata),
    .boreChildrenBd_bore_3_ack                   (boreChildrenBd_bore_35_ack),
    .boreChildrenBd_bore_3_selectedOH            (boreChildrenBd_bore_35_selectedOH),
    .boreChildrenBd_bore_3_array                 (boreChildrenBd_bore_35_array),
    .boreChildrenBd_bore_4_addr                  (boreChildrenBd_bore_36_addr),
    .boreChildrenBd_bore_4_addr_rd               (boreChildrenBd_bore_36_addr_rd),
    .boreChildrenBd_bore_4_wdata                 (boreChildrenBd_bore_36_wdata),
    .boreChildrenBd_bore_4_wmask                 (boreChildrenBd_bore_36_wmask),
    .boreChildrenBd_bore_4_re                    (boreChildrenBd_bore_36_re),
    .boreChildrenBd_bore_4_we                    (boreChildrenBd_bore_36_we),
    .boreChildrenBd_bore_4_rdata                 (boreChildrenBd_bore_36_rdata),
    .boreChildrenBd_bore_4_ack                   (boreChildrenBd_bore_36_ack),
    .boreChildrenBd_bore_4_selectedOH            (boreChildrenBd_bore_36_selectedOH),
    .boreChildrenBd_bore_4_array                 (boreChildrenBd_bore_36_array),
    .boreChildrenBd_bore_5_addr                  (boreChildrenBd_bore_37_addr),
    .boreChildrenBd_bore_5_addr_rd               (boreChildrenBd_bore_37_addr_rd),
    .boreChildrenBd_bore_5_wdata                 (boreChildrenBd_bore_37_wdata),
    .boreChildrenBd_bore_5_wmask                 (boreChildrenBd_bore_37_wmask),
    .boreChildrenBd_bore_5_re                    (boreChildrenBd_bore_37_re),
    .boreChildrenBd_bore_5_we                    (boreChildrenBd_bore_37_we),
    .boreChildrenBd_bore_5_rdata                 (boreChildrenBd_bore_37_rdata),
    .boreChildrenBd_bore_5_ack                   (boreChildrenBd_bore_37_ack),
    .boreChildrenBd_bore_5_selectedOH            (boreChildrenBd_bore_37_selectedOH),
    .boreChildrenBd_bore_5_array                 (boreChildrenBd_bore_37_array),
    .boreChildrenBd_bore_6_addr                  (boreChildrenBd_bore_38_addr),
    .boreChildrenBd_bore_6_addr_rd               (boreChildrenBd_bore_38_addr_rd),
    .boreChildrenBd_bore_6_wdata                 (boreChildrenBd_bore_38_wdata),
    .boreChildrenBd_bore_6_wmask                 (boreChildrenBd_bore_38_wmask),
    .boreChildrenBd_bore_6_re                    (boreChildrenBd_bore_38_re),
    .boreChildrenBd_bore_6_we                    (boreChildrenBd_bore_38_we),
    .boreChildrenBd_bore_6_rdata                 (boreChildrenBd_bore_38_rdata),
    .boreChildrenBd_bore_6_ack                   (boreChildrenBd_bore_38_ack),
    .boreChildrenBd_bore_6_selectedOH            (boreChildrenBd_bore_38_selectedOH),
    .boreChildrenBd_bore_6_array                 (boreChildrenBd_bore_38_array),
    .boreChildrenBd_bore_7_addr                  (boreChildrenBd_bore_39_addr),
    .boreChildrenBd_bore_7_addr_rd               (boreChildrenBd_bore_39_addr_rd),
    .boreChildrenBd_bore_7_wdata                 (boreChildrenBd_bore_39_wdata),
    .boreChildrenBd_bore_7_wmask                 (boreChildrenBd_bore_39_wmask),
    .boreChildrenBd_bore_7_re                    (boreChildrenBd_bore_39_re),
    .boreChildrenBd_bore_7_we                    (boreChildrenBd_bore_39_we),
    .boreChildrenBd_bore_7_rdata                 (boreChildrenBd_bore_39_rdata),
    .boreChildrenBd_bore_7_ack                   (boreChildrenBd_bore_39_ack),
    .boreChildrenBd_bore_7_selectedOH            (boreChildrenBd_bore_39_selectedOH),
    .boreChildrenBd_bore_7_array                 (boreChildrenBd_bore_39_array),
    .sigFromSrams_bore_ram_hold                  (sigFromSrams_bore_32_ram_hold),
    .sigFromSrams_bore_ram_bypass                (sigFromSrams_bore_32_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken              (sigFromSrams_bore_32_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk               (sigFromSrams_bore_32_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp              (sigFromSrams_bore_32_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold              (sigFromSrams_bore_32_ram_mcp_hold),
    .sigFromSrams_bore_cgen                      (sigFromSrams_bore_32_cgen),
    .sigFromSrams_bore_1_ram_hold                (sigFromSrams_bore_33_ram_hold),
    .sigFromSrams_bore_1_ram_bypass              (sigFromSrams_bore_33_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken            (sigFromSrams_bore_33_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk             (sigFromSrams_bore_33_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp            (sigFromSrams_bore_33_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold            (sigFromSrams_bore_33_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen                    (sigFromSrams_bore_33_cgen),
    .sigFromSrams_bore_2_ram_hold                (sigFromSrams_bore_34_ram_hold),
    .sigFromSrams_bore_2_ram_bypass              (sigFromSrams_bore_34_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken            (sigFromSrams_bore_34_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk             (sigFromSrams_bore_34_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp            (sigFromSrams_bore_34_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold            (sigFromSrams_bore_34_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen                    (sigFromSrams_bore_34_cgen),
    .sigFromSrams_bore_3_ram_hold                (sigFromSrams_bore_35_ram_hold),
    .sigFromSrams_bore_3_ram_bypass              (sigFromSrams_bore_35_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken            (sigFromSrams_bore_35_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk             (sigFromSrams_bore_35_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp            (sigFromSrams_bore_35_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold            (sigFromSrams_bore_35_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen                    (sigFromSrams_bore_35_cgen),
    .sigFromSrams_bore_4_ram_hold                (sigFromSrams_bore_36_ram_hold),
    .sigFromSrams_bore_4_ram_bypass              (sigFromSrams_bore_36_ram_bypass),
    .sigFromSrams_bore_4_ram_bp_clken            (sigFromSrams_bore_36_ram_bp_clken),
    .sigFromSrams_bore_4_ram_aux_clk             (sigFromSrams_bore_36_ram_aux_clk),
    .sigFromSrams_bore_4_ram_aux_ckbp            (sigFromSrams_bore_36_ram_aux_ckbp),
    .sigFromSrams_bore_4_ram_mcp_hold            (sigFromSrams_bore_36_ram_mcp_hold),
    .sigFromSrams_bore_4_cgen                    (sigFromSrams_bore_36_cgen),
    .sigFromSrams_bore_5_ram_hold                (sigFromSrams_bore_37_ram_hold),
    .sigFromSrams_bore_5_ram_bypass              (sigFromSrams_bore_37_ram_bypass),
    .sigFromSrams_bore_5_ram_bp_clken            (sigFromSrams_bore_37_ram_bp_clken),
    .sigFromSrams_bore_5_ram_aux_clk             (sigFromSrams_bore_37_ram_aux_clk),
    .sigFromSrams_bore_5_ram_aux_ckbp            (sigFromSrams_bore_37_ram_aux_ckbp),
    .sigFromSrams_bore_5_ram_mcp_hold            (sigFromSrams_bore_37_ram_mcp_hold),
    .sigFromSrams_bore_5_cgen                    (sigFromSrams_bore_37_cgen),
    .sigFromSrams_bore_6_ram_hold                (sigFromSrams_bore_38_ram_hold),
    .sigFromSrams_bore_6_ram_bypass              (sigFromSrams_bore_38_ram_bypass),
    .sigFromSrams_bore_6_ram_bp_clken            (sigFromSrams_bore_38_ram_bp_clken),
    .sigFromSrams_bore_6_ram_aux_clk             (sigFromSrams_bore_38_ram_aux_clk),
    .sigFromSrams_bore_6_ram_aux_ckbp            (sigFromSrams_bore_38_ram_aux_ckbp),
    .sigFromSrams_bore_6_ram_mcp_hold            (sigFromSrams_bore_38_ram_mcp_hold),
    .sigFromSrams_bore_6_cgen                    (sigFromSrams_bore_38_cgen),
    .sigFromSrams_bore_7_ram_hold                (sigFromSrams_bore_39_ram_hold),
    .sigFromSrams_bore_7_ram_bypass              (sigFromSrams_bore_39_ram_bypass),
    .sigFromSrams_bore_7_ram_bp_clken            (sigFromSrams_bore_39_ram_bp_clken),
    .sigFromSrams_bore_7_ram_aux_clk             (sigFromSrams_bore_39_ram_aux_clk),
    .sigFromSrams_bore_7_ram_aux_ckbp            (sigFromSrams_bore_39_ram_aux_ckbp),
    .sigFromSrams_bore_7_ram_mcp_hold            (sigFromSrams_bore_39_ram_mcp_hold),
    .sigFromSrams_bore_7_cgen                    (sigFromSrams_bore_39_cgen)
  );
  TageTable_5 tables_5 (
    .clock                                       (clock),
    .reset                                       (reset),
    .io_predictReadReq_valid                     (s0_fire),
    .io_predictReadReq_bits_setIdx
      (io_startPc_addr[10:2] ^ io_fromPhr_foldedPathHist_hist_23_foldedHist),
    .io_predictReadReq_bits_bankMask             (s0_bankMask),
    .io_trainReadReq_valid                       (tables_7_io_trainReadReq_valid),
    .io_trainReadReq_bits_setIdx                 (t0_setIdx_5),
    .io_trainReadReq_bits_bankMask               (t0_bankMask),
    .io_predictReadResp_entries_0_valid
      (_tables_5_io_predictReadResp_entries_0_valid),
    .io_predictReadResp_entries_0_tag
      (_tables_5_io_predictReadResp_entries_0_tag),
    .io_predictReadResp_entries_0_takenCtr_value
      (_tables_5_io_predictReadResp_entries_0_takenCtr_value),
    .io_predictReadResp_entries_1_valid
      (_tables_5_io_predictReadResp_entries_1_valid),
    .io_predictReadResp_entries_1_tag
      (_tables_5_io_predictReadResp_entries_1_tag),
    .io_predictReadResp_entries_1_takenCtr_value
      (_tables_5_io_predictReadResp_entries_1_takenCtr_value),
    .io_predictReadResp_usefulCtrs_0_value
      (_tables_5_io_predictReadResp_usefulCtrs_0_value),
    .io_predictReadResp_usefulCtrs_1_value
      (_tables_5_io_predictReadResp_usefulCtrs_1_value),
    .io_trainReadResp_entries_0_valid
      (_tables_5_io_trainReadResp_entries_0_valid),
    .io_trainReadResp_entries_0_tag
      (_tables_5_io_trainReadResp_entries_0_tag),
    .io_trainReadResp_entries_0_takenCtr_value
      (_tables_5_io_trainReadResp_entries_0_takenCtr_value),
    .io_trainReadResp_entries_1_valid
      (_tables_5_io_trainReadResp_entries_1_valid),
    .io_trainReadResp_entries_1_tag
      (_tables_5_io_trainReadResp_entries_1_tag),
    .io_trainReadResp_entries_1_takenCtr_value
      (_tables_5_io_trainReadResp_entries_1_takenCtr_value),
    .io_trainReadResp_usefulCtrs_0_value
      (_tables_5_io_trainReadResp_usefulCtrs_0_value),
    .io_trainReadResp_usefulCtrs_1_value
      (_tables_5_io_trainReadResp_usefulCtrs_1_value),
    .io_writeReq_valid                           (tables_5_io_writeReq_valid_probe),
    .io_writeReq_bits_setIdx                     (t2_setIdx_5),
    .io_writeReq_bits_bankMask                   (t2_bankMask),
    .io_writeReq_bits_wayMask                    ({writeWayMask_5_1, writeWayMask_5_0}),
    .io_writeReq_bits_actualTakenMask_0
      (allocateEn_10
         ? t2_allocateBranch_bits_taken
         : hitProvider_10
             ? hitProviderMask_0_10 & t2_branches_0_bits_taken | hitProviderMask_1_10
               & t2_branches_1_bits_taken | hitProviderMask_2_10
               & t2_branches_2_bits_taken | hitProviderMask_3_10
               & t2_branches_3_bits_taken | hitProviderMask_4_10
               & t2_branches_4_bits_taken | hitProviderMask_5_10
               & t2_branches_5_bits_taken | hitProviderMask_6_10
               & t2_branches_6_bits_taken | hitProviderMask_7_10
               & t2_branches_7_bits_taken
             : hitAltMask_0_10 & t2_branches_0_bits_taken | hitAltMask_1_10
               & t2_branches_1_bits_taken | hitAltMask_2_10 & t2_branches_2_bits_taken
               | hitAltMask_3_10 & t2_branches_3_bits_taken | hitAltMask_4_10
               & t2_branches_4_bits_taken | hitAltMask_5_10 & t2_branches_5_bits_taken
               | hitAltMask_6_10 & t2_branches_6_bits_taken | hitAltMask_7_10
               & t2_branches_7_bits_taken),
    .io_writeReq_bits_actualTakenMask_1
      (allocateEn_11
         ? t2_allocateBranch_bits_taken
         : hitProvider_11
             ? hitProviderMask_0_11 & t2_branches_0_bits_taken | hitProviderMask_1_11
               & t2_branches_1_bits_taken | hitProviderMask_2_11
               & t2_branches_2_bits_taken | hitProviderMask_3_11
               & t2_branches_3_bits_taken | hitProviderMask_4_11
               & t2_branches_4_bits_taken | hitProviderMask_5_11
               & t2_branches_5_bits_taken | hitProviderMask_6_11
               & t2_branches_6_bits_taken | hitProviderMask_7_11
               & t2_branches_7_bits_taken
             : hitAltMask_0_11 & t2_branches_0_bits_taken | hitAltMask_1_11
               & t2_branches_1_bits_taken | hitAltMask_2_11 & t2_branches_2_bits_taken
               | hitAltMask_3_11 & t2_branches_3_bits_taken | hitAltMask_4_11
               & t2_branches_4_bits_taken | hitAltMask_5_11 & t2_branches_5_bits_taken
               | hitAltMask_6_11 & t2_branches_6_bits_taken | hitAltMask_7_11
               & t2_branches_7_bits_taken),
    .io_writeReq_bits_entries_0_valid
      (allocateEn_10
       | (hitProvider_10
            ? hitProviderMask_0_10 | hitProviderMask_1_10 | hitProviderMask_2_10
              | hitProviderMask_3_10 | hitProviderMask_4_10 | hitProviderMask_5_10
              | hitProviderMask_6_10 | hitProviderMask_7_10
            : hitAltMask_0_10 | hitAltMask_1_10 | hitAltMask_2_10 | hitAltMask_3_10
              | hitAltMask_4_10 | hitAltMask_5_10 | hitAltMask_6_10 | hitAltMask_7_10)),
    .io_writeReq_bits_entries_0_tag
      (allocateEn_10
         ? t2_allocateEntry_tag
         : hitProvider_10
             ? (hitProviderMask_0_10 ? t2_trainInfoVec_provider_tag : 13'h0)
               | (hitProviderMask_1_10 ? t2_trainInfoVec_provider_1_tag : 13'h0)
               | (hitProviderMask_2_10 ? t2_trainInfoVec_provider_2_tag : 13'h0)
               | (hitProviderMask_3_10 ? t2_trainInfoVec_provider_3_tag : 13'h0)
               | (hitProviderMask_4_10 ? t2_trainInfoVec_provider_4_tag : 13'h0)
               | (hitProviderMask_5_10 ? t2_trainInfoVec_provider_5_tag : 13'h0)
               | (hitProviderMask_6_10 ? t2_trainInfoVec_provider_6_tag : 13'h0)
               | (hitProviderMask_7_10 ? t2_trainInfoVec_provider_7_tag : 13'h0)
             : (_GEN_163 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_tag)
               | (_GEN_164 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_3_tag)
               | (_GEN_165 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_6_tag)
               | (_GEN_166 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_9_tag)
               | (_GEN_167 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_12_tag)
               | (_GEN_168 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_15_tag)
               | (_GEN_169 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_18_tag)
               | (_GEN_170 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_21_tag)),
    .io_writeReq_bits_entries_0_takenCtr_value
      (allocateEn_10
         ? t2_allocateEntry_takenCtr_value
         : hitProvider_10
             ? (hitProviderMask_0_10 ? condTraceVec_0_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_1_10 ? condTraceVec_1_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_2_10 ? condTraceVec_2_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_3_10 ? condTraceVec_3_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_4_10 ? condTraceVec_4_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_5_10 ? condTraceVec_5_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_6_10 ? condTraceVec_6_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_7_10 ? condTraceVec_7_providerTakenCtr_value : 3'h0)
             : (hitAltMask_0_10 ? condTraceVec_0_altTakenCtr_value : 3'h0)
               | (hitAltMask_1_10 ? condTraceVec_1_altTakenCtr_value : 3'h0)
               | (hitAltMask_2_10 ? condTraceVec_2_altTakenCtr_value : 3'h0)
               | (hitAltMask_3_10 ? condTraceVec_3_altTakenCtr_value : 3'h0)
               | (hitAltMask_4_10 ? condTraceVec_4_altTakenCtr_value : 3'h0)
               | (hitAltMask_5_10 ? condTraceVec_5_altTakenCtr_value : 3'h0)
               | (hitAltMask_6_10 ? condTraceVec_6_altTakenCtr_value : 3'h0)
               | (hitAltMask_7_10 ? condTraceVec_7_altTakenCtr_value : 3'h0)),
    .io_writeReq_bits_entries_1_valid
      (allocateEn_11
       | (hitProvider_11
            ? hitProviderMask_0_11 | hitProviderMask_1_11 | hitProviderMask_2_11
              | hitProviderMask_3_11 | hitProviderMask_4_11 | hitProviderMask_5_11
              | hitProviderMask_6_11 | hitProviderMask_7_11
            : hitAltMask_0_11 | hitAltMask_1_11 | hitAltMask_2_11 | hitAltMask_3_11
              | hitAltMask_4_11 | hitAltMask_5_11 | hitAltMask_6_11 | hitAltMask_7_11)),
    .io_writeReq_bits_entries_1_tag
      (allocateEn_11
         ? t2_allocateEntry_tag
         : hitProvider_11
             ? (hitProviderMask_0_11 ? t2_trainInfoVec_provider_tag : 13'h0)
               | (hitProviderMask_1_11 ? t2_trainInfoVec_provider_1_tag : 13'h0)
               | (hitProviderMask_2_11 ? t2_trainInfoVec_provider_2_tag : 13'h0)
               | (hitProviderMask_3_11 ? t2_trainInfoVec_provider_3_tag : 13'h0)
               | (hitProviderMask_4_11 ? t2_trainInfoVec_provider_4_tag : 13'h0)
               | (hitProviderMask_5_11 ? t2_trainInfoVec_provider_5_tag : 13'h0)
               | (hitProviderMask_6_11 ? t2_trainInfoVec_provider_6_tag : 13'h0)
               | (hitProviderMask_7_11 ? t2_trainInfoVec_provider_7_tag : 13'h0)
             : (_GEN_171 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_tag)
               | (_GEN_172 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_3_tag)
               | (_GEN_173 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_6_tag)
               | (_GEN_174 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_9_tag)
               | (_GEN_175 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_12_tag)
               | (_GEN_176 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_15_tag)
               | (_GEN_177 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_18_tag)
               | (_GEN_178 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_21_tag)),
    .io_writeReq_bits_entries_1_takenCtr_value
      (allocateEn_11
         ? t2_allocateEntry_takenCtr_value
         : hitProvider_11
             ? (hitProviderMask_0_11 ? condTraceVec_0_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_1_11 ? condTraceVec_1_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_2_11 ? condTraceVec_2_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_3_11 ? condTraceVec_3_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_4_11 ? condTraceVec_4_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_5_11 ? condTraceVec_5_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_6_11 ? condTraceVec_6_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_7_11 ? condTraceVec_7_providerTakenCtr_value : 3'h0)
             : (hitAltMask_0_11 ? condTraceVec_0_altTakenCtr_value : 3'h0)
               | (hitAltMask_1_11 ? condTraceVec_1_altTakenCtr_value : 3'h0)
               | (hitAltMask_2_11 ? condTraceVec_2_altTakenCtr_value : 3'h0)
               | (hitAltMask_3_11 ? condTraceVec_3_altTakenCtr_value : 3'h0)
               | (hitAltMask_4_11 ? condTraceVec_4_altTakenCtr_value : 3'h0)
               | (hitAltMask_5_11 ? condTraceVec_5_altTakenCtr_value : 3'h0)
               | (hitAltMask_6_11 ? condTraceVec_6_altTakenCtr_value : 3'h0)
               | (hitAltMask_7_11 ? condTraceVec_7_altTakenCtr_value : 3'h0)),
    .io_writeReq_bits_usefulCtrs_0_value
      (allocateEn_10
         ? 2'h0
         : hitProvider_10
             ? (hitProviderMask_0_10 ? t2_trainInfoVec_providerNewUsefulCtr_value : 2'h0)
               | (hitProviderMask_1_10
                    ? t2_trainInfoVec_providerNewUsefulCtr_1_value
                    : 2'h0)
               | (hitProviderMask_2_10
                    ? t2_trainInfoVec_providerNewUsefulCtr_2_value
                    : 2'h0)
               | (hitProviderMask_3_10
                    ? t2_trainInfoVec_providerNewUsefulCtr_3_value
                    : 2'h0)
               | (hitProviderMask_4_10
                    ? t2_trainInfoVec_providerNewUsefulCtr_4_value
                    : 2'h0)
               | (hitProviderMask_5_10
                    ? t2_trainInfoVec_providerNewUsefulCtr_5_value
                    : 2'h0)
               | (hitProviderMask_6_10
                    ? t2_trainInfoVec_providerNewUsefulCtr_6_value
                    : 2'h0)
               | (hitProviderMask_7_10
                    ? t2_trainInfoVec_providerNewUsefulCtr_7_value
                    : 2'h0)
             : (_GEN_163 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_usefulCtr_value)
               | (_GEN_164 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_3_usefulCtr_value)
               | (_GEN_165 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_6_usefulCtr_value)
               | (_GEN_166 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_9_usefulCtr_value)
               | (_GEN_167 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_12_usefulCtr_value)
               | (_GEN_168 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_15_usefulCtr_value)
               | (_GEN_169 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_18_usefulCtr_value)
               | (_GEN_170 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_21_usefulCtr_value)),
    .io_writeReq_bits_usefulCtrs_1_value
      (allocateEn_11
         ? 2'h0
         : hitProvider_11
             ? (hitProviderMask_0_11 ? t2_trainInfoVec_providerNewUsefulCtr_value : 2'h0)
               | (hitProviderMask_1_11
                    ? t2_trainInfoVec_providerNewUsefulCtr_1_value
                    : 2'h0)
               | (hitProviderMask_2_11
                    ? t2_trainInfoVec_providerNewUsefulCtr_2_value
                    : 2'h0)
               | (hitProviderMask_3_11
                    ? t2_trainInfoVec_providerNewUsefulCtr_3_value
                    : 2'h0)
               | (hitProviderMask_4_11
                    ? t2_trainInfoVec_providerNewUsefulCtr_4_value
                    : 2'h0)
               | (hitProviderMask_5_11
                    ? t2_trainInfoVec_providerNewUsefulCtr_5_value
                    : 2'h0)
               | (hitProviderMask_6_11
                    ? t2_trainInfoVec_providerNewUsefulCtr_6_value
                    : 2'h0)
               | (hitProviderMask_7_11
                    ? t2_trainInfoVec_providerNewUsefulCtr_7_value
                    : 2'h0)
             : (_GEN_171 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_usefulCtr_value)
               | (_GEN_172 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_3_usefulCtr_value)
               | (_GEN_173 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_6_usefulCtr_value)
               | (_GEN_174 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_9_usefulCtr_value)
               | (_GEN_175 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_12_usefulCtr_value)
               | (_GEN_176 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_15_usefulCtr_value)
               | (_GEN_177 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_18_usefulCtr_value)
               | (_GEN_178 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_21_usefulCtr_value)),
    .io_resetUseful                              (t2_fire & (&usefulResetCtr_value)),
    .io_resetDone                                (_tables_5_io_resetDone),
    .boreChildrenBd_bore_addr                    (boreChildrenBd_bore_40_addr),
    .boreChildrenBd_bore_addr_rd                 (boreChildrenBd_bore_40_addr_rd),
    .boreChildrenBd_bore_wdata                   (boreChildrenBd_bore_40_wdata),
    .boreChildrenBd_bore_wmask                   (boreChildrenBd_bore_40_wmask),
    .boreChildrenBd_bore_re                      (boreChildrenBd_bore_40_re),
    .boreChildrenBd_bore_we                      (boreChildrenBd_bore_40_we),
    .boreChildrenBd_bore_rdata                   (boreChildrenBd_bore_40_rdata),
    .boreChildrenBd_bore_ack                     (boreChildrenBd_bore_40_ack),
    .boreChildrenBd_bore_selectedOH              (boreChildrenBd_bore_40_selectedOH),
    .boreChildrenBd_bore_array                   (boreChildrenBd_bore_40_array),
    .boreChildrenBd_bore_1_addr                  (boreChildrenBd_bore_41_addr),
    .boreChildrenBd_bore_1_addr_rd               (boreChildrenBd_bore_41_addr_rd),
    .boreChildrenBd_bore_1_wdata                 (boreChildrenBd_bore_41_wdata),
    .boreChildrenBd_bore_1_wmask                 (boreChildrenBd_bore_41_wmask),
    .boreChildrenBd_bore_1_re                    (boreChildrenBd_bore_41_re),
    .boreChildrenBd_bore_1_we                    (boreChildrenBd_bore_41_we),
    .boreChildrenBd_bore_1_rdata                 (boreChildrenBd_bore_41_rdata),
    .boreChildrenBd_bore_1_ack                   (boreChildrenBd_bore_41_ack),
    .boreChildrenBd_bore_1_selectedOH            (boreChildrenBd_bore_41_selectedOH),
    .boreChildrenBd_bore_1_array                 (boreChildrenBd_bore_41_array),
    .boreChildrenBd_bore_2_addr                  (boreChildrenBd_bore_42_addr),
    .boreChildrenBd_bore_2_addr_rd               (boreChildrenBd_bore_42_addr_rd),
    .boreChildrenBd_bore_2_wdata                 (boreChildrenBd_bore_42_wdata),
    .boreChildrenBd_bore_2_wmask                 (boreChildrenBd_bore_42_wmask),
    .boreChildrenBd_bore_2_re                    (boreChildrenBd_bore_42_re),
    .boreChildrenBd_bore_2_we                    (boreChildrenBd_bore_42_we),
    .boreChildrenBd_bore_2_rdata                 (boreChildrenBd_bore_42_rdata),
    .boreChildrenBd_bore_2_ack                   (boreChildrenBd_bore_42_ack),
    .boreChildrenBd_bore_2_selectedOH            (boreChildrenBd_bore_42_selectedOH),
    .boreChildrenBd_bore_2_array                 (boreChildrenBd_bore_42_array),
    .boreChildrenBd_bore_3_addr                  (boreChildrenBd_bore_43_addr),
    .boreChildrenBd_bore_3_addr_rd               (boreChildrenBd_bore_43_addr_rd),
    .boreChildrenBd_bore_3_wdata                 (boreChildrenBd_bore_43_wdata),
    .boreChildrenBd_bore_3_wmask                 (boreChildrenBd_bore_43_wmask),
    .boreChildrenBd_bore_3_re                    (boreChildrenBd_bore_43_re),
    .boreChildrenBd_bore_3_we                    (boreChildrenBd_bore_43_we),
    .boreChildrenBd_bore_3_rdata                 (boreChildrenBd_bore_43_rdata),
    .boreChildrenBd_bore_3_ack                   (boreChildrenBd_bore_43_ack),
    .boreChildrenBd_bore_3_selectedOH            (boreChildrenBd_bore_43_selectedOH),
    .boreChildrenBd_bore_3_array                 (boreChildrenBd_bore_43_array),
    .boreChildrenBd_bore_4_addr                  (boreChildrenBd_bore_44_addr),
    .boreChildrenBd_bore_4_addr_rd               (boreChildrenBd_bore_44_addr_rd),
    .boreChildrenBd_bore_4_wdata                 (boreChildrenBd_bore_44_wdata),
    .boreChildrenBd_bore_4_wmask                 (boreChildrenBd_bore_44_wmask),
    .boreChildrenBd_bore_4_re                    (boreChildrenBd_bore_44_re),
    .boreChildrenBd_bore_4_we                    (boreChildrenBd_bore_44_we),
    .boreChildrenBd_bore_4_rdata                 (boreChildrenBd_bore_44_rdata),
    .boreChildrenBd_bore_4_ack                   (boreChildrenBd_bore_44_ack),
    .boreChildrenBd_bore_4_selectedOH            (boreChildrenBd_bore_44_selectedOH),
    .boreChildrenBd_bore_4_array                 (boreChildrenBd_bore_44_array),
    .boreChildrenBd_bore_5_addr                  (boreChildrenBd_bore_45_addr),
    .boreChildrenBd_bore_5_addr_rd               (boreChildrenBd_bore_45_addr_rd),
    .boreChildrenBd_bore_5_wdata                 (boreChildrenBd_bore_45_wdata),
    .boreChildrenBd_bore_5_wmask                 (boreChildrenBd_bore_45_wmask),
    .boreChildrenBd_bore_5_re                    (boreChildrenBd_bore_45_re),
    .boreChildrenBd_bore_5_we                    (boreChildrenBd_bore_45_we),
    .boreChildrenBd_bore_5_rdata                 (boreChildrenBd_bore_45_rdata),
    .boreChildrenBd_bore_5_ack                   (boreChildrenBd_bore_45_ack),
    .boreChildrenBd_bore_5_selectedOH            (boreChildrenBd_bore_45_selectedOH),
    .boreChildrenBd_bore_5_array                 (boreChildrenBd_bore_45_array),
    .boreChildrenBd_bore_6_addr                  (boreChildrenBd_bore_46_addr),
    .boreChildrenBd_bore_6_addr_rd               (boreChildrenBd_bore_46_addr_rd),
    .boreChildrenBd_bore_6_wdata                 (boreChildrenBd_bore_46_wdata),
    .boreChildrenBd_bore_6_wmask                 (boreChildrenBd_bore_46_wmask),
    .boreChildrenBd_bore_6_re                    (boreChildrenBd_bore_46_re),
    .boreChildrenBd_bore_6_we                    (boreChildrenBd_bore_46_we),
    .boreChildrenBd_bore_6_rdata                 (boreChildrenBd_bore_46_rdata),
    .boreChildrenBd_bore_6_ack                   (boreChildrenBd_bore_46_ack),
    .boreChildrenBd_bore_6_selectedOH            (boreChildrenBd_bore_46_selectedOH),
    .boreChildrenBd_bore_6_array                 (boreChildrenBd_bore_46_array),
    .boreChildrenBd_bore_7_addr                  (boreChildrenBd_bore_47_addr),
    .boreChildrenBd_bore_7_addr_rd               (boreChildrenBd_bore_47_addr_rd),
    .boreChildrenBd_bore_7_wdata                 (boreChildrenBd_bore_47_wdata),
    .boreChildrenBd_bore_7_wmask                 (boreChildrenBd_bore_47_wmask),
    .boreChildrenBd_bore_7_re                    (boreChildrenBd_bore_47_re),
    .boreChildrenBd_bore_7_we                    (boreChildrenBd_bore_47_we),
    .boreChildrenBd_bore_7_rdata                 (boreChildrenBd_bore_47_rdata),
    .boreChildrenBd_bore_7_ack                   (boreChildrenBd_bore_47_ack),
    .boreChildrenBd_bore_7_selectedOH            (boreChildrenBd_bore_47_selectedOH),
    .boreChildrenBd_bore_7_array                 (boreChildrenBd_bore_47_array),
    .sigFromSrams_bore_ram_hold                  (sigFromSrams_bore_40_ram_hold),
    .sigFromSrams_bore_ram_bypass                (sigFromSrams_bore_40_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken              (sigFromSrams_bore_40_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk               (sigFromSrams_bore_40_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp              (sigFromSrams_bore_40_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold              (sigFromSrams_bore_40_ram_mcp_hold),
    .sigFromSrams_bore_cgen                      (sigFromSrams_bore_40_cgen),
    .sigFromSrams_bore_1_ram_hold                (sigFromSrams_bore_41_ram_hold),
    .sigFromSrams_bore_1_ram_bypass              (sigFromSrams_bore_41_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken            (sigFromSrams_bore_41_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk             (sigFromSrams_bore_41_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp            (sigFromSrams_bore_41_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold            (sigFromSrams_bore_41_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen                    (sigFromSrams_bore_41_cgen),
    .sigFromSrams_bore_2_ram_hold                (sigFromSrams_bore_42_ram_hold),
    .sigFromSrams_bore_2_ram_bypass              (sigFromSrams_bore_42_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken            (sigFromSrams_bore_42_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk             (sigFromSrams_bore_42_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp            (sigFromSrams_bore_42_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold            (sigFromSrams_bore_42_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen                    (sigFromSrams_bore_42_cgen),
    .sigFromSrams_bore_3_ram_hold                (sigFromSrams_bore_43_ram_hold),
    .sigFromSrams_bore_3_ram_bypass              (sigFromSrams_bore_43_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken            (sigFromSrams_bore_43_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk             (sigFromSrams_bore_43_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp            (sigFromSrams_bore_43_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold            (sigFromSrams_bore_43_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen                    (sigFromSrams_bore_43_cgen),
    .sigFromSrams_bore_4_ram_hold                (sigFromSrams_bore_44_ram_hold),
    .sigFromSrams_bore_4_ram_bypass              (sigFromSrams_bore_44_ram_bypass),
    .sigFromSrams_bore_4_ram_bp_clken            (sigFromSrams_bore_44_ram_bp_clken),
    .sigFromSrams_bore_4_ram_aux_clk             (sigFromSrams_bore_44_ram_aux_clk),
    .sigFromSrams_bore_4_ram_aux_ckbp            (sigFromSrams_bore_44_ram_aux_ckbp),
    .sigFromSrams_bore_4_ram_mcp_hold            (sigFromSrams_bore_44_ram_mcp_hold),
    .sigFromSrams_bore_4_cgen                    (sigFromSrams_bore_44_cgen),
    .sigFromSrams_bore_5_ram_hold                (sigFromSrams_bore_45_ram_hold),
    .sigFromSrams_bore_5_ram_bypass              (sigFromSrams_bore_45_ram_bypass),
    .sigFromSrams_bore_5_ram_bp_clken            (sigFromSrams_bore_45_ram_bp_clken),
    .sigFromSrams_bore_5_ram_aux_clk             (sigFromSrams_bore_45_ram_aux_clk),
    .sigFromSrams_bore_5_ram_aux_ckbp            (sigFromSrams_bore_45_ram_aux_ckbp),
    .sigFromSrams_bore_5_ram_mcp_hold            (sigFromSrams_bore_45_ram_mcp_hold),
    .sigFromSrams_bore_5_cgen                    (sigFromSrams_bore_45_cgen),
    .sigFromSrams_bore_6_ram_hold                (sigFromSrams_bore_46_ram_hold),
    .sigFromSrams_bore_6_ram_bypass              (sigFromSrams_bore_46_ram_bypass),
    .sigFromSrams_bore_6_ram_bp_clken            (sigFromSrams_bore_46_ram_bp_clken),
    .sigFromSrams_bore_6_ram_aux_clk             (sigFromSrams_bore_46_ram_aux_clk),
    .sigFromSrams_bore_6_ram_aux_ckbp            (sigFromSrams_bore_46_ram_aux_ckbp),
    .sigFromSrams_bore_6_ram_mcp_hold            (sigFromSrams_bore_46_ram_mcp_hold),
    .sigFromSrams_bore_6_cgen                    (sigFromSrams_bore_46_cgen),
    .sigFromSrams_bore_7_ram_hold                (sigFromSrams_bore_47_ram_hold),
    .sigFromSrams_bore_7_ram_bypass              (sigFromSrams_bore_47_ram_bypass),
    .sigFromSrams_bore_7_ram_bp_clken            (sigFromSrams_bore_47_ram_bp_clken),
    .sigFromSrams_bore_7_ram_aux_clk             (sigFromSrams_bore_47_ram_aux_clk),
    .sigFromSrams_bore_7_ram_aux_ckbp            (sigFromSrams_bore_47_ram_aux_ckbp),
    .sigFromSrams_bore_7_ram_mcp_hold            (sigFromSrams_bore_47_ram_mcp_hold),
    .sigFromSrams_bore_7_cgen                    (sigFromSrams_bore_47_cgen)
  );
  TageTable_6 tables_6 (
    .clock                                       (clock),
    .reset                                       (reset),
    .io_predictReadReq_valid                     (s0_fire),
    .io_predictReadReq_bits_setIdx
      (io_startPc_addr[10:2] ^ io_fromPhr_foldedPathHist_hist_26_foldedHist),
    .io_predictReadReq_bits_bankMask             (s0_bankMask),
    .io_trainReadReq_valid                       (tables_7_io_trainReadReq_valid),
    .io_trainReadReq_bits_setIdx                 (t0_setIdx_6),
    .io_trainReadReq_bits_bankMask               (t0_bankMask),
    .io_predictReadResp_entries_0_valid
      (_tables_6_io_predictReadResp_entries_0_valid),
    .io_predictReadResp_entries_0_tag
      (_tables_6_io_predictReadResp_entries_0_tag),
    .io_predictReadResp_entries_0_takenCtr_value
      (_tables_6_io_predictReadResp_entries_0_takenCtr_value),
    .io_predictReadResp_entries_1_valid
      (_tables_6_io_predictReadResp_entries_1_valid),
    .io_predictReadResp_entries_1_tag
      (_tables_6_io_predictReadResp_entries_1_tag),
    .io_predictReadResp_entries_1_takenCtr_value
      (_tables_6_io_predictReadResp_entries_1_takenCtr_value),
    .io_predictReadResp_usefulCtrs_0_value
      (_tables_6_io_predictReadResp_usefulCtrs_0_value),
    .io_predictReadResp_usefulCtrs_1_value
      (_tables_6_io_predictReadResp_usefulCtrs_1_value),
    .io_trainReadResp_entries_0_valid
      (_tables_6_io_trainReadResp_entries_0_valid),
    .io_trainReadResp_entries_0_tag
      (_tables_6_io_trainReadResp_entries_0_tag),
    .io_trainReadResp_entries_0_takenCtr_value
      (_tables_6_io_trainReadResp_entries_0_takenCtr_value),
    .io_trainReadResp_entries_1_valid
      (_tables_6_io_trainReadResp_entries_1_valid),
    .io_trainReadResp_entries_1_tag
      (_tables_6_io_trainReadResp_entries_1_tag),
    .io_trainReadResp_entries_1_takenCtr_value
      (_tables_6_io_trainReadResp_entries_1_takenCtr_value),
    .io_trainReadResp_usefulCtrs_0_value
      (_tables_6_io_trainReadResp_usefulCtrs_0_value),
    .io_trainReadResp_usefulCtrs_1_value
      (_tables_6_io_trainReadResp_usefulCtrs_1_value),
    .io_writeReq_valid                           (tables_6_io_writeReq_valid_probe),
    .io_writeReq_bits_setIdx                     (t2_setIdx_6),
    .io_writeReq_bits_bankMask                   (t2_bankMask),
    .io_writeReq_bits_wayMask                    ({writeWayMask_6_1, writeWayMask_6_0}),
    .io_writeReq_bits_actualTakenMask_0
      (allocateEn_12
         ? t2_allocateBranch_bits_taken
         : hitProvider_12
             ? hitProviderMask_0_12 & t2_branches_0_bits_taken | hitProviderMask_1_12
               & t2_branches_1_bits_taken | hitProviderMask_2_12
               & t2_branches_2_bits_taken | hitProviderMask_3_12
               & t2_branches_3_bits_taken | hitProviderMask_4_12
               & t2_branches_4_bits_taken | hitProviderMask_5_12
               & t2_branches_5_bits_taken | hitProviderMask_6_12
               & t2_branches_6_bits_taken | hitProviderMask_7_12
               & t2_branches_7_bits_taken
             : hitAltMask_0_12 & t2_branches_0_bits_taken | hitAltMask_1_12
               & t2_branches_1_bits_taken | hitAltMask_2_12 & t2_branches_2_bits_taken
               | hitAltMask_3_12 & t2_branches_3_bits_taken | hitAltMask_4_12
               & t2_branches_4_bits_taken | hitAltMask_5_12 & t2_branches_5_bits_taken
               | hitAltMask_6_12 & t2_branches_6_bits_taken | hitAltMask_7_12
               & t2_branches_7_bits_taken),
    .io_writeReq_bits_actualTakenMask_1
      (allocateEn_13
         ? t2_allocateBranch_bits_taken
         : hitProvider_13
             ? hitProviderMask_0_13 & t2_branches_0_bits_taken | hitProviderMask_1_13
               & t2_branches_1_bits_taken | hitProviderMask_2_13
               & t2_branches_2_bits_taken | hitProviderMask_3_13
               & t2_branches_3_bits_taken | hitProviderMask_4_13
               & t2_branches_4_bits_taken | hitProviderMask_5_13
               & t2_branches_5_bits_taken | hitProviderMask_6_13
               & t2_branches_6_bits_taken | hitProviderMask_7_13
               & t2_branches_7_bits_taken
             : hitAltMask_0_13 & t2_branches_0_bits_taken | hitAltMask_1_13
               & t2_branches_1_bits_taken | hitAltMask_2_13 & t2_branches_2_bits_taken
               | hitAltMask_3_13 & t2_branches_3_bits_taken | hitAltMask_4_13
               & t2_branches_4_bits_taken | hitAltMask_5_13 & t2_branches_5_bits_taken
               | hitAltMask_6_13 & t2_branches_6_bits_taken | hitAltMask_7_13
               & t2_branches_7_bits_taken),
    .io_writeReq_bits_entries_0_valid
      (allocateEn_12
       | (hitProvider_12
            ? hitProviderMask_0_12 | hitProviderMask_1_12 | hitProviderMask_2_12
              | hitProviderMask_3_12 | hitProviderMask_4_12 | hitProviderMask_5_12
              | hitProviderMask_6_12 | hitProviderMask_7_12
            : hitAltMask_0_12 | hitAltMask_1_12 | hitAltMask_2_12 | hitAltMask_3_12
              | hitAltMask_4_12 | hitAltMask_5_12 | hitAltMask_6_12 | hitAltMask_7_12)),
    .io_writeReq_bits_entries_0_tag
      (allocateEn_12
         ? t2_allocateEntry_tag
         : hitProvider_12
             ? (hitProviderMask_0_12 ? t2_trainInfoVec_provider_tag : 13'h0)
               | (hitProviderMask_1_12 ? t2_trainInfoVec_provider_1_tag : 13'h0)
               | (hitProviderMask_2_12 ? t2_trainInfoVec_provider_2_tag : 13'h0)
               | (hitProviderMask_3_12 ? t2_trainInfoVec_provider_3_tag : 13'h0)
               | (hitProviderMask_4_12 ? t2_trainInfoVec_provider_4_tag : 13'h0)
               | (hitProviderMask_5_12 ? t2_trainInfoVec_provider_5_tag : 13'h0)
               | (hitProviderMask_6_12 ? t2_trainInfoVec_provider_6_tag : 13'h0)
               | (hitProviderMask_7_12 ? t2_trainInfoVec_provider_7_tag : 13'h0)
             : (_GEN_179 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_tag)
               | (_GEN_180 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_3_tag)
               | (_GEN_181 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_6_tag)
               | (_GEN_182 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_9_tag)
               | (_GEN_183 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_12_tag)
               | (_GEN_184 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_15_tag)
               | (_GEN_185 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_18_tag)
               | (_GEN_186 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_21_tag)),
    .io_writeReq_bits_entries_0_takenCtr_value
      (allocateEn_12
         ? t2_allocateEntry_takenCtr_value
         : hitProvider_12
             ? (hitProviderMask_0_12 ? condTraceVec_0_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_1_12 ? condTraceVec_1_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_2_12 ? condTraceVec_2_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_3_12 ? condTraceVec_3_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_4_12 ? condTraceVec_4_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_5_12 ? condTraceVec_5_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_6_12 ? condTraceVec_6_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_7_12 ? condTraceVec_7_providerTakenCtr_value : 3'h0)
             : (hitAltMask_0_12 ? condTraceVec_0_altTakenCtr_value : 3'h0)
               | (hitAltMask_1_12 ? condTraceVec_1_altTakenCtr_value : 3'h0)
               | (hitAltMask_2_12 ? condTraceVec_2_altTakenCtr_value : 3'h0)
               | (hitAltMask_3_12 ? condTraceVec_3_altTakenCtr_value : 3'h0)
               | (hitAltMask_4_12 ? condTraceVec_4_altTakenCtr_value : 3'h0)
               | (hitAltMask_5_12 ? condTraceVec_5_altTakenCtr_value : 3'h0)
               | (hitAltMask_6_12 ? condTraceVec_6_altTakenCtr_value : 3'h0)
               | (hitAltMask_7_12 ? condTraceVec_7_altTakenCtr_value : 3'h0)),
    .io_writeReq_bits_entries_1_valid
      (allocateEn_13
       | (hitProvider_13
            ? hitProviderMask_0_13 | hitProviderMask_1_13 | hitProviderMask_2_13
              | hitProviderMask_3_13 | hitProviderMask_4_13 | hitProviderMask_5_13
              | hitProviderMask_6_13 | hitProviderMask_7_13
            : hitAltMask_0_13 | hitAltMask_1_13 | hitAltMask_2_13 | hitAltMask_3_13
              | hitAltMask_4_13 | hitAltMask_5_13 | hitAltMask_6_13 | hitAltMask_7_13)),
    .io_writeReq_bits_entries_1_tag
      (allocateEn_13
         ? t2_allocateEntry_tag
         : hitProvider_13
             ? (hitProviderMask_0_13 ? t2_trainInfoVec_provider_tag : 13'h0)
               | (hitProviderMask_1_13 ? t2_trainInfoVec_provider_1_tag : 13'h0)
               | (hitProviderMask_2_13 ? t2_trainInfoVec_provider_2_tag : 13'h0)
               | (hitProviderMask_3_13 ? t2_trainInfoVec_provider_3_tag : 13'h0)
               | (hitProviderMask_4_13 ? t2_trainInfoVec_provider_4_tag : 13'h0)
               | (hitProviderMask_5_13 ? t2_trainInfoVec_provider_5_tag : 13'h0)
               | (hitProviderMask_6_13 ? t2_trainInfoVec_provider_6_tag : 13'h0)
               | (hitProviderMask_7_13 ? t2_trainInfoVec_provider_7_tag : 13'h0)
             : (_GEN_187 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_tag)
               | (_GEN_188 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_3_tag)
               | (_GEN_189 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_6_tag)
               | (_GEN_190 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_9_tag)
               | (_GEN_191 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_12_tag)
               | (_GEN_192 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_15_tag)
               | (_GEN_193 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_18_tag)
               | (_GEN_194 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_21_tag)),
    .io_writeReq_bits_entries_1_takenCtr_value
      (allocateEn_13
         ? t2_allocateEntry_takenCtr_value
         : hitProvider_13
             ? (hitProviderMask_0_13 ? condTraceVec_0_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_1_13 ? condTraceVec_1_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_2_13 ? condTraceVec_2_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_3_13 ? condTraceVec_3_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_4_13 ? condTraceVec_4_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_5_13 ? condTraceVec_5_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_6_13 ? condTraceVec_6_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_7_13 ? condTraceVec_7_providerTakenCtr_value : 3'h0)
             : (hitAltMask_0_13 ? condTraceVec_0_altTakenCtr_value : 3'h0)
               | (hitAltMask_1_13 ? condTraceVec_1_altTakenCtr_value : 3'h0)
               | (hitAltMask_2_13 ? condTraceVec_2_altTakenCtr_value : 3'h0)
               | (hitAltMask_3_13 ? condTraceVec_3_altTakenCtr_value : 3'h0)
               | (hitAltMask_4_13 ? condTraceVec_4_altTakenCtr_value : 3'h0)
               | (hitAltMask_5_13 ? condTraceVec_5_altTakenCtr_value : 3'h0)
               | (hitAltMask_6_13 ? condTraceVec_6_altTakenCtr_value : 3'h0)
               | (hitAltMask_7_13 ? condTraceVec_7_altTakenCtr_value : 3'h0)),
    .io_writeReq_bits_usefulCtrs_0_value
      (allocateEn_12
         ? 2'h0
         : hitProvider_12
             ? (hitProviderMask_0_12 ? t2_trainInfoVec_providerNewUsefulCtr_value : 2'h0)
               | (hitProviderMask_1_12
                    ? t2_trainInfoVec_providerNewUsefulCtr_1_value
                    : 2'h0)
               | (hitProviderMask_2_12
                    ? t2_trainInfoVec_providerNewUsefulCtr_2_value
                    : 2'h0)
               | (hitProviderMask_3_12
                    ? t2_trainInfoVec_providerNewUsefulCtr_3_value
                    : 2'h0)
               | (hitProviderMask_4_12
                    ? t2_trainInfoVec_providerNewUsefulCtr_4_value
                    : 2'h0)
               | (hitProviderMask_5_12
                    ? t2_trainInfoVec_providerNewUsefulCtr_5_value
                    : 2'h0)
               | (hitProviderMask_6_12
                    ? t2_trainInfoVec_providerNewUsefulCtr_6_value
                    : 2'h0)
               | (hitProviderMask_7_12
                    ? t2_trainInfoVec_providerNewUsefulCtr_7_value
                    : 2'h0)
             : (_GEN_179 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_usefulCtr_value)
               | (_GEN_180 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_3_usefulCtr_value)
               | (_GEN_181 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_6_usefulCtr_value)
               | (_GEN_182 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_9_usefulCtr_value)
               | (_GEN_183 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_12_usefulCtr_value)
               | (_GEN_184 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_15_usefulCtr_value)
               | (_GEN_185 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_18_usefulCtr_value)
               | (_GEN_186 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_21_usefulCtr_value)),
    .io_writeReq_bits_usefulCtrs_1_value
      (allocateEn_13
         ? 2'h0
         : hitProvider_13
             ? (hitProviderMask_0_13 ? t2_trainInfoVec_providerNewUsefulCtr_value : 2'h0)
               | (hitProviderMask_1_13
                    ? t2_trainInfoVec_providerNewUsefulCtr_1_value
                    : 2'h0)
               | (hitProviderMask_2_13
                    ? t2_trainInfoVec_providerNewUsefulCtr_2_value
                    : 2'h0)
               | (hitProviderMask_3_13
                    ? t2_trainInfoVec_providerNewUsefulCtr_3_value
                    : 2'h0)
               | (hitProviderMask_4_13
                    ? t2_trainInfoVec_providerNewUsefulCtr_4_value
                    : 2'h0)
               | (hitProviderMask_5_13
                    ? t2_trainInfoVec_providerNewUsefulCtr_5_value
                    : 2'h0)
               | (hitProviderMask_6_13
                    ? t2_trainInfoVec_providerNewUsefulCtr_6_value
                    : 2'h0)
               | (hitProviderMask_7_13
                    ? t2_trainInfoVec_providerNewUsefulCtr_7_value
                    : 2'h0)
             : (_GEN_187 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_usefulCtr_value)
               | (_GEN_188 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_3_usefulCtr_value)
               | (_GEN_189 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_6_usefulCtr_value)
               | (_GEN_190 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_9_usefulCtr_value)
               | (_GEN_191 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_12_usefulCtr_value)
               | (_GEN_192 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_15_usefulCtr_value)
               | (_GEN_193 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_18_usefulCtr_value)
               | (_GEN_194 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_21_usefulCtr_value)),
    .io_resetUseful                              (t2_fire & (&usefulResetCtr_value)),
    .io_resetDone                                (_tables_6_io_resetDone),
    .boreChildrenBd_bore_addr                    (boreChildrenBd_bore_48_addr),
    .boreChildrenBd_bore_addr_rd                 (boreChildrenBd_bore_48_addr_rd),
    .boreChildrenBd_bore_wdata                   (boreChildrenBd_bore_48_wdata),
    .boreChildrenBd_bore_wmask                   (boreChildrenBd_bore_48_wmask),
    .boreChildrenBd_bore_re                      (boreChildrenBd_bore_48_re),
    .boreChildrenBd_bore_we                      (boreChildrenBd_bore_48_we),
    .boreChildrenBd_bore_rdata                   (boreChildrenBd_bore_48_rdata),
    .boreChildrenBd_bore_ack                     (boreChildrenBd_bore_48_ack),
    .boreChildrenBd_bore_selectedOH              (boreChildrenBd_bore_48_selectedOH),
    .boreChildrenBd_bore_array                   (boreChildrenBd_bore_48_array),
    .boreChildrenBd_bore_1_addr                  (boreChildrenBd_bore_49_addr),
    .boreChildrenBd_bore_1_addr_rd               (boreChildrenBd_bore_49_addr_rd),
    .boreChildrenBd_bore_1_wdata                 (boreChildrenBd_bore_49_wdata),
    .boreChildrenBd_bore_1_wmask                 (boreChildrenBd_bore_49_wmask),
    .boreChildrenBd_bore_1_re                    (boreChildrenBd_bore_49_re),
    .boreChildrenBd_bore_1_we                    (boreChildrenBd_bore_49_we),
    .boreChildrenBd_bore_1_rdata                 (boreChildrenBd_bore_49_rdata),
    .boreChildrenBd_bore_1_ack                   (boreChildrenBd_bore_49_ack),
    .boreChildrenBd_bore_1_selectedOH            (boreChildrenBd_bore_49_selectedOH),
    .boreChildrenBd_bore_1_array                 (boreChildrenBd_bore_49_array),
    .boreChildrenBd_bore_2_addr                  (boreChildrenBd_bore_50_addr),
    .boreChildrenBd_bore_2_addr_rd               (boreChildrenBd_bore_50_addr_rd),
    .boreChildrenBd_bore_2_wdata                 (boreChildrenBd_bore_50_wdata),
    .boreChildrenBd_bore_2_wmask                 (boreChildrenBd_bore_50_wmask),
    .boreChildrenBd_bore_2_re                    (boreChildrenBd_bore_50_re),
    .boreChildrenBd_bore_2_we                    (boreChildrenBd_bore_50_we),
    .boreChildrenBd_bore_2_rdata                 (boreChildrenBd_bore_50_rdata),
    .boreChildrenBd_bore_2_ack                   (boreChildrenBd_bore_50_ack),
    .boreChildrenBd_bore_2_selectedOH            (boreChildrenBd_bore_50_selectedOH),
    .boreChildrenBd_bore_2_array                 (boreChildrenBd_bore_50_array),
    .boreChildrenBd_bore_3_addr                  (boreChildrenBd_bore_51_addr),
    .boreChildrenBd_bore_3_addr_rd               (boreChildrenBd_bore_51_addr_rd),
    .boreChildrenBd_bore_3_wdata                 (boreChildrenBd_bore_51_wdata),
    .boreChildrenBd_bore_3_wmask                 (boreChildrenBd_bore_51_wmask),
    .boreChildrenBd_bore_3_re                    (boreChildrenBd_bore_51_re),
    .boreChildrenBd_bore_3_we                    (boreChildrenBd_bore_51_we),
    .boreChildrenBd_bore_3_rdata                 (boreChildrenBd_bore_51_rdata),
    .boreChildrenBd_bore_3_ack                   (boreChildrenBd_bore_51_ack),
    .boreChildrenBd_bore_3_selectedOH            (boreChildrenBd_bore_51_selectedOH),
    .boreChildrenBd_bore_3_array                 (boreChildrenBd_bore_51_array),
    .boreChildrenBd_bore_4_addr                  (boreChildrenBd_bore_52_addr),
    .boreChildrenBd_bore_4_addr_rd               (boreChildrenBd_bore_52_addr_rd),
    .boreChildrenBd_bore_4_wdata                 (boreChildrenBd_bore_52_wdata),
    .boreChildrenBd_bore_4_wmask                 (boreChildrenBd_bore_52_wmask),
    .boreChildrenBd_bore_4_re                    (boreChildrenBd_bore_52_re),
    .boreChildrenBd_bore_4_we                    (boreChildrenBd_bore_52_we),
    .boreChildrenBd_bore_4_rdata                 (boreChildrenBd_bore_52_rdata),
    .boreChildrenBd_bore_4_ack                   (boreChildrenBd_bore_52_ack),
    .boreChildrenBd_bore_4_selectedOH            (boreChildrenBd_bore_52_selectedOH),
    .boreChildrenBd_bore_4_array                 (boreChildrenBd_bore_52_array),
    .boreChildrenBd_bore_5_addr                  (boreChildrenBd_bore_53_addr),
    .boreChildrenBd_bore_5_addr_rd               (boreChildrenBd_bore_53_addr_rd),
    .boreChildrenBd_bore_5_wdata                 (boreChildrenBd_bore_53_wdata),
    .boreChildrenBd_bore_5_wmask                 (boreChildrenBd_bore_53_wmask),
    .boreChildrenBd_bore_5_re                    (boreChildrenBd_bore_53_re),
    .boreChildrenBd_bore_5_we                    (boreChildrenBd_bore_53_we),
    .boreChildrenBd_bore_5_rdata                 (boreChildrenBd_bore_53_rdata),
    .boreChildrenBd_bore_5_ack                   (boreChildrenBd_bore_53_ack),
    .boreChildrenBd_bore_5_selectedOH            (boreChildrenBd_bore_53_selectedOH),
    .boreChildrenBd_bore_5_array                 (boreChildrenBd_bore_53_array),
    .boreChildrenBd_bore_6_addr                  (boreChildrenBd_bore_54_addr),
    .boreChildrenBd_bore_6_addr_rd               (boreChildrenBd_bore_54_addr_rd),
    .boreChildrenBd_bore_6_wdata                 (boreChildrenBd_bore_54_wdata),
    .boreChildrenBd_bore_6_wmask                 (boreChildrenBd_bore_54_wmask),
    .boreChildrenBd_bore_6_re                    (boreChildrenBd_bore_54_re),
    .boreChildrenBd_bore_6_we                    (boreChildrenBd_bore_54_we),
    .boreChildrenBd_bore_6_rdata                 (boreChildrenBd_bore_54_rdata),
    .boreChildrenBd_bore_6_ack                   (boreChildrenBd_bore_54_ack),
    .boreChildrenBd_bore_6_selectedOH            (boreChildrenBd_bore_54_selectedOH),
    .boreChildrenBd_bore_6_array                 (boreChildrenBd_bore_54_array),
    .boreChildrenBd_bore_7_addr                  (boreChildrenBd_bore_55_addr),
    .boreChildrenBd_bore_7_addr_rd               (boreChildrenBd_bore_55_addr_rd),
    .boreChildrenBd_bore_7_wdata                 (boreChildrenBd_bore_55_wdata),
    .boreChildrenBd_bore_7_wmask                 (boreChildrenBd_bore_55_wmask),
    .boreChildrenBd_bore_7_re                    (boreChildrenBd_bore_55_re),
    .boreChildrenBd_bore_7_we                    (boreChildrenBd_bore_55_we),
    .boreChildrenBd_bore_7_rdata                 (boreChildrenBd_bore_55_rdata),
    .boreChildrenBd_bore_7_ack                   (boreChildrenBd_bore_55_ack),
    .boreChildrenBd_bore_7_selectedOH            (boreChildrenBd_bore_55_selectedOH),
    .boreChildrenBd_bore_7_array                 (boreChildrenBd_bore_55_array),
    .sigFromSrams_bore_ram_hold                  (sigFromSrams_bore_48_ram_hold),
    .sigFromSrams_bore_ram_bypass                (sigFromSrams_bore_48_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken              (sigFromSrams_bore_48_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk               (sigFromSrams_bore_48_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp              (sigFromSrams_bore_48_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold              (sigFromSrams_bore_48_ram_mcp_hold),
    .sigFromSrams_bore_cgen                      (sigFromSrams_bore_48_cgen),
    .sigFromSrams_bore_1_ram_hold                (sigFromSrams_bore_49_ram_hold),
    .sigFromSrams_bore_1_ram_bypass              (sigFromSrams_bore_49_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken            (sigFromSrams_bore_49_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk             (sigFromSrams_bore_49_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp            (sigFromSrams_bore_49_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold            (sigFromSrams_bore_49_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen                    (sigFromSrams_bore_49_cgen),
    .sigFromSrams_bore_2_ram_hold                (sigFromSrams_bore_50_ram_hold),
    .sigFromSrams_bore_2_ram_bypass              (sigFromSrams_bore_50_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken            (sigFromSrams_bore_50_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk             (sigFromSrams_bore_50_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp            (sigFromSrams_bore_50_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold            (sigFromSrams_bore_50_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen                    (sigFromSrams_bore_50_cgen),
    .sigFromSrams_bore_3_ram_hold                (sigFromSrams_bore_51_ram_hold),
    .sigFromSrams_bore_3_ram_bypass              (sigFromSrams_bore_51_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken            (sigFromSrams_bore_51_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk             (sigFromSrams_bore_51_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp            (sigFromSrams_bore_51_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold            (sigFromSrams_bore_51_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen                    (sigFromSrams_bore_51_cgen),
    .sigFromSrams_bore_4_ram_hold                (sigFromSrams_bore_52_ram_hold),
    .sigFromSrams_bore_4_ram_bypass              (sigFromSrams_bore_52_ram_bypass),
    .sigFromSrams_bore_4_ram_bp_clken            (sigFromSrams_bore_52_ram_bp_clken),
    .sigFromSrams_bore_4_ram_aux_clk             (sigFromSrams_bore_52_ram_aux_clk),
    .sigFromSrams_bore_4_ram_aux_ckbp            (sigFromSrams_bore_52_ram_aux_ckbp),
    .sigFromSrams_bore_4_ram_mcp_hold            (sigFromSrams_bore_52_ram_mcp_hold),
    .sigFromSrams_bore_4_cgen                    (sigFromSrams_bore_52_cgen),
    .sigFromSrams_bore_5_ram_hold                (sigFromSrams_bore_53_ram_hold),
    .sigFromSrams_bore_5_ram_bypass              (sigFromSrams_bore_53_ram_bypass),
    .sigFromSrams_bore_5_ram_bp_clken            (sigFromSrams_bore_53_ram_bp_clken),
    .sigFromSrams_bore_5_ram_aux_clk             (sigFromSrams_bore_53_ram_aux_clk),
    .sigFromSrams_bore_5_ram_aux_ckbp            (sigFromSrams_bore_53_ram_aux_ckbp),
    .sigFromSrams_bore_5_ram_mcp_hold            (sigFromSrams_bore_53_ram_mcp_hold),
    .sigFromSrams_bore_5_cgen                    (sigFromSrams_bore_53_cgen),
    .sigFromSrams_bore_6_ram_hold                (sigFromSrams_bore_54_ram_hold),
    .sigFromSrams_bore_6_ram_bypass              (sigFromSrams_bore_54_ram_bypass),
    .sigFromSrams_bore_6_ram_bp_clken            (sigFromSrams_bore_54_ram_bp_clken),
    .sigFromSrams_bore_6_ram_aux_clk             (sigFromSrams_bore_54_ram_aux_clk),
    .sigFromSrams_bore_6_ram_aux_ckbp            (sigFromSrams_bore_54_ram_aux_ckbp),
    .sigFromSrams_bore_6_ram_mcp_hold            (sigFromSrams_bore_54_ram_mcp_hold),
    .sigFromSrams_bore_6_cgen                    (sigFromSrams_bore_54_cgen),
    .sigFromSrams_bore_7_ram_hold                (sigFromSrams_bore_55_ram_hold),
    .sigFromSrams_bore_7_ram_bypass              (sigFromSrams_bore_55_ram_bypass),
    .sigFromSrams_bore_7_ram_bp_clken            (sigFromSrams_bore_55_ram_bp_clken),
    .sigFromSrams_bore_7_ram_aux_clk             (sigFromSrams_bore_55_ram_aux_clk),
    .sigFromSrams_bore_7_ram_aux_ckbp            (sigFromSrams_bore_55_ram_aux_ckbp),
    .sigFromSrams_bore_7_ram_mcp_hold            (sigFromSrams_bore_55_ram_mcp_hold),
    .sigFromSrams_bore_7_cgen                    (sigFromSrams_bore_55_cgen)
  );
  TageTable_7 tables_7 (
    .clock                                       (clock),
    .reset                                       (reset),
    .io_predictReadReq_valid                     (s0_fire),
    .io_predictReadReq_bits_setIdx
      (io_startPc_addr[10:2] ^ io_fromPhr_foldedPathHist_hist_29_foldedHist),
    .io_predictReadReq_bits_bankMask             (s0_bankMask),
    .io_trainReadReq_valid                       (tables_7_io_trainReadReq_valid),
    .io_trainReadReq_bits_setIdx                 (t0_setIdx_7),
    .io_trainReadReq_bits_bankMask               (t0_bankMask),
    .io_predictReadResp_entries_0_valid
      (_tables_7_io_predictReadResp_entries_0_valid),
    .io_predictReadResp_entries_0_tag
      (_tables_7_io_predictReadResp_entries_0_tag),
    .io_predictReadResp_entries_0_takenCtr_value
      (_tables_7_io_predictReadResp_entries_0_takenCtr_value),
    .io_predictReadResp_entries_1_valid
      (_tables_7_io_predictReadResp_entries_1_valid),
    .io_predictReadResp_entries_1_tag
      (_tables_7_io_predictReadResp_entries_1_tag),
    .io_predictReadResp_entries_1_takenCtr_value
      (_tables_7_io_predictReadResp_entries_1_takenCtr_value),
    .io_predictReadResp_usefulCtrs_0_value
      (_tables_7_io_predictReadResp_usefulCtrs_0_value),
    .io_predictReadResp_usefulCtrs_1_value
      (_tables_7_io_predictReadResp_usefulCtrs_1_value),
    .io_trainReadResp_entries_0_valid
      (_tables_7_io_trainReadResp_entries_0_valid),
    .io_trainReadResp_entries_0_tag
      (_tables_7_io_trainReadResp_entries_0_tag),
    .io_trainReadResp_entries_0_takenCtr_value
      (_tables_7_io_trainReadResp_entries_0_takenCtr_value),
    .io_trainReadResp_entries_1_valid
      (_tables_7_io_trainReadResp_entries_1_valid),
    .io_trainReadResp_entries_1_tag
      (_tables_7_io_trainReadResp_entries_1_tag),
    .io_trainReadResp_entries_1_takenCtr_value
      (_tables_7_io_trainReadResp_entries_1_takenCtr_value),
    .io_trainReadResp_usefulCtrs_0_value
      (_tables_7_io_trainReadResp_usefulCtrs_0_value),
    .io_trainReadResp_usefulCtrs_1_value
      (_tables_7_io_trainReadResp_usefulCtrs_1_value),
    .io_writeReq_valid                           (tables_7_io_writeReq_valid_probe),
    .io_writeReq_bits_setIdx                     (t2_setIdx_7),
    .io_writeReq_bits_bankMask                   (t2_bankMask),
    .io_writeReq_bits_wayMask                    ({writeWayMask_7_1, writeWayMask_7_0}),
    .io_writeReq_bits_actualTakenMask_0
      (allocateEn_14
         ? t2_allocateBranch_bits_taken
         : hitProvider_14
             ? hitProviderMask_0_14 & t2_branches_0_bits_taken | hitProviderMask_1_14
               & t2_branches_1_bits_taken | hitProviderMask_2_14
               & t2_branches_2_bits_taken | hitProviderMask_3_14
               & t2_branches_3_bits_taken | hitProviderMask_4_14
               & t2_branches_4_bits_taken | hitProviderMask_5_14
               & t2_branches_5_bits_taken | hitProviderMask_6_14
               & t2_branches_6_bits_taken | hitProviderMask_7_14
               & t2_branches_7_bits_taken
             : hitAltMask_0_14 & t2_branches_0_bits_taken | hitAltMask_1_14
               & t2_branches_1_bits_taken | hitAltMask_2_14 & t2_branches_2_bits_taken
               | hitAltMask_3_14 & t2_branches_3_bits_taken | hitAltMask_4_14
               & t2_branches_4_bits_taken | hitAltMask_5_14 & t2_branches_5_bits_taken
               | hitAltMask_6_14 & t2_branches_6_bits_taken | hitAltMask_7_14
               & t2_branches_7_bits_taken),
    .io_writeReq_bits_actualTakenMask_1
      (allocateEn_15
         ? t2_allocateBranch_bits_taken
         : hitProvider_15
             ? hitProviderMask_0_15 & t2_branches_0_bits_taken | hitProviderMask_1_15
               & t2_branches_1_bits_taken | hitProviderMask_2_15
               & t2_branches_2_bits_taken | hitProviderMask_3_15
               & t2_branches_3_bits_taken | hitProviderMask_4_15
               & t2_branches_4_bits_taken | hitProviderMask_5_15
               & t2_branches_5_bits_taken | hitProviderMask_6_15
               & t2_branches_6_bits_taken | hitProviderMask_7_15
               & t2_branches_7_bits_taken
             : hitAltMask_0_15 & t2_branches_0_bits_taken | hitAltMask_1_15
               & t2_branches_1_bits_taken | hitAltMask_2_15 & t2_branches_2_bits_taken
               | hitAltMask_3_15 & t2_branches_3_bits_taken | hitAltMask_4_15
               & t2_branches_4_bits_taken | hitAltMask_5_15 & t2_branches_5_bits_taken
               | hitAltMask_6_15 & t2_branches_6_bits_taken | hitAltMask_7_15
               & t2_branches_7_bits_taken),
    .io_writeReq_bits_entries_0_valid
      (allocateEn_14
       | (hitProvider_14
            ? hitProviderMask_0_14 | hitProviderMask_1_14 | hitProviderMask_2_14
              | hitProviderMask_3_14 | hitProviderMask_4_14 | hitProviderMask_5_14
              | hitProviderMask_6_14 | hitProviderMask_7_14
            : hitAltMask_0_14 | hitAltMask_1_14 | hitAltMask_2_14 | hitAltMask_3_14
              | hitAltMask_4_14 | hitAltMask_5_14 | hitAltMask_6_14 | hitAltMask_7_14)),
    .io_writeReq_bits_entries_0_tag
      (allocateEn_14
         ? t2_allocateEntry_tag
         : hitProvider_14
             ? (hitProviderMask_0_14 ? t2_trainInfoVec_provider_tag : 13'h0)
               | (hitProviderMask_1_14 ? t2_trainInfoVec_provider_1_tag : 13'h0)
               | (hitProviderMask_2_14 ? t2_trainInfoVec_provider_2_tag : 13'h0)
               | (hitProviderMask_3_14 ? t2_trainInfoVec_provider_3_tag : 13'h0)
               | (hitProviderMask_4_14 ? t2_trainInfoVec_provider_4_tag : 13'h0)
               | (hitProviderMask_5_14 ? t2_trainInfoVec_provider_5_tag : 13'h0)
               | (hitProviderMask_6_14 ? t2_trainInfoVec_provider_6_tag : 13'h0)
               | (hitProviderMask_7_14 ? t2_trainInfoVec_provider_7_tag : 13'h0)
             : (_GEN_195 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_tag)
               | (_GEN_196 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_3_tag)
               | (_GEN_197 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_6_tag)
               | (_GEN_198 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_9_tag)
               | (_GEN_199 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_12_tag)
               | (_GEN_200 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_15_tag)
               | (_GEN_201 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_18_tag)
               | (_GEN_202 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_21_tag)),
    .io_writeReq_bits_entries_0_takenCtr_value
      (allocateEn_14
         ? t2_allocateEntry_takenCtr_value
         : hitProvider_14
             ? (hitProviderMask_0_14 ? condTraceVec_0_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_1_14 ? condTraceVec_1_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_2_14 ? condTraceVec_2_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_3_14 ? condTraceVec_3_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_4_14 ? condTraceVec_4_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_5_14 ? condTraceVec_5_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_6_14 ? condTraceVec_6_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_7_14 ? condTraceVec_7_providerTakenCtr_value : 3'h0)
             : (hitAltMask_0_14 ? condTraceVec_0_altTakenCtr_value : 3'h0)
               | (hitAltMask_1_14 ? condTraceVec_1_altTakenCtr_value : 3'h0)
               | (hitAltMask_2_14 ? condTraceVec_2_altTakenCtr_value : 3'h0)
               | (hitAltMask_3_14 ? condTraceVec_3_altTakenCtr_value : 3'h0)
               | (hitAltMask_4_14 ? condTraceVec_4_altTakenCtr_value : 3'h0)
               | (hitAltMask_5_14 ? condTraceVec_5_altTakenCtr_value : 3'h0)
               | (hitAltMask_6_14 ? condTraceVec_6_altTakenCtr_value : 3'h0)
               | (hitAltMask_7_14 ? condTraceVec_7_altTakenCtr_value : 3'h0)),
    .io_writeReq_bits_entries_1_valid
      (allocateEn_15
       | (hitProvider_15
            ? hitProviderMask_0_15 | hitProviderMask_1_15 | hitProviderMask_2_15
              | hitProviderMask_3_15 | hitProviderMask_4_15 | hitProviderMask_5_15
              | hitProviderMask_6_15 | hitProviderMask_7_15
            : hitAltMask_0_15 | hitAltMask_1_15 | hitAltMask_2_15 | hitAltMask_3_15
              | hitAltMask_4_15 | hitAltMask_5_15 | hitAltMask_6_15 | hitAltMask_7_15)),
    .io_writeReq_bits_entries_1_tag
      (allocateEn_15
         ? t2_allocateEntry_tag
         : hitProvider_15
             ? (hitProviderMask_0_15 ? t2_trainInfoVec_provider_tag : 13'h0)
               | (hitProviderMask_1_15 ? t2_trainInfoVec_provider_1_tag : 13'h0)
               | (hitProviderMask_2_15 ? t2_trainInfoVec_provider_2_tag : 13'h0)
               | (hitProviderMask_3_15 ? t2_trainInfoVec_provider_3_tag : 13'h0)
               | (hitProviderMask_4_15 ? t2_trainInfoVec_provider_4_tag : 13'h0)
               | (hitProviderMask_5_15 ? t2_trainInfoVec_provider_5_tag : 13'h0)
               | (hitProviderMask_6_15 ? t2_trainInfoVec_provider_6_tag : 13'h0)
               | (hitProviderMask_7_15 ? t2_trainInfoVec_provider_7_tag : 13'h0)
             : (_GEN_203 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_tag)
               | (_GEN_204 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_3_tag)
               | (_GEN_205 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_6_tag)
               | (_GEN_206 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_9_tag)
               | (_GEN_207 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_12_tag)
               | (_GEN_208 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_15_tag)
               | (_GEN_209 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_18_tag)
               | (_GEN_210 ? 13'h0 : _t2_trainInfoVec_alt_WIRE_21_tag)),
    .io_writeReq_bits_entries_1_takenCtr_value
      (allocateEn_15
         ? t2_allocateEntry_takenCtr_value
         : hitProvider_15
             ? (hitProviderMask_0_15 ? condTraceVec_0_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_1_15 ? condTraceVec_1_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_2_15 ? condTraceVec_2_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_3_15 ? condTraceVec_3_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_4_15 ? condTraceVec_4_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_5_15 ? condTraceVec_5_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_6_15 ? condTraceVec_6_providerTakenCtr_value : 3'h0)
               | (hitProviderMask_7_15 ? condTraceVec_7_providerTakenCtr_value : 3'h0)
             : (hitAltMask_0_15 ? condTraceVec_0_altTakenCtr_value : 3'h0)
               | (hitAltMask_1_15 ? condTraceVec_1_altTakenCtr_value : 3'h0)
               | (hitAltMask_2_15 ? condTraceVec_2_altTakenCtr_value : 3'h0)
               | (hitAltMask_3_15 ? condTraceVec_3_altTakenCtr_value : 3'h0)
               | (hitAltMask_4_15 ? condTraceVec_4_altTakenCtr_value : 3'h0)
               | (hitAltMask_5_15 ? condTraceVec_5_altTakenCtr_value : 3'h0)
               | (hitAltMask_6_15 ? condTraceVec_6_altTakenCtr_value : 3'h0)
               | (hitAltMask_7_15 ? condTraceVec_7_altTakenCtr_value : 3'h0)),
    .io_writeReq_bits_usefulCtrs_0_value
      (allocateEn_14
         ? 2'h0
         : hitProvider_14
             ? (hitProviderMask_0_14 ? t2_trainInfoVec_providerNewUsefulCtr_value : 2'h0)
               | (hitProviderMask_1_14
                    ? t2_trainInfoVec_providerNewUsefulCtr_1_value
                    : 2'h0)
               | (hitProviderMask_2_14
                    ? t2_trainInfoVec_providerNewUsefulCtr_2_value
                    : 2'h0)
               | (hitProviderMask_3_14
                    ? t2_trainInfoVec_providerNewUsefulCtr_3_value
                    : 2'h0)
               | (hitProviderMask_4_14
                    ? t2_trainInfoVec_providerNewUsefulCtr_4_value
                    : 2'h0)
               | (hitProviderMask_5_14
                    ? t2_trainInfoVec_providerNewUsefulCtr_5_value
                    : 2'h0)
               | (hitProviderMask_6_14
                    ? t2_trainInfoVec_providerNewUsefulCtr_6_value
                    : 2'h0)
               | (hitProviderMask_7_14
                    ? t2_trainInfoVec_providerNewUsefulCtr_7_value
                    : 2'h0)
             : (_GEN_195 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_usefulCtr_value)
               | (_GEN_196 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_3_usefulCtr_value)
               | (_GEN_197 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_6_usefulCtr_value)
               | (_GEN_198 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_9_usefulCtr_value)
               | (_GEN_199 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_12_usefulCtr_value)
               | (_GEN_200 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_15_usefulCtr_value)
               | (_GEN_201 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_18_usefulCtr_value)
               | (_GEN_202 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_21_usefulCtr_value)),
    .io_writeReq_bits_usefulCtrs_1_value
      (allocateEn_15
         ? 2'h0
         : hitProvider_15
             ? (hitProviderMask_0_15 ? t2_trainInfoVec_providerNewUsefulCtr_value : 2'h0)
               | (hitProviderMask_1_15
                    ? t2_trainInfoVec_providerNewUsefulCtr_1_value
                    : 2'h0)
               | (hitProviderMask_2_15
                    ? t2_trainInfoVec_providerNewUsefulCtr_2_value
                    : 2'h0)
               | (hitProviderMask_3_15
                    ? t2_trainInfoVec_providerNewUsefulCtr_3_value
                    : 2'h0)
               | (hitProviderMask_4_15
                    ? t2_trainInfoVec_providerNewUsefulCtr_4_value
                    : 2'h0)
               | (hitProviderMask_5_15
                    ? t2_trainInfoVec_providerNewUsefulCtr_5_value
                    : 2'h0)
               | (hitProviderMask_6_15
                    ? t2_trainInfoVec_providerNewUsefulCtr_6_value
                    : 2'h0)
               | (hitProviderMask_7_15
                    ? t2_trainInfoVec_providerNewUsefulCtr_7_value
                    : 2'h0)
             : (_GEN_203 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_usefulCtr_value)
               | (_GEN_204 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_3_usefulCtr_value)
               | (_GEN_205 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_6_usefulCtr_value)
               | (_GEN_206 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_9_usefulCtr_value)
               | (_GEN_207 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_12_usefulCtr_value)
               | (_GEN_208 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_15_usefulCtr_value)
               | (_GEN_209 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_18_usefulCtr_value)
               | (_GEN_210 ? 2'h0 : _t2_trainInfoVec_alt_WIRE_21_usefulCtr_value)),
    .io_resetUseful                              (t2_fire & (&usefulResetCtr_value)),
    .io_resetDone                                (_tables_7_io_resetDone),
    .boreChildrenBd_bore_addr                    (boreChildrenBd_bore_56_addr),
    .boreChildrenBd_bore_addr_rd                 (boreChildrenBd_bore_56_addr_rd),
    .boreChildrenBd_bore_wdata                   (boreChildrenBd_bore_56_wdata),
    .boreChildrenBd_bore_wmask                   (boreChildrenBd_bore_56_wmask),
    .boreChildrenBd_bore_re                      (boreChildrenBd_bore_56_re),
    .boreChildrenBd_bore_we                      (boreChildrenBd_bore_56_we),
    .boreChildrenBd_bore_rdata                   (boreChildrenBd_bore_56_rdata),
    .boreChildrenBd_bore_ack                     (boreChildrenBd_bore_56_ack),
    .boreChildrenBd_bore_selectedOH              (boreChildrenBd_bore_56_selectedOH),
    .boreChildrenBd_bore_array                   (boreChildrenBd_bore_56_array),
    .boreChildrenBd_bore_1_addr                  (boreChildrenBd_bore_57_addr),
    .boreChildrenBd_bore_1_addr_rd               (boreChildrenBd_bore_57_addr_rd),
    .boreChildrenBd_bore_1_wdata                 (boreChildrenBd_bore_57_wdata),
    .boreChildrenBd_bore_1_wmask                 (boreChildrenBd_bore_57_wmask),
    .boreChildrenBd_bore_1_re                    (boreChildrenBd_bore_57_re),
    .boreChildrenBd_bore_1_we                    (boreChildrenBd_bore_57_we),
    .boreChildrenBd_bore_1_rdata                 (boreChildrenBd_bore_57_rdata),
    .boreChildrenBd_bore_1_ack                   (boreChildrenBd_bore_57_ack),
    .boreChildrenBd_bore_1_selectedOH            (boreChildrenBd_bore_57_selectedOH),
    .boreChildrenBd_bore_1_array                 (boreChildrenBd_bore_57_array),
    .boreChildrenBd_bore_2_addr                  (boreChildrenBd_bore_58_addr),
    .boreChildrenBd_bore_2_addr_rd               (boreChildrenBd_bore_58_addr_rd),
    .boreChildrenBd_bore_2_wdata                 (boreChildrenBd_bore_58_wdata),
    .boreChildrenBd_bore_2_wmask                 (boreChildrenBd_bore_58_wmask),
    .boreChildrenBd_bore_2_re                    (boreChildrenBd_bore_58_re),
    .boreChildrenBd_bore_2_we                    (boreChildrenBd_bore_58_we),
    .boreChildrenBd_bore_2_rdata                 (boreChildrenBd_bore_58_rdata),
    .boreChildrenBd_bore_2_ack                   (boreChildrenBd_bore_58_ack),
    .boreChildrenBd_bore_2_selectedOH            (boreChildrenBd_bore_58_selectedOH),
    .boreChildrenBd_bore_2_array                 (boreChildrenBd_bore_58_array),
    .boreChildrenBd_bore_3_addr                  (boreChildrenBd_bore_59_addr),
    .boreChildrenBd_bore_3_addr_rd               (boreChildrenBd_bore_59_addr_rd),
    .boreChildrenBd_bore_3_wdata                 (boreChildrenBd_bore_59_wdata),
    .boreChildrenBd_bore_3_wmask                 (boreChildrenBd_bore_59_wmask),
    .boreChildrenBd_bore_3_re                    (boreChildrenBd_bore_59_re),
    .boreChildrenBd_bore_3_we                    (boreChildrenBd_bore_59_we),
    .boreChildrenBd_bore_3_rdata                 (boreChildrenBd_bore_59_rdata),
    .boreChildrenBd_bore_3_ack                   (boreChildrenBd_bore_59_ack),
    .boreChildrenBd_bore_3_selectedOH            (boreChildrenBd_bore_59_selectedOH),
    .boreChildrenBd_bore_3_array                 (boreChildrenBd_bore_59_array),
    .boreChildrenBd_bore_4_addr                  (boreChildrenBd_bore_60_addr),
    .boreChildrenBd_bore_4_addr_rd               (boreChildrenBd_bore_60_addr_rd),
    .boreChildrenBd_bore_4_wdata                 (boreChildrenBd_bore_60_wdata),
    .boreChildrenBd_bore_4_wmask                 (boreChildrenBd_bore_60_wmask),
    .boreChildrenBd_bore_4_re                    (boreChildrenBd_bore_60_re),
    .boreChildrenBd_bore_4_we                    (boreChildrenBd_bore_60_we),
    .boreChildrenBd_bore_4_rdata                 (boreChildrenBd_bore_60_rdata),
    .boreChildrenBd_bore_4_ack                   (boreChildrenBd_bore_60_ack),
    .boreChildrenBd_bore_4_selectedOH            (boreChildrenBd_bore_60_selectedOH),
    .boreChildrenBd_bore_4_array                 (boreChildrenBd_bore_60_array),
    .boreChildrenBd_bore_5_addr                  (boreChildrenBd_bore_61_addr),
    .boreChildrenBd_bore_5_addr_rd               (boreChildrenBd_bore_61_addr_rd),
    .boreChildrenBd_bore_5_wdata                 (boreChildrenBd_bore_61_wdata),
    .boreChildrenBd_bore_5_wmask                 (boreChildrenBd_bore_61_wmask),
    .boreChildrenBd_bore_5_re                    (boreChildrenBd_bore_61_re),
    .boreChildrenBd_bore_5_we                    (boreChildrenBd_bore_61_we),
    .boreChildrenBd_bore_5_rdata                 (boreChildrenBd_bore_61_rdata),
    .boreChildrenBd_bore_5_ack                   (boreChildrenBd_bore_61_ack),
    .boreChildrenBd_bore_5_selectedOH            (boreChildrenBd_bore_61_selectedOH),
    .boreChildrenBd_bore_5_array                 (boreChildrenBd_bore_61_array),
    .boreChildrenBd_bore_6_addr                  (boreChildrenBd_bore_62_addr),
    .boreChildrenBd_bore_6_addr_rd               (boreChildrenBd_bore_62_addr_rd),
    .boreChildrenBd_bore_6_wdata                 (boreChildrenBd_bore_62_wdata),
    .boreChildrenBd_bore_6_wmask                 (boreChildrenBd_bore_62_wmask),
    .boreChildrenBd_bore_6_re                    (boreChildrenBd_bore_62_re),
    .boreChildrenBd_bore_6_we                    (boreChildrenBd_bore_62_we),
    .boreChildrenBd_bore_6_rdata                 (boreChildrenBd_bore_62_rdata),
    .boreChildrenBd_bore_6_ack                   (boreChildrenBd_bore_62_ack),
    .boreChildrenBd_bore_6_selectedOH            (boreChildrenBd_bore_62_selectedOH),
    .boreChildrenBd_bore_6_array                 (boreChildrenBd_bore_62_array),
    .boreChildrenBd_bore_7_addr                  (boreChildrenBd_bore_63_addr),
    .boreChildrenBd_bore_7_addr_rd               (boreChildrenBd_bore_63_addr_rd),
    .boreChildrenBd_bore_7_wdata                 (boreChildrenBd_bore_63_wdata),
    .boreChildrenBd_bore_7_wmask                 (boreChildrenBd_bore_63_wmask),
    .boreChildrenBd_bore_7_re                    (boreChildrenBd_bore_63_re),
    .boreChildrenBd_bore_7_we                    (boreChildrenBd_bore_63_we),
    .boreChildrenBd_bore_7_rdata                 (boreChildrenBd_bore_63_rdata),
    .boreChildrenBd_bore_7_ack                   (boreChildrenBd_bore_63_ack),
    .boreChildrenBd_bore_7_selectedOH            (boreChildrenBd_bore_63_selectedOH),
    .boreChildrenBd_bore_7_array                 (boreChildrenBd_bore_63_array),
    .sigFromSrams_bore_ram_hold                  (sigFromSrams_bore_56_ram_hold),
    .sigFromSrams_bore_ram_bypass                (sigFromSrams_bore_56_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken              (sigFromSrams_bore_56_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk               (sigFromSrams_bore_56_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp              (sigFromSrams_bore_56_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold              (sigFromSrams_bore_56_ram_mcp_hold),
    .sigFromSrams_bore_cgen                      (sigFromSrams_bore_56_cgen),
    .sigFromSrams_bore_1_ram_hold                (sigFromSrams_bore_57_ram_hold),
    .sigFromSrams_bore_1_ram_bypass              (sigFromSrams_bore_57_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken            (sigFromSrams_bore_57_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk             (sigFromSrams_bore_57_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp            (sigFromSrams_bore_57_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold            (sigFromSrams_bore_57_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen                    (sigFromSrams_bore_57_cgen),
    .sigFromSrams_bore_2_ram_hold                (sigFromSrams_bore_58_ram_hold),
    .sigFromSrams_bore_2_ram_bypass              (sigFromSrams_bore_58_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken            (sigFromSrams_bore_58_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk             (sigFromSrams_bore_58_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp            (sigFromSrams_bore_58_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold            (sigFromSrams_bore_58_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen                    (sigFromSrams_bore_58_cgen),
    .sigFromSrams_bore_3_ram_hold                (sigFromSrams_bore_59_ram_hold),
    .sigFromSrams_bore_3_ram_bypass              (sigFromSrams_bore_59_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken            (sigFromSrams_bore_59_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk             (sigFromSrams_bore_59_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp            (sigFromSrams_bore_59_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold            (sigFromSrams_bore_59_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen                    (sigFromSrams_bore_59_cgen),
    .sigFromSrams_bore_4_ram_hold                (sigFromSrams_bore_60_ram_hold),
    .sigFromSrams_bore_4_ram_bypass              (sigFromSrams_bore_60_ram_bypass),
    .sigFromSrams_bore_4_ram_bp_clken            (sigFromSrams_bore_60_ram_bp_clken),
    .sigFromSrams_bore_4_ram_aux_clk             (sigFromSrams_bore_60_ram_aux_clk),
    .sigFromSrams_bore_4_ram_aux_ckbp            (sigFromSrams_bore_60_ram_aux_ckbp),
    .sigFromSrams_bore_4_ram_mcp_hold            (sigFromSrams_bore_60_ram_mcp_hold),
    .sigFromSrams_bore_4_cgen                    (sigFromSrams_bore_60_cgen),
    .sigFromSrams_bore_5_ram_hold                (sigFromSrams_bore_61_ram_hold),
    .sigFromSrams_bore_5_ram_bypass              (sigFromSrams_bore_61_ram_bypass),
    .sigFromSrams_bore_5_ram_bp_clken            (sigFromSrams_bore_61_ram_bp_clken),
    .sigFromSrams_bore_5_ram_aux_clk             (sigFromSrams_bore_61_ram_aux_clk),
    .sigFromSrams_bore_5_ram_aux_ckbp            (sigFromSrams_bore_61_ram_aux_ckbp),
    .sigFromSrams_bore_5_ram_mcp_hold            (sigFromSrams_bore_61_ram_mcp_hold),
    .sigFromSrams_bore_5_cgen                    (sigFromSrams_bore_61_cgen),
    .sigFromSrams_bore_6_ram_hold                (sigFromSrams_bore_62_ram_hold),
    .sigFromSrams_bore_6_ram_bypass              (sigFromSrams_bore_62_ram_bypass),
    .sigFromSrams_bore_6_ram_bp_clken            (sigFromSrams_bore_62_ram_bp_clken),
    .sigFromSrams_bore_6_ram_aux_clk             (sigFromSrams_bore_62_ram_aux_clk),
    .sigFromSrams_bore_6_ram_aux_ckbp            (sigFromSrams_bore_62_ram_aux_ckbp),
    .sigFromSrams_bore_6_ram_mcp_hold            (sigFromSrams_bore_62_ram_mcp_hold),
    .sigFromSrams_bore_6_cgen                    (sigFromSrams_bore_62_cgen),
    .sigFromSrams_bore_7_ram_hold                (sigFromSrams_bore_63_ram_hold),
    .sigFromSrams_bore_7_ram_bypass              (sigFromSrams_bore_63_ram_bypass),
    .sigFromSrams_bore_7_ram_bp_clken            (sigFromSrams_bore_63_ram_bp_clken),
    .sigFromSrams_bore_7_ram_aux_clk             (sigFromSrams_bore_63_ram_aux_clk),
    .sigFromSrams_bore_7_ram_aux_ckbp            (sigFromSrams_bore_63_ram_aux_ckbp),
    .sigFromSrams_bore_7_ram_mcp_hold            (sigFromSrams_bore_63_ram_mcp_hold),
    .sigFromSrams_bore_7_cgen                    (sigFromSrams_bore_63_cgen)
  );
  assign io_trainReady = ~t0_readBankConflict;
  assign io_resetDone = resetDone;
  assign io_toSc_providerTakenCtrVec_0_valid = hasProvider;
  assign io_toSc_providerTakenCtrVec_0_bits_value = provider_takenCtr_value;
  assign io_toSc_providerTakenCtrVec_1_valid = hasProvider_1;
  assign io_toSc_providerTakenCtrVec_1_bits_value = provider_1_takenCtr_value;
  assign io_toSc_providerTakenCtrVec_2_valid = hasProvider_2;
  assign io_toSc_providerTakenCtrVec_2_bits_value = provider_2_takenCtr_value;
  assign io_toSc_providerTakenCtrVec_3_valid = hasProvider_3;
  assign io_toSc_providerTakenCtrVec_3_bits_value = provider_3_takenCtr_value;
  assign io_toSc_providerTakenCtrVec_4_valid = hasProvider_4;
  assign io_toSc_providerTakenCtrVec_4_bits_value = provider_4_takenCtr_value;
  assign io_toSc_providerTakenCtrVec_5_valid = hasProvider_5;
  assign io_toSc_providerTakenCtrVec_5_bits_value = provider_5_takenCtr_value;
  assign io_toSc_providerTakenCtrVec_6_valid = hasProvider_6;
  assign io_toSc_providerTakenCtrVec_6_bits_value = provider_6_takenCtr_value;
  assign io_toSc_providerTakenCtrVec_7_valid = hasProvider_7;
  assign io_toSc_providerTakenCtrVec_7_bits_value = provider_7_takenCtr_value;
  assign io_prediction_0_useProvider = useProvider;
  assign io_prediction_0_providerPred = provider_takenCtr_value[2];
  assign io_prediction_0_hasAlt = hasAlt;
  assign io_prediction_0_altPred = alt_takenCtr_value;
  assign io_prediction_1_useProvider = useProvider_1;
  assign io_prediction_1_providerPred = provider_1_takenCtr_value[2];
  assign io_prediction_1_hasAlt = hasAlt_1;
  assign io_prediction_1_altPred = alt_1_takenCtr_value;
  assign io_prediction_2_useProvider = useProvider_2;
  assign io_prediction_2_providerPred = provider_2_takenCtr_value[2];
  assign io_prediction_2_hasAlt = hasAlt_2;
  assign io_prediction_2_altPred = alt_2_takenCtr_value;
  assign io_prediction_3_useProvider = useProvider_3;
  assign io_prediction_3_providerPred = provider_3_takenCtr_value[2];
  assign io_prediction_3_hasAlt = hasAlt_3;
  assign io_prediction_3_altPred = alt_3_takenCtr_value;
  assign io_prediction_4_useProvider = useProvider_4;
  assign io_prediction_4_providerPred = provider_4_takenCtr_value[2];
  assign io_prediction_4_hasAlt = hasAlt_4;
  assign io_prediction_4_altPred = alt_4_takenCtr_value;
  assign io_prediction_5_useProvider = useProvider_5;
  assign io_prediction_5_providerPred = provider_5_takenCtr_value[2];
  assign io_prediction_5_hasAlt = hasAlt_5;
  assign io_prediction_5_altPred = alt_5_takenCtr_value;
  assign io_prediction_6_useProvider = useProvider_6;
  assign io_prediction_6_providerPred = provider_6_takenCtr_value[2];
  assign io_prediction_6_hasAlt = hasAlt_6;
  assign io_prediction_6_altPred = alt_6_takenCtr_value;
  assign io_prediction_7_useProvider = useProvider_7;
  assign io_prediction_7_providerPred = provider_7_takenCtr_value[2];
  assign io_prediction_7_hasAlt = hasAlt_7;
  assign io_prediction_7_altPred = alt_7_takenCtr_value;
  assign io_meta_entries_0_useProvider = useProvider;
  assign io_meta_entries_0_providerTableIdx =
    {|{providerTableOH_enc[0],
       providerTableOH_enc[1],
       providerTableOH_enc[2],
       providerTableOH_enc[3]},
     |(_io_meta_entries_0_providerTableIdx_T_2[2:1]),
     _io_meta_entries_0_providerTableIdx_T_2[2]
       | _io_meta_entries_0_providerTableIdx_T_2[0]};
  assign io_meta_entries_0_providerWayIdx =
    {1'h0,
     providerTableOH_enc[7] & allTableTagMatchResults_hitWayMaskOH_enc[1]
       | providerTableOH_enc[6] & allTableTagMatchResults_hitWayMaskOH_enc_1[1]
       | providerTableOH_enc[5] & allTableTagMatchResults_hitWayMaskOH_enc_2[1]
       | providerTableOH_enc[4] & allTableTagMatchResults_hitWayMaskOH_enc_3[1]
       | providerTableOH_enc[3] & allTableTagMatchResults_hitWayMaskOH_enc_4[1]
       | providerTableOH_enc[2] & allTableTagMatchResults_hitWayMaskOH_enc_5[1]
       | providerTableOH_enc[1] & allTableTagMatchResults_hitWayMaskOH_enc_6[1]
       | providerTableOH_enc[0] & allTableTagMatchResults_hitWayMaskOH_enc_7[1]};
  assign io_meta_entries_0_providerTakenCtr_value = provider_takenCtr_value;
  assign io_meta_entries_0_providerUsefulCtr_value =
    (providerTableOH_enc[7]
       ? (allTableTagMatchResults_hitWayMaskOH_enc[0]
            ? s2_readResp_0_usefulCtrs_0_value
            : 2'h0)
         | (allTableTagMatchResults_hitWayMaskOH_enc[1]
              ? s2_readResp_0_usefulCtrs_1_value
              : 2'h0)
       : 2'h0)
    | (providerTableOH_enc[6]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_1[0]
              ? s2_readResp_1_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_1[1]
                ? s2_readResp_1_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc[5]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_2[0]
              ? s2_readResp_2_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_2[1]
                ? s2_readResp_2_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc[4]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_3[0]
              ? s2_readResp_3_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_3[1]
                ? s2_readResp_3_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc[3]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_4[0]
              ? s2_readResp_4_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_4[1]
                ? s2_readResp_4_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc[2]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_5[0]
              ? s2_readResp_5_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_5[1]
                ? s2_readResp_5_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc[1]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_6[0]
              ? s2_readResp_6_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_6[1]
                ? s2_readResp_6_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc[0]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_7[0]
              ? s2_readResp_7_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_7[1]
                ? s2_readResp_7_usefulCtrs_1_value
                : 2'h0)
         : 2'h0);
  assign io_meta_entries_0_altOrBasePred =
    hasAlt ? alt_takenCtr_value : io_fromMainBtb_result_0_bits_taken;
  assign io_meta_entries_1_useProvider = useProvider_1;
  assign io_meta_entries_1_providerTableIdx =
    {|{providerTableOH_enc_1[0],
       providerTableOH_enc_1[1],
       providerTableOH_enc_1[2],
       providerTableOH_enc_1[3]},
     |(_io_meta_entries_1_providerTableIdx_T_2[2:1]),
     _io_meta_entries_1_providerTableIdx_T_2[2]
       | _io_meta_entries_1_providerTableIdx_T_2[0]};
  assign io_meta_entries_1_providerWayIdx =
    {1'h0,
     providerTableOH_enc_1[7] & allTableTagMatchResults_hitWayMaskOH_enc_8[1]
       | providerTableOH_enc_1[6] & allTableTagMatchResults_hitWayMaskOH_enc_9[1]
       | providerTableOH_enc_1[5] & allTableTagMatchResults_hitWayMaskOH_enc_10[1]
       | providerTableOH_enc_1[4] & allTableTagMatchResults_hitWayMaskOH_enc_11[1]
       | providerTableOH_enc_1[3] & allTableTagMatchResults_hitWayMaskOH_enc_12[1]
       | providerTableOH_enc_1[2] & allTableTagMatchResults_hitWayMaskOH_enc_13[1]
       | providerTableOH_enc_1[1] & allTableTagMatchResults_hitWayMaskOH_enc_14[1]
       | providerTableOH_enc_1[0] & allTableTagMatchResults_hitWayMaskOH_enc_15[1]};
  assign io_meta_entries_1_providerTakenCtr_value = provider_1_takenCtr_value;
  assign io_meta_entries_1_providerUsefulCtr_value =
    (providerTableOH_enc_1[7]
       ? (allTableTagMatchResults_hitWayMaskOH_enc_8[0]
            ? s2_readResp_0_usefulCtrs_0_value
            : 2'h0)
         | (allTableTagMatchResults_hitWayMaskOH_enc_8[1]
              ? s2_readResp_0_usefulCtrs_1_value
              : 2'h0)
       : 2'h0)
    | (providerTableOH_enc_1[6]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_9[0]
              ? s2_readResp_1_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_9[1]
                ? s2_readResp_1_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_1[5]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_10[0]
              ? s2_readResp_2_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_10[1]
                ? s2_readResp_2_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_1[4]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_11[0]
              ? s2_readResp_3_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_11[1]
                ? s2_readResp_3_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_1[3]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_12[0]
              ? s2_readResp_4_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_12[1]
                ? s2_readResp_4_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_1[2]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_13[0]
              ? s2_readResp_5_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_13[1]
                ? s2_readResp_5_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_1[1]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_14[0]
              ? s2_readResp_6_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_14[1]
                ? s2_readResp_6_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_1[0]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_15[0]
              ? s2_readResp_7_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_15[1]
                ? s2_readResp_7_usefulCtrs_1_value
                : 2'h0)
         : 2'h0);
  assign io_meta_entries_1_altOrBasePred =
    hasAlt_1 ? alt_1_takenCtr_value : io_fromMainBtb_result_1_bits_taken;
  assign io_meta_entries_2_useProvider = useProvider_2;
  assign io_meta_entries_2_providerTableIdx =
    {|{providerTableOH_enc_2[0],
       providerTableOH_enc_2[1],
       providerTableOH_enc_2[2],
       providerTableOH_enc_2[3]},
     |(_io_meta_entries_2_providerTableIdx_T_2[2:1]),
     _io_meta_entries_2_providerTableIdx_T_2[2]
       | _io_meta_entries_2_providerTableIdx_T_2[0]};
  assign io_meta_entries_2_providerWayIdx =
    {1'h0,
     providerTableOH_enc_2[7] & allTableTagMatchResults_hitWayMaskOH_enc_16[1]
       | providerTableOH_enc_2[6] & allTableTagMatchResults_hitWayMaskOH_enc_17[1]
       | providerTableOH_enc_2[5] & allTableTagMatchResults_hitWayMaskOH_enc_18[1]
       | providerTableOH_enc_2[4] & allTableTagMatchResults_hitWayMaskOH_enc_19[1]
       | providerTableOH_enc_2[3] & allTableTagMatchResults_hitWayMaskOH_enc_20[1]
       | providerTableOH_enc_2[2] & allTableTagMatchResults_hitWayMaskOH_enc_21[1]
       | providerTableOH_enc_2[1] & allTableTagMatchResults_hitWayMaskOH_enc_22[1]
       | providerTableOH_enc_2[0] & allTableTagMatchResults_hitWayMaskOH_enc_23[1]};
  assign io_meta_entries_2_providerTakenCtr_value = provider_2_takenCtr_value;
  assign io_meta_entries_2_providerUsefulCtr_value =
    (providerTableOH_enc_2[7]
       ? (allTableTagMatchResults_hitWayMaskOH_enc_16[0]
            ? s2_readResp_0_usefulCtrs_0_value
            : 2'h0)
         | (allTableTagMatchResults_hitWayMaskOH_enc_16[1]
              ? s2_readResp_0_usefulCtrs_1_value
              : 2'h0)
       : 2'h0)
    | (providerTableOH_enc_2[6]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_17[0]
              ? s2_readResp_1_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_17[1]
                ? s2_readResp_1_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_2[5]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_18[0]
              ? s2_readResp_2_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_18[1]
                ? s2_readResp_2_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_2[4]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_19[0]
              ? s2_readResp_3_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_19[1]
                ? s2_readResp_3_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_2[3]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_20[0]
              ? s2_readResp_4_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_20[1]
                ? s2_readResp_4_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_2[2]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_21[0]
              ? s2_readResp_5_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_21[1]
                ? s2_readResp_5_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_2[1]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_22[0]
              ? s2_readResp_6_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_22[1]
                ? s2_readResp_6_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_2[0]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_23[0]
              ? s2_readResp_7_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_23[1]
                ? s2_readResp_7_usefulCtrs_1_value
                : 2'h0)
         : 2'h0);
  assign io_meta_entries_2_altOrBasePred =
    hasAlt_2 ? alt_2_takenCtr_value : io_fromMainBtb_result_2_bits_taken;
  assign io_meta_entries_3_useProvider = useProvider_3;
  assign io_meta_entries_3_providerTableIdx =
    {|{providerTableOH_enc_3[0],
       providerTableOH_enc_3[1],
       providerTableOH_enc_3[2],
       providerTableOH_enc_3[3]},
     |(_io_meta_entries_3_providerTableIdx_T_2[2:1]),
     _io_meta_entries_3_providerTableIdx_T_2[2]
       | _io_meta_entries_3_providerTableIdx_T_2[0]};
  assign io_meta_entries_3_providerWayIdx =
    {1'h0,
     providerTableOH_enc_3[7] & allTableTagMatchResults_hitWayMaskOH_enc_24[1]
       | providerTableOH_enc_3[6] & allTableTagMatchResults_hitWayMaskOH_enc_25[1]
       | providerTableOH_enc_3[5] & allTableTagMatchResults_hitWayMaskOH_enc_26[1]
       | providerTableOH_enc_3[4] & allTableTagMatchResults_hitWayMaskOH_enc_27[1]
       | providerTableOH_enc_3[3] & allTableTagMatchResults_hitWayMaskOH_enc_28[1]
       | providerTableOH_enc_3[2] & allTableTagMatchResults_hitWayMaskOH_enc_29[1]
       | providerTableOH_enc_3[1] & allTableTagMatchResults_hitWayMaskOH_enc_30[1]
       | providerTableOH_enc_3[0] & allTableTagMatchResults_hitWayMaskOH_enc_31[1]};
  assign io_meta_entries_3_providerTakenCtr_value = provider_3_takenCtr_value;
  assign io_meta_entries_3_providerUsefulCtr_value =
    (providerTableOH_enc_3[7]
       ? (allTableTagMatchResults_hitWayMaskOH_enc_24[0]
            ? s2_readResp_0_usefulCtrs_0_value
            : 2'h0)
         | (allTableTagMatchResults_hitWayMaskOH_enc_24[1]
              ? s2_readResp_0_usefulCtrs_1_value
              : 2'h0)
       : 2'h0)
    | (providerTableOH_enc_3[6]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_25[0]
              ? s2_readResp_1_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_25[1]
                ? s2_readResp_1_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_3[5]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_26[0]
              ? s2_readResp_2_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_26[1]
                ? s2_readResp_2_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_3[4]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_27[0]
              ? s2_readResp_3_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_27[1]
                ? s2_readResp_3_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_3[3]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_28[0]
              ? s2_readResp_4_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_28[1]
                ? s2_readResp_4_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_3[2]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_29[0]
              ? s2_readResp_5_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_29[1]
                ? s2_readResp_5_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_3[1]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_30[0]
              ? s2_readResp_6_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_30[1]
                ? s2_readResp_6_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_3[0]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_31[0]
              ? s2_readResp_7_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_31[1]
                ? s2_readResp_7_usefulCtrs_1_value
                : 2'h0)
         : 2'h0);
  assign io_meta_entries_3_altOrBasePred =
    hasAlt_3 ? alt_3_takenCtr_value : io_fromMainBtb_result_3_bits_taken;
  assign io_meta_entries_4_useProvider = useProvider_4;
  assign io_meta_entries_4_providerTableIdx =
    {|{providerTableOH_enc_4[0],
       providerTableOH_enc_4[1],
       providerTableOH_enc_4[2],
       providerTableOH_enc_4[3]},
     |(_io_meta_entries_4_providerTableIdx_T_2[2:1]),
     _io_meta_entries_4_providerTableIdx_T_2[2]
       | _io_meta_entries_4_providerTableIdx_T_2[0]};
  assign io_meta_entries_4_providerWayIdx =
    {1'h0,
     providerTableOH_enc_4[7] & allTableTagMatchResults_hitWayMaskOH_enc_32[1]
       | providerTableOH_enc_4[6] & allTableTagMatchResults_hitWayMaskOH_enc_33[1]
       | providerTableOH_enc_4[5] & allTableTagMatchResults_hitWayMaskOH_enc_34[1]
       | providerTableOH_enc_4[4] & allTableTagMatchResults_hitWayMaskOH_enc_35[1]
       | providerTableOH_enc_4[3] & allTableTagMatchResults_hitWayMaskOH_enc_36[1]
       | providerTableOH_enc_4[2] & allTableTagMatchResults_hitWayMaskOH_enc_37[1]
       | providerTableOH_enc_4[1] & allTableTagMatchResults_hitWayMaskOH_enc_38[1]
       | providerTableOH_enc_4[0] & allTableTagMatchResults_hitWayMaskOH_enc_39[1]};
  assign io_meta_entries_4_providerTakenCtr_value = provider_4_takenCtr_value;
  assign io_meta_entries_4_providerUsefulCtr_value =
    (providerTableOH_enc_4[7]
       ? (allTableTagMatchResults_hitWayMaskOH_enc_32[0]
            ? s2_readResp_0_usefulCtrs_0_value
            : 2'h0)
         | (allTableTagMatchResults_hitWayMaskOH_enc_32[1]
              ? s2_readResp_0_usefulCtrs_1_value
              : 2'h0)
       : 2'h0)
    | (providerTableOH_enc_4[6]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_33[0]
              ? s2_readResp_1_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_33[1]
                ? s2_readResp_1_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_4[5]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_34[0]
              ? s2_readResp_2_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_34[1]
                ? s2_readResp_2_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_4[4]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_35[0]
              ? s2_readResp_3_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_35[1]
                ? s2_readResp_3_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_4[3]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_36[0]
              ? s2_readResp_4_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_36[1]
                ? s2_readResp_4_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_4[2]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_37[0]
              ? s2_readResp_5_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_37[1]
                ? s2_readResp_5_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_4[1]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_38[0]
              ? s2_readResp_6_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_38[1]
                ? s2_readResp_6_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_4[0]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_39[0]
              ? s2_readResp_7_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_39[1]
                ? s2_readResp_7_usefulCtrs_1_value
                : 2'h0)
         : 2'h0);
  assign io_meta_entries_4_altOrBasePred =
    hasAlt_4 ? alt_4_takenCtr_value : io_fromMainBtb_result_4_bits_taken;
  assign io_meta_entries_5_useProvider = useProvider_5;
  assign io_meta_entries_5_providerTableIdx =
    {|{providerTableOH_enc_5[0],
       providerTableOH_enc_5[1],
       providerTableOH_enc_5[2],
       providerTableOH_enc_5[3]},
     |(_io_meta_entries_5_providerTableIdx_T_2[2:1]),
     _io_meta_entries_5_providerTableIdx_T_2[2]
       | _io_meta_entries_5_providerTableIdx_T_2[0]};
  assign io_meta_entries_5_providerWayIdx =
    {1'h0,
     providerTableOH_enc_5[7] & allTableTagMatchResults_hitWayMaskOH_enc_40[1]
       | providerTableOH_enc_5[6] & allTableTagMatchResults_hitWayMaskOH_enc_41[1]
       | providerTableOH_enc_5[5] & allTableTagMatchResults_hitWayMaskOH_enc_42[1]
       | providerTableOH_enc_5[4] & allTableTagMatchResults_hitWayMaskOH_enc_43[1]
       | providerTableOH_enc_5[3] & allTableTagMatchResults_hitWayMaskOH_enc_44[1]
       | providerTableOH_enc_5[2] & allTableTagMatchResults_hitWayMaskOH_enc_45[1]
       | providerTableOH_enc_5[1] & allTableTagMatchResults_hitWayMaskOH_enc_46[1]
       | providerTableOH_enc_5[0] & allTableTagMatchResults_hitWayMaskOH_enc_47[1]};
  assign io_meta_entries_5_providerTakenCtr_value = provider_5_takenCtr_value;
  assign io_meta_entries_5_providerUsefulCtr_value =
    (providerTableOH_enc_5[7]
       ? (allTableTagMatchResults_hitWayMaskOH_enc_40[0]
            ? s2_readResp_0_usefulCtrs_0_value
            : 2'h0)
         | (allTableTagMatchResults_hitWayMaskOH_enc_40[1]
              ? s2_readResp_0_usefulCtrs_1_value
              : 2'h0)
       : 2'h0)
    | (providerTableOH_enc_5[6]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_41[0]
              ? s2_readResp_1_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_41[1]
                ? s2_readResp_1_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_5[5]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_42[0]
              ? s2_readResp_2_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_42[1]
                ? s2_readResp_2_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_5[4]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_43[0]
              ? s2_readResp_3_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_43[1]
                ? s2_readResp_3_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_5[3]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_44[0]
              ? s2_readResp_4_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_44[1]
                ? s2_readResp_4_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_5[2]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_45[0]
              ? s2_readResp_5_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_45[1]
                ? s2_readResp_5_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_5[1]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_46[0]
              ? s2_readResp_6_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_46[1]
                ? s2_readResp_6_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_5[0]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_47[0]
              ? s2_readResp_7_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_47[1]
                ? s2_readResp_7_usefulCtrs_1_value
                : 2'h0)
         : 2'h0);
  assign io_meta_entries_5_altOrBasePred =
    hasAlt_5 ? alt_5_takenCtr_value : io_fromMainBtb_result_5_bits_taken;
  assign io_meta_entries_6_useProvider = useProvider_6;
  assign io_meta_entries_6_providerTableIdx =
    {|{providerTableOH_enc_6[0],
       providerTableOH_enc_6[1],
       providerTableOH_enc_6[2],
       providerTableOH_enc_6[3]},
     |(_io_meta_entries_6_providerTableIdx_T_2[2:1]),
     _io_meta_entries_6_providerTableIdx_T_2[2]
       | _io_meta_entries_6_providerTableIdx_T_2[0]};
  assign io_meta_entries_6_providerWayIdx =
    {1'h0,
     providerTableOH_enc_6[7] & allTableTagMatchResults_hitWayMaskOH_enc_48[1]
       | providerTableOH_enc_6[6] & allTableTagMatchResults_hitWayMaskOH_enc_49[1]
       | providerTableOH_enc_6[5] & allTableTagMatchResults_hitWayMaskOH_enc_50[1]
       | providerTableOH_enc_6[4] & allTableTagMatchResults_hitWayMaskOH_enc_51[1]
       | providerTableOH_enc_6[3] & allTableTagMatchResults_hitWayMaskOH_enc_52[1]
       | providerTableOH_enc_6[2] & allTableTagMatchResults_hitWayMaskOH_enc_53[1]
       | providerTableOH_enc_6[1] & allTableTagMatchResults_hitWayMaskOH_enc_54[1]
       | providerTableOH_enc_6[0] & allTableTagMatchResults_hitWayMaskOH_enc_55[1]};
  assign io_meta_entries_6_providerTakenCtr_value = provider_6_takenCtr_value;
  assign io_meta_entries_6_providerUsefulCtr_value =
    (providerTableOH_enc_6[7]
       ? (allTableTagMatchResults_hitWayMaskOH_enc_48[0]
            ? s2_readResp_0_usefulCtrs_0_value
            : 2'h0)
         | (allTableTagMatchResults_hitWayMaskOH_enc_48[1]
              ? s2_readResp_0_usefulCtrs_1_value
              : 2'h0)
       : 2'h0)
    | (providerTableOH_enc_6[6]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_49[0]
              ? s2_readResp_1_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_49[1]
                ? s2_readResp_1_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_6[5]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_50[0]
              ? s2_readResp_2_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_50[1]
                ? s2_readResp_2_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_6[4]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_51[0]
              ? s2_readResp_3_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_51[1]
                ? s2_readResp_3_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_6[3]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_52[0]
              ? s2_readResp_4_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_52[1]
                ? s2_readResp_4_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_6[2]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_53[0]
              ? s2_readResp_5_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_53[1]
                ? s2_readResp_5_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_6[1]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_54[0]
              ? s2_readResp_6_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_54[1]
                ? s2_readResp_6_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_6[0]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_55[0]
              ? s2_readResp_7_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_55[1]
                ? s2_readResp_7_usefulCtrs_1_value
                : 2'h0)
         : 2'h0);
  assign io_meta_entries_6_altOrBasePred =
    hasAlt_6 ? alt_6_takenCtr_value : io_fromMainBtb_result_6_bits_taken;
  assign io_meta_entries_7_useProvider = useProvider_7;
  assign io_meta_entries_7_providerTableIdx =
    {|{providerTableOH_enc_7[0],
       providerTableOH_enc_7[1],
       providerTableOH_enc_7[2],
       providerTableOH_enc_7[3]},
     |(_io_meta_entries_7_providerTableIdx_T_2[2:1]),
     _io_meta_entries_7_providerTableIdx_T_2[2]
       | _io_meta_entries_7_providerTableIdx_T_2[0]};
  assign io_meta_entries_7_providerWayIdx =
    {1'h0,
     providerTableOH_enc_7[7] & allTableTagMatchResults_hitWayMaskOH_enc_56[1]
       | providerTableOH_enc_7[6] & allTableTagMatchResults_hitWayMaskOH_enc_57[1]
       | providerTableOH_enc_7[5] & allTableTagMatchResults_hitWayMaskOH_enc_58[1]
       | providerTableOH_enc_7[4] & allTableTagMatchResults_hitWayMaskOH_enc_59[1]
       | providerTableOH_enc_7[3] & allTableTagMatchResults_hitWayMaskOH_enc_60[1]
       | providerTableOH_enc_7[2] & allTableTagMatchResults_hitWayMaskOH_enc_61[1]
       | providerTableOH_enc_7[1] & allTableTagMatchResults_hitWayMaskOH_enc_62[1]
       | providerTableOH_enc_7[0] & allTableTagMatchResults_hitWayMaskOH_enc_63[1]};
  assign io_meta_entries_7_providerTakenCtr_value = provider_7_takenCtr_value;
  assign io_meta_entries_7_providerUsefulCtr_value =
    (providerTableOH_enc_7[7]
       ? (allTableTagMatchResults_hitWayMaskOH_enc_56[0]
            ? s2_readResp_0_usefulCtrs_0_value
            : 2'h0)
         | (allTableTagMatchResults_hitWayMaskOH_enc_56[1]
              ? s2_readResp_0_usefulCtrs_1_value
              : 2'h0)
       : 2'h0)
    | (providerTableOH_enc_7[6]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_57[0]
              ? s2_readResp_1_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_57[1]
                ? s2_readResp_1_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_7[5]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_58[0]
              ? s2_readResp_2_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_58[1]
                ? s2_readResp_2_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_7[4]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_59[0]
              ? s2_readResp_3_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_59[1]
                ? s2_readResp_3_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_7[3]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_60[0]
              ? s2_readResp_4_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_60[1]
                ? s2_readResp_4_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_7[2]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_61[0]
              ? s2_readResp_5_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_61[1]
                ? s2_readResp_5_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_7[1]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_62[0]
              ? s2_readResp_6_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_62[1]
                ? s2_readResp_6_usefulCtrs_1_value
                : 2'h0)
         : 2'h0)
    | (providerTableOH_enc_7[0]
         ? (allTableTagMatchResults_hitWayMaskOH_enc_63[0]
              ? s2_readResp_7_usefulCtrs_0_value
              : 2'h0)
           | (allTableTagMatchResults_hitWayMaskOH_enc_63[1]
                ? s2_readResp_7_usefulCtrs_1_value
                : 2'h0)
         : 2'h0);
  assign io_meta_entries_7_altOrBasePred =
    hasAlt_7 ? alt_7_takenCtr_value : io_fromMainBtb_result_7_bits_taken;
endmodule

