#ddr_0 constraints

set_property PACKAGE_PIN AG1      [get_ports "C0_DDR4_1_dqs_t[3]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L0P_XCC_N0P0_M0P0_700

set_property PACKAGE_PIN AH1      [get_ports "C0_DDR4_1_dqs_c[3]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L0N_XCC_N0P1_M0P1_700

set_property PACKAGE_PIN AM1      [get_ports "C0_DDR4_1_dq[29]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L5P_N1P4_M0P10_700

set_property PACKAGE_PIN AN1      [get_ports "C0_DDR4_1_dq[27]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L5N_N1P5_M0P11_700

set_property PACKAGE_PIN AG4      [get_ports "C0_DDR4_0_dqs_t[3]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L6P_GC_XCC_N2P0_M0P12_700

set_property PACKAGE_PIN AG3      [get_ports "C0_DDR4_0_dqs_c[3]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L6N_GC_XCC_N2P1_M0P13_700

set_property PACKAGE_PIN AK4      [get_ports "C0_DDR4_0_dq[31]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L7P_N2P2_M0P14_700

set_property PACKAGE_PIN AJ3      [get_ports "C0_DDR4_0_dq[29]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L7N_N2P3_M0P15_700

set_property PACKAGE_PIN AL4      [get_ports "C0_DDR4_0_dq[26]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L8P_N2P4_M0P16_700

set_property PACKAGE_PIN AM3      [get_ports "C0_DDR4_0_dq[30]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L8N_N2P5_M0P17_700

set_property PACKAGE_PIN AN5      [get_ports "C0_DDR4_0_dm_n[3]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L9P_GC_XCC_N3P0_M0P18_700

set_property PACKAGE_PIN AH3      [get_ports "C0_DDR4_1_dq[31]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L1P_N0P2_M0P2_700

set_property PACKAGE_PIN AN3      [get_ports "C0_DDR4_0_dq[24]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L10P_N3P2_M0P20_700

set_property PACKAGE_PIN AN2      [get_ports "C0_DDR4_0_dq[28]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L10N_N3P3_M0P21_700

set_property PACKAGE_PIN AP3      [get_ports "C0_DDR4_0_dq[25]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L11P_N3P4_M0P22_700

set_property PACKAGE_PIN AP2      [get_ports "C0_DDR4_0_dq[27]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L11N_N3P5_M0P23_700

set_property PACKAGE_PIN AJ8      [get_ports "C0_DDR4_1_dqs_t[2]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L12P_GC_XCC_N4P0_M0P24_700

set_property PACKAGE_PIN AJ7      [get_ports "C0_DDR4_1_dqs_c[2]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L12N_GC_XCC_N4P1_M0P25_700

set_property PACKAGE_PIN AH8      [get_ports "C0_DDR4_1_dq[23]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L13P_N4P2_M0P26_700

set_property PACKAGE_PIN AH7      [get_ports "C0_DDR4_1_dq[21]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L13N_N4P3_M0P27_700

set_property PACKAGE_PIN AG6      [get_ports "C0_DDR4_1_dq[22]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L14P_N4P4_M0P28_700

set_property PACKAGE_PIN AG5      [get_ports "C0_DDR4_1_dq[16]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L14N_N4P5_M0P29_700

set_property PACKAGE_PIN AH2      [get_ports "C0_DDR4_1_dq[25]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L1N_N0P3_M0P3_700

set_property PACKAGE_PIN AH6      [get_ports "C0_DDR4_1_dm_n[2]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L15P_XCC_N5P0_M0P30_700

set_property PACKAGE_PIN AK7      [get_ports "C0_DDR4_1_dq[18]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L16P_N5P2_M0P32_700

set_property PACKAGE_PIN AK6      [get_ports "C0_DDR4_1_dq[20]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L16N_N5P3_M0P33_700

set_property PACKAGE_PIN AN7      [get_ports "C0_DDR4_1_dq[17]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L17P_N5P4_M0P34_700

set_property PACKAGE_PIN AN6      [get_ports "C0_DDR4_1_dq[19]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L17N_N5P5_M0P35_700

set_property PACKAGE_PIN AG9      [get_ports "C0_DDR4_0_dqs_t[2]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L18P_XCC_N6P0_M0P36_700

set_property PACKAGE_PIN AH9      [get_ports "C0_DDR4_0_dqs_c[2]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L18N_XCC_N6P1_M0P37_700

set_property PACKAGE_PIN AK10     [get_ports "C0_DDR4_0_dq[23]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L19P_N6P2_M0P38_700

set_property PACKAGE_PIN AK9      [get_ports "C0_DDR4_0_dq[17]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L19N_N6P3_M0P39_700

set_property PACKAGE_PIN AJ2      [get_ports "C0_DDR4_1_dq[26]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L2P_N0P4_M0P4_700

set_property PACKAGE_PIN AM11     [get_ports "C0_DDR4_0_dq[18]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L20P_N6P4_M0P40_700

set_property PACKAGE_PIN AM10     [get_ports "C0_DDR4_0_dq[16]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L20N_N6P5_M0P41_700

set_property PACKAGE_PIN AN10     [get_ports "C0_DDR4_0_dm_n[2]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L21P_XCC_N7P0_M0P42_700

set_property PACKAGE_PIN AL9      [get_ports "C0_DDR4_0_dq[22]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L22P_N7P2_M0P44_700

set_property PACKAGE_PIN AM8      [get_ports "C0_DDR4_0_dq[20]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L22N_N7P3_M0P45_700

set_property PACKAGE_PIN AL8      [get_ports "C0_DDR4_0_dq[21]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L23P_N7P4_M0P46_700

set_property PACKAGE_PIN AL7      [get_ports "C0_DDR4_0_dq[19]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L23N_N7P5_M0P47_700

set_property PACKAGE_PIN AM6      [get_ports "C0_DDR4_SYSCLK_clk_p"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L24P_GC_XCC_N8P0_M0P48_700

set_property PACKAGE_PIN AM5      [get_ports "C0_DDR4_SYSCLK_clk_n"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L24N_GC_XCC_N8P1_M0P49_700

set_property PACKAGE_PIN AK1      [get_ports "C0_DDR4_1_dq[30]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L2N_N0P5_M0P5_700

#set_property PACKAGE_PIN AL6      [get_ports "C0_DDR4_0_alert_n"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L25P_N8P2_M0P50_700

set_property PACKAGE_PIN AK5      [get_ports "C0_DDR4_0_reset_n[0]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L25N_N8P3_M0P51_700

set_property PACKAGE_PIN AJ5      [get_ports "C0_DDR4_1_reset_n[0]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L26P_N8P4_M0P52_700

#set_property PACKAGE_PIN AJ4      [get_ports "C0_DDR4_1_alert_n"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L26N_N8P5_M0P53_700

set_property PACKAGE_PIN AL3      [get_ports "C0_DDR4_1_dm_n[3]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L3P_XCC_N1P0_M0P6_700

set_property PACKAGE_PIN AL2      [get_ports "C0_DDR4_1_dq[28]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L4P_N1P2_M0P8_700

set_property PACKAGE_PIN AL1      [get_ports "C0_DDR4_1_dq[24]"] ;# Bank 700 VCCO - VCC1V2_DDR4 - IO_L4N_N1P3_M0P9_700

set_property PACKAGE_PIN AV2      [get_ports "C0_DDR4_1_ck_t[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L0P_XCC_N0P0_M0P54_701

set_property PACKAGE_PIN AW2      [get_ports "C0_DDR4_1_ck_c[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L0N_XCC_N0P1_M0P55_701

set_property PACKAGE_PIN AY1      [get_ports "C0_DDR4_1_adr[2]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L5P_N1P4_M0P64_701

set_property PACKAGE_PIN BA2      [get_ports "C0_DDR4_1_adr[16]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L5N_N1P5_M0P65_701

#set_property PACKAGE_PIN AV8      [get_ports "C0_DDR4_1_par"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L6P_GC_XCC_N2P0_M0P66_701

set_property PACKAGE_PIN AW8      [get_ports "C0_DDR4_1_adr[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L6N_GC_XCC_N2P1_M0P67_701

set_property PACKAGE_PIN AW7      [get_ports "C0_DDR4_1_adr[8]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L7P_N2P2_M0P68_701

set_property PACKAGE_PIN AY7      [get_ports "C0_DDR4_1_adr[13]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L7N_N2P3_M0P69_701

set_property PACKAGE_PIN AY5      [get_ports "C0_DDR4_1_adr[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L8P_N2P4_M0P70_701

set_property PACKAGE_PIN AY6      [get_ports "C0_DDR4_1_ba[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L8N_N2P5_M0P71_701

set_property PACKAGE_PIN BA6      [get_ports "C0_DDR4_1_odt[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L9P_GC_XCC_N3P0_M0P72_701

set_property PACKAGE_PIN AW3      [get_ports "C0_DDR4_1_adr[4]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L1P_N0P2_M0P56_701

set_property PACKAGE_PIN BA7      [get_ports "C0_DDR4_1_adr[10]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L10P_N3P2_M0P74_701

set_property PACKAGE_PIN BB6      [get_ports "C0_DDR4_1_act_n[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L10N_N3P3_M0P75_701

set_property PACKAGE_PIN BA8      [get_ports "C0_DDR4_1_adr[3]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L11P_N3P4_M0P76_701

set_property PACKAGE_PIN BB8      [get_ports "C0_DDR4_1_adr[14]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L11N_N3P5_M0P77_701

set_property PACKAGE_PIN AP4      [get_ports "C0_DDR4_1_dm_n[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L12P_GC_XCC_N4P0_M0P78_701

set_property PACKAGE_PIN AP5      [get_ports "C0_DDR4_1_adr[11]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L12N_GC_XCC_N4P1_M0P79_701

set_property PACKAGE_PIN AR4      [get_ports "C0_DDR4_1_dq[13]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L13P_N4P2_M0P80_701

set_property PACKAGE_PIN AT4      [get_ports "C0_DDR4_1_dq[15]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L13N_N4P3_M0P81_701

set_property PACKAGE_PIN AT3      [get_ports "C0_DDR4_1_dq[9]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L14P_N4P4_M0P82_701

set_property PACKAGE_PIN AU3      [get_ports "C0_DDR4_1_dq[11]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L14N_N4P5_M0P83_701

set_property PACKAGE_PIN AY2      [get_ports "C0_DDR4_1_bg[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L1N_N0P3_M0P57_701

set_property PACKAGE_PIN AR2      [get_ports "C0_DDR4_1_dqs_t[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L15P_XCC_N5P0_M0P84_701

set_property PACKAGE_PIN AT2      [get_ports "C0_DDR4_1_dqs_c[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L15N_XCC_N5P1_M0P85_701

set_property PACKAGE_PIN AR1      [get_ports "C0_DDR4_1_dq[14]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L16P_N5P2_M0P86_701

set_property PACKAGE_PIN AT1      [get_ports "C0_DDR4_1_dq[10]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L16N_N5P3_M0P87_701

set_property PACKAGE_PIN AU1      [get_ports "C0_DDR4_1_dq[12]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L17P_N5P4_M0P88_701

set_property PACKAGE_PIN AV1      [get_ports "C0_DDR4_1_dq[8]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L17N_N5P5_M0P89_701

set_property PACKAGE_PIN AP8      [get_ports "C0_DDR4_1_dqs_t[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L18P_XCC_N6P0_M0P90_701

set_property PACKAGE_PIN AP9      [get_ports "C0_DDR4_1_dqs_c[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L18N_XCC_N6P1_M0P91_701

set_property PACKAGE_PIN AP7      [get_ports "C0_DDR4_1_dq[7]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L19P_N6P2_M0P92_701

set_property PACKAGE_PIN AR7      [get_ports "C0_DDR4_1_dq[5]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L19N_N6P3_M0P93_701

set_property PACKAGE_PIN AW4      [get_ports "C0_DDR4_1_adr[6]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L2P_N0P4_M0P58_701

set_property PACKAGE_PIN AR5      [get_ports "C0_DDR4_1_dq[6]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L20P_N6P4_M0P94_701

set_property PACKAGE_PIN AR6      [get_ports "C0_DDR4_1_dq[4]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L20N_N6P5_M0P95_701

set_property PACKAGE_PIN AT6      [get_ports "C0_DDR4_1_dm_n[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L21P_XCC_N7P0_M0P96_701

set_property PACKAGE_PIN AU5      [get_ports "C0_DDR4_1_adr[15]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L21N_XCC_N7P1_M0P97_701

set_property PACKAGE_PIN AT7      [get_ports "C0_DDR4_1_dq[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L22P_N7P2_M0P98_701

set_property PACKAGE_PIN AU6      [get_ports "C0_DDR4_1_dq[2]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L22N_N7P3_M0P99_701

set_property PACKAGE_PIN AT8      [get_ports "C0_DDR4_1_dq[3]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L23P_N7P4_M0P100_701

set_property PACKAGE_PIN AU8      [get_ports "C0_DDR4_1_dq[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L23N_N7P5_M0P101_701

set_property PACKAGE_PIN AU4      [get_ports "C0_DDR4_1_cs_n[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L24P_GC_XCC_N8P0_M0P102_701

set_property PACKAGE_PIN AV3      [get_ports "C0_DDR4_1_adr[12]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L24N_GC_XCC_N8P1_M0P103_701

set_property PACKAGE_PIN AY4      [get_ports "C0_DDR4_1_adr[5]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L2N_N0P5_M0P59_701

#set_property PACKAGE_PIN AV5      [get_ports "C0_DDR4_1_cke[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L25P_N8P2_M0P104_701

#set_property PACKAGE_PIN AW5      [get_ports "C0_DDR4_1_odt[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L25N_N8P3_M0P105_701

set_property PACKAGE_PIN AV6      [get_ports "C0_DDR4_1_adr[7]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L26P_N8P4_M0P106_701

#set_property PACKAGE_PIN AV7      [get_ports "C0_DDR4_1_cs_n[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L26N_N8P5_M0P107_701

set_property PACKAGE_PIN BA4      [get_ports "C0_DDR4_1_ba[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L3P_XCC_N1P0_M0P60_701

set_property PACKAGE_PIN BB4      [get_ports "C0_DDR4_1_bg[1]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L3N_XCC_N1P1_M0P61_701

set_property PACKAGE_PIN BA3      [get_ports "C0_DDR4_1_cke[0]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L4P_N1P2_M0P62_701

set_property PACKAGE_PIN BB3      [get_ports "C0_DDR4_1_adr[9]"] ;# Bank 701 VCCO - VCC1V2_DDR4 - IO_L4N_N1P3_M0P63_701

set_property PACKAGE_PIN BA9      [get_ports "C0_DDR4_0_bg[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L0P_XCC_N0P0_M0P108_702

set_property PACKAGE_PIN BB9      [get_ports "C0_DDR4_0_adr[10]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L0N_XCC_N0P1_M0P109_702

set_property PACKAGE_PIN BB14     [get_ports "C0_DDR4_0_adr[3]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L5P_N1P4_M0P118_702

set_property PACKAGE_PIN BB15     [get_ports "C0_DDR4_0_ba[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L5N_N1P5_M0P119_702

set_property PACKAGE_PIN AU9      [get_ports "C0_DDR4_0_ck_t[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L6P_GC_XCC_N2P0_M0P120_702

set_property PACKAGE_PIN AU10     [get_ports "C0_DDR4_0_ck_c[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L6N_GC_XCC_N2P1_M0P121_702

#set_property PACKAGE_PIN AV10     [get_ports "C0_DDR4_0_odt[1]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L7P_N2P2_M0P122_702

set_property PACKAGE_PIN AW10     [get_ports "C0_DDR4_0_adr[14]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L7N_N2P3_M0P123_702

set_property PACKAGE_PIN AW9      [get_ports "C0_DDR4_0_adr[2]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L8P_N2P4_M0P124_702

set_property PACKAGE_PIN AY9      [get_ports "C0_DDR4_0_adr[1]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L8N_N2P5_M0P125_702

set_property PACKAGE_PIN AY10     [get_ports "C0_DDR4_0_adr[4]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L9P_GC_XCC_N3P0_M0P126_702

set_property PACKAGE_PIN AY11     [get_ports "C0_DDR4_0_ba[1]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L9N_GC_XCC_N3P1_M0P127_702

#set_property PACKAGE_PIN AW12     [get_ports "C0_DDR4_0_cs_n[1]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L10P_N3P2_M0P128_702

#set_property PACKAGE_PIN AY12     [get_ports "C0_DDR4_0_par"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L10N_N3P3_M0P129_702

set_property PACKAGE_PIN AW13     [get_ports "C0_DDR4_0_cs_n[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L11P_N3P4_M0P130_702

set_property PACKAGE_PIN AY14     [get_ports "C0_DDR4_0_adr[15]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L11N_N3P5_M0P131_702

set_property PACKAGE_PIN AR9      [get_ports "C0_DDR4_0_dqs_t[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L12P_GC_XCC_N4P0_M0P132_702

set_property PACKAGE_PIN AT9      [get_ports "C0_DDR4_0_dqs_c[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L12N_GC_XCC_N4P1_M0P133_702

set_property PACKAGE_PIN AT11     [get_ports "C0_DDR4_0_dq[7]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L13P_N4P2_M0P134_702

set_property PACKAGE_PIN AT12     [get_ports "C0_DDR4_0_dq[5]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L13N_N4P3_M0P135_702

set_property PACKAGE_PIN AT13     [get_ports "C0_DDR4_0_dq[2]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L14P_N4P4_M0P136_702

set_property PACKAGE_PIN AU13     [get_ports "C0_DDR4_0_dq[6]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L14N_N4P5_M0P137_702

#set_property PACKAGE_PIN BB10     [get_ports "C0_DDR4_0_cke[1]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L1N_N0P3_M0P111_702

set_property PACKAGE_PIN AR15     [get_ports "C0_DDR4_0_dm_n[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L15P_XCC_N5P0_M0P138_702

set_property PACKAGE_PIN AT16     [get_ports "C0_DDR4_0_adr[7]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L15N_XCC_N5P1_M0P139_702

set_property PACKAGE_PIN AT17     [get_ports "C0_DDR4_0_dq[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L16P_N5P2_M0P140_702

set_property PACKAGE_PIN AU16     [get_ports "C0_DDR4_0_dq[4]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L16N_N5P3_M0P141_702

set_property PACKAGE_PIN AV16     [get_ports "C0_DDR4_0_dq[3]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L17P_N5P4_M0P142_702

set_property PACKAGE_PIN AW15     [get_ports "C0_DDR4_0_dq[1]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L17N_N5P5_M0P143_702

set_property PACKAGE_PIN AM14     [get_ports "C0_DDR4_0_dm_n[1]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L18P_XCC_N6P0_M0P144_702

set_property PACKAGE_PIN AN13     [get_ports "C0_DDR4_0_adr[12]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L18N_XCC_N6P1_M0P145_702

set_property PACKAGE_PIN AM16     [get_ports "C0_DDR4_0_dq[15]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L19P_N6P2_M0P146_702

set_property PACKAGE_PIN AN16     [get_ports "C0_DDR4_0_dq[13]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L19N_N6P3_M0P147_702

set_property PACKAGE_PIN BA12     [get_ports "C0_DDR4_0_cke[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L2P_N0P4_M0P112_702

set_property PACKAGE_PIN AN15     [get_ports "C0_DDR4_0_dq[12]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L20P_N6P4_M0P148_702

set_property PACKAGE_PIN AP15     [get_ports "C0_DDR4_0_dq[8]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L20N_N6P5_M0P149_702

set_property PACKAGE_PIN AP14     [get_ports "C0_DDR4_0_dqs_t[1]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L21P_XCC_N7P0_M0P150_702

set_property PACKAGE_PIN AR14     [get_ports "C0_DDR4_0_dqs_c[1]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L21N_XCC_N7P1_M0P151_702

set_property PACKAGE_PIN AR11     [get_ports "C0_DDR4_0_dq[14]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L22P_N7P2_M0P152_702

set_property PACKAGE_PIN AR12     [get_ports "C0_DDR4_0_dq[10]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L22N_N7P3_M0P153_702

set_property PACKAGE_PIN AP10     [get_ports "C0_DDR4_0_dq[11]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L23P_N7P4_M0P154_702

set_property PACKAGE_PIN AR10     [get_ports "C0_DDR4_0_dq[9]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L23N_N7P5_M0P155_702

set_property PACKAGE_PIN AU11     [get_ports "C0_DDR4_0_adr[6]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L24P_GC_XCC_N8P0_M0P156_702

set_property PACKAGE_PIN AV11     [get_ports "C0_DDR4_0_adr[13]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L24N_GC_XCC_N8P1_M0P157_702

set_property PACKAGE_PIN BB11     [get_ports "C0_DDR4_0_odt[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L2N_N0P5_M0P113_702

set_property PACKAGE_PIN AV12     [get_ports "C0_DDR4_0_adr[11]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L25P_N8P2_M0P158_702

set_property PACKAGE_PIN AV13     [get_ports "C0_DDR4_0_adr[8]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L25N_N8P3_M0P159_702

set_property PACKAGE_PIN AV15     [get_ports "C0_DDR4_0_adr[5]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L26P_N8P4_M0P160_702

set_property PACKAGE_PIN AW14     [get_ports "C0_DDR4_0_bg[1]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L26N_N8P5_M0P161_702

set_property PACKAGE_PIN BA13     [get_ports "C0_DDR4_0_adr[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L3P_XCC_N1P0_M0P114_702

set_property PACKAGE_PIN BB13     [get_ports "C0_DDR4_0_act_n[0]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L3N_XCC_N1P1_M0P115_702

set_property PACKAGE_PIN AY15     [get_ports "C0_DDR4_0_adr[9]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L4P_N1P2_M0P116_702

set_property PACKAGE_PIN BA14     [get_ports "C0_DDR4_0_adr[16]"] ;# Bank 702 VCCO - VCC1V2_DDR4 - IO_L4N_N1P3_M0P117_702



#lp_ddr constraints



set_property PACKAGE_PIN BA16     [get_ports "LPDDR4_C0_1_dmi_b[0]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L0P_XCC_N0P0_M1P0_703

#set_property PACKAGE_PIN BB16     [get_ports "LPDDR4_C0_1_cs_b[1]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L0N_XCC_N0P1_M1P1_703

set_property PACKAGE_PIN BA21     [get_ports "LPDDR4_C0_1_dq_b[6]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L5P_N1P4_M1P10_703

set_property PACKAGE_PIN BB21     [get_ports "LPDDR4_C0_1_dq_b[1]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L5N_N1P5_M1P11_703

#set_property PACKAGE_PIN AV17     [get_ports "LPDDR4_C0_1_cke_b[1]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L6P_GC_XCC_N2P0_M1P12_703

set_property PACKAGE_PIN AW17     [get_ports "LPDDR4_C0_1_cke_b[0]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L6N_GC_XCC_N2P1_M1P13_703

set_property PACKAGE_PIN AW20     [get_ports "LPDDR4_C0_1_ca_b[5]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L8P_N2P4_M1P16_703

set_property PACKAGE_PIN AY20     [get_ports "LPDDR4_C0_1_ca_b[2]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L8N_N2P5_M1P17_703

set_property PACKAGE_PIN AV22     [get_ports "LPDDR4_C0_1_ck_t_b[0]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L9P_GC_XCC_N3P0_M1P18_703

set_property PACKAGE_PIN AV23     [get_ports "LPDDR4_C0_1_ck_c_b[0]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L9N_GC_XCC_N3P1_M1P19_703

set_property PACKAGE_PIN AY16     [get_ports "LPDDR4_C0_1_dq_b[0]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L1P_N0P2_M1P2_703

set_property PACKAGE_PIN AW22     [get_ports "LPDDR4_C0_1_ca_b[4]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L10P_N3P2_M1P20_703

set_property PACKAGE_PIN AY22     [get_ports "LPDDR4_C0_1_ca_b[3]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L10N_N3P3_M1P21_703

set_property PACKAGE_PIN AY21     [get_ports "LPDDR4_C0_1_ca_b[0]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L11P_N3P4_M1P22_703

set_property PACKAGE_PIN BA22     [get_ports "LPDDR4_C0_1_ca_b[1]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L11N_N3P5_M1P23_703

set_property PACKAGE_PIN AN18     [get_ports "LPDDR4_C0_1_dqs_t_a[0]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L12P_GC_XCC_N4P0_M1P24_703

set_property PACKAGE_PIN AP18     [get_ports "LPDDR4_C0_1_dqs_c_a[0]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L12N_GC_XCC_N4P1_M1P25_703

set_property PACKAGE_PIN AN19     [get_ports "LPDDR4_C0_1_dq_a[2]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L13P_N4P2_M1P26_703

set_property PACKAGE_PIN AP19     [get_ports "LPDDR4_C0_1_dq_a[0]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L13N_N4P3_M1P27_703

set_property PACKAGE_PIN AN21     [get_ports "LPDDR4_C0_1_dq_a[3]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L14P_N4P4_M1P28_703

set_property PACKAGE_PIN AP20     [get_ports "LPDDR4_C0_1_dq_a[1]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L14N_N4P5_M1P29_703

set_property PACKAGE_PIN BA17     [get_ports "LPDDR4_C0_1_dq_b[7]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L1N_N0P3_M1P3_703

set_property PACKAGE_PIN AR19     [get_ports "LPDDR4_C0_1_dmi_a[0]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L15P_XCC_N5P0_M1P30_703

set_property PACKAGE_PIN AT18     [get_ports "LPDDR4_C0_1_cs_b[0]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L15N_XCC_N5P1_M1P31_703

set_property PACKAGE_PIN AR20     [get_ports "LPDDR4_C0_1_dq_a[6]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L16P_N5P2_M1P32_703

set_property PACKAGE_PIN AT21     [get_ports "LPDDR4_C0_1_dq_a[5]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L16N_N5P3_M1P33_703

set_property PACKAGE_PIN AT22     [get_ports "LPDDR4_C0_1_dq_a[4]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L17P_N5P4_M1P34_703

set_property PACKAGE_PIN AT23     [get_ports "LPDDR4_C0_1_dq_a[7]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L17N_N5P5_M1P35_703

set_property PACKAGE_PIN AL17     [get_ports "LPDDR4_C0_1_cs_a[0]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L18P_XCC_N6P0_M1P36_703

#set_property PACKAGE_PIN AM17     [get_ports "LPDDR4_C0_1_cke_a[1]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L18N_XCC_N6P1_M1P37_703

set_property PACKAGE_PIN AL18     [get_ports "LPDDR4_C0_1_ca_a[1]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L19P_N6P2_M1P38_703

set_property PACKAGE_PIN AM19     [get_ports "LPDDR4_C0_1_ca_a[0]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L19N_N6P3_M1P39_703

set_property PACKAGE_PIN AY17     [get_ports "LPDDR4_C0_1_dq_b[2]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L2P_N0P4_M1P4_703

set_property PACKAGE_PIN AL20     [get_ports "LPDDR4_C0_1_ca_a[3]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L20P_N6P4_M1P40_703

set_property PACKAGE_PIN AM20     [get_ports "LPDDR4_C0_1_ca_a[2]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L20N_N6P5_M1P41_703

set_property PACKAGE_PIN AL21     [get_ports "LPDDR4_C0_1_ck_t_a[0]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L21P_XCC_N7P0_M1P42_703

set_property PACKAGE_PIN AM22     [get_ports "LPDDR4_C0_1_ck_c_a[0]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L21N_XCC_N7P1_M1P43_703

set_property PACKAGE_PIN AL23     [get_ports "LPDDR4_C0_1_ca_a[4]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L22P_N7P2_M1P44_703

set_property PACKAGE_PIN AM23     [get_ports "LPDDR4_C0_1_ca_a[5]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L22N_N7P3_M1P45_703

set_property PACKAGE_PIN AN22     [get_ports "LPDDR4_C0_1_cke_a[0]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L23P_N7P4_M1P46_703

#set_property PACKAGE_PIN AP23     [get_ports "LPDDR4_C0_1_cs_a[1]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L23N_N7P5_M1P47_703

#set_property PACKAGE_PIN AV18     [get_ports "SYSCLK_P"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L24P_GC_XCC_N8P0_M1P48_703

#set_property PACKAGE_PIN AW18     [get_ports "SYSCLK_N"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L24N_GC_XCC_N8P1_M1P49_703

set_property PACKAGE_PIN BA18     [get_ports "LPDDR4_C0_1_dq_b[3]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L2N_N0P5_M1P5_703

set_property PACKAGE_PIN BB18     [get_ports "LPDDR4_C0_1_dqs_t_b[0]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L3P_XCC_N1P0_M1P6_703

set_property PACKAGE_PIN BB19     [get_ports "LPDDR4_C0_1_dqs_c_b[0]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L3N_XCC_N1P1_M1P7_703

set_property PACKAGE_PIN BA19     [get_ports "LPDDR4_C0_1_dq_b[4]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L4P_N1P2_M1P8_703

set_property PACKAGE_PIN BB20     [get_ports "LPDDR4_C0_1_dq_b[5]"] ;# Bank 703 VCCO - VCC1V1_LP4_1 - IO_L4N_N1P3_M1P9_703

set_property PACKAGE_PIN AW23     [get_ports "LPDDR4_C0_1_dqs_t_a[1]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L0P_XCC_N0P0_M1P54_704

set_property PACKAGE_PIN AW24     [get_ports "LPDDR4_C0_1_dqs_c_a[1]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L0N_XCC_N0P1_M1P55_704

set_property PACKAGE_PIN BA26     [get_ports "LPDDR4_C0_1_dq_a[12]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L5P_N1P4_M1P64_704

set_property PACKAGE_PIN BB26     [get_ports "LPDDR4_C0_1_dq_a[13]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L5N_N1P5_M1P65_704

set_property PACKAGE_PIN AV27     [get_ports "LPDDR4_C0_0_dmi_a[0]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L6P_GC_XCC_N2P0_M1P66_704

set_property PACKAGE_PIN AV28     [get_ports "LPDDR4_C0_0_dq_a[7]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L7P_N2P2_M1P68_704

set_property PACKAGE_PIN AW28     [get_ports "LPDDR4_C0_0_dq_a[6]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L7N_N2P3_M1P69_704

set_property PACKAGE_PIN AW29     [get_ports "LPDDR4_C0_0_dq_a[4]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L8P_N2P4_M1P70_704

set_property PACKAGE_PIN AY29     [get_ports "LPDDR4_C0_0_dq_a[5]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L8N_N2P5_M1P71_704

set_property PACKAGE_PIN AY26     [get_ports "LPDDR4_C0_0_dqs_t_a[0]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L9P_GC_XCC_N3P0_M1P72_704

set_property PACKAGE_PIN AY27     [get_ports "LPDDR4_C0_0_dqs_c_a[0]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L9N_GC_XCC_N3P1_M1P73_704

set_property PACKAGE_PIN AW25     [get_ports "LPDDR4_C0_1_dq_a[11]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L1P_N0P2_M1P56_704

set_property PACKAGE_PIN BA27     [get_ports "LPDDR4_C0_0_dq_a[0]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L10P_N3P2_M1P74_704

set_property PACKAGE_PIN BB28     [get_ports "LPDDR4_C0_0_dq_a[1]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L10N_N3P3_M1P75_704

set_property PACKAGE_PIN BA28     [get_ports "LPDDR4_C0_0_dq_a[2]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L11P_N3P4_M1P76_704

set_property PACKAGE_PIN BA29     [get_ports "LPDDR4_C0_0_dq_a[3]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L11N_N3P5_M1P77_704

set_property PACKAGE_PIN AK24     [get_ports "LPDDR4_C0_1_dmi_b[1]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L12P_GC_XCC_N4P0_M1P78_704

set_property PACKAGE_PIN AK25     [get_ports "LPDDR4_C0_1_dq_b[15]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L13P_N4P2_M1P80_704

set_property PACKAGE_PIN AL26     [get_ports "LPDDR4_C0_1_dq_b[8]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L13N_N4P3_M1P81_704

set_property PACKAGE_PIN AM26     [get_ports "LPDDR4_C0_1_dq_b[11]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L14P_N4P4_M1P82_704

set_property PACKAGE_PIN AN25     [get_ports "LPDDR4_C0_1_dq_b[12]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L14N_N4P5_M1P83_704

set_property PACKAGE_PIN AY25     [get_ports "LPDDR4_C0_1_dq_a[10]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L1N_N0P3_M1P57_704

set_property PACKAGE_PIN AM25     [get_ports "LPDDR4_C0_1_dqs_t_b[1]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L15P_XCC_N5P0_M1P84_704

set_property PACKAGE_PIN AN24     [get_ports "LPDDR4_C0_1_dqs_c_b[1]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L15N_XCC_N5P1_M1P85_704

set_property PACKAGE_PIN AP24     [get_ports "LPDDR4_C0_1_dq_b[13]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L16P_N5P2_M1P86_704

set_property PACKAGE_PIN AR24     [get_ports "LPDDR4_C0_1_dq_b[14]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L16N_N5P3_M1P87_704

set_property PACKAGE_PIN AP25     [get_ports "LPDDR4_C0_1_dq_b[9]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L17P_N5P4_M1P88_704

set_property PACKAGE_PIN AR25     [get_ports "LPDDR4_C0_1_dq_b[10]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L17N_N5P5_M1P89_704

set_property PACKAGE_PIN AK27     [get_ports "LPDDR4_C0_0_dmi_b[0]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L18P_XCC_N6P0_M1P90_704

set_property PACKAGE_PIN AK28     [get_ports "LPDDR4_C0_0_dq_b[7]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L19P_N6P2_M1P92_704

set_property PACKAGE_PIN AL29     [get_ports "LPDDR4_C0_0_dq_b[6]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L19N_N6P3_M1P93_704

set_property PACKAGE_PIN AY24     [get_ports "LPDDR4_C0_1_dq_a[8]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L2P_N0P4_M1P58_704

set_property PACKAGE_PIN AM29     [get_ports "LPDDR4_C0_0_dq_b[3]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L20P_N6P4_M1P94_704

set_property PACKAGE_PIN AN28     [get_ports "LPDDR4_C0_0_dq_b[2]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L20N_N6P5_M1P95_704

set_property PACKAGE_PIN AM28     [get_ports "LPDDR4_C0_0_dqs_t_b[0]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L21P_XCC_N7P0_M1P96_704

set_property PACKAGE_PIN AN27     [get_ports "LPDDR4_C0_0_dqs_c_b[0]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L21N_XCC_N7P1_M1P97_704

set_property PACKAGE_PIN AP28     [get_ports "LPDDR4_C0_0_dq_b[0]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L22P_N7P2_M1P98_704

set_property PACKAGE_PIN AP29     [get_ports "LPDDR4_C0_0_dq_b[1]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L22N_N7P3_M1P99_704

set_property PACKAGE_PIN AR29     [get_ports "LPDDR4_C0_0_dq_b[4]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L23P_N7P4_M1P100_704

set_property PACKAGE_PIN AT28     [get_ports "LPDDR4_C0_0_dq_b[5]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L23N_N7P5_M1P101_704

set_property PACKAGE_PIN BA24     [get_ports "LPDDR4_C0_1_dq_a[9]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L2N_N0P5_M1P59_704

set_property PACKAGE_PIN BA23     [get_ports "LPDDR4_C0_1_dmi_a[1]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L3P_XCC_N1P0_M1P60_704

set_property PACKAGE_PIN BB24     [get_ports "LPDDR4_C0_1_dq_a[15]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L4P_N1P2_M1P62_704

set_property PACKAGE_PIN BB25     [get_ports "LPDDR4_C0_1_dq_a[14]"] ;# Bank 704 VCCO - VCC1V1_LP4_1 - IO_L4N_N1P3_M1P63_704

set_property PACKAGE_PIN BB29     [get_ports "LPDDR4_C0_0_ca_a[2]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L0P_XCC_N0P0_M1P108_705

#set_property PACKAGE_PIN BB30     [get_ports "LPDDR4_C0_0_cs_a[1]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L0N_XCC_N0P1_M1P109_705

set_property PACKAGE_PIN BB34     [get_ports "LPDDR4_C0_0_cke_a[0]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L5P_N1P4_M1P118_705

#set_property PACKAGE_PIN BB35     [get_ports "LPDDR4_C0_0_cke_a[1]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L5N_N1P5_M1P119_705

set_property PACKAGE_PIN AW32     [get_ports "LPDDR4_C0_0_ca_b[0]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L7P_N2P2_M1P122_705

#set_property PACKAGE_PIN AW33     [get_ports "LPDDR4_C0_0_cke_b[1]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L7N_N2P3_M1P123_705

set_property PACKAGE_PIN AW34     [get_ports "LPDDR4_C0_0_ca_b[3]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L8P_N2P4_M1P124_705

set_property PACKAGE_PIN AY34     [get_ports "LPDDR4_C0_0_ca_b[2]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L8N_N2P5_M1P125_705

set_property PACKAGE_PIN AU35     [get_ports "LPDDR4_C0_0_ck_t_b[0]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L9P_GC_XCC_N3P0_M1P126_705

set_property PACKAGE_PIN AU36     [get_ports "LPDDR4_C0_0_ck_c_b[0]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L9N_GC_XCC_N3P1_M1P127_705

set_property PACKAGE_PIN AY30     [get_ports "LPDDR4_C0_0_ca_a[1]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L1P_N0P2_M1P110_705

set_property PACKAGE_PIN AV35     [get_ports "LPDDR4_C0_0_ca_b[5]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L10P_N3P2_M1P128_705

set_property PACKAGE_PIN AW35     [get_ports "LPDDR4_C0_0_ca_b[4]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L10N_N3P3_M1P129_705

set_property PACKAGE_PIN AY35     [get_ports "LPDDR4_C0_0_cke_b[0]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L11P_N3P4_M1P130_705

set_property PACKAGE_PIN BA34     [get_ports "LPDDR4_C0_0_ca_b[1]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L11N_N3P5_M1P131_705

set_property PACKAGE_PIN AR30     [get_ports "LPDDR4_C0_0_dmi_a[1]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L12P_GC_XCC_N4P0_M1P132_705

#set_property PACKAGE_PIN AR31     [get_ports "LPDDR4_C0_0_cs_b[1]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L12N_GC_XCC_N4P1_M1P133_705

set_property PACKAGE_PIN AP32     [get_ports "LPDDR4_C0_0_dq_a[8]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L13P_N4P2_M1P134_705

set_property PACKAGE_PIN AR32     [get_ports "LPDDR4_C0_0_dq_a[15]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L13N_N4P3_M1P135_705

set_property PACKAGE_PIN AR34     [get_ports "LPDDR4_C0_0_dq_a[10]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L14P_N4P4_M1P136_705

set_property PACKAGE_PIN AT34     [get_ports "LPDDR4_C0_0_dq_a[11]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L14N_N4P5_M1P137_705

set_property PACKAGE_PIN AY31     [get_ports "LPDDR4_C0_0_ca_a[0]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L1N_N0P3_M1P111_705

set_property PACKAGE_PIN AR36     [get_ports "LPDDR4_C0_0_dqs_t_a[1]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L15P_XCC_N5P0_M1P138_705

set_property PACKAGE_PIN AT36     [get_ports "LPDDR4_C0_0_dqs_c_a[1]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L15N_XCC_N5P1_M1P139_705

set_property PACKAGE_PIN AT32     [get_ports "LPDDR4_C0_0_dq_a[13]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L16P_N5P2_M1P140_705

set_property PACKAGE_PIN AU31     [get_ports "LPDDR4_C0_0_dq_a[12]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L16N_N5P3_M1P141_705

set_property PACKAGE_PIN AT31     [get_ports "LPDDR4_C0_0_dq_a[9]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L17P_N5P4_M1P142_705

set_property PACKAGE_PIN AU30     [get_ports "LPDDR4_C0_0_dq_a[14]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L17N_N5P5_M1P143_705

set_property PACKAGE_PIN AM31     [get_ports "LPDDR4_C0_0_dqs_t_b[1]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L18P_XCC_N6P0_M1P144_705

set_property PACKAGE_PIN AM32     [get_ports "LPDDR4_C0_0_dqs_c_b[1]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L18N_XCC_N6P1_M1P145_705

set_property PACKAGE_PIN AM34     [get_ports "LPDDR4_C0_0_dq_b[14]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L19P_N6P2_M1P146_705

set_property PACKAGE_PIN AN34     [get_ports "LPDDR4_C0_0_dq_b[12]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L19N_N6P3_M1P147_705

set_property PACKAGE_PIN BA31     [get_ports "LPDDR4_C0_0_cs_a[0]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L2P_N0P4_M1P112_705

set_property PACKAGE_PIN AM35     [get_ports "LPDDR4_C0_0_dq_b[8]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L20P_N6P4_M1P148_705

set_property PACKAGE_PIN AN35     [get_ports "LPDDR4_C0_0_dq_b[9]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L20N_N6P5_M1P149_705

set_property PACKAGE_PIN AM36     [get_ports "LPDDR4_C0_0_dmi_b[1]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L21P_XCC_N7P0_M1P150_705

set_property PACKAGE_PIN AN36     [get_ports "LPDDR4_C0_0_cs_b[0]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L21N_XCC_N7P1_M1P151_705

set_property PACKAGE_PIN AP35     [get_ports "LPDDR4_C0_0_dq_b[15]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L22P_N7P2_M1P152_705

set_property PACKAGE_PIN AR35     [get_ports "LPDDR4_C0_0_dq_b[13]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L22N_N7P3_M1P153_705

set_property PACKAGE_PIN AN33     [get_ports "LPDDR4_C0_0_dq_b[11]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L23P_N7P4_M1P154_705

set_property PACKAGE_PIN AP33     [get_ports "LPDDR4_C0_0_dq_b[10]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L23N_N7P5_M1P155_705

set_property PACKAGE_PIN AV31     [get_ports "LPDDR4_C0_SMA_CLK_clk_p"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L24P_GC_XCC_N8P0_M1P156_705

set_property PACKAGE_PIN AV32     [get_ports "LPDDR4_C0_SMA_CLK_clk_n"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L24N_GC_XCC_N8P1_M1P157_705

set_property PACKAGE_PIN BB31     [get_ports "LPDDR4_C0_0_ca_a[3]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L2N_N0P5_M1P113_705

set_property PACKAGE_PIN AT33     [get_ports "LPDDR4_C0_0_reset_n[0]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L25P_N8P2_M1P158_705

set_property PACKAGE_PIN AU33     [get_ports "LPDDR4_C0_1_reset_n[0]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L25N_N8P3_M1P159_705

#set_property PACKAGE_PIN AU34     [get_ports "LPDDR4_C0_DEBUG"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L26P_N8P4_M1P160_705



set_property PACKAGE_PIN AY32     [get_ports "LPDDR4_C0_0_ck_t_a[0]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L3P_XCC_N1P0_M1P114_705

set_property PACKAGE_PIN BA32     [get_ports "LPDDR4_C0_0_ck_c_a[0]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L3N_XCC_N1P1_M1P115_705

set_property PACKAGE_PIN BA33     [get_ports "LPDDR4_C0_0_ca_a[4]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L4P_N1P2_M1P116_705

set_property PACKAGE_PIN BB33     [get_ports "LPDDR4_C0_0_ca_a[5]"] ;# Bank 705 VCCO - VCC1V1_LP4_1 - IO_L4N_N1P3_M1P117_705

set_property PACKAGE_PIN BA36     [get_ports "LPDDR4_C1_1_dmi_b[0]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L0P_XCC_N0P0_M2P0_706

set_property PACKAGE_PIN AL30     [get_ports "LPDDR4_C1_1_dmi_b[1]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L0P_XCC_N0P0_M2P0_706

#set_property PACKAGE_PIN BB36     [get_ports "LPDDR4_C1_1_cs_b[1]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L0N_XCC_N0P1_M2P1_706

set_property PACKAGE_PIN BB38     [get_ports "LPDDR4_C1_1_dq_b[6]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L5P_N1P4_M2P10_706

set_property PACKAGE_PIN BB39     [get_ports "LPDDR4_C1_1_dq_b[1]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L5N_N1P5_M2P11_706

#set_property PACKAGE_PIN AV36     [get_ports "LPDDR4_C1_1_cke_b[1]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L6P_GC_XCC_N2P0_M2P12_706

set_property PACKAGE_PIN AW37     [get_ports "LPDDR4_C1_1_cke_b[0]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L6N_GC_XCC_N2P1_M2P13_706



set_property PACKAGE_PIN AV38     [get_ports "LPDDR4_C1_1_ca_b[5]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L8P_N2P4_M2P16_706

set_property PACKAGE_PIN AW39     [get_ports "LPDDR4_C1_1_ca_b[2]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L8N_N2P5_M2P17_706

set_property PACKAGE_PIN AW40     [get_ports "LPDDR4_C1_1_ck_t_b[0]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L9P_GC_XCC_N3P0_M2P18_706

set_property PACKAGE_PIN AY40     [get_ports "LPDDR4_C1_1_ck_c_b[0]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L9N_GC_XCC_N3P1_M2P19_706

set_property PACKAGE_PIN AY36     [get_ports "LPDDR4_C1_1_dq_b[0]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L1P_N0P2_M2P2_706

set_property PACKAGE_PIN AV42     [get_ports "LPDDR4_C1_1_ca_b[4]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L10P_N3P2_M2P20_706

set_property PACKAGE_PIN AW42     [get_ports "LPDDR4_C1_1_ca_b[3]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L10N_N3P3_M2P21_706

set_property PACKAGE_PIN AY41     [get_ports "LPDDR4_C1_1_ca_b[0]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L11P_N3P4_M2P22_706

set_property PACKAGE_PIN AY42     [get_ports "LPDDR4_C1_1_ca_b[1]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L11N_N3P5_M2P23_706

set_property PACKAGE_PIN AP37     [get_ports "LPDDR4_C1_1_dqs_t_a[0]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L12P_GC_XCC_N4P0_M2P24_706

set_property PACKAGE_PIN AP38     [get_ports "LPDDR4_C1_1_dqs_c_a[0]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L12N_GC_XCC_N4P1_M2P25_706

set_property PACKAGE_PIN AR37     [get_ports "LPDDR4_C1_1_dq_a[2]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L13P_N4P2_M2P26_706

set_property PACKAGE_PIN AT37     [get_ports "LPDDR4_C1_1_dq_a[0]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L13N_N4P3_M2P27_706

set_property PACKAGE_PIN AR39     [get_ports "LPDDR4_C1_1_dq_a[3]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L14P_N4P4_M2P28_706

set_property PACKAGE_PIN AT38     [get_ports "LPDDR4_C1_1_dq_a[1]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L14N_N4P5_M2P29_706

set_property PACKAGE_PIN BA37     [get_ports "LPDDR4_C1_1_dq_b[7]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L1N_N0P3_M2P3_706

set_property PACKAGE_PIN AR40     [get_ports "LPDDR4_C1_1_dmi_a[0]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L15P_XCC_N5P0_M2P30_706

set_property PACKAGE_PIN AT39     [get_ports "LPDDR4_C1_1_cs_b[0]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L15N_XCC_N5P1_M2P31_706

set_property PACKAGE_PIN AR41     [get_ports "LPDDR4_C1_1_dq_a[6]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L16P_N5P2_M2P32_706

set_property PACKAGE_PIN AT41     [get_ports "LPDDR4_C1_1_dq_a[5]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L16N_N5P3_M2P33_706

set_property PACKAGE_PIN AR42     [get_ports "LPDDR4_C1_1_dq_a[4]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L17P_N5P4_M2P34_706

set_property PACKAGE_PIN AT42     [get_ports "LPDDR4_C1_1_dq_a[7]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L17N_N5P5_M2P35_706

set_property PACKAGE_PIN AM38     [get_ports "LPDDR4_C1_1_cs_a[0]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L18P_XCC_N6P0_M2P36_706

#set_property PACKAGE_PIN AN37     [get_ports "LPDDR4_C1_1_cke_a[1]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L18N_XCC_N6P1_M2P37_706

set_property PACKAGE_PIN AM39     [get_ports "LPDDR4_C1_1_ca_a[1]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L19P_N6P2_M2P38_706

set_property PACKAGE_PIN AN38     [get_ports "LPDDR4_C1_1_ca_a[0]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L19N_N6P3_M2P39_706

set_property PACKAGE_PIN AY37     [get_ports "LPDDR4_C1_1_dq_b[2]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L2P_N0P4_M2P4_706

set_property PACKAGE_PIN AM40     [get_ports "LPDDR4_C1_1_ca_a[3]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L20P_N6P4_M2P40_706

set_property PACKAGE_PIN AN40     [get_ports "LPDDR4_C1_1_ca_a[2]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L20N_N6P5_M2P41_706

set_property PACKAGE_PIN AM41     [get_ports "LPDDR4_C1_1_ck_t_a[0]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L21P_XCC_N7P0_M2P42_706

set_property PACKAGE_PIN AN41     [get_ports "LPDDR4_C1_1_ck_c_a[0]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L21N_XCC_N7P1_M2P43_706

set_property PACKAGE_PIN AN42     [get_ports "LPDDR4_C1_1_ca_a[4]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L22P_N7P2_M2P44_706

set_property PACKAGE_PIN AP42     [get_ports "LPDDR4_C1_1_ca_a[5]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L22N_N7P3_M2P45_706

set_property PACKAGE_PIN AP39     [get_ports "LPDDR4_C1_1_cke_a[0]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L23P_N7P4_M2P46_706

#set_property PACKAGE_PIN AP40     [get_ports "LPDDR4_C1_1_cs_a[1]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L23N_N7P5_M2P47_706

set_property PACKAGE_PIN BA38     [get_ports "LPDDR4_C1_1_dq_b[3]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L2N_N0P5_M2P5_706



#set_property PACKAGE_PIN AU41     [get_ports "C0_DDR4_LED"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L26P_N8P4_M2P52_706

#set_property PACKAGE_PIN AV41     [get_ports "C0_DDR4_DEBUG"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L26N_N8P5_M2P53_706

set_property PACKAGE_PIN AY39     [get_ports "LPDDR4_C1_1_dqs_t_b[0]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L3P_XCC_N1P0_M2P6_706

set_property PACKAGE_PIN BA39     [get_ports "LPDDR4_C1_1_dqs_c_b[0]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L3N_XCC_N1P1_M2P7_706

set_property PACKAGE_PIN BA41     [get_ports "LPDDR4_C1_1_dq_b[4]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L4P_N1P2_M2P8_706

set_property PACKAGE_PIN BB40     [get_ports "LPDDR4_C1_1_dq_b[5]"] ;# Bank 706 VCCO - VCC1V1_LP4_2 - IO_L4N_N1P3_M2P9_706

set_property PACKAGE_PIN AL37     [get_ports "LPDDR4_C1_1_dqs_t_a[1]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L0P_XCC_N0P0_M2P54_707

set_property PACKAGE_PIN AL38     [get_ports "LPDDR4_C1_1_dqs_c_a[1]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L0N_XCC_N0P1_M2P55_707

set_property PACKAGE_PIN AL41     [get_ports "LPDDR4_C1_1_dq_a[12]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L5P_N1P4_M2P64_707

set_property PACKAGE_PIN AL42     [get_ports "LPDDR4_C1_1_dq_a[13]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L5N_N1P5_M2P65_707

set_property PACKAGE_PIN AH38     [get_ports "LPDDR4_C1_0_dmi_a[0]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L6P_GC_XCC_N2P0_M2P66_707



set_property PACKAGE_PIN AG38     [get_ports "LPDDR4_C1_0_dq_a[7]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L7P_N2P2_M2P68_707

set_property PACKAGE_PIN AG39     [get_ports "LPDDR4_C1_0_dq_a[6]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L7N_N2P3_M2P69_707

set_property PACKAGE_PIN AF37     [get_ports "LPDDR4_C1_0_dq_a[4]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L8P_N2P4_M2P70_707

set_property PACKAGE_PIN AF38     [get_ports "LPDDR4_C1_0_dq_a[5]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L8N_N2P5_M2P71_707

set_property PACKAGE_PIN AF39     [get_ports "LPDDR4_C1_0_dqs_t_a[0]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L9P_GC_XCC_N3P0_M2P72_707

set_property PACKAGE_PIN AG40     [get_ports "LPDDR4_C1_0_dqs_c_a[0]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L9N_GC_XCC_N3P1_M2P73_707

set_property PACKAGE_PIN AL39     [get_ports "LPDDR4_C1_1_dq_a[11]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L1P_N0P2_M2P56_707

set_property PACKAGE_PIN AG41     [get_ports "LPDDR4_C1_0_dq_a[0]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L10P_N3P2_M2P74_707

set_property PACKAGE_PIN AF41     [get_ports "LPDDR4_C1_0_dq_a[1]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L10N_N3P3_M2P75_707

set_property PACKAGE_PIN AH40     [get_ports "LPDDR4_C1_0_dq_a[2]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L11P_N3P4_M2P76_707

set_property PACKAGE_PIN AH41     [get_ports "LPDDR4_C1_0_dq_a[3]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L11N_N3P5_M2P77_707



set_property PACKAGE_PIN AK31     [get_ports "LPDDR4_C1_1_dq_b[15]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L13P_N4P2_M2P80_707

set_property PACKAGE_PIN AL32     [get_ports "LPDDR4_C1_1_dq_b[8]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L13N_N4P3_M2P81_707

set_property PACKAGE_PIN AJ32     [get_ports "LPDDR4_C1_1_dq_b[11]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L14P_N4P4_M2P82_707

set_property PACKAGE_PIN AK33     [get_ports "LPDDR4_C1_1_dq_b[12]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L14N_N4P5_M2P83_707

set_property PACKAGE_PIN AK40     [get_ports "LPDDR4_C1_1_dq_a[10]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L1N_N0P3_M2P57_707

set_property PACKAGE_PIN AL33     [get_ports "LPDDR4_C1_1_dqs_t_b[1]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L15P_XCC_N5P0_M2P84_707

set_property PACKAGE_PIN AK34     [get_ports "LPDDR4_C1_1_dqs_c_b[1]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L15N_XCC_N5P1_M2P85_707

set_property PACKAGE_PIN AJ34     [get_ports "LPDDR4_C1_1_dq_b[13]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L16P_N5P2_M2P86_707

set_property PACKAGE_PIN AJ35     [get_ports "LPDDR4_C1_1_dq_b[14]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L16N_N5P3_M2P87_707

set_property PACKAGE_PIN AK35     [get_ports "LPDDR4_C1_1_dq_b[9]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L17P_N5P4_M2P88_707

set_property PACKAGE_PIN AL36     [get_ports "LPDDR4_C1_1_dq_b[10]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L17N_N5P5_M2P89_707

set_property PACKAGE_PIN AH32     [get_ports "LPDDR4_C1_0_dmi_b[0]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L18P_XCC_N6P0_M2P90_707



set_property PACKAGE_PIN AF32     [get_ports "LPDDR4_C1_0_dq_b[7]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L19P_N6P2_M2P92_707

set_property PACKAGE_PIN AE32     [get_ports "LPDDR4_C1_0_dq_b[6]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L19N_N6P3_M2P93_707

set_property PACKAGE_PIN AK39     [get_ports "LPDDR4_C1_1_dq_a[8]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L2P_N0P4_M2P58_707

set_property PACKAGE_PIN AE33     [get_ports "LPDDR4_C1_0_dq_b[3]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L20P_N6P4_M2P94_707

set_property PACKAGE_PIN AF34     [get_ports "LPDDR4_C1_0_dq_b[2]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L20N_N6P5_M2P95_707

set_property PACKAGE_PIN AH33     [get_ports "LPDDR4_C1_0_dqs_t_b[0]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L21P_XCC_N7P0_M2P96_707

set_property PACKAGE_PIN AG34     [get_ports "LPDDR4_C1_0_dqs_c_b[0]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L21N_XCC_N7P1_M2P97_707

set_property PACKAGE_PIN AG35     [get_ports "LPDDR4_C1_0_dq_b[0]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L22P_N7P2_M2P98_707

set_property PACKAGE_PIN AF36     [get_ports "LPDDR4_C1_0_dq_b[1]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L22N_N7P3_M2P99_707

set_property PACKAGE_PIN AH35     [get_ports "LPDDR4_C1_0_dq_b[4]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L23P_N7P4_M2P100_707

set_property PACKAGE_PIN AG36     [get_ports "LPDDR4_C1_0_dq_b[5]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L23N_N7P5_M2P101_707



set_property PACKAGE_PIN AJ40     [get_ports "LPDDR4_C1_1_dq_a[9]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L2N_N0P5_M2P59_707



#set_property PACKAGE_PIN AH37     [get_ports "LPDDR4_C1_DEBUG"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L26N_N8P5_M2P107_707

set_property PACKAGE_PIN AJ42     [get_ports "LPDDR4_C1_1_dmi_a[1]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L3P_XCC_N1P0_M2P60_707



set_property PACKAGE_PIN AK41     [get_ports "LPDDR4_C1_1_dq_a[15]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L4P_N1P2_M2P62_707

set_property PACKAGE_PIN AK42     [get_ports "LPDDR4_C1_1_dq_a[14]"] ;# Bank 707 VCCO - VCC1V1_LP4_2 - IO_L4N_N1P3_M2P63_707

set_property PACKAGE_PIN T41      [get_ports "LPDDR4_C1_0_ca_a[2]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L0P_XCC_N0P0_M2P108_708

#set_property PACKAGE_PIN T42      [get_ports "LPDDR4_C1_0_cs_a[1]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L0N_XCC_N0P1_M2P109_708

set_property PACKAGE_PIN AC41     [get_ports "LPDDR4_C1_0_cke_a[0]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L5P_N1P4_M2P118_708

#set_property PACKAGE_PIN AD42     [get_ports "LPDDR4_C1_0_cke_a[1]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L5N_N1P5_M2P119_708



set_property PACKAGE_PIN AE40     [get_ports "LPDDR4_C1_0_ca_b[0]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L7P_N2P2_M2P122_708

#set_property PACKAGE_PIN AE41     [get_ports "LPDDR4_C1_0_cke_b[1]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L7N_N2P3_M2P123_708

set_property PACKAGE_PIN AE39     [get_ports "LPDDR4_C1_0_ca_b[3]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L8P_N2P4_M2P124_708

set_property PACKAGE_PIN AD40     [get_ports "LPDDR4_C1_0_ca_b[2]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L8N_N2P5_M2P125_708

set_property PACKAGE_PIN AD39     [get_ports "LPDDR4_C1_0_ck_t_b[0]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L9P_GC_XCC_N3P0_M2P126_708

set_property PACKAGE_PIN AC40     [get_ports "LPDDR4_C1_0_ck_c_b[0]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L9N_GC_XCC_N3P1_M2P127_708

set_property PACKAGE_PIN U41      [get_ports "LPDDR4_C1_0_ca_a[1]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L1P_N0P2_M2P110_708

set_property PACKAGE_PIN W40      [get_ports "LPDDR4_C1_0_ca_b[5]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L10P_N3P2_M2P128_708

set_property PACKAGE_PIN Y41      [get_ports "LPDDR4_C1_0_ca_b[4]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L10N_N3P3_M2P129_708

set_property PACKAGE_PIN V40      [get_ports "LPDDR4_C1_0_cke_b[0]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L11P_N3P4_M2P130_708

set_property PACKAGE_PIN V41      [get_ports "LPDDR4_C1_0_ca_b[1]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L11N_N3P5_M2P131_708

set_property PACKAGE_PIN U39      [get_ports "LPDDR4_C1_0_dmi_a[1]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L12P_GC_XCC_N4P0_M2P132_708

#set_property PACKAGE_PIN U40      [get_ports "LPDDR4_C1_0_cs_b[1]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L12N_GC_XCC_N4P1_M2P133_708

set_property PACKAGE_PIN V38      [get_ports "LPDDR4_C1_0_dq_a[8]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L13P_N4P2_M2P134_708

set_property PACKAGE_PIN U38      [get_ports "LPDDR4_C1_0_dq_a[15]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L13N_N4P3_M2P135_708

set_property PACKAGE_PIN AA38     [get_ports "LPDDR4_C1_0_dq_a[10]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L14P_N4P4_M2P136_708

set_property PACKAGE_PIN AA39     [get_ports "LPDDR4_C1_0_dq_a[11]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L14N_N4P5_M2P137_708

set_property PACKAGE_PIN V42      [get_ports "LPDDR4_C1_0_ca_a[0]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L1N_N0P3_M2P111_708

set_property PACKAGE_PIN AC37     [get_ports "LPDDR4_C1_0_dqs_t_a[1]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L15P_XCC_N5P0_M2P138_708

set_property PACKAGE_PIN AB38     [get_ports "LPDDR4_C1_0_dqs_c_a[1]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L15N_XCC_N5P1_M2P139_708

set_property PACKAGE_PIN AD37     [get_ports "LPDDR4_C1_0_dq_a[13]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L16P_N5P2_M2P140_708

set_property PACKAGE_PIN AC38     [get_ports "LPDDR4_C1_0_dq_a[12]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L16N_N5P3_M2P141_708

set_property PACKAGE_PIN AE37     [get_ports "LPDDR4_C1_0_dq_a[9]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L17P_N5P4_M2P142_708

set_property PACKAGE_PIN AD38     [get_ports "LPDDR4_C1_0_dq_a[14]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L17N_N5P5_M2P143_708

set_property PACKAGE_PIN AE35     [get_ports "LPDDR4_C1_0_dqs_t_b[1]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L18P_XCC_N6P0_M2P144_708

set_property PACKAGE_PIN AE36     [get_ports "LPDDR4_C1_0_dqs_c_b[1]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L18N_XCC_N6P1_M2P145_708

set_property PACKAGE_PIN AC36     [get_ports "LPDDR4_C1_0_dq_b[14]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L19P_N6P2_M2P146_708

set_property PACKAGE_PIN AB36     [get_ports "LPDDR4_C1_0_dq_b[12]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L19N_N6P3_M2P147_708

set_property PACKAGE_PIN Y42      [get_ports "LPDDR4_C1_0_cs_a[0]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L2P_N0P4_M2P112_708

set_property PACKAGE_PIN AA36     [get_ports "LPDDR4_C1_0_dq_b[8]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L20P_N6P4_M2P148_708

set_property PACKAGE_PIN AA37     [get_ports "LPDDR4_C1_0_dq_b[9]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L20N_N6P5_M2P149_708

set_property PACKAGE_PIN Y36      [get_ports "LPDDR4_C1_0_dmi_b[1]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L21P_XCC_N7P0_M2P150_708

set_property PACKAGE_PIN Y37      [get_ports "LPDDR4_C1_0_cs_b[0]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L21N_XCC_N7P1_M2P151_708

set_property PACKAGE_PIN V36      [get_ports "LPDDR4_C1_0_dq_b[15]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L22P_N7P2_M2P152_708

set_property PACKAGE_PIN W37      [get_ports "LPDDR4_C1_0_dq_b[13]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L22N_N7P3_M2P153_708

set_property PACKAGE_PIN U36      [get_ports "LPDDR4_C1_0_dq_b[11]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L23P_N7P4_M2P154_708

set_property PACKAGE_PIN V37      [get_ports "LPDDR4_C1_0_dq_b[10]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L23N_N7P5_M2P155_708

set_property PACKAGE_PIN AB39     [get_ports "LPDDR4_C1_SMA_CLK_clk_p"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L24P_GC_XCC_N8P0_M2P156_708

set_property PACKAGE_PIN AB40     [get_ports "LPDDR4_C1_SMA_CLK_clk_n"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L24N_GC_XCC_N8P1_M2P157_708

set_property PACKAGE_PIN W42      [get_ports "LPDDR4_C1_0_ca_a[3]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L2N_N0P5_M2P113_708

set_property PACKAGE_PIN Y39      [get_ports "LPDDR4_C1_0_reset_n[0]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L25P_N8P2_M2P158_708

set_property PACKAGE_PIN Y40      [get_ports "LPDDR4_C1_1_reset_n[0]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L25N_N8P3_M2P159_708



set_property PACKAGE_PIN AA41     [get_ports "LPDDR4_C1_0_ck_t_a[0]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L3P_XCC_N1P0_M2P114_708

set_property PACKAGE_PIN AA42     [get_ports "LPDDR4_C1_0_ck_c_a[0]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L3N_XCC_N1P1_M2P115_708

set_property PACKAGE_PIN AB41     [get_ports "LPDDR4_C1_0_ca_a[4]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L4P_N1P2_M2P116_708

set_property PACKAGE_PIN AC42     [get_ports "LPDDR4_C1_0_ca_a[5]"] ;# Bank 708 VCCO - VCC1V1_LP4_2 - IO_L4N_N1P3_M2P117_708

