#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55e1497770d0 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v0x55e1497dcc20_0 .var "A", 0 0;
v0x55e1497dccc0_0 .var "B", 0 0;
v0x55e1497dcd90_0 .var "control", 1 0;
v0x55e1497dceb0_0 .net "out", 0 0, L_0x55e1497dda40;  1 drivers
S_0x55e149777250 .scope module, "l" "logicunit" 2 15, 3 25 0, S_0x55e1497770d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 2 "control"
L_0x55e1497dcfa0 .functor AND 1, v0x55e1497dcc20_0, v0x55e1497dccc0_0, C4<1>, C4<1>;
L_0x55e1497dd100 .functor OR 1, v0x55e1497dcc20_0, v0x55e1497dccc0_0, C4<0>, C4<0>;
L_0x55e1497dd1c0 .functor NOR 1, v0x55e1497dcc20_0, v0x55e1497dccc0_0, C4<0>, C4<0>;
L_0x55e1497dd2a0 .functor XOR 1, v0x55e1497dcc20_0, v0x55e1497dccc0_0, C4<0>, C4<0>;
v0x55e1497dc630_0 .net "A", 0 0, v0x55e1497dcc20_0;  1 drivers
v0x55e1497dc710_0 .net "A_and_B", 0 0, L_0x55e1497dcfa0;  1 drivers
v0x55e1497dc7d0_0 .net "A_nor_B", 0 0, L_0x55e1497dd1c0;  1 drivers
v0x55e1497dc870_0 .net "A_or_B", 0 0, L_0x55e1497dd100;  1 drivers
v0x55e1497dc910_0 .net "A_xor_B", 0 0, L_0x55e1497dd2a0;  1 drivers
v0x55e1497dc9b0_0 .net "B", 0 0, v0x55e1497dccc0_0;  1 drivers
v0x55e1497dca50_0 .net "control", 1 0, v0x55e1497dcd90_0;  1 drivers
v0x55e1497dcb20_0 .net "out", 0 0, L_0x55e1497dda40;  alias, 1 drivers
S_0x55e1497b0810 .scope module, "f1" "mux4v" 3 38, 3 1 0, S_0x55e149777250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "C"
    .port_info 4 /INPUT 1 "D"
    .port_info 5 /INPUT 2 "control"
L_0x55e1497dd3d0 .functor AND 1, L_0x55e1497dcfa0, L_0x55e1497dd330, C4<1>, C4<1>;
L_0x55e1497dd5c0 .functor AND 1, L_0x55e1497dd100, L_0x55e1497dd490, C4<1>, C4<1>;
L_0x55e1497dd770 .functor AND 1, L_0x55e1497dd1c0, L_0x55e1497dd680, C4<1>, C4<1>;
L_0x55e1497dd950 .functor AND 1, L_0x55e1497dd2a0, L_0x55e1497dd830, C4<1>, C4<1>;
L_0x55e1497dda40 .functor OR 1, L_0x55e1497dd3d0, L_0x55e1497dd5c0, L_0x55e1497dd770, L_0x55e1497dd950;
v0x55e1497b0a80_0 .net "A", 0 0, L_0x55e1497dcfa0;  alias, 1 drivers
v0x55e1497db7e0_0 .net "B", 0 0, L_0x55e1497dd100;  alias, 1 drivers
v0x55e1497db8a0_0 .net "C", 0 0, L_0x55e1497dd1c0;  alias, 1 drivers
v0x55e1497db940_0 .net "D", 0 0, L_0x55e1497dd2a0;  alias, 1 drivers
L_0x7f04646c2018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e1497dba00_0 .net/2u *"_s0", 1 0, L_0x7f04646c2018;  1 drivers
L_0x7f04646c20a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55e1497dbb30_0 .net/2u *"_s12", 1 0, L_0x7f04646c20a8;  1 drivers
v0x55e1497dbc10_0 .net *"_s14", 0 0, L_0x55e1497dd680;  1 drivers
L_0x7f04646c20f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55e1497dbcd0_0 .net/2u *"_s18", 1 0, L_0x7f04646c20f0;  1 drivers
v0x55e1497dbdb0_0 .net *"_s2", 0 0, L_0x55e1497dd330;  1 drivers
v0x55e1497dbe70_0 .net *"_s20", 0 0, L_0x55e1497dd830;  1 drivers
L_0x7f04646c2060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e1497dbf30_0 .net/2u *"_s6", 1 0, L_0x7f04646c2060;  1 drivers
v0x55e1497dc010_0 .net *"_s8", 0 0, L_0x55e1497dd490;  1 drivers
v0x55e1497dc0d0_0 .net "control", 1 0, v0x55e1497dcd90_0;  alias, 1 drivers
v0x55e1497dc1b0_0 .net "out", 0 0, L_0x55e1497dda40;  alias, 1 drivers
v0x55e1497dc270_0 .net "wA", 0 0, L_0x55e1497dd3d0;  1 drivers
v0x55e1497dc330_0 .net "wB", 0 0, L_0x55e1497dd5c0;  1 drivers
v0x55e1497dc3f0_0 .net "wC", 0 0, L_0x55e1497dd770;  1 drivers
v0x55e1497dc4b0_0 .net "wD", 0 0, L_0x55e1497dd950;  1 drivers
L_0x55e1497dd330 .cmp/eq 2, v0x55e1497dcd90_0, L_0x7f04646c2018;
L_0x55e1497dd490 .cmp/eq 2, v0x55e1497dcd90_0, L_0x7f04646c2060;
L_0x55e1497dd680 .cmp/eq 2, v0x55e1497dcd90_0, L_0x7f04646c20a8;
L_0x55e1497dd830 .cmp/eq 2, v0x55e1497dcd90_0, L_0x7f04646c20f0;
    .scope S_0x55e1497770d0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1497dcc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e1497dccc0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55e1497770d0;
T_1 ;
    %delay 2, 0;
    %load/vec4 v0x55e1497dcc20_0;
    %nor/r;
    %store/vec4 v0x55e1497dcc20_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55e1497770d0;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x55e1497dccc0_0;
    %nor/r;
    %store/vec4 v0x55e1497dccc0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55e1497770d0;
T_3 ;
    %vpi_call 2 20 "$dumpfile", "circuit.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55e1497770d0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55e1497dcd90_0, 0, 2;
    %delay 4, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55e1497dcd90_0, 0, 2;
    %delay 4, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55e1497dcd90_0, 0, 2;
    %delay 4, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55e1497dcd90_0, 0, 2;
    %delay 3, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55e1497770d0;
T_4 ;
    %vpi_call 2 32 "$display", "A   B   Control    Out" {0 0 0};
    %vpi_call 2 33 "$monitor", "A=%b B=%b Control=%b Out=%b", v0x55e1497dcc20_0, v0x55e1497dccc0_0, v0x55e1497dcd90_0, v0x55e1497dceb0_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "logicunit_tb.v";
    "logicunit.v";
