

================================================================
== Vitis HLS Report for 'mmult'
================================================================
* Date:           Mon Apr 29 16:17:37 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        mmult
* Solution:       sol-mmult-def (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.619 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    26177|    26177|  0.262 ms|  0.262 ms|  26178|  26178|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mmult_Pipeline_LOOPA1_LOOPA2_fu_199  |mmult_Pipeline_LOOPA1_LOOPA2  |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
        |grp_mmult_Pipeline_LOOPB1_LOOPB2_fu_214  |mmult_Pipeline_LOOPB1_LOOPB2  |     1035|     1035|  10.350 us|  10.350 us|  1035|  1035|       no|
        |grp_mmult_Pipeline_LOOP3_LOOP4_fu_230    |mmult_Pipeline_LOOP3_LOOP4    |      588|      588|   5.880 us|   5.880 us|   588|   588|       no|
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUTERLOOP1_OUTERLOOP2  |    26176|    26176|      1636|          -|          -|    16|        no|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [../src/mmult.cpp:44]   --->   Operation 15 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [../src/mmult.cpp:43]   --->   Operation 16 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten153 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [../src/mmult.cpp:15]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_10, void @empty_7, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_11, void @empty_7, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_offset, void @empty_12, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_8, void @empty_4, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_offset, void @empty_9, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B_offset, void @empty_12, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_8, void @empty_0, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B_offset, void @empty_9, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_offset, void @empty_12, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_8, void @empty_5, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_offset, void @empty_9, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_8, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%C_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C_offset"   --->   Operation 32 'read' 'C_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%B_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B_offset"   --->   Operation 33 'read' 'B_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%A_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A_offset"   --->   Operation 34 'read' 'A_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%Abuf = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 35 'alloca' 'Abuf' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%Abuf_1 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 36 'alloca' 'Abuf_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%Abuf_2 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 37 'alloca' 'Abuf_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%Abuf_3 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 38 'alloca' 'Abuf_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%Abuf_4 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 39 'alloca' 'Abuf_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%Abuf_5 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 40 'alloca' 'Abuf_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%Abuf_6 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 41 'alloca' 'Abuf_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%Abuf_7 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 42 'alloca' 'Abuf_7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%Bbuf = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 43 'alloca' 'Bbuf' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%Bbuf_1 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 44 'alloca' 'Bbuf_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%Bbuf_2 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 45 'alloca' 'Bbuf_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%Bbuf_3 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 46 'alloca' 'Bbuf_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%Bbuf_4 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 47 'alloca' 'Bbuf_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%Bbuf_5 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 48 'alloca' 'Bbuf_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%Bbuf_6 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 49 'alloca' 'Bbuf_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%Bbuf_7 = alloca i64 1" [../src/mmult.cpp:23]   --->   Operation 50 'alloca' 'Bbuf_7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten153"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln43 = store i3 0, i3 %m" [../src/mmult.cpp:43]   --->   Operation 52 'store' 'store_ln43' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln44 = store i3 0, i3 %n" [../src/mmult.cpp:44]   --->   Operation 53 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln43 = br void %LOOPA1" [../src/mmult.cpp:43]   --->   Operation 54 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.15>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten153_load = load i5 %indvar_flatten153" [../src/mmult.cpp:43]   --->   Operation 55 'load' 'indvar_flatten153_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.78ns)   --->   "%icmp_ln43 = icmp_eq  i5 %indvar_flatten153_load, i5 16" [../src/mmult.cpp:43]   --->   Operation 56 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.78ns)   --->   "%add_ln43_2 = add i5 %indvar_flatten153_load, i5 1" [../src/mmult.cpp:43]   --->   Operation 57 'add' 'add_ln43_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc93, void %for.end95" [../src/mmult.cpp:43]   --->   Operation 58 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%n_load = load i3 %n" [../src/mmult.cpp:44]   --->   Operation 59 'load' 'n_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%m_load = load i3 %m" [../src/mmult.cpp:43]   --->   Operation 60 'load' 'm_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.65ns)   --->   "%add_ln43 = add i3 %m_load, i3 1" [../src/mmult.cpp:43]   --->   Operation 61 'add' 'add_ln43' <Predicate = (!icmp_ln43)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.65ns)   --->   "%icmp_ln44 = icmp_eq  i3 %n_load, i3 4" [../src/mmult.cpp:44]   --->   Operation 62 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.98ns)   --->   "%select_ln43 = select i1 %icmp_ln44, i3 0, i3 %n_load" [../src/mmult.cpp:43]   --->   Operation 63 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.98ns)   --->   "%select_ln43_1 = select i1 %icmp_ln44, i3 %add_ln43, i3 %m_load" [../src/mmult.cpp:43]   --->   Operation 64 'select' 'select_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i3 %select_ln43_1" [../src/mmult.cpp:43]   --->   Operation 65 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln46_mid2_v_v_v_v_v = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i2.i12, i2 %trunc_ln43, i12 0" [../src/mmult.cpp:43]   --->   Operation 66 'bitconcatenate' 'sext_ln46_mid2_v_v_v_v_v' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i14 %sext_ln46_mid2_v_v_v_v_v" [../src/mmult.cpp:43]   --->   Operation 67 'zext' 'zext_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (3.52ns)   --->   "%add_ln43_1 = add i64 %zext_ln43, i64 %A_offset_read" [../src/mmult.cpp:43]   --->   Operation 68 'add' 'add_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln46_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln43_1, i32 2, i32 63" [../src/mmult.cpp:43]   --->   Operation 69 'partselect' 'sext_ln46_mid2_v' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i3 %select_ln43" [../src/mmult.cpp:53]   --->   Operation 70 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.65ns)   --->   "%add_ln44 = add i3 %select_ln43, i3 1" [../src/mmult.cpp:44]   --->   Operation 71 'add' 'add_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln43 = store i5 %add_ln43_2, i5 %indvar_flatten153" [../src/mmult.cpp:43]   --->   Operation 72 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_2 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln43 = store i3 %select_ln43_1, i3 %m" [../src/mmult.cpp:43]   --->   Operation 73 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_2 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln44 = store i3 %add_ln44, i3 %n" [../src/mmult.cpp:44]   --->   Operation 74 'store' 'store_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln77 = ret" [../src/mmult.cpp:77]   --->   Operation 75 'ret' 'ret_ln77' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i62 %sext_ln46_mid2_v" [../src/mmult.cpp:43]   --->   Operation 76 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln43" [../src/mmult.cpp:46]   --->   Operation 77 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i32 1024" [../src/mmult.cpp:46]   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 79 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i32 1024" [../src/mmult.cpp:46]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 80 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i32 1024" [../src/mmult.cpp:46]   --->   Operation 80 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 81 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i32 1024" [../src/mmult.cpp:46]   --->   Operation 81 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 82 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i32 1024" [../src/mmult.cpp:46]   --->   Operation 82 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 83 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i32 1024" [../src/mmult.cpp:46]   --->   Operation 83 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 84 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i32 1024" [../src/mmult.cpp:46]   --->   Operation 84 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 85 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i32 1024" [../src/mmult.cpp:46]   --->   Operation 85 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.52>
ST_11 : Operation 86 [2/2] (0.00ns)   --->   "%call_ln43 = call void @mmult_Pipeline_LOOPA1_LOOPA2, i32 %A, i62 %sext_ln46_mid2_v, i32 %Abuf, i32 %Abuf_1, i32 %Abuf_2, i32 %Abuf_3, i32 %Abuf_4, i32 %Abuf_5, i32 %Abuf_6, i32 %Abuf_7" [../src/mmult.cpp:43]   --->   Operation 86 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 87 [2/2] (3.52ns)   --->   "%call_ln53 = call void @mmult_Pipeline_LOOPB1_LOOPB2, i32 %B, i32 %Bbuf, i32 %Bbuf_1, i32 %Bbuf_2, i32 %Bbuf_3, i32 %Bbuf_4, i32 %Bbuf_5, i32 %Bbuf_6, i32 %Bbuf_7, i2 %trunc_ln53, i64 %B_offset_read" [../src/mmult.cpp:53]   --->   Operation 87 'call' 'call_ln53' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln43 = call void @mmult_Pipeline_LOOPA1_LOOPA2, i32 %A, i62 %sext_ln46_mid2_v, i32 %Abuf, i32 %Abuf_1, i32 %Abuf_2, i32 %Abuf_3, i32 %Abuf_4, i32 %Abuf_5, i32 %Abuf_6, i32 %Abuf_7" [../src/mmult.cpp:43]   --->   Operation 88 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln53 = call void @mmult_Pipeline_LOOPB1_LOOPB2, i32 %B, i32 %Bbuf, i32 %Bbuf_1, i32 %Bbuf_2, i32 %Bbuf_3, i32 %Bbuf_4, i32 %Bbuf_5, i32 %Bbuf_6, i32 %Bbuf_7, i2 %trunc_ln53, i64 %B_offset_read" [../src/mmult.cpp:53]   --->   Operation 89 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 90 [2/2] (0.00ns)   --->   "%call_ln43 = call void @mmult_Pipeline_LOOP3_LOOP4, i32 %C, i32 %Bbuf, i32 %Bbuf_1, i32 %Bbuf_2, i32 %Bbuf_3, i32 %Bbuf_4, i32 %Bbuf_5, i32 %Bbuf_6, i32 %Bbuf_7, i32 %Abuf, i32 %Abuf_1, i32 %Abuf_2, i32 %Abuf_3, i32 %Abuf_4, i32 %Abuf_5, i32 %Abuf_6, i32 %Abuf_7, i2 %trunc_ln43, i2 %trunc_ln53, i64 %C_offset_read" [../src/mmult.cpp:43]   --->   Operation 90 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTERLOOP1_OUTERLOOP2_str"   --->   Operation 91 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 92 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln43 = call void @mmult_Pipeline_LOOP3_LOOP4, i32 %C, i32 %Bbuf, i32 %Bbuf_1, i32 %Bbuf_2, i32 %Bbuf_3, i32 %Bbuf_4, i32 %Bbuf_5, i32 %Bbuf_6, i32 %Bbuf_7, i32 %Abuf, i32 %Abuf_1, i32 %Abuf_2, i32 %Abuf_3, i32 %Abuf_4, i32 %Abuf_5, i32 %Abuf_6, i32 %Abuf_7, i2 %trunc_ln43, i2 %trunc_ln53, i64 %C_offset_read" [../src/mmult.cpp:43]   --->   Operation 93 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln44 = br void %LOOPA1" [../src/mmult.cpp:44]   --->   Operation 94 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                        (alloca           ) [ 011111111111111]
m                        (alloca           ) [ 011111111111111]
indvar_flatten153        (alloca           ) [ 011111111111111]
spectopmodule_ln15       (spectopmodule    ) [ 000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000]
C_offset_read            (read             ) [ 001111111111111]
B_offset_read            (read             ) [ 001111111111111]
A_offset_read            (read             ) [ 001111111111111]
Abuf                     (alloca           ) [ 001111111111111]
Abuf_1                   (alloca           ) [ 001111111111111]
Abuf_2                   (alloca           ) [ 001111111111111]
Abuf_3                   (alloca           ) [ 001111111111111]
Abuf_4                   (alloca           ) [ 001111111111111]
Abuf_5                   (alloca           ) [ 001111111111111]
Abuf_6                   (alloca           ) [ 001111111111111]
Abuf_7                   (alloca           ) [ 001111111111111]
Bbuf                     (alloca           ) [ 001111111111111]
Bbuf_1                   (alloca           ) [ 001111111111111]
Bbuf_2                   (alloca           ) [ 001111111111111]
Bbuf_3                   (alloca           ) [ 001111111111111]
Bbuf_4                   (alloca           ) [ 001111111111111]
Bbuf_5                   (alloca           ) [ 001111111111111]
Bbuf_6                   (alloca           ) [ 001111111111111]
Bbuf_7                   (alloca           ) [ 001111111111111]
store_ln0                (store            ) [ 000000000000000]
store_ln43               (store            ) [ 000000000000000]
store_ln44               (store            ) [ 000000000000000]
br_ln43                  (br               ) [ 000000000000000]
indvar_flatten153_load   (load             ) [ 000000000000000]
icmp_ln43                (icmp             ) [ 001111111111111]
add_ln43_2               (add              ) [ 000000000000000]
br_ln43                  (br               ) [ 000000000000000]
n_load                   (load             ) [ 000000000000000]
m_load                   (load             ) [ 000000000000000]
add_ln43                 (add              ) [ 000000000000000]
icmp_ln44                (icmp             ) [ 000000000000000]
select_ln43              (select           ) [ 000000000000000]
select_ln43_1            (select           ) [ 000000000000000]
trunc_ln43               (trunc            ) [ 000111111111111]
sext_ln46_mid2_v_v_v_v_v (bitconcatenate   ) [ 000000000000000]
zext_ln43                (zext             ) [ 000000000000000]
add_ln43_1               (add              ) [ 000000000000000]
sext_ln46_mid2_v         (partselect       ) [ 000111111111100]
trunc_ln53               (trunc            ) [ 000111111111111]
add_ln44                 (add              ) [ 000000000000000]
store_ln43               (store            ) [ 000000000000000]
store_ln43               (store            ) [ 000000000000000]
store_ln44               (store            ) [ 000000000000000]
ret_ln77                 (ret              ) [ 000000000000000]
sext_ln43                (sext             ) [ 000000000000000]
A_addr                   (getelementptr    ) [ 000011111110000]
empty                    (readreq          ) [ 000000000000000]
call_ln43                (call             ) [ 000000000000000]
call_ln53                (call             ) [ 000000000000000]
specloopname_ln0         (specloopname     ) [ 000000000000000]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000000]
call_ln43                (call             ) [ 000000000000000]
br_ln44                  (br               ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i2.i12"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmult_Pipeline_LOOPA1_LOOPA2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmult_Pipeline_LOOPB1_LOOPB2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmult_Pipeline_LOOP3_LOOP4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTERLOOP1_OUTERLOOP2_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="n_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="m_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten153_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten153/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="Abuf_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Abuf/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="Abuf_1_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Abuf_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="Abuf_2_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Abuf_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="Abuf_3_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Abuf_3/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="Abuf_4_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Abuf_4/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="Abuf_5_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Abuf_5/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="Abuf_6_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Abuf_6/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="Abuf_7_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Abuf_7/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="Bbuf_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bbuf/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="Bbuf_1_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bbuf_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="Bbuf_2_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bbuf_2/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="Bbuf_3_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bbuf_3/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="Bbuf_4_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bbuf_4/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="Bbuf_5_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bbuf_5/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="Bbuf_6_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bbuf_6/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="Bbuf_7_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Bbuf_7/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="C_offset_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_offset_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="B_offset_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_offset_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="A_offset_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_offset_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_readreq_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="12" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_mmult_Pipeline_LOOPA1_LOOPA2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="62" slack="9"/>
<pin id="203" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="211" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/11 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_mmult_Pipeline_LOOPB1_LOOPB2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="218" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="10" bw="2" slack="9"/>
<pin id="226" dir="0" index="11" bw="64" slack="10"/>
<pin id="227" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/11 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_mmult_Pipeline_LOOP3_LOOP4_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="242" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="248" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="18" bw="2" slack="11"/>
<pin id="250" dir="0" index="19" bw="2" slack="11"/>
<pin id="251" dir="0" index="20" bw="64" slack="12"/>
<pin id="252" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/13 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln0_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="5" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln43_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="3" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln44_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="3" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="indvar_flatten153_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="1"/>
<pin id="272" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten153_load/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln43_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="0" index="1" bw="5" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln43_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_2/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="n_load_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="1"/>
<pin id="287" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="m_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="1"/>
<pin id="290" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln43_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln44_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="0"/>
<pin id="299" dir="0" index="1" bw="3" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="select_ln43_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="3" slack="0"/>
<pin id="307" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln43_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="3" slack="0"/>
<pin id="314" dir="0" index="2" bw="3" slack="0"/>
<pin id="315" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_1/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="trunc_ln43_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="0"/>
<pin id="321" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sext_ln46_mid2_v_v_v_v_v_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="14" slack="0"/>
<pin id="325" dir="0" index="1" bw="2" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln46_mid2_v_v_v_v_v/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln43_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="14" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln43_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="14" slack="0"/>
<pin id="337" dir="0" index="1" bw="64" slack="1"/>
<pin id="338" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sext_ln46_mid2_v_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="62" slack="0"/>
<pin id="342" dir="0" index="1" bw="64" slack="0"/>
<pin id="343" dir="0" index="2" bw="3" slack="0"/>
<pin id="344" dir="0" index="3" bw="7" slack="0"/>
<pin id="345" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln46_mid2_v/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="trunc_ln53_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="0"/>
<pin id="352" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln44_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln43_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="0" index="1" bw="5" slack="1"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln43_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="0"/>
<pin id="367" dir="0" index="1" bw="3" slack="1"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln44_store_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="3" slack="0"/>
<pin id="372" dir="0" index="1" bw="3" slack="1"/>
<pin id="373" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sext_ln43_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="62" slack="1"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="A_addr_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="62" slack="0"/>
<pin id="381" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="385" class="1005" name="n_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="0"/>
<pin id="387" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="392" class="1005" name="m_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="0"/>
<pin id="394" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="399" class="1005" name="indvar_flatten153_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten153 "/>
</bind>
</comp>

<comp id="406" class="1005" name="C_offset_read_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="12"/>
<pin id="408" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="C_offset_read "/>
</bind>
</comp>

<comp id="411" class="1005" name="B_offset_read_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="10"/>
<pin id="413" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="B_offset_read "/>
</bind>
</comp>

<comp id="416" class="1005" name="A_offset_read_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="1"/>
<pin id="418" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_offset_read "/>
</bind>
</comp>

<comp id="424" class="1005" name="trunc_ln43_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="11"/>
<pin id="426" dir="1" index="1" bw="2" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln43 "/>
</bind>
</comp>

<comp id="429" class="1005" name="sext_ln46_mid2_v_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="62" slack="1"/>
<pin id="431" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46_mid2_v "/>
</bind>
</comp>

<comp id="435" class="1005" name="trunc_ln53_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="9"/>
<pin id="437" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln53 "/>
</bind>
</comp>

<comp id="441" class="1005" name="A_addr_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="56" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="56" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="56" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="56" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="56" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="56" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="56" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="56" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="56" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="56" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="56" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="56" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="56" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="56" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="56" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="56" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="54" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="54" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="54" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="80" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="82" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="212"><net_src comp="84" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="228"><net_src comp="86" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="229"><net_src comp="2" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="253"><net_src comp="88" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="254"><net_src comp="4" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="259"><net_src comp="58" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="60" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="60" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="277"><net_src comp="270" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="62" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="270" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="64" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="295"><net_src comp="288" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="66" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="285" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="68" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="60" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="285" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="316"><net_src comp="297" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="291" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="288" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="322"><net_src comp="311" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="70" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="72" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="323" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="346"><net_src comp="74" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="335" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="76" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="78" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="353"><net_src comp="303" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="303" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="66" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="279" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="311" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="354" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="382"><net_src comp="0" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="375" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="384"><net_src comp="378" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="388"><net_src comp="98" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="391"><net_src comp="385" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="395"><net_src comp="102" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="402"><net_src comp="106" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="409"><net_src comp="174" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="230" pin=20"/></net>

<net id="414"><net_src comp="180" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="214" pin=11"/></net>

<net id="419"><net_src comp="186" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="427"><net_src comp="319" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="230" pin=18"/></net>

<net id="432"><net_src comp="340" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="438"><net_src comp="350" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="214" pin=10"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="230" pin=19"/></net>

<net id="444"><net_src comp="378" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="192" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {13 14 }
 - Input state : 
	Port: mmult : A | {3 4 5 6 7 8 9 10 11 12 }
	Port: mmult : B | {11 12 }
	Port: mmult : A_offset | {1 }
	Port: mmult : B_offset | {1 }
	Port: mmult : C_offset | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln43 : 1
		store_ln44 : 1
	State 2
		icmp_ln43 : 1
		add_ln43_2 : 1
		br_ln43 : 2
		add_ln43 : 1
		icmp_ln44 : 1
		select_ln43 : 2
		select_ln43_1 : 2
		trunc_ln43 : 3
		sext_ln46_mid2_v_v_v_v_v : 4
		zext_ln43 : 5
		add_ln43_1 : 6
		sext_ln46_mid2_v : 7
		trunc_ln53 : 3
		add_ln44 : 3
		store_ln43 : 2
		store_ln43 : 3
		store_ln44 : 4
	State 3
		A_addr : 1
		empty : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          | grp_mmult_Pipeline_LOOPA1_LOOPA2_fu_199 |    0    |    0    |   127   |    77   |
|   call   | grp_mmult_Pipeline_LOOPB1_LOOPB2_fu_214 |    0    |    0    |   105   |   163   |
|          |  grp_mmult_Pipeline_LOOP3_LOOP4_fu_230  |   320   | 306.484 |  34308  |  47442  |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |            add_ln43_2_fu_279            |    0    |    0    |    0    |    13   |
|    add   |             add_ln43_fu_291             |    0    |    0    |    0    |    11   |
|          |            add_ln43_1_fu_335            |    0    |    0    |    0    |    71   |
|          |             add_ln44_fu_354             |    0    |    0    |    0    |    11   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   icmp   |             icmp_ln43_fu_273            |    0    |    0    |    0    |    13   |
|          |             icmp_ln44_fu_297            |    0    |    0    |    0    |    11   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|  select  |            select_ln43_fu_303           |    0    |    0    |    0    |    3    |
|          |           select_ln43_1_fu_311          |    0    |    0    |    0    |    3    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |        C_offset_read_read_fu_174        |    0    |    0    |    0    |    0    |
|   read   |        B_offset_read_read_fu_180        |    0    |    0    |    0    |    0    |
|          |        A_offset_read_read_fu_186        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|  readreq |            grp_readreq_fu_192           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   trunc  |            trunc_ln43_fu_319            |    0    |    0    |    0    |    0    |
|          |            trunc_ln53_fu_350            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|bitconcatenate|     sext_ln46_mid2_v_v_v_v_v_fu_323     |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   zext   |             zext_ln43_fu_331            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|partselect|         sext_ln46_mid2_v_fu_340         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   sext   |             sext_ln43_fu_375            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |   320   | 306.484 |  34540  |  47818  |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
| Abuf |   14   |    0   |    0   |    0   |
|Abuf_1|   14   |    0   |    0   |    0   |
|Abuf_2|   14   |    0   |    0   |    0   |
|Abuf_3|   14   |    0   |    0   |    0   |
|Abuf_4|   14   |    0   |    0   |    0   |
|Abuf_5|   14   |    0   |    0   |    0   |
|Abuf_6|   14   |    0   |    0   |    0   |
|Abuf_7|   14   |    0   |    0   |    0   |
| Bbuf |   14   |    0   |    0   |    0   |
|Bbuf_1|   14   |    0   |    0   |    0   |
|Bbuf_2|   14   |    0   |    0   |    0   |
|Bbuf_3|   14   |    0   |    0   |    0   |
|Bbuf_4|   14   |    0   |    0   |    0   |
|Bbuf_5|   14   |    0   |    0   |    0   |
|Bbuf_6|   14   |    0   |    0   |    0   |
|Bbuf_7|   14   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|   224  |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      A_addr_reg_441     |   32   |
|  A_offset_read_reg_416  |   64   |
|  B_offset_read_reg_411  |   64   |
|  C_offset_read_reg_406  |   64   |
|indvar_flatten153_reg_399|    5   |
|        m_reg_392        |    3   |
|        n_reg_385        |    3   |
| sext_ln46_mid2_v_reg_429|   62   |
|    trunc_ln43_reg_424   |    2   |
|    trunc_ln53_reg_435   |    2   |
+-------------------------+--------+
|          Total          |   301  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_192 |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   64   ||  1.588  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   320  |   306  |  34540 |  47818 |    -   |
|   Memory  |   224  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   301  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   224  |   320  |   308  |  34841 |  47827 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
