("TG_Test:/\tTG_Test CMOS schematic" (("open" (nil hierarchy "/{CMOS TG_Test schematic }:a"))) (((-1.73125 -2.4375) (5.675 1.325)) "a" "Schematics" 3))("TG:/\tTG CMOS schematic" (("open" (nil hierarchy "/{CMOS TG schematic }:a"))) (((-0.125 -2.325) (6.125 0.85)) "a" "Schematics" 8))("NOR_Gate:/\tNOR_Gate CMOS schematic" (("open" (nil hierarchy "/{CMOS NOR_Gate schematic }:r"))) (((0.18125 -3.05) (5.56875 0.9375)) "r" "Schematics XL" 30))("NOR_Gate:/\tNOR_Gate CMOS layout" (("open" (nil hierarchy "/{CMOS NOR_Gate layout }:a"))) (((-2.654 -10.194) (7.491 -0.873)) "a" "Virtuoso XL" 29))("NAND_Gate:/\tNAND_Gate CMOS schematic" (("open" (nil hierarchy "/{CMOS NAND_Gate schematic }:r"))) (((-0.26875 -3.04375) (5.025 0.875)) "r" "Schematics XL" 13))("NAND_Gate:/\tNAND_Gate CMOS layout" (("open" (nil hierarchy "/{CMOS NAND_Gate layout }:a"))) (((-2.643 -14.122) (22.931 -2.475)) "a" "Virtuoso XL" 14))("CMOS_Inverter:/\tCMOS_Inverter CMOS schematic" (("open" (nil hierarchy "/{CMOS CMOS_Inverter schematic }:r"))) (((-0.6625 -1.425) (4.5375 2.425)) "r" "Schematics XL" 7))("CMOS_Inverter:/\tCMOS_Inverter CMOS layout" (("open" (nil hierarchy "/{CMOS CMOS_Inverter layout }:a"))) (((-2.185 -9.403) (14.748 -1.692)) "a" "Virtuoso XL" 6))("NOR_Gate_Test:/\tNOR_Gate_Test CMOS schematic" (("open" (nil hierarchy "/{CMOS NOR_Gate_Test schematic }:a"))) (((-2.575 -4.36875) (9.9625 2.00625)) "a" "Schematics" 19))("NAND_Gate_Test:/\tNAND_Gate_Test CMOS schematic" (("open" (nil hierarchy "/{CMOS NAND_Gate_Test schematic }:a"))) (((-2.5125 -4.4375) (10.225 2.0375)) "a" "Schematics" 9))