#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5618c9108f60 .scope module, "Systolic_Array_Controller_test" "Systolic_Array_Controller_test" 2 1;
 .timescale 0 0;
v0x5618c912a440_0 .var "clk", 0 0;
v0x5618c912a500_0 .net "clr", 24 0, v0x5618c91292c0_0;  1 drivers
v0x5618c912a610_0 .var "init", 0 0;
v0x5618c912a700_0 .net "read", 24 0, v0x5618c9129550_0;  1 drivers
v0x5618c912a7f0_0 .net "write", 24 0, v0x5618c9129710_0;  1 drivers
S_0x5618c91090e0 .scope module, "DUT" "Systolic_Array_Controller" 2 4, 3 33 0, S_0x5618c9108f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "init"
    .port_info 1 /OUTPUT 25 "read"
    .port_info 2 /OUTPUT 25 "write"
    .port_info 3 /OUTPUT 25 "clr"
    .port_info 4 /INPUT 1 "clk"
v0x5618c9129dc0_0 .net "C", 3 0, v0x5618c9129ca0_0;  1 drivers
v0x5618c9129ed0_0 .net "clk", 0 0, v0x5618c912a440_0;  1 drivers
v0x5618c9129fe0_0 .net "clr", 24 0, v0x5618c91292c0_0;  alias, 1 drivers
v0x5618c912a080_0 .net "clr_C", 0 0, v0x5618c9129380_0;  1 drivers
v0x5618c912a170_0 .net "init", 0 0, v0x5618c912a610_0;  1 drivers
v0x5618c912a260_0 .net "read", 24 0, v0x5618c9129550_0;  alias, 1 drivers
v0x5618c912a300_0 .net "write", 24 0, v0x5618c9129710_0;  alias, 1 drivers
S_0x5618c91092e0 .scope module, "C1" "Controller" 3 38, 3 9 0, S_0x5618c91090e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "init"
    .port_info 1 /INPUT 4 "C"
    .port_info 2 /OUTPUT 25 "read"
    .port_info 3 /OUTPUT 25 "write"
    .port_info 4 /OUTPUT 25 "clr"
    .port_info 5 /OUTPUT 1 "clr_C"
    .port_info 6 /INPUT 1 "clk"
P_0x5618c9107a00 .param/l "S1" 0 3 15, C4<01>;
P_0x5618c9107a40 .param/l "S2" 0 3 15, C4<10>;
P_0x5618c9107a80 .param/l "S3" 0 3 15, C4<11>;
P_0x5618c9107ac0 .param/l "Sinit" 0 3 15, C4<00>;
v0x5618c9107240_0 .net "C", 3 0, v0x5618c9129ca0_0;  alias, 1 drivers
v0x5618c9129200_0 .net "clk", 0 0, v0x5618c912a440_0;  alias, 1 drivers
v0x5618c91292c0_0 .var "clr", 24 0;
v0x5618c9129380_0 .var "clr_C", 0 0;
v0x5618c9129440_0 .net "init", 0 0, v0x5618c912a610_0;  alias, 1 drivers
v0x5618c9129550_0 .var "read", 24 0;
v0x5618c9129630_0 .var "state", 1 0;
v0x5618c9129710_0 .var "write", 24 0;
E_0x5618c90f7340 .event edge, v0x5618c9129630_0;
E_0x5618c90f7980 .event posedge, v0x5618c9129200_0;
S_0x5618c91298d0 .scope module, "co" "counter" 3 39, 3 1 0, S_0x5618c91090e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "clr"
v0x5618c9129b10_0 .net "clk", 0 0, v0x5618c912a440_0;  alias, 1 drivers
v0x5618c9129bd0_0 .net "clr", 0 0, v0x5618c9129380_0;  alias, 1 drivers
v0x5618c9129ca0_0 .var "out", 3 0;
    .scope S_0x5618c91092e0;
T_0 ;
    %wait E_0x5618c90f7980;
    %load/vec4 v0x5618c9129630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x5618c9129440_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.6, 8;
T_0.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.6, 8;
 ; End of false expr.
    %blend;
T_0.6;
    %assign/vec4 v0x5618c9129630_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x5618c9107240_0;
    %cmpi/e 13, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_0.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_0.8, 8;
T_0.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.8, 8;
 ; End of false expr.
    %blend;
T_0.8;
    %assign/vec4 v0x5618c9129630_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5618c9129630_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x5618c9107240_0;
    %cmpi/e 6, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %assign/vec4 v0x5618c9129630_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5618c91092e0;
T_1 ;
    %wait E_0x5618c90f7340;
    %load/vec4 v0x5618c9129630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x5618c9129550_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x5618c9129710_0, 0;
    %pushi/vec4 33554431, 0, 25;
    %store/vec4 v0x5618c91292c0_0, 0, 25;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618c9129380_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x5618c9129550_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x5618c9129710_0, 0;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5618c91292c0_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618c9129380_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 33554431, 0, 25;
    %assign/vec4 v0x5618c9129550_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x5618c9129710_0, 0;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5618c91292c0_0, 0, 25;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618c9129380_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x5618c9129550_0, 0;
    %pushi/vec4 33554431, 0, 25;
    %assign/vec4 v0x5618c9129710_0, 0;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x5618c91292c0_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618c9129380_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5618c91298d0;
T_2 ;
    %wait E_0x5618c90f7980;
    %load/vec4 v0x5618c9129bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5618c9129ca0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5618c9129ca0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5618c9129ca0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5618c9108f60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618c912a440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618c912a610_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5618c9129630_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5618c912a610_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618c912a610_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 11 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5618c9108f60;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x5618c912a440_0;
    %inv;
    %store/vec4 v0x5618c912a440_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5618c9108f60;
T_5 ;
    %vpi_call 2 15 "$dumpfile", "Systolic_Array_Controller_test.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5618c9108f60 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Systolic_Array_Controller_test.v";
    "Systolic_Array_Controller.v";
