# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do bit_8_alu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/8-bit\ ALU-Project {C:/intelFPGA_lite/18.1/8-bit ALU-Project/bit_8_alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:34 on Nov 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/8-bit ALU-Project" C:/intelFPGA_lite/18.1/8-bit ALU-Project/bit_8_alu.v 
# -- Compiling module bit_8_alu
# 
# Top level modules:
# 	bit_8_alu
# End time: 12:23:34 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/8-bit\ ALU-Project {C:/intelFPGA_lite/18.1/8-bit ALU-Project/bit_1_alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:34 on Nov 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/8-bit ALU-Project" C:/intelFPGA_lite/18.1/8-bit ALU-Project/bit_1_alu.v 
# -- Compiling module bit_1_alu
# 
# Top level modules:
# 	bit_1_alu
# End time: 12:23:34 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/8-bit\ ALU-Project {C:/intelFPGA_lite/18.1/8-bit ALU-Project/bit_8_alu_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:34 on Nov 13,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/8-bit ALU-Project" C:/intelFPGA_lite/18.1/8-bit ALU-Project/bit_8_alu_tb.v 
# -- Compiling module bit_8_alu_tb
# 
# Top level modules:
# 	bit_8_alu_tb
# End time: 12:23:35 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  bit_8_alu_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" bit_8_alu_tb 
# Start time: 12:23:35 on Nov 13,2025
# Loading work.bit_8_alu_tb
# Loading work.bit_8_alu
# Loading work.bit_1_alu
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/intelFPGA_lite/18.1/8-bit ALU-Project/bit_8_alu_tb.v(26)
#    Time: 80 ps  Iteration: 0  Instance: /bit_8_alu_tb
# Break in Module bit_8_alu_tb at C:/intelFPGA_lite/18.1/8-bit ALU-Project/bit_8_alu_tb.v line 26
# End time: 12:23:54 on Nov 13,2025, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
