Project Informationd:\education\bguir__labs_latest\bguir__labs\5_term\sifovm\labs\lab2\alu_rzu_bak\alu_rzu.rpt

MAX+plus II Compiler Report File
Version 10.0 9/14/2000
Compiled: 11/14/2023 18:38:38

Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

alu_rzu   EPF10K10ATC100-1 16     8      0    0         0  %    188      32 %

User Pins:                 16     8      0  



Project Informationd:\education\bguir__labs_latest\bguir__labs\5_term\sifovm\labs\lab2\alu_rzu_bak\alu_rzu.rpt

** FILE HIERARCHY **



|alu0:22|
|alu0:22|lpm_add_sub:341|
|alu0:22|lpm_add_sub:341|addcore:adder|
|alu0:22|lpm_add_sub:341|altshift:result_ext_latency_ffs|
|alu0:22|lpm_add_sub:341|altshift:carry_ext_latency_ffs|
|alu0:22|lpm_add_sub:341|altshift:oflow_ext_latency_ffs|
|alu0:22|lpm_add_sub:343|
|alu0:22|lpm_add_sub:343|addcore:adder|
|alu0:22|lpm_add_sub:343|altshift:result_ext_latency_ffs|
|alu0:22|lpm_add_sub:343|altshift:carry_ext_latency_ffs|
|alu0:22|lpm_add_sub:343|altshift:oflow_ext_latency_ffs|
|alu0:22|lpm_add_sub:393|
|alu0:22|lpm_add_sub:393|addcore:adder|
|alu0:22|lpm_add_sub:393|altshift:result_ext_latency_ffs|
|alu0:22|lpm_add_sub:393|altshift:carry_ext_latency_ffs|
|alu0:22|lpm_add_sub:393|altshift:oflow_ext_latency_ffs|
|alu0:22|lpm_add_sub:394|
|alu0:22|lpm_add_sub:394|addcore:adder|
|alu0:22|lpm_add_sub:394|altshift:result_ext_latency_ffs|
|alu0:22|lpm_add_sub:394|altshift:carry_ext_latency_ffs|
|alu0:22|lpm_add_sub:394|altshift:oflow_ext_latency_ffs|
|alu0:22|lpm_add_sub:396|
|alu0:22|lpm_add_sub:396|addcore:adder|
|alu0:22|lpm_add_sub:396|altshift:result_ext_latency_ffs|
|alu0:22|lpm_add_sub:396|altshift:carry_ext_latency_ffs|
|alu0:22|lpm_add_sub:396|altshift:oflow_ext_latency_ffs|
|alu0:22|lpm_add_sub:446|
|alu0:22|lpm_add_sub:446|addcore:adder|
|alu0:22|lpm_add_sub:446|altshift:result_ext_latency_ffs|
|alu0:22|lpm_add_sub:446|altshift:carry_ext_latency_ffs|
|alu0:22|lpm_add_sub:446|altshift:oflow_ext_latency_ffs|
|alu0:22|lpm_add_sub:447|
|alu0:22|lpm_add_sub:447|addcore:adder|
|alu0:22|lpm_add_sub:447|altshift:result_ext_latency_ffs|
|alu0:22|lpm_add_sub:447|altshift:carry_ext_latency_ffs|
|alu0:22|lpm_add_sub:447|altshift:oflow_ext_latency_ffs|
|alu0:22|lpm_add_sub:449|
|alu0:22|lpm_add_sub:449|addcore:adder|
|alu0:22|lpm_add_sub:449|altshift:result_ext_latency_ffs|
|alu0:22|lpm_add_sub:449|altshift:carry_ext_latency_ffs|
|alu0:22|lpm_add_sub:449|altshift:oflow_ext_latency_ffs|
|lab1:32|
|lab1:32|regandtries:10|
|lab1:32|regandtries:10|rwreg:64|
|lab1:32|regandtries:9|
|lab1:32|regandtries:9|rwreg:64|
|lab1:32|regandtries:8|
|lab1:32|regandtries:8|rwreg:64|
|lab1:32|regandtries:7|
|lab1:32|regandtries:7|rwreg:64|
|lab1:32|regandtries:6|
|lab1:32|regandtries:6|rwreg:64|
|lab1:32|regandtries:5|
|lab1:32|regandtries:5|rwreg:64|
|lab1:32|regandtries:2|
|lab1:32|regandtries:2|rwreg:64|
|lab1:32|regandtries:1|
|lab1:32|regandtries:1|rwreg:64|
|lab1:32|dec:39|
|lab1:32|dec:40|


Device-Specific Information:d:\education\bguir__labs_latest\bguir__labs\5_term\sifovm\labs\lab2\alu_rzu_bak\alu_rzu.rpt
alu_rzu

***** Logic for device 'alu_rzu' compiled without errors.




Device: EPF10K10ATC100-1

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF

                                                                   
                                                                   
                  R R R R   R R           R R R     R R R R   R    
                  E E E E   E E           E E E     E E E E   E    
                  S S S S   S S         V S S S     S S S S F S ^  
                  E E E E   E E         C E E E   V E E E E _ E D  
                # R R R R   R R         C R R R   C R R R R O R A  
                T V V V V G V V G     D I V V V P C V V V V U V T  
                C E E E E N E E N D D B N E E E E I E E E E T E A  
                K D D D D D D D D 0 2 2 T D D D R O D D D D 3 D 0  
              ----------------------------------------------------_ 
             / 100  98  96  94  92  90  88  86  84  82  80  78  76   |_ 
            /     99  97  95  93  91  89  87  85  83  81  79  77    | 
^CONF_DONE |  1                                                    75 | ^DCLK 
     ^nCEO |  2                                                    74 | ^nCE 
      #TDO |  3                                                    73 | #TDI 
     VCCIO |  4                                                    72 | GND 
  RESERVED |  5                                                    71 | DA1 
         C |  6                                                    70 | RESERVED 
       DA2 |  7                                                    69 | ON 
  RESERVED |  8                                                    68 | DA0 
        D1 |  9                                                    67 | VCCIO 
  RESERVED | 10                                                    66 | VCCINT 
       GND | 11                                                    65 | CTRL1 
       GND | 12                                                    64 | F_OUT1 
     CTRL0 | 13                 EPF10K10ATC100-1                   63 | C4 
    F_OUT2 | 14                                                    62 | F_OUT0 
       OVR | 15                                                    61 | CTRL2 
        F3 | 16                                                    60 | GND 
     VCCIO | 17                                                    59 | GND 
    VCCINT | 18                                                    58 | RESERVED 
  RESERVED | 19                                                    57 | RESERVED 
  RESERVED | 20                                                    56 | RESERVED 
  RESERVED | 21                                                    55 | RESERVED 
  RESERVED | 22                                                    54 | ^MSEL0 
  RESERVED | 23                                                    53 | ^MSEL1 
      #TMS | 24                                                    52 | VCCINT 
  ^nSTATUS | 25                                                    51 | ^nCONFIG 
           |      27  29  31  33  35  37  39  41  43  45  47  49  _| 
            \   26  28  30  32  34  36  38  40  42  44  46  48  50   | 
             \----------------------------------------------------- 
                R R G R R R V Z R R R V D D D G R R R R G R R V R  
                E E N E E E C   E E E C B 3 B N E E E E N E E C E  
                S S D S S S C   S S S C 0   1 D S S S S D S S C S  
                E E   E E E I   E E E I         E E E E   E E I E  
                R R   R R R O   R R R N         R R R R   R R O R  
                V V   V V V     V V V T         V V V V   V V   V  
                E E   E E E     E E E           E E E E   E E   E  
                D D   D D D     D D D           D D D D   D D   D  
                                                                   
                                                                   


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.
$ = Pin has PCI I/O option enabled. Pin is not '5.0 V'-tolerant. 


Device-Specific Information:d:\education\bguir__labs_latest\bguir__labs\5_term\sifovm\labs\lab2\alu_rzu_bak\alu_rzu.rpt
alu_rzu

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A1       8/ 8(100%)   0/ 8(  0%)   7/ 8( 87%)    2/2    0/2       7/22( 31%)   
A2       8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    2/2    0/2      14/22( 63%)   
A3       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2      18/22( 81%)   
A4       8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2      12/22( 54%)   
A5       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2      18/22( 81%)   
A6       5/ 8( 62%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2       6/22( 27%)   
A7       8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    2/2    0/2      14/22( 63%)   
A8       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2      18/22( 81%)   
A9       8/ 8(100%)   0/ 8(  0%)   7/ 8( 87%)    2/2    0/2       9/22( 40%)   
A10      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2      18/22( 81%)   
A11      8/ 8(100%)   0/ 8(  0%)   7/ 8( 87%)    2/2    0/2       6/22( 27%)   
A12      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    2/2    0/2      14/22( 63%)   
A13      5/ 8( 62%)   0/ 8(  0%)   5/ 8( 62%)    0/2    0/2       3/22( 13%)   
A14      4/ 8( 50%)   0/ 8(  0%)   4/ 8( 50%)    0/2    0/2       3/22( 13%)   
A22      3/ 8( 37%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       4/22( 18%)   
A23      2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       3/22( 13%)   
B1       8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    0/2    0/2      13/22( 59%)   
B2       8/ 8(100%)   0/ 8(  0%)   8/ 8(100%)    0/2    0/2       3/22( 13%)   
B3       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
B4       2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       3/22( 13%)   
B5       8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2      15/22( 68%)   
B6       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      15/22( 68%)   
B7       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      13/22( 59%)   
B8       8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    0/2    0/2      10/22( 45%)   
B9       8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    0/2    0/2       6/22( 27%)   
B10      3/ 8( 37%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2       6/22( 27%)   
B11      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    0/2    0/2      11/22( 50%)   
B12      8/ 8(100%)   0/ 8(  0%)   8/ 8(100%)    0/2    0/2      10/22( 45%)   
B15      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   
B18      2/ 8( 25%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       4/22( 18%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            18/60     ( 30%)
Total logic cells used:                        188/576    ( 32%)
Total embedded cells used:                       0/24     (  0%)
Total EABs used:                                 0/3      (  0%)
Average fan-in:                                 3.09/4    ( 77%)
Total fan-in:                                 582/2304    ( 25%)

Total input pins required:                      16
Total input I/O cell registers required:         0
Total output pins required:                      8
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    188
Total flipflops required:                       32
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                        28/ 576   (  4%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  EA  13  14  15  16  17  18  19  20  21  22  23  24  Total(LC/EC)
 A:      8   8   8   8   8   5   8   8   8   8   8   8   0   5   4   0   0   0   0   0   0   0   3   2   0    107/0  
 B:      8   8   1   2   8   8   8   8   8   3   8   8   0   0   0   1   0   0   2   0   0   0   0   0   0     81/0  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:  16  16   9  10  16  13  16  16  16  11  16  16   0   5   4   1   0   0   2   0   0   0   3   2   0    188/0  



Device-Specific Information:d:\education\bguir__labs_latest\bguir__labs\5_term\sifovm\labs\lab2\alu_rzu_bak\alu_rzu.rpt
alu_rzu

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   6      -     -    A    --      INPUT                 0    0    0    3  C
  13      -     -    B    --      INPUT                 0    0    0    9  CTRL0
  65      -     -    B    --      INPUT                 0    0    0    9  CTRL1
  61      -     -    B    --      INPUT                 0    0    0    9  CTRL2
  68      -     -    A    --      INPUT                 0    0    0   17  DA0
  71      -     -    A    --      INPUT                 0    0    0   17  DA1
   7      -     -    A    --      INPUT                 0    0    0   17  DA2
  38      -     -    -    --      INPUT                 0    0    0   20  DB0
  40      -     -    -    --      INPUT                 0    0    0   20  DB1
  89      -     -    -    --      INPUT                 0    0    0   20  DB2
  91      -     -    -    --      INPUT                 0    0    0    8  D0
   9      -     -    A    --      INPUT                 0    0    0    8  D1
  90      -     -    -    --      INPUT                 0    0    0    8  D2
  39      -     -    -    --      INPUT                 0    0    0    8  D3
  69      -     -    A    --      INPUT                 0    0    0    3  ON
  84      -     -    -    05      INPUT                 0    0    0    9  PER


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:d:\education\bguir__labs_latest\bguir__labs\5_term\sifovm\labs\lab2\alu_rzu_bak\alu_rzu.rpt
alu_rzu

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  63      -     -    B    --     OUTPUT                 0    1    0    0  C4
  62      -     -    B    --     OUTPUT                 0    1    0    0  F_OUT0
  64      -     -    B    --     OUTPUT                 0    1    0    0  F_OUT1
  14      -     -    B    --     OUTPUT                 0    1    0    0  F_OUT2
  78      -     -    -    01     OUTPUT                 0    1    0    0  F_OUT3
  16      -     -    B    --     OUTPUT                 0    1    0    0  F3
  15      -     -    B    --     OUTPUT                 0    1    0    0  OVR
  33      -     -    -    17     OUTPUT                 0    1    0    0  Z


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:d:\education\bguir__labs_latest\bguir__labs\5_term\sifovm\labs\lab2\alu_rzu_bak\alu_rzu.rpt
alu_rzu

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      3     -    B    12        OR2                0    3    0    1  |ALU0:22|LPM_ADD_SUB:341|addcore:adder|pcarry1
   -      4     -    B    08        OR2                0    3    0    2  |ALU0:22|LPM_ADD_SUB:341|addcore:adder|pcarry2
   -      1     -    B    07       AND2                0    2    0    5  |ALU0:22|LPM_ADD_SUB:341|addcore:adder|:56
   -      2     -    B    09        OR2                0    2    0   13  |ALU0:22|LPM_ADD_SUB:341|addcore:adder|:81
   -      7     -    B    12        OR2                0    4    0    2  |ALU0:22|LPM_ADD_SUB:341|addcore:adder|:89
   -      8     -    B    01        OR2                0    2    0    2  |ALU0:22|LPM_ADD_SUB:341|addcore:adder|:90
   -      1     -    B    01        OR2                1    3    0    2  |ALU0:22|LPM_ADD_SUB:343|addcore:adder|:59
   -      2     -    B    01       AND2                0    2    0    3  |ALU0:22|LPM_ADD_SUB:343|addcore:adder|:63
   -      8     -    B    05        OR2                1    3    0    1  |ALU0:22|LPM_ADD_SUB:343|addcore:adder|:75
   -      5     -    B    01        OR2                0    4    0    1  |ALU0:22|LPM_ADD_SUB:343|addcore:adder|:78
   -      1     -    B    12        OR2        !       0    4    0    2  |ALU0:22|LPM_ADD_SUB:393|addcore:adder|pcarry1
   -      3     -    B    08        OR2        !       0    3    0    2  |ALU0:22|LPM_ADD_SUB:393|addcore:adder|pcarry2
   -      5     -    B    09        OR2                0    3    0    3  |ALU0:22|LPM_ADD_SUB:393|addcore:adder|:88
   -      8     -    B    12        OR2                0    2    0    4  |ALU0:22|LPM_ADD_SUB:393|addcore:adder|:89
   -      2     -    B    10        OR2                0    2    0    2  |ALU0:22|LPM_ADD_SUB:393|addcore:adder|:90
   -      2     -    B    04        OR2                0    2    0    3  |ALU0:22|LPM_ADD_SUB:394|addcore:adder|pcarry1
   -      1     -    B    04        OR2        !       1    2    0    3  |ALU0:22|LPM_ADD_SUB:396|addcore:adder|:59
   -      1     -    B    10        OR2        !       0    2    0    1  |ALU0:22|LPM_ADD_SUB:396|addcore:adder|:63
   -      8     -    B    06        OR2                0    3    0    1  |ALU0:22|LPM_ADD_SUB:396|addcore:adder|:76
   -      7     -    B    06        OR2                0    4    0    1  |ALU0:22|LPM_ADD_SUB:396|addcore:adder|:77
   -      8     -    B    10        OR2    s           0    4    0    1  |ALU0:22|LPM_ADD_SUB:396|addcore:adder|~78~1
   -      5     -    B    06        OR2                0    4    0    1  |ALU0:22|LPM_ADD_SUB:396|addcore:adder|:78
   -      6     -    B    09       AND2        !       0    2    0    7  |ALU0:22|LPM_ADD_SUB:446|addcore:adder|pcarry0
   -      5     -    B    12        OR2        !       0    3    0    1  |ALU0:22|LPM_ADD_SUB:446|addcore:adder|pcarry1
   -      2     -    B    08        OR2        !       0    3    0    2  |ALU0:22|LPM_ADD_SUB:446|addcore:adder|pcarry2
   -      6     -    B    12        OR2                0    4    0    3  |ALU0:22|LPM_ADD_SUB:446|addcore:adder|:89
   -      1     -    B    11        OR2                0    2    0    2  |ALU0:22|LPM_ADD_SUB:446|addcore:adder|:90
   -      8     -    B    09        OR2                0    3    0    1  |ALU0:22|LPM_ADD_SUB:447|addcore:adder|pcarry1
   -      1     -    B    09        OR2                0    4    0    2  |ALU0:22|LPM_ADD_SUB:447|addcore:adder|pcarry2
   -      7     -    B    09        OR2        !       1    3    0    2  |ALU0:22|LPM_ADD_SUB:449|addcore:adder|:59
   -      4     -    B    09        OR2        !       0    2    0    2  |ALU0:22|LPM_ADD_SUB:449|addcore:adder|:63
   -      5     -    B    05        OR2                1    3    0    1  |ALU0:22|LPM_ADD_SUB:449|addcore:adder|:75
   -      2     -    B    11        OR2    s           0    4    0    1  |ALU0:22|LPM_ADD_SUB:449|addcore:adder|~78~1
   -      8     -    B    02       AND2                3    0    0    6  |ALU0:22|:256
   -      7     -    B    02       AND2                3    0    0    6  |ALU0:22|:263
   -      1     -    B    02       AND2                3    0    0    7  |ALU0:22|:270
   -      6     -    B    02       AND2                3    0    0    4  |ALU0:22|:277
   -      2     -    B    02       AND2                3    0    0    4  |ALU0:22|:284
   -      3     -    B    02       AND2                3    0    0    4  |ALU0:22|:291
   -      5     -    B    02       AND2                3    0    0    4  |ALU0:22|:298
   -      4     -    B    02       AND2                3    0    0    4  |ALU0:22|:305
   -      8     -    B    11        OR2                0    2    0    1  |ALU0:22|:486
   -      8     -    B    08        OR2                0    2    0    1  |ALU0:22|:487
   -      7     -    B    11        OR2                0    2    0    4  |ALU0:22|:616
   -      1     -    B    08        OR2                0    2    0    4  |ALU0:22|:617
   -      4     -    B    12        OR2                0    2    0    8  |ALU0:22|:618
   -      4     -    B    06        OR2                0    4    0    1  |ALU0:22|:720
   -      2     -    B    15        OR2                3    1    0    1  |ALU0:22|:721
   -      3     -    B    06        OR2                0    4    0    1  |ALU0:22|:725
   -      4     -    B    01        OR2                0    3    1    1  |ALU0:22|:731
   -      3     -    B    11        OR2                0    4    0    1  |ALU0:22|:740
   -      4     -    B    11        OR2                0    4    0    1  |ALU0:22|:743
   -      5     -    B    11        OR2                0    4    0    1  |ALU0:22|:746
   -      6     -    B    06        OR2                0    4    0    1  |ALU0:22|:753
   -      6     -    B    11        OR2                0    4    0    1  |ALU0:22|:754
   -      2     -    B    06        OR2                0    4    0    2  |ALU0:22|:755
   -      6     -    B    01        OR2    s           0    4    1    0  |ALU0:22|~758~1
   -      7     -    B    01        OR2                0    4    1    3  |ALU0:22|:758
   -      2     -    B    12        OR2                0    4    0    1  |ALU0:22|:767
   -      6     -    B    08        OR2                0    4    0    1  |ALU0:22|:770
   -      7     -    B    08        OR2                0    4    0    1  |ALU0:22|:773
   -      3     -    B    09        OR2                0    4    0    1  |ALU0:22|:780
   -      5     -    B    08        OR2                0    4    0    1  |ALU0:22|:781
   -      1     -    B    06        OR2                0    4    0    1  |ALU0:22|:782
   -      3     -    B    01        OR2                0    4    1    3  |ALU0:22|:785
   -      8     -    B    03        OR2                0    4    0    1  |ALU0:22|:794
   -      1     -    B    05        OR2                0    4    0    1  |ALU0:22|:797
   -      3     -    B    05        OR2                0    4    0    1  |ALU0:22|:800
   -      4     -    B    05        OR2                0    4    0    1  |ALU0:22|:803
   -      7     -    B    05        OR2                1    3    0    1  |ALU0:22|:810
   -      6     -    B    05        OR2                0    4    0    1  |ALU0:22|:811
   -      2     -    B    05        OR2                0    4    1    2  |ALU0:22|:812
   -      2     -    B    07        OR2                0    4    0    1  |ALU0:22|:821
   -      3     -    B    07        OR2                0    3    0    1  |ALU0:22|:824
   -      4     -    B    07        OR2                0    3    0    1  |ALU0:22|:827
   -      5     -    B    07        OR2                0    4    0    1  |ALU0:22|:830
   -      7     -    B    07        OR2                1    3    0    1  |ALU0:22|:833
   -      8     -    B    07        OR2                1    3    0    1  |ALU0:22|:836
   -      6     -    B    07        OR2                1    3    1    2  |ALU0:22|:839
   -      8     -    B    18        OR2                0    2    1    0  |ALU0:22|:928
   -      2     -    B    18       AND2                0    4    1    0  |ALU0:22|:1006
   -      6     -    A    14       AND2                3    0    0    5  |lab1:32|dec:39|Y0 (|lab1:32|dec:39|:7)
   -      3     -    A    14       AND2                3    0    0    5  |lab1:32|dec:39|Y1 (|lab1:32|dec:39|:9)
   -      4     -    A    11       AND2                3    0    0    5  |lab1:32|dec:39|Y4 (|lab1:32|dec:39|:12)
   -      2     -    A    14       AND2                3    0    0    5  |lab1:32|dec:39|Y6 (|lab1:32|dec:39|:14)
   -      8     -    A    14       AND2                3    0    0    5  |lab1:32|dec:39|Y7 (|lab1:32|dec:39|:15)
   -      3     -    A    13        OR2        !       3    0    0    4  |lab1:32|dec:40|Y0 (|lab1:32|dec:40|:7)
   -      2     -    A    13        OR2        !       3    0    0    4  |lab1:32|dec:40|Y1 (|lab1:32|dec:40|:9)
   -      1     -    A    13        OR2        !       3    0    0    4  |lab1:32|dec:40|Y4 (|lab1:32|dec:40|:12)
   -      4     -    A    13        OR2        !       3    0    0    4  |lab1:32|dec:40|Y6 (|lab1:32|dec:40|:14)
   -      8     -    A    13        OR2        !       3    0    0    4  |lab1:32|dec:40|Y7 (|lab1:32|dec:40|:15)
   -      8     -    A    23       DFFE                1    1    0    2  |lab1:32|regandtries:1|rwreg:64|Q0 (|lab1:32|regandtries:1|rwreg:64|~14~1)
   -      1     -    A    12       DFFE                1    1    0    2  |lab1:32|regandtries:1|rwreg:64|Q1 (|lab1:32|regandtries:1|rwreg:64|~14~2)
   -      5     -    A    02       DFFE                1    1    0    2  |lab1:32|regandtries:1|rwreg:64|Q2 (|lab1:32|regandtries:1|rwreg:64|~14~3)
   -      4     -    A    23       DFFE                1    1    0    2  |lab1:32|regandtries:1|rwreg:64|Q3 (|lab1:32|regandtries:1|rwreg:64|~14~4)
   -      2     -    A    04       AND2    s           2    0    0    6  |lab1:32|regandtries:1|~32~1
   -      8     -    A    04       AND2                2    1    0    4  |lab1:32|regandtries:1|:32
   -      1     -    A    04       DFFE                1    1    0    2  |lab1:32|regandtries:2|rwreg:64|Q0 (|lab1:32|regandtries:2|rwreg:64|~14~1)
   -      2     -    A    12       DFFE                1    1    0    2  |lab1:32|regandtries:2|rwreg:64|Q1 (|lab1:32|regandtries:2|rwreg:64|~14~2)
   -      2     -    A    02       DFFE                1    1    0    2  |lab1:32|regandtries:2|rwreg:64|Q2 (|lab1:32|regandtries:2|rwreg:64|~14~3)
   -      8     -    A    07       DFFE                1    1    0    2  |lab1:32|regandtries:2|rwreg:64|Q3 (|lab1:32|regandtries:2|rwreg:64|~14~4)
   -      5     -    A    04       AND2                2    1    0    4  |lab1:32|regandtries:2|:32
   -      1     -    A    09       DFFE                1    1    0    2  |lab1:32|regandtries:5|rwreg:64|Q0 (|lab1:32|regandtries:5|rwreg:64|~14~1)
   -      3     -    A    09       DFFE                1    1    0    2  |lab1:32|regandtries:5|rwreg:64|Q1 (|lab1:32|regandtries:5|rwreg:64|~14~2)
   -      5     -    A    09       DFFE                1    1    0    2  |lab1:32|regandtries:5|rwreg:64|Q2 (|lab1:32|regandtries:5|rwreg:64|~14~3)
   -      2     -    A    09       DFFE                1    1    0    2  |lab1:32|regandtries:5|rwreg:64|Q3 (|lab1:32|regandtries:5|rwreg:64|~14~4)
   -      7     -    A    09       AND2                3    1    0    4  |lab1:32|regandtries:5|:32
   -      6     -    A    08        OR2                3    1    0    1  |lab1:32|regandtries:5|~52~1~1
   -      7     -    A    12        OR2                3    1    0    1  |lab1:32|regandtries:5|~52~2~1
   -      7     -    A    02        OR2                3    1    0    1  |lab1:32|regandtries:5|~52~3~1
   -      6     -    A    07        OR2                3    1    0    1  |lab1:32|regandtries:5|~52~4~1
   -      6     -    A    04        OR2                3    1    0    1  |lab1:32|regandtries:5|~53~1~1
   -      7     -    A    10        OR2                3    1    0    1  |lab1:32|regandtries:5|~53~2~1
   -      6     -    A    05        OR2                3    1    0    1  |lab1:32|regandtries:5|~53~3~1
   -      7     -    A    03        OR2                3    1    0    1  |lab1:32|regandtries:5|~53~4~1
   -      8     -    A    01       DFFE                1    1    0    2  |lab1:32|regandtries:6|rwreg:64|Q0 (|lab1:32|regandtries:6|rwreg:64|~14~1)
   -      3     -    A    01       DFFE                1    1    0    2  |lab1:32|regandtries:6|rwreg:64|Q1 (|lab1:32|regandtries:6|rwreg:64|~14~2)
   -      1     -    A    01       DFFE                1    1    0    2  |lab1:32|regandtries:6|rwreg:64|Q2 (|lab1:32|regandtries:6|rwreg:64|~14~3)
   -      2     -    A    07       DFFE                1    1    0    2  |lab1:32|regandtries:6|rwreg:64|Q3 (|lab1:32|regandtries:6|rwreg:64|~14~4)
   -      6     -    A    11       AND2                3    1    0    4  |lab1:32|regandtries:6|:32
   -      5     -    A    08        OR2                3    1    0    1  |lab1:32|regandtries:6|~52~1~1
   -      6     -    A    12        OR2                3    1    0    1  |lab1:32|regandtries:6|~52~2~1
   -      6     -    A    02        OR2                3    1    0    1  |lab1:32|regandtries:6|~52~3~1
   -      5     -    A    07        OR2                3    1    0    1  |lab1:32|regandtries:6|~52~4~1
   -      4     -    A    04        OR2                3    1    0    1  |lab1:32|regandtries:6|~53~1~1
   -      6     -    A    10        OR2                3    1    0    1  |lab1:32|regandtries:6|~53~2~1
   -      5     -    A    05        OR2                3    1    0    1  |lab1:32|regandtries:6|~53~3~1
   -      6     -    A    03        OR2                3    1    0    1  |lab1:32|regandtries:6|~53~4~1
   -      7     -    A    11       DFFE                1    1    0    2  |lab1:32|regandtries:7|rwreg:64|Q0 (|lab1:32|regandtries:7|rwreg:64|~14~1)
   -      1     -    A    22       DFFE                1    1    0    2  |lab1:32|regandtries:7|rwreg:64|Q1 (|lab1:32|regandtries:7|rwreg:64|~14~2)
   -      2     -    A    22       DFFE                1    1    0    2  |lab1:32|regandtries:7|rwreg:64|Q2 (|lab1:32|regandtries:7|rwreg:64|~14~3)
   -      6     -    A    22       DFFE                1    1    0    2  |lab1:32|regandtries:7|rwreg:64|Q3 (|lab1:32|regandtries:7|rwreg:64|~14~4)
   -      5     -    A    11       AND2                0    2    0    4  |lab1:32|regandtries:7|:32
   -      3     -    A    11       DFFE                1    1    0    2  |lab1:32|regandtries:8|rwreg:64|Q0 (|lab1:32|regandtries:8|rwreg:64|~14~1)
   -      4     -    A    09       DFFE                1    1    0    2  |lab1:32|regandtries:8|rwreg:64|Q1 (|lab1:32|regandtries:8|rwreg:64|~14~2)
   -      8     -    A    09       DFFE                1    1    0    2  |lab1:32|regandtries:8|rwreg:64|Q2 (|lab1:32|regandtries:8|rwreg:64|~14~3)
   -      6     -    A    09       DFFE                1    1    0    2  |lab1:32|regandtries:8|rwreg:64|Q3 (|lab1:32|regandtries:8|rwreg:64|~14~4)
   -      8     -    A    11       AND2                3    1    0    4  |lab1:32|regandtries:8|:32
   -      3     -    A    08        OR2                3    1    0    1  |lab1:32|regandtries:8|~52~1~1
   -      3     -    A    12        OR2                3    1    0    1  |lab1:32|regandtries:8|~52~2~1
   -      3     -    A    02        OR2                3    1    0    1  |lab1:32|regandtries:8|~52~3~1
   -      3     -    A    07        OR2                3    1    0    1  |lab1:32|regandtries:8|~52~4~1
   -      2     -    A    11        OR2                3    1    0    1  |lab1:32|regandtries:8|~53~1~1
   -      4     -    A    10        OR2                3    1    0    1  |lab1:32|regandtries:8|~53~2~1
   -      3     -    A    05        OR2                3    1    0    1  |lab1:32|regandtries:8|~53~3~1
   -      3     -    A    03        OR2                3    1    0    1  |lab1:32|regandtries:8|~53~4~1
   -      4     -    A    06       DFFE                1    1    0    2  |lab1:32|regandtries:9|rwreg:64|Q0 (|lab1:32|regandtries:9|rwreg:64|~14~1)
   -      3     -    A    06       DFFE                1    1    0    2  |lab1:32|regandtries:9|rwreg:64|Q1 (|lab1:32|regandtries:9|rwreg:64|~14~2)
   -      1     -    A    06       DFFE                1    1    0    2  |lab1:32|regandtries:9|rwreg:64|Q2 (|lab1:32|regandtries:9|rwreg:64|~14~3)
   -      2     -    A    06       DFFE                1    1    0    2  |lab1:32|regandtries:9|rwreg:64|Q3 (|lab1:32|regandtries:9|rwreg:64|~14~4)
   -      5     -    A    06       AND2                0    2    0    4  |lab1:32|regandtries:9|:32
   -      5     -    A    01       DFFE                1    1    0    2  |lab1:32|regandtries:10|rwreg:64|Q0 (|lab1:32|regandtries:10|rwreg:64|~14~1)
   -      2     -    A    01       DFFE                1    1    0    2  |lab1:32|regandtries:10|rwreg:64|Q1 (|lab1:32|regandtries:10|rwreg:64|~14~2)
   -      4     -    A    01       DFFE                1    1    0    2  |lab1:32|regandtries:10|rwreg:64|Q2 (|lab1:32|regandtries:10|rwreg:64|~14~3)
   -      6     -    A    01       DFFE                1    1    0    2  |lab1:32|regandtries:10|rwreg:64|Q3 (|lab1:32|regandtries:10|rwreg:64|~14~4)
   -      7     -    A    01       AND2                0    2    0    4  |lab1:32|regandtries:10|:32
   -      2     -    A    08        OR2    s           0    4    0    1  |lab1:32|regandtries:10|~52~1~1~1~2
   -      4     -    A    08        OR2    s           0    4    0    1  |lab1:32|regandtries:10|~52~1~1~1~3
   -      7     -    A    08        OR2    s           0    4    0    1  |lab1:32|regandtries:10|~52~1~1~1~4
   -      8     -    A    08        OR2                0    4    0    6  |lab1:32|regandtries:10|~52~1~1~1
   -      1     -    A    10        OR2    s           0    4    0    1  |lab1:32|regandtries:10|~52~2~1~1~2
   -      4     -    A    12        OR2    s           0    4    0    1  |lab1:32|regandtries:10|~52~2~1~1~3
   -      8     -    A    12        OR2    s           0    4    0    1  |lab1:32|regandtries:10|~52~2~1~1~4
   -      5     -    A    12        OR2                0    4    0    9  |lab1:32|regandtries:10|~52~2~1~1
   -      1     -    A    05        OR2    s           0    4    0    1  |lab1:32|regandtries:10|~52~3~1~1~2
   -      4     -    A    02        OR2    s           0    4    0    1  |lab1:32|regandtries:10|~52~3~1~1~3
   -      8     -    A    02        OR2    s           0    4    0    1  |lab1:32|regandtries:10|~52~3~1~1~4
   -      1     -    A    02        OR2                0    4    0    7  |lab1:32|regandtries:10|~52~3~1~1
   -      4     -    A    03        OR2    s           0    4    0    1  |lab1:32|regandtries:10|~52~4~1~1~2
   -      4     -    A    07        OR2    s           0    4    0    1  |lab1:32|regandtries:10|~52~4~1~1~3
   -      7     -    A    07        OR2    s           0    4    0    1  |lab1:32|regandtries:10|~52~4~1~1~4
   -      1     -    A    07        OR2                0    4    0    7  |lab1:32|regandtries:10|~52~4~1~1
   -      1     -    A    08        OR2    s           0    4    0    1  |lab1:32|regandtries:10|~53~1~1~1~2
   -      1     -    A    11        OR2    s           0    4    0    1  |lab1:32|regandtries:10|~53~1~1~1~3
   -      7     -    A    04        OR2    s           0    4    0    1  |lab1:32|regandtries:10|~53~1~1~1~4
   -      3     -    A    04        OR2                0    4    0    6  |lab1:32|regandtries:10|~53~1~1~1
   -      2     -    A    10        OR2    s           0    4    0    1  |lab1:32|regandtries:10|~53~2~1~1~2
   -      5     -    A    10        OR2    s           0    4    0    1  |lab1:32|regandtries:10|~53~2~1~1~3
   -      8     -    A    10        OR2    s           0    4    0    1  |lab1:32|regandtries:10|~53~2~1~1~4
   -      3     -    A    10        OR2                0    4    0    9  |lab1:32|regandtries:10|~53~2~1~1
   -      2     -    A    05        OR2    s           0    4    0    1  |lab1:32|regandtries:10|~53~3~1~1~2
   -      4     -    A    05        OR2    s           0    4    0    1  |lab1:32|regandtries:10|~53~3~1~1~3
   -      8     -    A    05        OR2    s           0    4    0    1  |lab1:32|regandtries:10|~53~3~1~1~4
   -      7     -    A    05        OR2                0    4    0    7  |lab1:32|regandtries:10|~53~3~1~1
   -      2     -    A    03        OR2    s           0    4    0    1  |lab1:32|regandtries:10|~53~4~1~1~2
   -      5     -    A    03        OR2    s           0    4    0    1  |lab1:32|regandtries:10|~53~4~1~1~3
   -      8     -    A    03        OR2    s           0    4    0    1  |lab1:32|regandtries:10|~53~4~1~1~4
   -      1     -    A    03        OR2                0    4    0    7  |lab1:32|regandtries:10|~53~4~1~1


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
* = PCI I/O is enabled
p = Packed register


Device-Specific Information:d:\education\bguir__labs_latest\bguir__labs\5_term\sifovm\labs\lab2\alu_rzu_bak\alu_rzu.rpt
alu_rzu

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      33/ 96( 34%)    27/ 48( 56%)     0/ 48(  0%)    6/16( 37%)      0/16(  0%)     0/16(  0%)
B:      29/ 96( 30%)    32/ 48( 66%)     0/ 48(  0%)    3/16( 18%)      6/16( 37%)     0/16(  0%)
C:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
02:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      2/24(  8%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
06:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:d:\education\bguir__labs_latest\bguir__labs\5_term\sifovm\labs\lab2\alu_rzu_bak\alu_rzu.rpt
alu_rzu

** CLOCK SIGNALS **

Type     Fan-out       Name
LCELL        4         |lab1:32|regandtries:1|:32
LCELL        4         |lab1:32|regandtries:2|:32
LCELL        4         |lab1:32|regandtries:5|:32
LCELL        4         |lab1:32|regandtries:6|:32
LCELL        4         |lab1:32|regandtries:7|:32
LCELL        4         |lab1:32|regandtries:8|:32
LCELL        4         |lab1:32|regandtries:9|:32
LCELL        4         |lab1:32|regandtries:10|:32


Device-Specific Information:d:\education\bguir__labs_latest\bguir__labs\5_term\sifovm\labs\lab2\alu_rzu_bak\alu_rzu.rpt
alu_rzu

** EQUATIONS **

C        : INPUT;
CTRL0    : INPUT;
CTRL1    : INPUT;
CTRL2    : INPUT;
DA0      : INPUT;
DA1      : INPUT;
DA2      : INPUT;
DB0      : INPUT;
DB1      : INPUT;
DB2      : INPUT;
D0       : INPUT;
D1       : INPUT;
D2       : INPUT;
D3       : INPUT;
ON       : INPUT;
PER      : INPUT;

-- Node name is 'C4' 
-- Equation name is 'C4', type is output 
C4       =  _LC4_B1;

-- Node name is 'F_OUT0' 
-- Equation name is 'F_OUT0', type is output 
F_OUT0   =  _LC6_B7;

-- Node name is 'F_OUT1' 
-- Equation name is 'F_OUT1', type is output 
F_OUT1   =  _LC2_B5;

-- Node name is 'F_OUT2' 
-- Equation name is 'F_OUT2', type is output 
F_OUT2   =  _LC3_B1;

-- Node name is 'F_OUT3' 
-- Equation name is 'F_OUT3', type is output 
F_OUT3   =  _LC6_B1;

-- Node name is 'F3' 
-- Equation name is 'F3', type is output 
F3       =  _LC7_B1;

-- Node name is 'OVR' 
-- Equation name is 'OVR', type is output 
OVR      =  _LC8_B18;

-- Node name is 'Z' 
-- Equation name is 'Z', type is output 
Z        =  _LC2_B18;

-- Node name is '|ALU0:22|LPM_ADD_SUB:341|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_B12', type is buried 
_LC3_B12 = LCELL( _EQ001);
  _EQ001 =  _LC3_A10 &  _LC5_A12
         #  _LC1_B7 &  _LC3_A10
         #  _LC1_B7 &  _LC5_A12;

-- Node name is '|ALU0:22|LPM_ADD_SUB:341|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_B8', type is buried 
_LC4_B8  = LCELL( _EQ002);
  _EQ002 =  _LC1_A2 &  _LC7_A5
         #  _LC1_A2 &  _LC3_B12
         #  _LC3_B12 &  _LC7_A5;

-- Node name is '|ALU0:22|LPM_ADD_SUB:341|addcore:adder|:56' from file "addcore.tdf" line 308, column 28
-- Equation name is '_LC1_B7', type is buried 
_LC1_B7  = LCELL( _EQ003);
  _EQ003 =  _LC3_A4 &  _LC8_A8;

-- Node name is '|ALU0:22|LPM_ADD_SUB:341|addcore:adder|:81' from file "addcore.tdf" line 315, column 26
-- Equation name is '_LC2_B9', type is buried 
_LC2_B9  = LCELL( _EQ004);
  _EQ004 = !_LC3_A4 &  _LC8_A8
         #  _LC3_A4 & !_LC8_A8;

-- Node name is '|ALU0:22|LPM_ADD_SUB:341|addcore:adder|:89' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC7_B12', type is buried 
_LC7_B12 = LCELL( _EQ005);
  _EQ005 =  _LC1_B8 & !_LC3_A10 & !_LC5_A12
         # !_LC1_B7 &  _LC1_B8 & !_LC3_A10
         # !_LC1_B7 &  _LC1_B8 & !_LC5_A12
         # !_LC1_B8 &  _LC3_A10 &  _LC5_A12
         #  _LC1_B7 & !_LC1_B8 &  _LC3_A10
         #  _LC1_B7 & !_LC1_B8 &  _LC5_A12;

-- Node name is '|ALU0:22|LPM_ADD_SUB:341|addcore:adder|:90' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC8_B1', type is buried 
_LC8_B1  = LCELL( _EQ006);
  _EQ006 = !_LC4_B8 &  _LC7_B11
         #  _LC4_B8 & !_LC7_B11;

-- Node name is '|ALU0:22|LPM_ADD_SUB:343|addcore:adder|:59' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_B1', type is buried 
_LC1_B1  = LCELL( _EQ007);
  _EQ007 = !_LC1_B7 &  _LC2_B9 &  _LC4_B12 &  PER
         #  _LC1_B7 &  _LC2_B9 & !_LC4_B12 &  PER;

-- Node name is '|ALU0:22|LPM_ADD_SUB:343|addcore:adder|:63' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_B1', type is buried 
_LC2_B1  = LCELL( _EQ008);
  _EQ008 =  _LC1_B1 &  _LC7_B12;

-- Node name is '|ALU0:22|LPM_ADD_SUB:343|addcore:adder|:75' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC8_B5', type is buried 
_LC8_B5  = LCELL( _EQ009);
  _EQ009 =  _LC1_B7 &  _LC2_B9 &  _LC4_B12 &  PER
         # !_LC1_B7 &  _LC2_B9 & !_LC4_B12 &  PER
         # !_LC1_B7 & !_LC2_B9 &  _LC4_B12
         # !_LC1_B7 &  _LC4_B12 & !PER
         #  _LC1_B7 & !_LC2_B9 & !_LC4_B12
         #  _LC1_B7 & !_LC4_B12 & !PER;

-- Node name is '|ALU0:22|LPM_ADD_SUB:343|addcore:adder|:78' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC5_B1', type is buried 
_LC5_B1  = LCELL( _EQ010);
  _EQ010 = !_LC1_A3 &  _LC1_A7 &  _LC4_B8
         #  _LC1_A3 & !_LC1_A7 &  _LC4_B8
         #  _LC1_A3 &  _LC1_A7 & !_LC4_B8
         #  _LC1_A3 &  _LC1_A7 & !_LC2_B1
         #  _LC1_A7 & !_LC2_B1 &  _LC4_B8
         #  _LC1_A3 & !_LC2_B1 &  _LC4_B8
         # !_LC1_A3 &  _LC2_B1 &  _LC4_B8
         # !_LC1_A3 &  _LC1_A7 &  _LC2_B1
         #  _LC1_A3 & !_LC1_A7 &  _LC2_B1;

-- Node name is '|ALU0:22|LPM_ADD_SUB:393|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_B12', type is buried 
!_LC1_B12 = _LC1_B12~NOT;
_LC1_B12~NOT = LCELL( _EQ011);
  _EQ011 = !_LC3_A10 &  _LC5_A12
         # !_LC3_A4 & !_LC3_A10 &  _LC8_A8
         # !_LC3_A4 &  _LC5_A12 &  _LC8_A8;

-- Node name is '|ALU0:22|LPM_ADD_SUB:393|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_B8', type is buried 
!_LC3_B8 = _LC3_B8~NOT;
_LC3_B8~NOT = LCELL( _EQ012);
  _EQ012 =  _LC1_A2 & !_LC7_A5
         #  _LC1_A2 & !_LC1_B12
         # !_LC1_B12 & !_LC7_A5;

-- Node name is '|ALU0:22|LPM_ADD_SUB:393|addcore:adder|:88' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC5_B9', type is buried 
_LC5_B9  = LCELL( _EQ013);
  _EQ013 =  _LC4_B12 & !_LC8_A8
         #  _LC3_A4 &  _LC4_B12
         # !_LC3_A4 & !_LC4_B12 &  _LC8_A8;

-- Node name is '|ALU0:22|LPM_ADD_SUB:393|addcore:adder|:89' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC8_B12', type is buried 
_LC8_B12 = LCELL( _EQ014);
  _EQ014 =  _LC1_B8 &  _LC1_B12
         # !_LC1_B8 & !_LC1_B12;

-- Node name is '|ALU0:22|LPM_ADD_SUB:393|addcore:adder|:90' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_B10', type is buried 
_LC2_B10 = LCELL( _EQ015);
  _EQ015 = !_LC3_B8 & !_LC7_B11
         #  _LC3_B8 &  _LC7_B11;

-- Node name is '|ALU0:22|LPM_ADD_SUB:394|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_B4', type is buried 
_LC2_B4  = LCELL( _EQ016);
  _EQ016 =  _LC5_B9
         #  _LC2_B9;

-- Node name is '|ALU0:22|LPM_ADD_SUB:396|addcore:adder|:59' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_B4', type is buried 
!_LC1_B4 = _LC1_B4~NOT;
_LC1_B4~NOT = LCELL( _EQ017);
  _EQ017 =  _LC5_B9
         #  _LC2_B9
         # !PER;

-- Node name is '|ALU0:22|LPM_ADD_SUB:396|addcore:adder|:63' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_B10', type is buried 
!_LC1_B10 = _LC1_B10~NOT;
_LC1_B10~NOT = LCELL( _EQ018);
  _EQ018 = !_LC1_B4
         #  _LC8_B12;

-- Node name is '|ALU0:22|LPM_ADD_SUB:396|addcore:adder|:76' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC8_B6', type is buried 
_LC8_B6  = LCELL( _EQ019);
  _EQ019 =  _LC1_B4 &  _LC2_B4 & !_LC8_B12
         # !_LC1_B4 & !_LC2_B4 & !_LC8_B12
         # !_LC1_B4 &  _LC2_B4 &  _LC8_B12
         #  _LC1_B4 & !_LC2_B4 &  _LC8_B12;

-- Node name is '|ALU0:22|LPM_ADD_SUB:396|addcore:adder|:77' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC7_B6', type is buried 
_LC7_B6  = LCELL( _EQ020);
  _EQ020 =  _LC1_B4 &  _LC2_B4 & !_LC2_B10 & !_LC8_B12
         #  _LC1_B4 & !_LC2_B4 &  _LC2_B10
         #  _LC2_B10 &  _LC8_B12
         # !_LC1_B4 &  _LC2_B4 &  _LC2_B10
         # !_LC1_B4 & !_LC2_B4 & !_LC2_B10 & !_LC8_B12;

-- Node name is '|ALU0:22|LPM_ADD_SUB:396|addcore:adder|~78~1' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC8_B10', type is buried 
-- synthesized logic cell 
_LC8_B10 = LCELL( _EQ021);
  _EQ021 =  _LC1_A3 & !_LC1_A7 &  _LC3_B8
         #  _LC1_A3 & !_LC1_A7 & !_LC1_B10
         # !_LC1_A7 & !_LC1_B10 &  _LC3_B8
         #  _LC1_A3 & !_LC1_B10 &  _LC3_B8
         # !_LC1_A3 &  _LC1_A7 &  _LC1_B10 & !_LC3_B8;

-- Node name is '|ALU0:22|LPM_ADD_SUB:396|addcore:adder|:78' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC5_B6', type is buried 
_LC5_B6  = LCELL( _EQ022);
  _EQ022 =  _LC2_B10 & !_LC8_B10
         #  _LC2_B4 & !_LC8_B10
         # !_LC8_B10 &  _LC8_B12
         # !_LC2_B4 & !_LC2_B10 &  _LC8_B10 & !_LC8_B12;

-- Node name is '|ALU0:22|LPM_ADD_SUB:446|addcore:adder|pcarry0' from file "addcore.tdf" line 308, column 64
-- Equation name is '_LC6_B9', type is buried 
!_LC6_B9 = _LC6_B9~NOT;
_LC6_B9~NOT = LCELL( _EQ023);
  _EQ023 =  _LC3_A4 & !_LC8_A8;

-- Node name is '|ALU0:22|LPM_ADD_SUB:446|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_B12', type is buried 
!_LC5_B12 = _LC5_B12~NOT;
_LC5_B12~NOT = LCELL( _EQ024);
  _EQ024 =  _LC3_A10 & !_LC5_A12
         #  _LC3_A10 & !_LC6_B9
         # !_LC5_A12 & !_LC6_B9;

-- Node name is '|ALU0:22|LPM_ADD_SUB:446|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_B8', type is buried 
!_LC2_B8 = _LC2_B8~NOT;
_LC2_B8~NOT = LCELL( _EQ025);
  _EQ025 = !_LC1_A2 &  _LC7_A5
         # !_LC1_A2 & !_LC5_B12
         # !_LC5_B12 &  _LC7_A5;

-- Node name is '|ALU0:22|LPM_ADD_SUB:446|addcore:adder|:89' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC6_B12', type is buried 
_LC6_B12 = LCELL( _EQ026);
  _EQ026 =  _LC1_B8 & !_LC3_A10 &  _LC6_B9
         #  _LC1_B8 &  _LC5_A12 &  _LC6_B9
         #  _LC1_B8 & !_LC3_A10 &  _LC5_A12
         # !_LC1_B8 &  _LC3_A10 & !_LC5_A12
         # !_LC1_B8 &  _LC3_A10 & !_LC6_B9
         # !_LC1_B8 & !_LC5_A12 & !_LC6_B9;

-- Node name is '|ALU0:22|LPM_ADD_SUB:446|addcore:adder|:90' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_B11', type is buried 
_LC1_B11 = LCELL( _EQ027);
  _EQ027 =  _LC2_B8 &  _LC7_B11
         # !_LC2_B8 & !_LC7_B11;

-- Node name is '|ALU0:22|LPM_ADD_SUB:447|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_B9', type is buried 
_LC8_B9  = LCELL( _EQ028);
  _EQ028 =  _LC4_B12 &  _LC6_B9
         # !_LC4_B12 & !_LC6_B9
         #  _LC2_B9;

-- Node name is '|ALU0:22|LPM_ADD_SUB:447|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_B9', type is buried 
_LC1_B9  = LCELL( _EQ029);
  _EQ029 =  _LC4_B12 &  _LC6_B9
         # !_LC4_B12 & !_LC6_B9
         #  _LC2_B9
         #  _LC6_B12;

-- Node name is '|ALU0:22|LPM_ADD_SUB:449|addcore:adder|:59' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_B9', type is buried 
!_LC7_B9 = _LC7_B9~NOT;
_LC7_B9~NOT = LCELL( _EQ030);
  _EQ030 =  _LC4_B12 &  _LC6_B9
         # !_LC4_B12 & !_LC6_B9
         #  _LC2_B9
         # !PER;

-- Node name is '|ALU0:22|LPM_ADD_SUB:449|addcore:adder|:63' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_B9', type is buried 
!_LC4_B9 = _LC4_B9~NOT;
_LC4_B9~NOT = LCELL( _EQ031);
  _EQ031 = !_LC7_B9
         #  _LC6_B12;

-- Node name is '|ALU0:22|LPM_ADD_SUB:449|addcore:adder|:75' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC5_B5', type is buried 
_LC5_B5  = LCELL( _EQ032);
  _EQ032 =  _LC2_B9 &  _LC4_B12 &  _LC6_B9
         #  _LC2_B9 & !_LC4_B12 & !_LC6_B9
         #  _LC4_B12 &  _LC6_B9 &  PER
         # !_LC4_B12 & !_LC6_B9 &  PER
         # !_LC2_B9 & !_LC4_B12 &  _LC6_B9 & !PER
         # !_LC2_B9 &  _LC4_B12 & !_LC6_B9 & !PER;

-- Node name is '|ALU0:22|LPM_ADD_SUB:449|addcore:adder|~78~1' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC2_B11', type is buried 
-- synthesized logic cell 
_LC2_B11 = LCELL( _EQ033);
  _EQ033 = !_LC1_A3 &  _LC1_A7 &  _LC2_B8
         #  _LC1_A7 &  _LC2_B8 & !_LC4_B9
         # !_LC1_A3 &  _LC2_B8 & !_LC4_B9
         # !_LC1_A3 &  _LC1_A7 & !_LC4_B9
         #  _LC1_A3 & !_LC1_A7 & !_LC2_B8 &  _LC4_B9;

-- Node name is '|ALU0:22|:256' 
-- Equation name is '_LC8_B2', type is buried 
_LC8_B2  = LCELL( _EQ034);
  _EQ034 = !CTRL0 & !CTRL1 & !CTRL2;

-- Node name is '|ALU0:22|:263' 
-- Equation name is '_LC7_B2', type is buried 
_LC7_B2  = LCELL( _EQ035);
  _EQ035 =  CTRL0 & !CTRL1 & !CTRL2;

-- Node name is '|ALU0:22|:270' 
-- Equation name is '_LC1_B2', type is buried 
_LC1_B2  = LCELL( _EQ036);
  _EQ036 = !CTRL0 &  CTRL1 & !CTRL2;

-- Node name is '|ALU0:22|:277' 
-- Equation name is '_LC6_B2', type is buried 
_LC6_B2  = LCELL( _EQ037);
  _EQ037 =  CTRL0 &  CTRL1 & !CTRL2;

-- Node name is '|ALU0:22|:284' 
-- Equation name is '_LC2_B2', type is buried 
_LC2_B2  = LCELL( _EQ038);
  _EQ038 = !CTRL0 & !CTRL1 &  CTRL2;

-- Node name is '|ALU0:22|:291' 
-- Equation name is '_LC3_B2', type is buried 
_LC3_B2  = LCELL( _EQ039);
  _EQ039 =  CTRL0 & !CTRL1 &  CTRL2;

-- Node name is '|ALU0:22|:298' 
-- Equation name is '_LC5_B2', type is buried 
_LC5_B2  = LCELL( _EQ040);
  _EQ040 = !CTRL0 &  CTRL1 &  CTRL2;

-- Node name is '|ALU0:22|:305' 
-- Equation name is '_LC4_B2', type is buried 
_LC4_B2  = LCELL( _EQ041);
  _EQ041 =  CTRL0 &  CTRL1 &  CTRL2;

-- Node name is '|ALU0:22|:486' 
-- Equation name is '_LC8_B11', type is buried 
_LC8_B11 = LCELL( _EQ042);
  _EQ042 =  _LC1_A7
         #  _LC1_A3;

-- Node name is '|ALU0:22|:487' 
-- Equation name is '_LC8_B8', type is buried 
_LC8_B8  = LCELL( _EQ043);
  _EQ043 =  _LC1_A2
         #  _LC7_A5;

-- Node name is '|ALU0:22|:616' 
-- Equation name is '_LC7_B11', type is buried 
_LC7_B11 = LCELL( _EQ044);
  _EQ044 = !_LC1_A3 &  _LC1_A7
         #  _LC1_A3 & !_LC1_A7;

-- Node name is '|ALU0:22|:617' 
-- Equation name is '_LC1_B8', type is buried 
_LC1_B8  = LCELL( _EQ045);
  _EQ045 =  _LC1_A2 & !_LC7_A5
         # !_LC1_A2 &  _LC7_A5;

-- Node name is '|ALU0:22|:618' 
-- Equation name is '_LC4_B12', type is buried 
_LC4_B12 = LCELL( _EQ046);
  _EQ046 =  _LC3_A10 & !_LC5_A12
         # !_LC3_A10 &  _LC5_A12;

-- Node name is '|ALU0:22|:720' 
-- Equation name is '_LC4_B6', type is buried 
_LC4_B6  = LCELL( _EQ047);
  _EQ047 =  _LC1_B2 &  _LC1_B9 & !_LC2_B11
         #  _LC1_B2 &  _LC1_B11 & !_LC2_B11
         #  _LC1_B2 & !_LC1_B9 & !_LC1_B11 &  _LC2_B11;

-- Node name is '|ALU0:22|:721' 
-- Equation name is '_LC2_B15', type is buried 
_LC2_B15 = LCELL( _EQ048);
  _EQ048 = !CTRL1 & !CTRL2 &  _LC4_B1
         #  CTRL0 &  CTRL1 &  CTRL2;

-- Node name is '|ALU0:22|:725' 
-- Equation name is '_LC3_B6', type is buried 
_LC3_B6  = LCELL( _EQ049);
  _EQ049 =  _LC2_B15 & !_LC7_B2
         #  _LC4_B6 & !_LC7_B2
         #  _LC5_B6 &  _LC7_B2;

-- Node name is '|ALU0:22|:731' 
-- Equation name is '_LC4_B1', type is buried 
_LC4_B1  = LCELL( _EQ050);
  _EQ050 =  _LC3_B6 & !_LC8_B2
         #  _LC5_B1 &  _LC8_B2;

-- Node name is '|ALU0:22|:740' 
-- Equation name is '_LC3_B11', type is buried 
_LC3_B11 = LCELL( _EQ051);
  _EQ051 = !_LC4_B2 & !_LC5_B2 &  _LC7_B1
         #  _LC4_B2 & !_LC5_B2 & !_LC7_B11
         #  _LC5_B2 &  _LC7_B11;

-- Node name is '|ALU0:22|:743' 
-- Equation name is '_LC4_B11', type is buried 
_LC4_B11 = LCELL( _EQ052);
  _EQ052 = !_LC3_B2 &  _LC3_B11
         #  _LC1_A3 & !_LC1_A7 &  _LC3_B2;

-- Node name is '|ALU0:22|:746' 
-- Equation name is '_LC5_B11', type is buried 
_LC5_B11 = LCELL( _EQ053);
  _EQ053 = !_LC2_B2 &  _LC4_B11
         #  _LC1_A3 &  _LC1_A7 &  _LC2_B2;

-- Node name is '|ALU0:22|:753' 
-- Equation name is '_LC6_B6', type is buried 
_LC6_B6  = LCELL( _EQ054);
  _EQ054 =  _LC1_B2 &  _LC1_B9 & !_LC1_B11 &  _LC4_B9
         #  _LC1_B2 & !_LC1_B9 &  _LC1_B11 &  _LC4_B9
         #  _LC1_B2 &  _LC1_B9 &  _LC1_B11 & !_LC4_B9
         #  _LC1_B2 & !_LC1_B9 & !_LC1_B11 & !_LC4_B9;

-- Node name is '|ALU0:22|:754' 
-- Equation name is '_LC6_B11', type is buried 
_LC6_B11 = LCELL( _EQ055);
  _EQ055 = !_LC1_B2 &  _LC5_B11 & !_LC6_B2
         # !_LC1_B2 &  _LC6_B2 &  _LC8_B11;

-- Node name is '|ALU0:22|:755' 
-- Equation name is '_LC2_B6', type is buried 
_LC2_B6  = LCELL( _EQ056);
  _EQ056 =  _LC6_B11 & !_LC7_B2
         #  _LC6_B6 & !_LC7_B2
         #  _LC7_B2 &  _LC7_B6;

-- Node name is '|ALU0:22|~758~1' 
-- Equation name is '_LC6_B1', type is buried 
-- synthesized logic cell 
_LC6_B1  = LCELL( _EQ057);
  _EQ057 =  _LC2_B6 & !_LC8_B2
         # !_LC2_B1 &  _LC8_B1 &  _LC8_B2
         #  _LC2_B1 & !_LC8_B1 &  _LC8_B2;

-- Node name is '|ALU0:22|:758' 
-- Equation name is '_LC7_B1', type is buried 
_LC7_B1  = LCELL( _EQ058);
  _EQ058 =  _LC2_B6 & !_LC8_B2
         # !_LC2_B1 &  _LC8_B1 &  _LC8_B2
         #  _LC2_B1 & !_LC8_B1 &  _LC8_B2;

-- Node name is '|ALU0:22|:767' 
-- Equation name is '_LC2_B12', type is buried 
_LC2_B12 = LCELL( _EQ059);
  _EQ059 =  _LC3_B1 & !_LC4_B2 & !_LC5_B2
         # !_LC1_B8 &  _LC4_B2 & !_LC5_B2
         #  _LC1_B8 &  _LC5_B2;

-- Node name is '|ALU0:22|:770' 
-- Equation name is '_LC6_B8', type is buried 
_LC6_B8  = LCELL( _EQ060);
  _EQ060 =  _LC2_B12 & !_LC3_B2
         # !_LC1_A2 &  _LC3_B2 &  _LC7_A5;

-- Node name is '|ALU0:22|:773' 
-- Equation name is '_LC7_B8', type is buried 
_LC7_B8  = LCELL( _EQ061);
  _EQ061 = !_LC2_B2 &  _LC6_B8
         #  _LC1_A2 &  _LC2_B2 &  _LC7_A5;

-- Node name is '|ALU0:22|:780' 
-- Equation name is '_LC3_B9', type is buried 
_LC3_B9  = LCELL( _EQ062);
  _EQ062 =  _LC1_B2 & !_LC6_B12 &  _LC7_B9 &  _LC8_B9
         #  _LC1_B2 & !_LC6_B12 & !_LC7_B9 & !_LC8_B9
         #  _LC1_B2 &  _LC6_B12 & !_LC7_B9 &  _LC8_B9
         #  _LC1_B2 &  _LC6_B12 &  _LC7_B9 & !_LC8_B9;

-- Node name is '|ALU0:22|:781' 
-- Equation name is '_LC5_B8', type is buried 
_LC5_B8  = LCELL( _EQ063);
  _EQ063 = !_LC1_B2 & !_LC6_B2 &  _LC7_B8
         # !_LC1_B2 &  _LC6_B2 &  _LC8_B8;

-- Node name is '|ALU0:22|:782' 
-- Equation name is '_LC1_B6', type is buried 
_LC1_B6  = LCELL( _EQ064);
  _EQ064 =  _LC5_B8 & !_LC7_B2
         #  _LC3_B9 & !_LC7_B2
         #  _LC7_B2 &  _LC8_B6;

-- Node name is '|ALU0:22|:785' 
-- Equation name is '_LC3_B1', type is buried 
_LC3_B1  = LCELL( _EQ065);
  _EQ065 =  _LC1_B6 & !_LC8_B2
         #  _LC1_B1 & !_LC7_B12 &  _LC8_B2
         # !_LC1_B1 &  _LC7_B12 &  _LC8_B2;

-- Node name is '|ALU0:22|:794' 
-- Equation name is '_LC8_B3', type is buried 
_LC8_B3  = LCELL( _EQ066);
  _EQ066 =  _LC2_B5 & !_LC4_B2 & !_LC5_B2
         #  _LC4_B2 & !_LC4_B12 & !_LC5_B2
         #  _LC4_B12 &  _LC5_B2;

-- Node name is '|ALU0:22|:797' 
-- Equation name is '_LC1_B5', type is buried 
_LC1_B5  = LCELL( _EQ067);
  _EQ067 = !_LC3_B2 &  _LC8_B3
         #  _LC3_A10 &  _LC3_B2 & !_LC5_A12;

-- Node name is '|ALU0:22|:800' 
-- Equation name is '_LC3_B5', type is buried 
_LC3_B5  = LCELL( _EQ068);
  _EQ068 =  _LC1_B5 & !_LC2_B2
         #  _LC2_B2 &  _LC3_A10 &  _LC5_A12;

-- Node name is '|ALU0:22|:803' 
-- Equation name is '_LC4_B5', type is buried 
_LC4_B5  = LCELL( _EQ069);
  _EQ069 =  _LC3_B5 & !_LC6_B2
         #  _LC3_A10 &  _LC6_B2
         #  _LC5_A12 &  _LC6_B2;

-- Node name is '|ALU0:22|:810' 
-- Equation name is '_LC7_B5', type is buried 
_LC7_B5  = LCELL( _EQ070);
  _EQ070 = !_LC2_B9 & !_LC5_B9 &  _LC7_B2 & !PER
         #  _LC2_B9 &  _LC5_B9 &  _LC7_B2
         #  _LC5_B9 &  _LC7_B2 &  PER;

-- Node name is '|ALU0:22|:811' 
-- Equation name is '_LC6_B5', type is buried 
_LC6_B5  = LCELL( _EQ071);
  _EQ071 = !_LC1_B2 &  _LC4_B5 & !_LC7_B2
         #  _LC1_B2 &  _LC5_B5 & !_LC7_B2;

-- Node name is '|ALU0:22|:812' 
-- Equation name is '_LC2_B5', type is buried 
_LC2_B5  = LCELL( _EQ072);
  _EQ072 =  _LC6_B5 & !_LC8_B2
         #  _LC7_B5 & !_LC8_B2
         #  _LC8_B2 &  _LC8_B5;

-- Node name is '|ALU0:22|:821' 
-- Equation name is '_LC2_B7', type is buried 
_LC2_B7  = LCELL( _EQ073);
  _EQ073 = !_LC4_B2 & !_LC5_B2 &  _LC6_B7
         # !_LC2_B9 &  _LC4_B2 & !_LC5_B2
         #  _LC2_B9 &  _LC5_B2;

-- Node name is '|ALU0:22|:824' 
-- Equation name is '_LC3_B7', type is buried 
_LC3_B7  = LCELL( _EQ074);
  _EQ074 =  _LC2_B7 & !_LC3_B2
         #  _LC3_B2 & !_LC6_B9;

-- Node name is '|ALU0:22|:827' 
-- Equation name is '_LC4_B7', type is buried 
_LC4_B7  = LCELL( _EQ075);
  _EQ075 = !_LC2_B2 &  _LC3_B7
         #  _LC1_B7 &  _LC2_B2;

-- Node name is '|ALU0:22|:830' 
-- Equation name is '_LC5_B7', type is buried 
_LC5_B7  = LCELL( _EQ076);
  _EQ076 =  _LC4_B7 & !_LC6_B2
         #  _LC6_B2 &  _LC8_A8
         #  _LC3_A4 &  _LC6_B2;

-- Node name is '|ALU0:22|:833' 
-- Equation name is '_LC7_B7', type is buried 
_LC7_B7  = LCELL( _EQ077);
  _EQ077 = !_LC1_B2 &  _LC5_B7
         #  _LC1_B2 &  _LC2_B9 &  PER
         #  _LC1_B2 & !_LC2_B9 & !PER;

-- Node name is '|ALU0:22|:836' 
-- Equation name is '_LC8_B7', type is buried 
_LC8_B7  = LCELL( _EQ078);
  _EQ078 = !_LC7_B2 &  _LC7_B7
         #  _LC2_B9 &  _LC7_B2 &  PER
         # !_LC2_B9 &  _LC7_B2 & !PER;

-- Node name is '|ALU0:22|:839' 
-- Equation name is '_LC6_B7', type is buried 
_LC6_B7  = LCELL( _EQ079);
  _EQ079 = !_LC8_B2 &  _LC8_B7
         #  _LC2_B9 &  _LC8_B2 & !PER
         # !_LC2_B9 &  _LC8_B2 &  PER;

-- Node name is '|ALU0:22|:928' 
-- Equation name is '_LC8_B18', type is buried 
_LC8_B18 = LCELL( _EQ080);
  _EQ080 =  _LC3_B1 & !_LC7_B1
         # !_LC3_B1 &  _LC7_B1;

-- Node name is '|ALU0:22|:1006' 
-- Equation name is '_LC2_B18', type is buried 
_LC2_B18 = LCELL( _EQ081);
  _EQ081 = !_LC2_B5 & !_LC3_B1 & !_LC6_B7 & !_LC7_B1;

-- Node name is '|lab1:32|dec:39|:7' = '|lab1:32|dec:39|Y0' 
-- Equation name is '_LC6_A14', type is buried 
_LC6_A14 = LCELL( _EQ082);
  _EQ082 = !DB0 & !DB1 & !DB2;

-- Node name is '|lab1:32|dec:39|:9' = '|lab1:32|dec:39|Y1' 
-- Equation name is '_LC3_A14', type is buried 
_LC3_A14 = LCELL( _EQ083);
  _EQ083 =  DB0 & !DB1 & !DB2;

-- Node name is '|lab1:32|dec:39|:12' = '|lab1:32|dec:39|Y4' 
-- Equation name is '_LC4_A11', type is buried 
_LC4_A11 = LCELL( _EQ084);
  _EQ084 = !DB0 & !DB1 &  DB2;

-- Node name is '|lab1:32|dec:39|:14' = '|lab1:32|dec:39|Y6' 
-- Equation name is '_LC2_A14', type is buried 
_LC2_A14 = LCELL( _EQ085);
  _EQ085 = !DB0 &  DB1 &  DB2;

-- Node name is '|lab1:32|dec:39|:15' = '|lab1:32|dec:39|Y7' 
-- Equation name is '_LC8_A14', type is buried 
_LC8_A14 = LCELL( _EQ086);
  _EQ086 =  DB0 &  DB1 &  DB2;

-- Node name is '|lab1:32|dec:40|:7' = '|lab1:32|dec:40|Y0' 
-- Equation name is '_LC3_A13', type is buried 
!_LC3_A13 = _LC3_A13~NOT;
_LC3_A13~NOT = LCELL( _EQ087);
  _EQ087 =  DA1
         #  DA0
         #  DA2;

-- Node name is '|lab1:32|dec:40|:9' = '|lab1:32|dec:40|Y1' 
-- Equation name is '_LC2_A13', type is buried 
!_LC2_A13 = _LC2_A13~NOT;
_LC2_A13~NOT = LCELL( _EQ088);
  _EQ088 =  DA1
         # !DA0
         #  DA2;

-- Node name is '|lab1:32|dec:40|:12' = '|lab1:32|dec:40|Y4' 
-- Equation name is '_LC1_A13', type is buried 
!_LC1_A13 = _LC1_A13~NOT;
_LC1_A13~NOT = LCELL( _EQ089);
  _EQ089 =  DA1
         #  DA0
         # !DA2;

-- Node name is '|lab1:32|dec:40|:14' = '|lab1:32|dec:40|Y6' 
-- Equation name is '_LC4_A13', type is buried 
!_LC4_A13 = _LC4_A13~NOT;
_LC4_A13~NOT = LCELL( _EQ090);
  _EQ090 = !DA1
         #  DA0
         # !DA2;

-- Node name is '|lab1:32|dec:40|:15' = '|lab1:32|dec:40|Y7' 
-- Equation name is '_LC8_A13', type is buried 
!_LC8_A13 = _LC8_A13~NOT;
_LC8_A13~NOT = LCELL( _EQ091);
  _EQ091 = !DA2
         # !DA1
         # !DA0;

-- Node name is '|lab1:32|regandtries:1|rwreg:64|~14~1' = '|lab1:32|regandtries:1|rwreg:64|Q0' 
-- Equation name is '_LC8_A23', type is buried 
_LC8_A23 = DFFE( D0,  _LC8_A4,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:1|rwreg:64|~14~2' = '|lab1:32|regandtries:1|rwreg:64|Q1' 
-- Equation name is '_LC1_A12', type is buried 
_LC1_A12 = DFFE( D1,  _LC8_A4,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:1|rwreg:64|~14~3' = '|lab1:32|regandtries:1|rwreg:64|Q2' 
-- Equation name is '_LC5_A2', type is buried 
_LC5_A2  = DFFE( D2,  _LC8_A4,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:1|rwreg:64|~14~4' = '|lab1:32|regandtries:1|rwreg:64|Q3' 
-- Equation name is '_LC4_A23', type is buried 
_LC4_A23 = DFFE( D3,  _LC8_A4,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:1|~32~1' 
-- Equation name is '_LC2_A4', type is buried 
-- synthesized logic cell 
_LC2_A4  = LCELL( _EQ092);
  _EQ092 =  C &  ON;

-- Node name is '|lab1:32|regandtries:1|:32' 
-- Equation name is '_LC8_A4', type is buried 
_LC8_A4  = LCELL( _EQ093);
  _EQ093 =  C &  _LC6_A14 &  ON;

-- Node name is '|lab1:32|regandtries:2|rwreg:64|~14~1' = '|lab1:32|regandtries:2|rwreg:64|Q0' 
-- Equation name is '_LC1_A4', type is buried 
_LC1_A4  = DFFE( D0,  _LC5_A4,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:2|rwreg:64|~14~2' = '|lab1:32|regandtries:2|rwreg:64|Q1' 
-- Equation name is '_LC2_A12', type is buried 
_LC2_A12 = DFFE( D1,  _LC5_A4,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:2|rwreg:64|~14~3' = '|lab1:32|regandtries:2|rwreg:64|Q2' 
-- Equation name is '_LC2_A2', type is buried 
_LC2_A2  = DFFE( D2,  _LC5_A4,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:2|rwreg:64|~14~4' = '|lab1:32|regandtries:2|rwreg:64|Q3' 
-- Equation name is '_LC8_A7', type is buried 
_LC8_A7  = DFFE( D3,  _LC5_A4,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:2|:32' 
-- Equation name is '_LC5_A4', type is buried 
_LC5_A4  = LCELL( _EQ094);
  _EQ094 =  C &  _LC3_A14 &  ON;

-- Node name is '|lab1:32|regandtries:5|rwreg:64|~14~1' = '|lab1:32|regandtries:5|rwreg:64|Q0' 
-- Equation name is '_LC1_A9', type is buried 
_LC1_A9  = DFFE( D0,  _LC7_A9,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:5|rwreg:64|~14~2' = '|lab1:32|regandtries:5|rwreg:64|Q1' 
-- Equation name is '_LC3_A9', type is buried 
_LC3_A9  = DFFE( D1,  _LC7_A9,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:5|rwreg:64|~14~3' = '|lab1:32|regandtries:5|rwreg:64|Q2' 
-- Equation name is '_LC5_A9', type is buried 
_LC5_A9  = DFFE( D2,  _LC7_A9,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:5|rwreg:64|~14~4' = '|lab1:32|regandtries:5|rwreg:64|Q3' 
-- Equation name is '_LC2_A9', type is buried 
_LC2_A9  = DFFE( D3,  _LC7_A9,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:5|:32' 
-- Equation name is '_LC7_A9', type is buried 
_LC7_A9  = LCELL( _EQ095);
  _EQ095 = !DB0 &  DB1 & !DB2 &  _LC2_A4;

-- Node name is '|lab1:32|regandtries:5|~52~1~1' 
-- Equation name is '_LC6_A8', type is buried 
_LC6_A8  = LCELL( _EQ096);
  _EQ096 = !DA1
         #  DA0
         #  DA2
         #  _LC1_A9;

-- Node name is '|lab1:32|regandtries:5|~52~2~1' 
-- Equation name is '_LC7_A12', type is buried 
_LC7_A12 = LCELL( _EQ097);
  _EQ097 =  _LC3_A9
         # !DA1
         #  DA0
         #  DA2;

-- Node name is '|lab1:32|regandtries:5|~52~3~1' 
-- Equation name is '_LC7_A2', type is buried 
_LC7_A2  = LCELL( _EQ098);
  _EQ098 = !DA1
         #  DA0
         #  DA2
         #  _LC5_A9;

-- Node name is '|lab1:32|regandtries:5|~52~4~1' 
-- Equation name is '_LC6_A7', type is buried 
_LC6_A7  = LCELL( _EQ099);
  _EQ099 = !DA1
         #  DA0
         #  DA2
         #  _LC2_A9;

-- Node name is '|lab1:32|regandtries:5|~53~1~1' 
-- Equation name is '_LC6_A4', type is buried 
_LC6_A4  = LCELL( _EQ100);
  _EQ100 =  _LC1_A9
         # !DB1
         #  DB0
         #  DB2;

-- Node name is '|lab1:32|regandtries:5|~53~2~1' 
-- Equation name is '_LC7_A10', type is buried 
_LC7_A10 = LCELL( _EQ101);
  _EQ101 = !DB1
         #  DB0
         #  DB2
         #  _LC3_A9;

-- Node name is '|lab1:32|regandtries:5|~53~3~1' 
-- Equation name is '_LC6_A5', type is buried 
_LC6_A5  = LCELL( _EQ102);
  _EQ102 =  _LC5_A9
         # !DB1
         #  DB0
         #  DB2;

-- Node name is '|lab1:32|regandtries:5|~53~4~1' 
-- Equation name is '_LC7_A3', type is buried 
_LC7_A3  = LCELL( _EQ103);
  _EQ103 =  _LC2_A9
         # !DB1
         #  DB0
         #  DB2;

-- Node name is '|lab1:32|regandtries:6|rwreg:64|~14~1' = '|lab1:32|regandtries:6|rwreg:64|Q0' 
-- Equation name is '_LC8_A1', type is buried 
_LC8_A1  = DFFE( D0,  _LC6_A11,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:6|rwreg:64|~14~2' = '|lab1:32|regandtries:6|rwreg:64|Q1' 
-- Equation name is '_LC3_A1', type is buried 
_LC3_A1  = DFFE( D1,  _LC6_A11,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:6|rwreg:64|~14~3' = '|lab1:32|regandtries:6|rwreg:64|Q2' 
-- Equation name is '_LC1_A1', type is buried 
_LC1_A1  = DFFE( D2,  _LC6_A11,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:6|rwreg:64|~14~4' = '|lab1:32|regandtries:6|rwreg:64|Q3' 
-- Equation name is '_LC2_A7', type is buried 
_LC2_A7  = DFFE( D3,  _LC6_A11,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:6|:32' 
-- Equation name is '_LC6_A11', type is buried 
_LC6_A11 = LCELL( _EQ104);
  _EQ104 =  DB0 &  DB1 & !DB2 &  _LC2_A4;

-- Node name is '|lab1:32|regandtries:6|~52~1~1' 
-- Equation name is '_LC5_A8', type is buried 
_LC5_A8  = LCELL( _EQ105);
  _EQ105 = !DA1
         # !DA0
         #  DA2
         #  _LC8_A1;

-- Node name is '|lab1:32|regandtries:6|~52~2~1' 
-- Equation name is '_LC6_A12', type is buried 
_LC6_A12 = LCELL( _EQ106);
  _EQ106 =  _LC3_A1
         # !DA1
         # !DA0
         #  DA2;

-- Node name is '|lab1:32|regandtries:6|~52~3~1' 
-- Equation name is '_LC6_A2', type is buried 
_LC6_A2  = LCELL( _EQ107);
  _EQ107 = !DA1
         # !DA0
         #  DA2
         #  _LC1_A1;

-- Node name is '|lab1:32|regandtries:6|~52~4~1' 
-- Equation name is '_LC5_A7', type is buried 
_LC5_A7  = LCELL( _EQ108);
  _EQ108 = !DA1
         # !DA0
         #  DA2
         #  _LC2_A7;

-- Node name is '|lab1:32|regandtries:6|~53~1~1' 
-- Equation name is '_LC4_A4', type is buried 
_LC4_A4  = LCELL( _EQ109);
  _EQ109 =  _LC8_A1
         # !DB1
         # !DB0
         #  DB2;

-- Node name is '|lab1:32|regandtries:6|~53~2~1' 
-- Equation name is '_LC6_A10', type is buried 
_LC6_A10 = LCELL( _EQ110);
  _EQ110 = !DB1
         # !DB0
         #  DB2
         #  _LC3_A1;

-- Node name is '|lab1:32|regandtries:6|~53~3~1' 
-- Equation name is '_LC5_A5', type is buried 
_LC5_A5  = LCELL( _EQ111);
  _EQ111 =  _LC1_A1
         # !DB1
         # !DB0
         #  DB2;

-- Node name is '|lab1:32|regandtries:6|~53~4~1' 
-- Equation name is '_LC6_A3', type is buried 
_LC6_A3  = LCELL( _EQ112);
  _EQ112 =  _LC2_A7
         # !DB1
         # !DB0
         #  DB2;

-- Node name is '|lab1:32|regandtries:7|rwreg:64|~14~1' = '|lab1:32|regandtries:7|rwreg:64|Q0' 
-- Equation name is '_LC7_A11', type is buried 
_LC7_A11 = DFFE( D0,  _LC5_A11,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:7|rwreg:64|~14~2' = '|lab1:32|regandtries:7|rwreg:64|Q1' 
-- Equation name is '_LC1_A22', type is buried 
_LC1_A22 = DFFE( D1,  _LC5_A11,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:7|rwreg:64|~14~3' = '|lab1:32|regandtries:7|rwreg:64|Q2' 
-- Equation name is '_LC2_A22', type is buried 
_LC2_A22 = DFFE( D2,  _LC5_A11,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:7|rwreg:64|~14~4' = '|lab1:32|regandtries:7|rwreg:64|Q3' 
-- Equation name is '_LC6_A22', type is buried 
_LC6_A22 = DFFE( D3,  _LC5_A11,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:7|:32' 
-- Equation name is '_LC5_A11', type is buried 
_LC5_A11 = LCELL( _EQ113);
  _EQ113 =  _LC2_A4 &  _LC4_A11;

-- Node name is '|lab1:32|regandtries:8|rwreg:64|~14~1' = '|lab1:32|regandtries:8|rwreg:64|Q0' 
-- Equation name is '_LC3_A11', type is buried 
_LC3_A11 = DFFE( D0,  _LC8_A11,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:8|rwreg:64|~14~2' = '|lab1:32|regandtries:8|rwreg:64|Q1' 
-- Equation name is '_LC4_A9', type is buried 
_LC4_A9  = DFFE( D1,  _LC8_A11,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:8|rwreg:64|~14~3' = '|lab1:32|regandtries:8|rwreg:64|Q2' 
-- Equation name is '_LC8_A9', type is buried 
_LC8_A9  = DFFE( D2,  _LC8_A11,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:8|rwreg:64|~14~4' = '|lab1:32|regandtries:8|rwreg:64|Q3' 
-- Equation name is '_LC6_A9', type is buried 
_LC6_A9  = DFFE( D3,  _LC8_A11,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:8|:32' 
-- Equation name is '_LC8_A11', type is buried 
_LC8_A11 = LCELL( _EQ114);
  _EQ114 =  DB0 & !DB1 &  DB2 &  _LC2_A4;

-- Node name is '|lab1:32|regandtries:8|~52~1~1' 
-- Equation name is '_LC3_A8', type is buried 
_LC3_A8  = LCELL( _EQ115);
  _EQ115 =  DA1
         # !DA0
         # !DA2
         #  _LC3_A11;

-- Node name is '|lab1:32|regandtries:8|~52~2~1' 
-- Equation name is '_LC3_A12', type is buried 
_LC3_A12 = LCELL( _EQ116);
  _EQ116 =  _LC4_A9
         #  DA1
         # !DA0
         # !DA2;

-- Node name is '|lab1:32|regandtries:8|~52~3~1' 
-- Equation name is '_LC3_A2', type is buried 
_LC3_A2  = LCELL( _EQ117);
  _EQ117 =  DA1
         # !DA0
         # !DA2
         #  _LC8_A9;

-- Node name is '|lab1:32|regandtries:8|~52~4~1' 
-- Equation name is '_LC3_A7', type is buried 
_LC3_A7  = LCELL( _EQ118);
  _EQ118 =  DA1
         # !DA0
         # !DA2
         #  _LC6_A9;

-- Node name is '|lab1:32|regandtries:8|~53~1~1' 
-- Equation name is '_LC2_A11', type is buried 
_LC2_A11 = LCELL( _EQ119);
  _EQ119 =  _LC3_A11
         #  DB1
         # !DB0
         # !DB2;

-- Node name is '|lab1:32|regandtries:8|~53~2~1' 
-- Equation name is '_LC4_A10', type is buried 
_LC4_A10 = LCELL( _EQ120);
  _EQ120 =  DB1
         # !DB0
         # !DB2
         #  _LC4_A9;

-- Node name is '|lab1:32|regandtries:8|~53~3~1' 
-- Equation name is '_LC3_A5', type is buried 
_LC3_A5  = LCELL( _EQ121);
  _EQ121 =  _LC8_A9
         #  DB1
         # !DB0
         # !DB2;

-- Node name is '|lab1:32|regandtries:8|~53~4~1' 
-- Equation name is '_LC3_A3', type is buried 
_LC3_A3  = LCELL( _EQ122);
  _EQ122 =  _LC6_A9
         #  DB1
         # !DB0
         # !DB2;

-- Node name is '|lab1:32|regandtries:9|rwreg:64|~14~1' = '|lab1:32|regandtries:9|rwreg:64|Q0' 
-- Equation name is '_LC4_A6', type is buried 
_LC4_A6  = DFFE( D0,  _LC5_A6,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:9|rwreg:64|~14~2' = '|lab1:32|regandtries:9|rwreg:64|Q1' 
-- Equation name is '_LC3_A6', type is buried 
_LC3_A6  = DFFE( D1,  _LC5_A6,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:9|rwreg:64|~14~3' = '|lab1:32|regandtries:9|rwreg:64|Q2' 
-- Equation name is '_LC1_A6', type is buried 
_LC1_A6  = DFFE( D2,  _LC5_A6,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:9|rwreg:64|~14~4' = '|lab1:32|regandtries:9|rwreg:64|Q3' 
-- Equation name is '_LC2_A6', type is buried 
_LC2_A6  = DFFE( D3,  _LC5_A6,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:9|:32' 
-- Equation name is '_LC5_A6', type is buried 
_LC5_A6  = LCELL( _EQ123);
  _EQ123 =  _LC2_A4 &  _LC2_A14;

-- Node name is '|lab1:32|regandtries:10|rwreg:64|~14~1' = '|lab1:32|regandtries:10|rwreg:64|Q0' 
-- Equation name is '_LC5_A1', type is buried 
_LC5_A1  = DFFE( D0,  _LC7_A1,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:10|rwreg:64|~14~2' = '|lab1:32|regandtries:10|rwreg:64|Q1' 
-- Equation name is '_LC2_A1', type is buried 
_LC2_A1  = DFFE( D1,  _LC7_A1,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:10|rwreg:64|~14~3' = '|lab1:32|regandtries:10|rwreg:64|Q2' 
-- Equation name is '_LC4_A1', type is buried 
_LC4_A1  = DFFE( D2,  _LC7_A1,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:10|rwreg:64|~14~4' = '|lab1:32|regandtries:10|rwreg:64|Q3' 
-- Equation name is '_LC6_A1', type is buried 
_LC6_A1  = DFFE( D3,  _LC7_A1,  VCC,  VCC,  VCC);

-- Node name is '|lab1:32|regandtries:10|:32' 
-- Equation name is '_LC7_A1', type is buried 
_LC7_A1  = LCELL( _EQ124);
  _EQ124 =  _LC2_A4 &  _LC8_A14;

-- Node name is '|lab1:32|regandtries:10|~52~1~1~1~2' 
-- Equation name is '_LC2_A8', type is buried 
-- synthesized logic cell 
_LC2_A8  = LCELL( _EQ125);
  _EQ125 =  _LC4_A6 &  _LC5_A1
         # !_LC4_A13 &  _LC5_A1
         #  _LC4_A6 & !_LC8_A13
         # !_LC4_A13 & !_LC8_A13;

-- Node name is '|lab1:32|regandtries:10|~52~1~1~1~3' 
-- Equation name is '_LC4_A8', type is buried 
-- synthesized logic cell 
_LC4_A8  = LCELL( _EQ126);
  _EQ126 =  _LC2_A8 &  _LC3_A8 &  _LC7_A11
         # !_LC1_A13 &  _LC2_A8 &  _LC3_A8;

-- Node name is '|lab1:32|regandtries:10|~52~1~1~1~4' 
-- Equation name is '_LC7_A8', type is buried 
-- synthesized logic cell 
_LC7_A8  = LCELL( _EQ127);
  _EQ127 =  _LC1_A4 &  _LC5_A8 &  _LC6_A8
         # !_LC2_A13 &  _LC5_A8 &  _LC6_A8;

-- Node name is '|lab1:32|regandtries:10|~52~1~1~1' 
-- Equation name is '_LC8_A8', type is buried 
_LC8_A8  = LCELL( _EQ128);
  _EQ128 =  _LC4_A8 &  _LC7_A8 &  _LC8_A23
         # !_LC3_A13 &  _LC4_A8 &  _LC7_A8;

-- Node name is '|lab1:32|regandtries:10|~52~2~1~1~2' 
-- Equation name is '_LC1_A10', type is buried 
-- synthesized logic cell 
_LC1_A10 = LCELL( _EQ129);
  _EQ129 =  _LC2_A1 &  _LC3_A6
         #  _LC2_A1 & !_LC4_A13
         #  _LC3_A6 & !_LC8_A13
         # !_LC4_A13 & !_LC8_A13;

-- Node name is '|lab1:32|regandtries:10|~52~2~1~1~3' 
-- Equation name is '_LC4_A12', type is buried 
-- synthesized logic cell 
_LC4_A12 = LCELL( _EQ130);
  _EQ130 =  _LC1_A10 &  _LC1_A22 &  _LC3_A12
         #  _LC1_A10 & !_LC1_A13 &  _LC3_A12;

-- Node name is '|lab1:32|regandtries:10|~52~2~1~1~4' 
-- Equation name is '_LC8_A12', type is buried 
-- synthesized logic cell 
_LC8_A12 = LCELL( _EQ131);
  _EQ131 =  _LC2_A12 &  _LC6_A12 &  _LC7_A12
         # !_LC2_A13 &  _LC6_A12 &  _LC7_A12;

-- Node name is '|lab1:32|regandtries:10|~52~2~1~1' 
-- Equation name is '_LC5_A12', type is buried 
_LC5_A12 = LCELL( _EQ132);
  _EQ132 =  _LC1_A12 &  _LC4_A12 &  _LC8_A12
         # !_LC3_A13 &  _LC4_A12 &  _LC8_A12;

-- Node name is '|lab1:32|regandtries:10|~52~3~1~1~2' 
-- Equation name is '_LC1_A5', type is buried 
-- synthesized logic cell 
_LC1_A5  = LCELL( _EQ133);
  _EQ133 =  _LC1_A6 &  _LC4_A1
         #  _LC4_A1 & !_LC4_A13
         #  _LC1_A6 & !_LC8_A13
         # !_LC4_A13 & !_LC8_A13;

-- Node name is '|lab1:32|regandtries:10|~52~3~1~1~3' 
-- Equation name is '_LC4_A2', type is buried 
-- synthesized logic cell 
_LC4_A2  = LCELL( _EQ134);
  _EQ134 =  _LC1_A5 &  _LC2_A22 &  _LC3_A2
         #  _LC1_A5 & !_LC1_A13 &  _LC3_A2;

-- Node name is '|lab1:32|regandtries:10|~52~3~1~1~4' 
-- Equation name is '_LC8_A2', type is buried 
-- synthesized logic cell 
_LC8_A2  = LCELL( _EQ135);
  _EQ135 =  _LC2_A2 &  _LC6_A2 &  _LC7_A2
         # !_LC2_A13 &  _LC6_A2 &  _LC7_A2;

-- Node name is '|lab1:32|regandtries:10|~52~3~1~1' 
-- Equation name is '_LC1_A2', type is buried 
_LC1_A2  = LCELL( _EQ136);
  _EQ136 =  _LC4_A2 &  _LC5_A2 &  _LC8_A2
         # !_LC3_A13 &  _LC4_A2 &  _LC8_A2;

-- Node name is '|lab1:32|regandtries:10|~52~4~1~1~2' 
-- Equation name is '_LC4_A3', type is buried 
-- synthesized logic cell 
_LC4_A3  = LCELL( _EQ137);
  _EQ137 = !_LC4_A13 & !_LC8_A13
         #  _LC2_A6 & !_LC8_A13
         # !_LC4_A13 &  _LC6_A1
         #  _LC2_A6 &  _LC6_A1;

-- Node name is '|lab1:32|regandtries:10|~52~4~1~1~3' 
-- Equation name is '_LC4_A7', type is buried 
-- synthesized logic cell 
_LC4_A7  = LCELL( _EQ138);
  _EQ138 = !_LC1_A13 &  _LC3_A7 &  _LC4_A3
         #  _LC3_A7 &  _LC4_A3 &  _LC6_A22;

-- Node name is '|lab1:32|regandtries:10|~52~4~1~1~4' 
-- Equation name is '_LC7_A7', type is buried 
-- synthesized logic cell 
_LC7_A7  = LCELL( _EQ139);
  _EQ139 = !_LC2_A13 &  _LC5_A7 &  _LC6_A7
         #  _LC5_A7 &  _LC6_A7 &  _LC8_A7;

-- Node name is '|lab1:32|regandtries:10|~52~4~1~1' 
-- Equation name is '_LC1_A7', type is buried 
_LC1_A7  = LCELL( _EQ140);
  _EQ140 = !_LC3_A13 &  _LC4_A7 &  _LC7_A7
         #  _LC4_A7 &  _LC4_A23 &  _LC7_A7;

-- Node name is '|lab1:32|regandtries:10|~53~1~1~1~2' 
-- Equation name is '_LC1_A8', type is buried 
-- synthesized logic cell 
_LC1_A8  = LCELL( _EQ141);
  _EQ141 =  _LC4_A6 &  _LC5_A1
         # !_LC2_A14 &  _LC5_A1
         #  _LC4_A6 & !_LC8_A14
         # !_LC2_A14 & !_LC8_A14;

-- Node name is '|lab1:32|regandtries:10|~53~1~1~1~3' 
-- Equation name is '_LC1_A11', type is buried 
-- synthesized logic cell 
_LC1_A11 = LCELL( _EQ142);
  _EQ142 =  _LC1_A8 &  _LC2_A11 &  _LC7_A11
         #  _LC1_A8 &  _LC2_A11 & !_LC4_A11;

-- Node name is '|lab1:32|regandtries:10|~53~1~1~1~4' 
-- Equation name is '_LC7_A4', type is buried 
-- synthesized logic cell 
_LC7_A4  = LCELL( _EQ143);
  _EQ143 =  _LC1_A4 &  _LC4_A4 &  _LC6_A4
         # !_LC3_A14 &  _LC4_A4 &  _LC6_A4;

-- Node name is '|lab1:32|regandtries:10|~53~1~1~1' 
-- Equation name is '_LC3_A4', type is buried 
_LC3_A4  = LCELL( _EQ144);
  _EQ144 =  _LC1_A11 &  _LC7_A4 &  _LC8_A23
         #  _LC1_A11 & !_LC6_A14 &  _LC7_A4;

-- Node name is '|lab1:32|regandtries:10|~53~2~1~1~2' 
-- Equation name is '_LC2_A10', type is buried 
-- synthesized logic cell 
_LC2_A10 = LCELL( _EQ145);
  _EQ145 =  _LC2_A1 &  _LC3_A6
         #  _LC2_A1 & !_LC2_A14
         #  _LC3_A6 & !_LC8_A14
         # !_LC2_A14 & !_LC8_A14;

-- Node name is '|lab1:32|regandtries:10|~53~2~1~1~3' 
-- Equation name is '_LC5_A10', type is buried 
-- synthesized logic cell 
_LC5_A10 = LCELL( _EQ146);
  _EQ146 =  _LC1_A22 &  _LC2_A10 &  _LC4_A10
         #  _LC2_A10 &  _LC4_A10 & !_LC4_A11;

-- Node name is '|lab1:32|regandtries:10|~53~2~1~1~4' 
-- Equation name is '_LC8_A10', type is buried 
-- synthesized logic cell 
_LC8_A10 = LCELL( _EQ147);
  _EQ147 =  _LC2_A12 &  _LC6_A10 &  _LC7_A10
         # !_LC3_A14 &  _LC6_A10 &  _LC7_A10;

-- Node name is '|lab1:32|regandtries:10|~53~2~1~1' 
-- Equation name is '_LC3_A10', type is buried 
_LC3_A10 = LCELL( _EQ148);
  _EQ148 =  _LC1_A12 &  _LC5_A10 &  _LC8_A10
         #  _LC5_A10 & !_LC6_A14 &  _LC8_A10;

-- Node name is '|lab1:32|regandtries:10|~53~3~1~1~2' 
-- Equation name is '_LC2_A5', type is buried 
-- synthesized logic cell 
_LC2_A5  = LCELL( _EQ149);
  _EQ149 =  _LC1_A6 &  _LC4_A1
         # !_LC2_A14 &  _LC4_A1
         #  _LC1_A6 & !_LC8_A14
         # !_LC2_A14 & !_LC8_A14;

-- Node name is '|lab1:32|regandtries:10|~53~3~1~1~3' 
-- Equation name is '_LC4_A5', type is buried 
-- synthesized logic cell 
_LC4_A5  = LCELL( _EQ150);
  _EQ150 =  _LC2_A5 &  _LC2_A22 &  _LC3_A5
         #  _LC2_A5 &  _LC3_A5 & !_LC4_A11;

-- Node name is '|lab1:32|regandtries:10|~53~3~1~1~4' 
-- Equation name is '_LC8_A5', type is buried 
-- synthesized logic cell 
_LC8_A5  = LCELL( _EQ151);
  _EQ151 =  _LC2_A2 &  _LC5_A5 &  _LC6_A5
         # !_LC3_A14 &  _LC5_A5 &  _LC6_A5;

-- Node name is '|lab1:32|regandtries:10|~53~3~1~1' 
-- Equation name is '_LC7_A5', type is buried 
_LC7_A5  = LCELL( _EQ152);
  _EQ152 =  _LC4_A5 &  _LC5_A2 &  _LC8_A5
         #  _LC4_A5 & !_LC6_A14 &  _LC8_A5;

-- Node name is '|lab1:32|regandtries:10|~53~4~1~1~2' 
-- Equation name is '_LC2_A3', type is buried 
-- synthesized logic cell 
_LC2_A3  = LCELL( _EQ153);
  _EQ153 =  _LC2_A6 &  _LC6_A1
         # !_LC2_A14 &  _LC6_A1
         #  _LC2_A6 & !_LC8_A14
         # !_LC2_A14 & !_LC8_A14;

-- Node name is '|lab1:32|regandtries:10|~53~4~1~1~3' 
-- Equation name is '_LC5_A3', type is buried 
-- synthesized logic cell 
_LC5_A3  = LCELL( _EQ154);
  _EQ154 =  _LC2_A3 &  _LC3_A3 &  _LC6_A22
         #  _LC2_A3 &  _LC3_A3 & !_LC4_A11;

-- Node name is '|lab1:32|regandtries:10|~53~4~1~1~4' 
-- Equation name is '_LC8_A3', type is buried 
-- synthesized logic cell 
_LC8_A3  = LCELL( _EQ155);
  _EQ155 =  _LC6_A3 &  _LC7_A3 &  _LC8_A7
         # !_LC3_A14 &  _LC6_A3 &  _LC7_A3;

-- Node name is '|lab1:32|regandtries:10|~53~4~1~1' 
-- Equation name is '_LC1_A3', type is buried 
_LC1_A3  = LCELL( _EQ156);
  _EQ156 =  _LC4_A23 &  _LC5_A3 &  _LC8_A3
         #  _LC5_A3 & !_LC6_A14 &  _LC8_A3;



Project Informationd:\education\bguir__labs_latest\bguir__labs\5_term\sifovm\labs\lab2\alu_rzu_bak\alu_rzu.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10KA' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:02


Memory Allocated
-----------------

Peak memory allocated during compilation  = 13,651K
