A Verilog expression parser built on Python Lex Yacc (PLY)
The execution Python file is parser/vlg-parser.py, within which the input Verilog expression is defined.
Note: before running the Python file, please change the ply path sys.path.append("data/wenjifang/vlg-parser") to the current working directory.