Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Tue Mar 24 11:48:39 2009
 make -f blah.make download started...

mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

mb-size registration_test/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   7110	    300	  20340	  27750	   6c66	registration_test/executable.elf


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.

File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.

File version of /usr/share/xusbdfwu.hex = 1030.

 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.

ERROR:iMPACT:2246 - A reference voltage has not been detected on the ribbon
   cable
   	interface to the target system ( pin 2 ).  Check that power is applied
   	 to the target system and that the ribbon cable is properly seated at
   	 both ends.  The status LED on Platform Cable USB will be GREEN if target
   	 voltage is in the proper range and applied to the correct pin.
PLD file version = 200Dh.
 PLD version = 200Dh.
Elapsed time =      0 sec.

ERROR:iMPACT:2246 - A reference voltage has not been detected on the ribbon
   cable
   	interface to the target system ( pin 2 ).  Check that power is applied
   	 to the target system and that the ribbon cable is properly seated at
   	 both ends.  The status LED on Platform Cable USB will be GREEN if target
   	 voltage is in the proper range and applied to the correct pin.
Elapsed time =      0 sec.

make: *** [download] Error 1



Done!

At Local date and time: Tue Mar 24 11:49:06 2009
 make -f blah.make download started...



*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xccace successfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   44.96 C, Min. Reading:   43.98 C, Max.
Reading:   44.96 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 24 11:50:14 2009
 make -f blah.make download started...

mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

mb-size registration_test/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   7110	    300	  20340	  27750	   6c66	registration_test/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xccace successfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   45.95 C, Min. Reading:   43.98 C, Max.
Reading:   46.44 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

done.
'5': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 24 11:51:31 2009
 make -f blah.make download started...

mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

mb-size registration_test/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   7102	    300	  20340	  27742	   6c5e	registration_test/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.

Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.93 C, Min. Reading:   44.96 C, Max.
Reading:   46.93 C

5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0

 Match_cycle = 2.
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Mar 24 11:52:55 2009
 make -f blah.make download started...

mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

/tmp/ccYB8mWM.o: In function `main':
: undefined reference to `xil_print'

collect2: ld returned 1 exit status
make: *** [registration_test/executable.elf] Error 1



Done!

At Local date and time: Tue Mar 24 11:53:03 2009
 make -f blah.make download started...

mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

mb-size registration_test/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   7130	    300	  20336	  27766	   6c76	registration_test/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.44 C, Min. Reading:   45.45 C, Max.
Reading:   46.93 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.
'5': Programmed successfully.

Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 24 11:53:44 2009
 make -f blah.make download started...

mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

mb-size registration_test/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   7126	    300	  20340	  27766	   6c76	registration_test/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t success
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

fully.

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xccace successfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.93 C, Min. Reading:   45.45 C, Max.
Reading:   47.42 C

5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.
'5': Programmed successfully.

Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 24 11:54:37 2009
 make -f blah.make download started...

mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

mb-size registration_test/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   7102	    300	  20340	  27742	   6c5e	registration_test/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module
 windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xccace successfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

done.
Elapsed time =      1 sec.

Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.93 C, Min. Reading:   45.95 C, Max.
Reading:   46.93 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 24 11:55:26 2009
 make -f blah.make download started...

mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

mb-size registration_test/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   7094	    300	  20340	  27734	   6c56	registration_test/executable.elf


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.

Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.93 C, Min. Reading:   45.95 C, Max.
Reading:   46.93 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

 Match_cycle = 2.
'5': Programmed successfully.

INFO:iMPACT - '5': Checking done pin....done.

Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 24 11:56:44 2009
 make -f blah.make download started...

mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

mb-size registration_test/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   7082	    300	  20336	  27718	   6c46	registration_test/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module
 windrvr6 is not loaded. Please reinstall the cable

   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xccace successfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.93 C, Min. Reading:   45.95 C, Max.
Reading:   46.93 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

'5': Programmed successfully.

INFO:iMPACT - '5': Checking done pin....done.

Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 24 11:57:39 2009
 make -f blah.make download started...

mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

mb-size registration_test/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   7074	    300	  20336	  27710	   6c3e	registration_test/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xccace successfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.

Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.93 C, Min. Reading:   45.95 C, Max.
Reading:   47.42 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

done.
'5': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 24 12:01:09 2009
 make -f blah.make download started...

mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

mb-size registration_test/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   7102	    300	  20340	  27742	   6c5e	registration_test/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xccace successfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.

Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.93 C, Min. Reading:   45.95 C, Max.
Reading:   47.42 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...
CRC error                                         :         0

Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Sun Mar 29 04:41:28 2009
 make -f blah.make download started...

****************************************************

Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vsx50tff1136-1 -lang vhdl   blah.mhs

WARNING: vhdl is not supported as a language.  Using usenglish.


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc5vsx50tff1136-1 -lang vhdl blah.mhs 


Parse blah.mhs ...

Read MPD definitions ...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb

Check platform address map ...

Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 29 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 30 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 31 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB
   value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:MDT - IPNAME:lmb_bram INSTANCE:bram_block -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:ilmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1

INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:dlmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 55 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   00_a/data/xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a
   /data/xps_gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...

IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 - 2
master(s) : 4 slave(s)

IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 - 1
master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven
   to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven
   to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/brandyn/Documents/blah.mhs line 88 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 196 - floating connection!

Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...


Modify defaults ...

Creating stub ...


Processing licensed instances ...

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying (BBD-specified) netlist
files.


Managing cache ...

IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying cache implementation netlist

IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/brandyn/Documents/blah.mhs line 78 - Copying cache implementation netlist

IPNAME:microblaze INSTANCE:microblaze_0 - /home/brandyn/Documents/blah.mhs line
91 - Copying cache implementation netlist

IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 -
Copying cache implementation netlist

IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - /home/brandyn/Documents/blah.mhs
line 118 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - /home/brandyn/Documents/blah.mhs
line 134 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module - /home/brandyn/Documents/blah.mhs line 150 -
Copying cache implementation netlist

IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/brandyn/Documents/blah.mhs line 163 - Copying cache implementation netlist

IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - /home/brandyn/Documents/blah.mhs
line 178 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - /home/brandyn/Documents/blah.mhs line 193 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- elaborating IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 0.00 seconds


Constructing platform-level connectivity ...

Completion time: 1.00 seconds


Writing (top-level) BMM ...


Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...

INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:registration_core_0 - /home/brandyn/Documents/blah.mhs line 47 -
Running XST synthesis

WARNING: vhdl is not supported as a language.  Using usenglish.


Running NGCBUILD ...

IPNAME:registration_core_0_wrapper INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Running NGCBUILD

WARNING: vhdl is not supported as a language.  Using usenglish.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>



Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vsx50tff1136-1 -intstyle silent -sd .. registration_core_0_wrapper.ngc
../registration_core_0_wrapper.ngc


Reading NGO file
"/home/brandyn/Documents/implementation/registration_core_0_wrapper/registration
_core_0_wrapper.ngc" ...

Loading design module
"/home/brandyn/Documents/implementation/registration_core_0_wrapper/div1.ngc"...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../registration_core_0_wrapper.ngc" ...



Writing NGCBUILD log file "../registration_core_0_wrapper.blc"...

NGCBUILD done.


Rebuilding cache ...


Total run time: 1114.00 seconds

Running synthesis...

bash -c "cd synthesis; ./synthesis.sh"

xst -ifn blah_xst.scr -intstyle silent
Running XST synthesis ...

WARNING: vhdl is not supported as a language.  Using usenglish.

XST completed

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - ngcbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
</home/brandyn/Xilinx10.1i/ISE/data/ngcflow.csf>



Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngcbuild
./blah.ngc ../implementation/blah.ngc


Reading NGO file "/home/brandyn/Documents/synthesis/blah.ngc" ...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/blah.ngc" ...



Writing NGCBUILD log file "../implementation/blah.blc"...

NGCBUILD done.

*********************************************

Running Xilinx Implementation tools..
*********************************************

xilperl /home/brandyn/Xilinx10.1i/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc5vsx50tff1136-1 -implement xflow.opt blah.ngc

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - Xflow K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

xflow -wd implementation -p xc5vsx50tff1136-1 -implement xflow.opt blah.ngc  
PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Using Flow File: /home/brandyn/Documents/implementation/fpga.flw 
Using Option File(s): 
 /home/brandyn/Documents/implementation/xflow.opt 


Creating Script File ... 


#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vsx50tff1136-1 -nt timestamp -bm blah.bmm
"/home/brandyn/Documents/implementation/blah.ngc" -uc blah.ucf blah.ngd 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - ngdbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngdbuild -p
xc5vsx50tff1136-1 -nt timestamp -bm blah.bmm
/home/brandyn/Documents/implementation/blah.ngc -uc blah.ucf blah.ngd

Reading NGO file "/home/brandyn/Documents/implementation/blah.ngc" ...

Loading design module
"/home/brandyn/Documents/implementation/registration_core_0_wrapper.ngc"...

Loading design module
"/home/brandyn/Documents/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/mb_plb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/ilmb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/dlmb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/debug_module_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/leds_8bit_wrapper.ngc"...

Gathering constraint information from source properties...

Done.


Applying constraints in "blah.ucf" to the design...

Resolving constraint associations...

Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMEGRP "USER_IO" TIG;>
   [blah.ucf(117)]: Unable to find an active 'TimeGrp' constraint named
   'USER_IO'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_', used in period
   specification 'TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_', was
   traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_internal. The
   following new TNM groups and period specifications were generated at the
   DCM_ADV output(s): 
   CLK0: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_
   int = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t" TS_clock_generator...>

INFO:ConstraintSystem:178 - TNM
   'registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t', used in period specification
   'TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk
   _int', was traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_dvi. The following
   new TNM groups and period specifications were generated at the DCM_ADV
   output(s): 
   CLKDV: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_dvi_
   pixel_clk1 = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_dvi_pi
   xel_clk1" TS_r...>

INFO:ConstraintSystem:178 - TNM
   'registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t', used in period specification
   'TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk
   _int', was traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/DCM_
   BASE_i2c. The following new TNM groups and period specifications were
   generated at the DCM_ADV output(s): 
   CLKDV: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_i2c_
   video_programmer_i_i2c_clk1 = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_i2c...
   >

Done...
Checking Partitions ...

Processing BMM file ...


Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_vgain/v5.fi
   fo_18_36_inst.fifo_18_36_inst" of type "FIFO18_36".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_address/v5.
   fifo_18_36_inst.fifo_18_36_inst" of type "FIFO18_36".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_value/v5.fi
   fo_18_inst.fifo_18_inst" of type "FIFO18".  This attribute will be ignored.

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_quotien
   t_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_s
   ynth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_quotien
   t_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_s
   ynth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_estimat
   or/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of
   type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:440 - FF primitive
   'registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/regist
   ration_controller_i/registration_stage_i/gauss_elim_i/div/div/BU2/U0/i_synth_
   opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_fixed.i_fix_to_flt/
   i_fpo/FLT_PT_OP/SPEED_OP.FIX_TO_FLT_OP.FP_OP/ROUND/SINGLE_RND.RND/ff_co/YES_R
   EG.r.n.eOn.f' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_prescal
   er/i_virtex.i_many.i_cascmult[1].i_cascmult/i_synth_option.i_synth_model/opt_
   vx5.i_uniwrap/i_primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_prescal
   er/i_virtex.i_many.i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwr
   ap/i_primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i
   _primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.

WARNING:NgdBuild:478 - clock net
   registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute
   _affine_rst_reg with clock driver
   registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute
   _affine_rst_reg_BUFG drives no clock pins

WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  23

Writing NGD file "blah.ngd" ...

Writing NGDBUILD log file "blah.bld"...

NGDBUILD done.




#----------------------------------------------#
# Starting program map
# map -o blah_map.ncd -w -pr b -ol high -timing -logic_opt on -xe n -t 1
-register_duplication -cm speed -ignore_keep_hierarchy -k 6 -lc off -power off
blah.ngd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - Map K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/data/Xdh_PrimTypeLib.xda> with local file
</home/brandyn/Xilinx10.1i/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vsx50tff1136-1".
WARNING:Map:236 - The MAP option, "-k" (MAP to Input Functions), will be 
   disabled for this architecture in the next software release.


Mapping design into LUTs...

Writing file blah_map.ngm...

Running directed packing...

Running delay-based LUT packing...

INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven packing...


Phase 1.1

Phase 1.1 (Checksum:3fc8b6d3) REAL time: 2 mins 6 secs 

Phase 2.7
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18


Phase 2.7 (Checksum:3fc8b6d3) REAL time: 2 mins 6 secs 

Phase 3.31
Phase 3.31 (Checksum:3fc994bb) REAL time: 2 mins 7 secs 

Phase 4.33

Phase 4.33 (Checksum:3fc994bb) REAL time: 2 mins 59 secs 

Phase 5.32

Phase 5.32 (Checksum:3fc994bb) REAL time: 3 mins 8 secs 

Phase 6.2



.....

Phase 6.2 (Checksum:3fd77261) REAL time: 3 mins 16 secs 


.
......
......
......
......
......
.....
....
.

......
........
........
....

Phase 7.30



######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 12
# Number of Global Clock Networks: 11
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "SRAM_CLK_FB" LOC = "IOB_X1Y71" ;
INST "sys_clk_pin" LOC = "IOB_X1Y69" ;
INST "VGA_PIXEL_CLK" LOC = "IOB_X1Y61" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_inst" LOC = "BUFGCTRL_X0Y0" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_sram" LOC = "BUFGCTRL_X0Y1" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk_BUFG" LOC = "BUFGCTRL_X0Y2" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg_BUFG" LOC = "BUFGCTRL_X0Y3" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_BUFG_for_CLKFBOUT.CLKFB_BUFG_INST" LOC = "BUFGCTRL_X0Y4" ;
INST "debug_module/debug_module/BUFG_DRCK" LOC = "BUFGCTRL_X0Y5" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk_BUFG" LOC = "BUFGCTRL_X0Y6" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/BUFG_i2c" LOC = "BUFGCTRL_X0Y7" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_dvi" LOC = "BUFGCTRL_X0Y8" ;
INST "VGA_PIXEL_CLK_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y9" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y10" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_sram" LOC = "DCM_ADV_X0Y0" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/DCM_BASE_i2c" LOC = "DCM_ADV_X0Y1" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_dvi" LOC = "DCM_ADV_X0Y2" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_internal" LOC = "DCM_ADV_X0Y3" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf driven by BUFGCTRL_X0Y0
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# SRAM_CLK_OBUF driven by BUFGCTRL_X0Y1
NET "SRAM_CLK_OBUF" TNM_NET = "TN_SRAM_CLK_OBUF" ;
TIMEGRP "TN_SRAM_CLK_OBUF" AREA_GROUP = "CLKAG_SRAM_CLK_OBUF" ;
AREA_GROUP "CLKAG_SRAM_CLK_OBUF" RANGE =   CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk driven by BUFGCTRL_X0Y2
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg driven by BUFGCTRL_X0Y3
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6> driven by BUFGCTRL_X0Y4
NET "clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" TNM_NET = "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
TIMEGRP "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" AREA_GROUP = "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
AREA_GROUP "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# microblaze_0_dbg_Dbg_Clk driven by BUFGCTRL_X0Y5
NET "microblaze_0_dbg_Dbg_Clk" TNM_NET = "TN_microblaze_0_dbg_Dbg_Clk" ;
TIMEGRP "TN_microblaze_0_dbg_Dbg_Clk" AREA_GROUP = "CLKAG_microblaze_0_dbg_Dbg_Clk" ;
AREA_GROUP "CLKAG_microblaze_0_dbg_Dbg_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk driven by BUFGCTRL_X0Y6
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb driven by BUFGCTRL_X0Y7
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb driven by BUFGCTRL_X0Y8
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0 ;

# VGA_PIXEL_CLK_BUFGP driven by BUFGCTRL_X0Y9
NET "VGA_PIXEL_CLK_BUFGP" TNM_NET = "TN_VGA_PIXEL_CLK_BUFGP" ;
TIMEGRP "TN_VGA_PIXEL_CLK_BUFGP" AREA_GROUP = "CLKAG_VGA_PIXEL_CLK_BUFGP" ;
AREA_GROUP "CLKAG_VGA_PIXEL_CLK_BUFGP" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# dlmb_port_BRAM_Clk driven by BUFGCTRL_X0Y10
NET "dlmb_port_BRAM_Clk" TNM_NET = "TN_dlmb_port_BRAM_Clk" ;
TIMEGRP "TN_dlmb_port_BRAM_Clk" AREA_GROUP = "CLKAG_dlmb_port_BRAM_Clk" ;
AREA_GROUP "CLKAG_dlmb_port_BRAM_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################



######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 12
Number of Global Clock Networks: 11

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      4 |      0 |      0 |      0 |      0 |     18 |      0 |      0 |      0 |      0 |     78 |   1347 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1174 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg
      0 |      1 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |      6 |      3 |dlmb_port_BRAM_Clk
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      7 |      1 |      0 |      0 |      4 |     18 |      0 |      0 |      0 |      0 |     84 |   2524 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     42 |     81 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     38 |    308 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    274 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |      5 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |     88 |    669 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      8 |      8 |     31 |      0 |      0 |      0 |      0 |    244 |   1819 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1007 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      2 |     15 |dlmb_port_BRAM_Clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      9 |      9 |     31 |      0 |      0 |      0 |      0 |    246 |   2853 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |     86 |    396 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    186 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     54 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     53 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |    223 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     93 |VGA_PIXEL_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |     42 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      0 |      4 |      0 |      0 |      0 |      0 |    132 |   1047 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      8 |      8 |     22 |      0 |      0 |      0 |      0 |    306 |   1942 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |dlmb_port_BRAM_Clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |VGA_PIXEL_CLK_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      8 |      8 |     22 |      0 |      0 |      0 |      0 |    306 |   2021 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |     48 |    585 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     38 |    502 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |    104 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |VGA_PIXEL_CLK_BUFGP
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |    120 |   1199 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     18 |     12 |      0 |      0 |      0 |      0 |    166 |   2000 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    658 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg
      8 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      2 |      9 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |      0 |     18 |     15 |      0 |      0 |      0 |      0 |    168 |   2667 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      1 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     87 |    737 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |    612 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |     24 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    126 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    135 |   1499 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     30 |      0 |      0 |      0 |      0 |    326 |   1942 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1023 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg
      2 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      4 |     30 |      0 |      0 |      0 |      0 |    326 |   2965 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      1 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    128 |   1191 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    772 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     27 |      4 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    155 |   1967 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     16 |      0 |      0 |      0 |      0 |    202 |   1773 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1556 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     16 |      0 |      0 |      0 |      0 |    202 |   3329 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     20 |     24 |      0 |      0 |      0 |      0 |      0 |    106 |    721 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    619 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     21 |     24 |      0 |      0 |      0 |      0 |      0 |    106 |   1340 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 7.30 (Checksum:3fd77261) REAL time: 4 mins 15 secs 

Phase 8.3
Phase 8.3 (Checksum:3fd77261) REAL time: 4 mins 16 secs 

Phase 9.5

Phase 9.5 (Checksum:3fd77261) REAL time: 4 mins 18 secs 

Phase 10.8

.
....
.....
.....
....
.....
....
.

....
........
.......
........
........
.........

....
.

.......
..
.......
.......
.
........
........
....
.....
........
........
.........
.....
....
........
........
.........
....

.
......
.....
...

.......
.
.......

.......
....
....

Phase 10.8 (Checksum:d0a87b17) REAL time: 6 mins 31 secs 

Phase 11.29
Phase 11.29 (Checksum:d0a87b17) REAL time: 6 mins 31 secs 

Phase 12.5

Phase 12.5 (Checksum:d0a87b17) REAL time: 6 mins 33 secs 

Phase 13.18

Phase 13.18 (Checksum:d1ff51ab) REAL time: 12 mins 20 secs 

Phase 14.5

Phase 14.5 (Checksum:d1ff51ab) REAL time: 12 mins 22 secs 

Phase 15.34

Phase 15.34 (Checksum:d1ff51ab) REAL time: 12 mins 24 secs 


REAL time consumed by placer: 12 mins 26 secs 
CPU  time consumed by placer: 12 mins 25 secs 
Invoking physical synthesis ...

..
..

Physical synthesis completed.


Design Summary:
Number of errors:      0
Number of warnings:   82
Slice Logic Utilization:
  Number of Slice Registers:                16,653 out of  32,640   51%
    Number used as Flip Flops:              16,651
    Number used as Latches:                      1
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                     14,767 out of  32,640   45%
    Number used as logic:                   13,393 out of  32,640   41%
      Number using O6 output only:          12,146
      Number using O5 output only:             172
      Number using O5 and O6:                1,075
    Number used as Memory:                   1,022 out of  12,480    8%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           958
        Number using O6 output only:           957
        Number using O5 output only:             1
    Number used as exclusive route-thru:       352
  Number of route-thrus:                       688 out of  65,280    1%
    Number using O6 output only:               506
    Number using O5 output only:               171
    Number using O5 and O6:                     11

Slice Logic Distribution:
  Number of occupied Slices:                 6,323 out of   8,160   77%
  Number of LUT Flip Flop pairs used:       19,319
    Number with an unused Flip Flop:         2,666 out of  19,319   13%
    Number with an unused LUT:               4,552 out of  19,319   23%
    Number of fully used LUT-FF pairs:      12,101 out of  19,319   62%
    Number of unique control sets:             329
    Number of slice register sites lost
      to control set restrictions:             670 out of  32,640    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       106 out of     480   22%
    IOB Flip Flops:                            121

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      19 out of     132   14%
    Number using BlockRAM only:                 16
    Number using FIFO only:                      2
    Number using BlockRAM and FIFO:              1
    Total primitives used:
      Number of 36k BlockRAM used:              16
      Number of 18k BlockRAM used:               1
      Number of 18k FIFO used:                   3
    Total Memory used (KB):                    648 out of   4,752   13%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
  Number of BSCANs:                              1 out of       4   25%
  Number of DCM_ADVs:                            4 out of      12   33%
  Number of DSP48Es:                           139 out of     288   48%
  Number of PLL_ADVs:                            1 out of       6   16%

  Number of RPM macros:            2
Peak Memory Usage:  889 MB
Total REAL time to MAP completion:  15 mins 4 secs 
Total CPU time to MAP completion:   15 mins 2 secs 


Mapping completed.
See MAP report file "blah_map.mrp" for details.




#----------------------------------------------#
# Starting program par
# par -w -ol high -xe n -t 1 blah_map.ncd blah.ncd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - par K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </home/brandyn/Xilinx10.1i/EDK/data/parBmgr.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/data/parBmgr.acd>



Constraints file: blah.pcf.

Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)



Device speed data version:  "PRODUCTION 1.64 2008-12-19".




Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                          11 out of 32     34%
   Number of DCM_ADVs                        4 out of 12     33%
   Number of DSP48Es                       139 out of 288    48%
   Number of ILOGICs                        40 out of 560     7%
   Number of External IOBs                 106 out of 480    22%
      Number of LOCed IOBs                 106 out of 106   100%

   Number of OLOGICs                        83 out of 560    14%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    16 out of 132    12%
   Number of RAMBFIFO18s                     1 out of 132     1%
   Number of RAMBFIFO18_36s                  2 out of 132     1%
   Number of Slice Registers             16653 out of 32640  51%
      Number used as Flip Flops          16651
      Number used as Latches                 1
      Number used as LatchThrus              1

   Number of Slice LUTS                  14767 out of 32640  45%
   Number of Slice LUT-Flip Flop pairs   19319 out of 32640  59%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 mins 35 secs 
Finished initial Timing Analysis.  REAL time: 1 mins 36 secs 


Starting Router


Phase 1: 102429 unrouted;       REAL time: 1 mins 43 secs 


Phase 2: 72140 unrouted;       REAL time: 1 mins 57 secs 


Phase 3: 28726 unrouted;       REAL time: 2 mins 46 secs 


Phase 4: 28726 unrouted; (4824813)      REAL time: 2 mins 54 secs 


Phase 5: 28552 unrouted; (74603)      REAL time: 3 mins 9 secs 


Phase 6: 28549 unrouted; (73438)      REAL time: 3 mins 20 secs 


Phase 7: 0 unrouted; (73438)      REAL time: 4 mins 43 secs 


Updating file: blah.ncd with current fully routed design.


Phase 8: 0 unrouted; (73438)      REAL time: 5 mins 8 secs 


Phase 9: 0 unrouted; (71347)      REAL time: 6 mins 1 secs 


Phase 10: 0 unrouted; (71187)      REAL time: 7 mins 27 secs 


Phase 11: 0 unrouted; (71187)      REAL time: 8 mins 21 secs 


Updating file: blah.ncd with current fully routed design.


Phase 12: 0 unrouted; (71066)      REAL time: 9 mins 


Phase 13: 0 unrouted; (71066)      REAL time: 9 mins 19 secs 

Phase 14: 0 unrouted; (71066)      REAL time: 9 mins 19 secs 


Phase 15: 0 unrouted; (71066)      REAL time: 10 mins 3 secs 


Total REAL time to Router completion: 10 mins 11 secs 
Total CPU time to Router completion: 10 mins 11 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/clk_intbuf |              |      |      |            |             |
|                     | BUFGCTRL_X0Y0| No   | 5220 |  0.523     |  2.034      |
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |BUFGCTRL_X0Y10| No   |  809 |  0.529     |  2.049      |
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/i2c_video_ |              |      |      |            |             |
|programmer_i/i2c_clk |              |      |      |            |             |
|                     | BUFGCTRL_X0Y2| No   |   24 |  0.310     |  1.867      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|                _Clk | BUFGCTRL_X0Y5| No   |   76 |  0.305     |  1.925      |
+---------------------+--------------+------+------+------------+-------------+
| VGA_PIXEL_CLK_BUFGP | BUFGCTRL_X0Y9| No   |   42 |  0.240     |  1.803      |
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/dvi_pixel_ |              |      |      |            |             |
|                 clk | BUFGCTRL_X0Y6| No   |   43 |  0.242     |  1.851      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|             _Update |         Local|      |   17 |  1.053     |  3.883      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 71066

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Try the Design Goal and Strategies for Timing Performance (In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.


INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TIMEGRP "SRAM_PORTS" OFFSET = OUT 3.29 ns | MAXDELAY|    -1.173ns|     4.463ns|      34|       31346
   AFTER COMP "sys_clk_pin"                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* TIMEGRP "SRAM_DATA" OFFSET = IN 1.9 ns BE | SETUP   |    -1.146ns|     3.046ns|      36|       39720
  FORE COMP "sys_clk_pin"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |     0.026ns|     9.974ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_clk_int   | HOLD    |     0.213ns|            |       0|           0
         = PERIOD TIMEGRP         "registra |         |            |            |        |            
  tion_core_0_registration_core_0_USER_LOGI |         |            |            |        |            
  C_I_demo_low_level_i_clk_int"         TS_ |         |            |            |        |            
  clock_generator_0_clock_generator_0_PLL0_ |         |            |            |        |            
  CLK_OUT_0_ HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "SRAM_OE" OFFSET = OUT 3.25 ns AF | MAXDELAY|     0.323ns|     2.927ns|       0|           0
  TER COMP "sys_clk_pin"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.345ns|     9.655ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD    |     0.324ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin         HIGH 50 |         |            |            |        |            
  %                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "VGA_IN_PORTS" OFFSET = IN 4 ns B | SETUP   |     0.916ns|     3.084ns|       0|           0
  EFORE COMP "VGA_PIXEL_CLK"                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "VGA_PIXEL_CLK_BUFGP/IBUFG" PERIOD =  | SETUP   |     6.063ns|     6.537ns|       0|           0
  12.6 ns HIGH 50%                          | HOLD    |     0.275ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |    16.022ns|     7.956ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_dvi_pixel | HOLD    |     0.349ns|            |       0|           0
  _clk1         = PERIOD TIMEGRP         "r |         |            |            |        |            
  egistration_core_0_registration_core_0_US |         |            |            |        |            
  ER_LOGIC_I_demo_low_level_i_dvi_pixel_clk |         |            |            |        |            
  1"         TS_registration_core_0_registr |         |            |            |        |            
  ation_core_0_USER_LOGIC_I_demo_low_level_ |         |            |            |        |            
  i_clk_int         * 4 HIGH 50%            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |    74.226ns|     5.774ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_i2c_video | HOLD    |     0.460ns|            |       0|           0
  _programmer_i_i2c_clk1         = PERIOD T |         |            |            |        |            
  IMEGRP         "registration_core_0_regis |         |            |            |        |            
  tration_core_0_USER_LOGIC_I_demo_low_leve |         |            |            |        |            
  l_i_i2c_video_programmer_i_i2c_clk1"      |         |            |            |        |            
      TS_registration_core_0_registration_c |         |            |            |        |            
  ore_0_USER_LOGIC_I_demo_low_level_i_clk_i |         |            |            |        |            
  nt         * 8 HIGH 50%                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A     |         N/A|         N/A|     N/A|         N/A
  pin" 10 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|          N/A|      9.974ns|            0|            0|            0|      2346207|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.655ns|      9.974ns|            0|            0|       431279|      1914928|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
|  TS_registration_core_0_regist|     10.000ns|      9.974ns|      1.989ns|            0|            0|      1911250|         3678|
|  ration_core_0_USER_LOGIC_I_de|             |             |             |             |             |             |             |
|  mo_low_level_i_clk_int       |             |             |             |             |             |             |             |
|   TS_registration_core_0_regis|     40.000ns|      7.956ns|          N/A|            0|            0|         2568|            0|
|   tration_core_0_USER_LOGIC_I_|             |             |             |             |             |             |             |
|   demo_low_level_i_dvi_pixel_c|             |             |             |             |             |             |             |
|   lk1                         |             |             |             |             |             |             |             |
|   TS_registration_core_0_regis|     80.000ns|      5.774ns|          N/A|            0|            0|         1110|            0|
|   tration_core_0_USER_LOGIC_I_|             |             |             |             |             |             |             |
|   demo_low_level_i_i2c_video_p|             |             |             |             |             |             |             |
|   rogrammer_i_i2c_clk1        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.


All signals are completely routed.

Total REAL time to PAR completion: 10 mins 31 secs 
Total CPU time to PAR completion: 10 mins 31 secs 

Peak Memory Usage:  713 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 70 errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1


Writing design to file blah.ncd





PAR done!




#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml blah.twx blah.ncd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/trce -e 3 -xml blah.twx
blah.ncd blah.pcf


Design file:              blah.ncd
Physical constraint file: blah.pcf
Device,speed:             xc5vsx50t,-1 (PRODUCTION 1.64 2008-12-19, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 70  Score: 71066

Constraints cover 2351313 paths, 0 nets, and 84756 connections

Design statistics:
   Minimum period:   9.974ns (Maximum frequency: 100.261MHz)
   Minimum input required time before clock:   3.084ns
   Minimum output required time after clock:   4.463ns


Analysis completed Sun Mar 29 05:43:26 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 1 mins 52 secs 



xflow done!
touch __xps/blah_routed
xilperl /home/brandyn/Xilinx10.1i/EDK/data/fpga_impl/observe_par.pl -error no implementation/blah.par

********************************************************************************
WARNING: 2 constraints not met.
********************************************************************************

Analyzing implementation/blah.par
*********************************************
Running Bitgen..
*********************************************

cd implementation; bitgen -w -f bitgen.ut blah

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - Bitgen K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>

Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1

Opened constraints file blah.pcf.


Sun Mar 29 05:43:53 2009



INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_0' updated to placement 'RAMB36_X2Y1' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_1' updated to placement 'RAMB36_X2Y0' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_2' updated to placement 'RAMB36_X3Y2' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_3' updated to placement 'RAMB36_X2Y2' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_4' updated to placement 'RAMB36_X2Y5' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_5' updated to placement 'RAMB36_X1Y2' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_6' updated to placement 'RAMB36_X2Y3' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_7' updated to placement 'RAMB36_X2Y4' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_8' updated to placement 'RAMB36_X1Y1' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_9' updated to placement 'RAMB36_X1Y0
Running DRC.

INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p4_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.

INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_3_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h1_t_
   yb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h1_t_
   yb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p1_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_2_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p0_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p4_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p2_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p2_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h3_t_
   xb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h3_t_
   xb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_6_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_1_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p3_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Mmult_smooth_prod_1_mult0000>:<DSP48E_DSP48E
   >.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be tied
   GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p0_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p5_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p5_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_5_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p2_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p2_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_0_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h4_t_
   yb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h4_t_
   yb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h0_t_
   xb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h0_t_
   xb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Maddsub_smooth_prod_0_mult0000>:<DSP48E_DSP4
   8E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be
   tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p3_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p1_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_4_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Maddsub_smooth_prod_2_mult0000>:<DSP48E_DSP4
   8E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be
   tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p5_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p5_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "blah.bit".

Bitstream generation is complete.

' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_10' updated to placement 'RAMB36_X3Y1' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_11' updated to placement 'RAMB36_X3Y0' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_12' updated to placement 'RAMB36_X1Y3' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_13' updated to placement 'RAMB36_X1Y4' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_14' updated to placement 'RAMB36_X3Y3' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_15' updated to placement 'RAMB36_X3Y4' from design.


*********************************************

Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

ERROR:iMPACT:2246 - A reference voltage has not been detected on the ribbon
   cable
   	interface to the target system ( pin 2 ).  Check that power is applied
   	 to the target system and that the ribbon cable is properly seated at
   	 both ends.  The status LED on Platform Cable USB will be GREEN if target
   	 voltage is in the proper range and applied to the correct pin.
ERROR:iMPACT:2246 - A reference voltage has not been detected on the ribbon
   cable
   	interface to the target system ( pin 2 ).  Check that power is applied
   	 to the target system and that the ribbon cable is properly seated at
   	 both ends.  The status LED on Platform Cable USB will be GREEN if target
   	 voltage is in the proper range and applied to the correct pin.
Elapsed time =      0 sec.
Elapsed time =      0 sec.

make: *** [download] Error 1



Done!

At Local date and time: Sun Mar 29 13:07:19 2009
 make -f blah.make download started...



*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.

Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   27.73 C, Min. Reading:   24.78 C, Max.
Reading:   28.23 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Sun Mar 29 13:16:12 2009
 make -f blah.make download started...



*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   38.07 C, Min. Reading:   36.59 C, Max.
Reading:   38.56 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.
'5': Programmed successfully.

Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Sun Mar 29 13:29:13 2009
 make -f blah.make download started...

****************************************************

Creating system netlist for hardware specification..

****************************************************

platgen -p xc5vsx50tff1136-1 -lang vhdl   blah.mhs

WARNING: vhdl is not supported as a language.  Using usenglish.


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc5vsx50tff1136-1 -lang vhdl blah.mhs 


Parse blah.mhs ...


Read MPD definitions ...

WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0

  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb


Check platform address map ...


Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 29 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32

INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 30 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 31 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB
   value to 1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB
   value to 1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1

INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4

INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:MDT - IPNAME:lmb_bram INSTANCE:bram_block -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:ilmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1

INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:dlmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 55 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2

INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   00_a/data/xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a
   /data/xps_gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...

IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 - 2
master(s) : 4 slave(s)

IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 - 1
master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven
   to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven
   to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/brandyn/Documents/blah.mhs line 88 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 196 - floating connection!


Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...


Modify defaults ...

Creating stub ...


Processing licensed instances ...

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying (BBD-specified) netlist
files.


Managing cache ...

IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying cache implementation netlist

IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/brandyn/Documents/blah.mhs line 78 - Copying cache implementation netlist

IPNAME:microblaze INSTANCE:microblaze_0 - /home/brandyn/Documents/blah.mhs line
91 - Copying cache implementation netlist

IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 -
Copying cache implementation netlist

IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - /home/brandyn/Documents/blah.mhs
line 118 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - /home/brandyn/Documents/blah.mhs
line 134 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 -
Copying cache implementation netlist

IPNAME:mdm INSTANCE:debug_module - /home/brandyn/Documents/blah.mhs line 150 -
Copying cache implementation netlist

IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/brandyn/Documents/blah.mhs line 163 - Copying cache implementation netlist

IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - /home/brandyn/Documents/blah.mhs
line 178 - Copying cache implementation netlist

IPNAME:xps_gpio INSTANCE:leds_8bit - /home/brandyn/Documents/blah.mhs line 193 -
Copying cache implementation netlist


Elaborating instances ...

IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- elaborating IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 0.00 seconds


Constructing platform-level connectivity ...

Completion time: 0.00 seconds


Writing (top-level) BMM ...


Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...

INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:registration_core_0 - /home/brandyn/Documents/blah.mhs line 47 -
Running XST synthesis

WARNING: vhdl is not supported as a language.  Using usenglish.


Running NGCBUILD ...

IPNAME:registration_core_0_wrapper INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Running NGCBUILD

WARNING: vhdl is not supported as a language.  Using usenglish.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>



Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vsx50tff1136-1 -intstyle silent -sd .. registration_core_0_wrapper.ngc
../registration_core_0_wrapper.ngc


Reading NGO file
"/home/brandyn/Documents/implementation/registration_core_0_wrapper/registration
_core_0_wrapper.ngc" ...

Loading design module
"/home/brandyn/Documents/implementation/registration_core_0_wrapper/div1.ngc"...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../registration_core_0_wrapper.ngc" ...



Writing NGCBUILD log file "../registration_core_0_wrapper.blc"...

NGCBUILD done.


Rebuilding cache ...


Total run time: 1106.00 seconds

Running synthesis...

bash -c "cd synthesis; ./synthesis.sh"

xst -ifn blah_xst.scr -intstyle silent

Running XST synthesis ...

WARNING: vhdl is not supported as a language.  Using usenglish.

XST completed

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - ngcbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
</home/brandyn/Xilinx10.1i/ISE/data/ngcflow.csf>



Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngcbuild
./blah.ngc ../implementation/blah.ngc


Reading NGO file "/home/brandyn/Documents/synthesis/blah.ngc" ...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/blah.ngc" ...



Writing NGCBUILD log file "../implementation/blah.blc"...

NGCBUILD done.

*********************************************

Running Xilinx Implementation tools..
*********************************************
xilperl /home/brandyn/Xilinx10.1i/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc5vsx50tff1136-1 -implement xflow.opt blah.ngc

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - Xflow K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vsx50tff1136-1 -implement xflow.opt blah.ngc  
PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Using Flow File: /home/brandyn/Documents/implementation/fpga.flw 
Using Option File(s): 
 /home/brandyn/Documents/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vsx50tff1136-1 -nt timestamp -bm blah.bmm
"/home/brandyn/Documents/implementation/blah.ngc" -uc blah.ucf blah.ngd 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - ngdbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngdbuild -p
xc5vsx50tff1136-1 -nt timestamp -bm blah.bmm
/home/brandyn/Documents/implementation/blah.ngc -uc blah.ucf blah.ngd

Reading NGO file "/home/brandyn/Documents/implementation/blah.ngc" ...

Loading design module
"/home/brandyn/Documents/implementation/registration_core_0_wrapper.ngc"...

Loading design module
"/home/brandyn/Documents/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/mb_plb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/ilmb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/dlmb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/debug_module_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/leds_8bit_wrapper.ngc"...

Gathering constraint information from source properties...

Done.


Applying constraints in "blah.ucf" to the design...

Resolving constraint associations...

Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMEGRP "USER_IO" TIG;>
   [blah.ucf(117)]: Unable to find an active 'TimeGrp' constraint named
   'USER_IO'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_', used in period
   specification 'TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_', was
   traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_internal. The
   following new TNM groups and period specifications were generated at the
   DCM_ADV output(s): 
   CLK0: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_
   int = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t" TS_clock_generator...>

INFO:ConstraintSystem:178 - TNM
   'registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t', used in period specification
   'TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk
   _int', was traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_dvi. The following
   new TNM groups and period specifications were generated at the DCM_ADV
   output(s): 
   CLKDV: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_dvi_
   pixel_clk1 = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_dvi_pi
   xel_clk1" TS_r...>

INFO:ConstraintSystem:178 - TNM
   'registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t', used in period specification
   'TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk
   _int', was traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/DCM_
   BASE_i2c. The following new TNM groups and period specifications were
   generated at the DCM_ADV output(s): 
   CLKDV: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_i2c_
   video_programmer_i_i2c_clk1 = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_i2c...
   >

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_vgain/v5.fi
   fo_18_36_inst.fifo_18_36_inst" of type "FIFO18_36".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_address/v5.
   fifo_18_36_inst.fifo_18_36_inst" of type "FIFO18_36".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_value/v5.fi
   fo_18_inst.fifo_18_inst" of type "FIFO18".  This attribute will be ignored.

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_quotien
   t_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_s
   ynth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_quotien
   t_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_s
   ynth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_estimat
   or/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of
   type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:440 - FF primitive
   'registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/regist
   ration_controller_i/registration_stage_i/gauss_elim_i/div/div/BU2/U0/i_synth_
   opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_fixed.i_fix_to_flt/
   i_fpo/FLT_PT_OP/SPEED_OP.FIX_TO_FLT_OP.FP_OP/ROUND/SINGLE_RND.RND/ff_co/YES_R
   EG.r.n.eOn.f' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_prescal
   er/i_virtex.i_many.i_cascmult[1].i_cascmult/i_synth_option.i_synth_model/opt_
   vx5.i_uniwrap/i_primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_prescal
   er/i_virtex.i_many.i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwr
   ap/i_primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i
   _primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.

WARNING:NgdBuild:478 - clock net
   registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute
   _affine_rst_reg with clock driver
   registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute
   _affine_rst_reg_BUFG drives no clock pins
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  23

Writing NGD file "blah.ngd" ...


Writing NGDBUILD log file "blah.bld"...

NGDBUILD done.




#----------------------------------------------#
# Starting program map
# map -o blah_map.ncd -w -pr b -ol high -timing -logic_opt on -xe n -t 1
-register_duplication -cm speed -ignore_keep_hierarchy -k 6 -lc off -power off
blah.ngd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - Map K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/data/Xdh_PrimTypeLib.xda> with local file
</home/brandyn/Xilinx10.1i/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vsx50tff1136-1".
WARNING:Map:236 - The MAP option, "-k" (MAP to Input Functions), will be 
   disabled for this architecture in the next software release.


Mapping design into LUTs...

Writing file blah_map.ngm...

Running directed packing...

Running delay-based LUT packing...

INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven packing...


Phase 1.1

Phase 1.1 (Checksum:3fc8b6d3) REAL time: 2 mins 5 secs 

Phase 2.7
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18


Phase 2.7 (Checksum:3fc8b6d3) REAL time: 2 mins 6 secs 

Phase 3.31
Phase 3.31 (Checksum:3fc994bb) REAL time: 2 mins 6 secs 

Phase 4.33

Phase 4.33 (Checksum:3fc994bb) REAL time: 2 mins 58 secs 

Phase 5.32

Phase 5.32 (Checksum:3fc994bb) REAL time: 3 mins 7 secs 

Phase 6.2


.....

Phase 6.2 (Checksum:3fd77261) REAL time: 3 mins 15 secs 


.....
......
......
......
.....
......
......

.
...
........
........
.......

Phase 7.30



######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 12
# Number of Global Clock Networks: 11
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "SRAM_CLK_FB" LOC = "IOB_X1Y71" ;
INST "sys_clk_pin" LOC = "IOB_X1Y69" ;
INST "VGA_PIXEL_CLK" LOC = "IOB_X1Y61" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_inst" LOC = "BUFGCTRL_X0Y0" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_sram" LOC = "BUFGCTRL_X0Y1" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk_BUFG" LOC = "BUFGCTRL_X0Y2" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg_BUFG" LOC = "BUFGCTRL_X0Y3" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_BUFG_for_CLKFBOUT.CLKFB_BUFG_INST" LOC = "BUFGCTRL_X0Y4" ;
INST "debug_module/debug_module/BUFG_DRCK" LOC = "BUFGCTRL_X0Y5" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk_BUFG" LOC = "BUFGCTRL_X0Y6" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/BUFG_i2c" LOC = "BUFGCTRL_X0Y7" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_dvi" LOC = "BUFGCTRL_X0Y8" ;
INST "VGA_PIXEL_CLK_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y9" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y10" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_sram" LOC = "DCM_ADV_X0Y0" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/DCM_BASE_i2c" LOC = "DCM_ADV_X0Y1" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_dvi" LOC = "DCM_ADV_X0Y2" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_internal" LOC = "DCM_ADV_X0Y3" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf driven by BUFGCTRL_X0Y0
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# SRAM_CLK_OBUF driven by BUFGCTRL_X0Y1
NET "SRAM_CLK_OBUF" TNM_NET = "TN_SRAM_CLK_OBUF" ;
TIMEGRP "TN_SRAM_CLK_OBUF" AREA_GROUP = "CLKAG_SRAM_CLK_OBUF" ;
AREA_GROUP "CLKAG_SRAM_CLK_OBUF" RANGE =   CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk driven by BUFGCTRL_X0Y2
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg driven by BUFGCTRL_X0Y3
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6> driven by BUFGCTRL_X0Y4
NET "clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" TNM_NET = "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
TIMEGRP "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" AREA_GROUP = "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
AREA_GROUP "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# microblaze_0_dbg_Dbg_Clk driven by BUFGCTRL_X0Y5
NET "microblaze_0_dbg_Dbg_Clk" TNM_NET = "TN_microblaze_0_dbg_Dbg_Clk" ;
TIMEGRP "TN_microblaze_0_dbg_Dbg_Clk" AREA_GROUP = "CLKAG_microblaze_0_dbg_Dbg_Clk" ;
AREA_GROUP "CLKAG_microblaze_0_dbg_Dbg_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk driven by BUFGCTRL_X0Y6
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb driven by BUFGCTRL_X0Y7
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb driven by BUFGCTRL_X0Y8
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0 ;

# VGA_PIXEL_CLK_BUFGP driven by BUFGCTRL_X0Y9
NET "VGA_PIXEL_CLK_BUFGP" TNM_NET = "TN_VGA_PIXEL_CLK_BUFGP" ;
TIMEGRP "TN_VGA_PIXEL_CLK_BUFGP" AREA_GROUP = "CLKAG_VGA_PIXEL_CLK_BUFGP" ;
AREA_GROUP "CLKAG_VGA_PIXEL_CLK_BUFGP" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# dlmb_port_BRAM_Clk driven by BUFGCTRL_X0Y10
NET "dlmb_port_BRAM_Clk" TNM_NET = "TN_dlmb_port_BRAM_Clk" ;
TIMEGRP "TN_dlmb_port_BRAM_Clk" AREA_GROUP = "CLKAG_dlmb_port_BRAM_Clk" ;
AREA_GROUP "CLKAG_dlmb_port_BRAM_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 12
Number of Global Clock Networks: 11

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      4 |      0 |      0 |      0 |      0 |     18 |      0 |      0 |      0 |      0 |     78 |   1347 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1174 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg
      0 |      1 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |      6 |      3 |dlmb_port_BRAM_Clk
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      7 |      1 |      0 |      0 |      4 |     18 |      0 |      0 |      0 |      0 |     84 |   2524 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     42 |     81 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |      5 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     38 |    308 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    274 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg
      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |     88 |    669 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      8 |      8 |     31 |      0 |      0 |      0 |      0 |    244 |   1819 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1007 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      2 |     15 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      9 |      9 |     31 |      0 |      0 |      0 |      0 |    246 |   2853 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |     86 |    396 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |    223 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    186 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     54 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     93 |VGA_PIXEL_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     53 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |     42 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      0 |      4 |      0 |      0 |      0 |      0 |    132 |   1047 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      8 |      8 |     22 |      0 |      0 |      0 |      0 |    306 |   1942 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |VGA_PIXEL_CLK_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      8 |      8 |     22 |      0 |      0 |      0 |      0 |    306 |   2021 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |     48 |    585 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     38 |    502 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |    104 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |VGA_PIXEL_CLK_BUFGP
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |    120 |   1199 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     18 |     12 |      0 |      0 |      0 |      0 |    166 |   2000 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    658 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg
      8 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      2 |      9 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |      0 |     18 |     15 |      0 |      0 |      0 |      0 |    168 |   2667 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      1 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     87 |    737 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |    612 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |     24 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    126 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    135 |   1499 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     30 |      0 |      0 |      0 |      0 |    326 |   1942 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1023 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg
      2 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      4 |     30 |      0 |      0 |      0 |      0 |    326 |   2965 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      1 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    128 |   1191 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    772 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     27 |      4 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    155 |   1967 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     16 |      0 |      0 |      0 |      0 |    202 |   1773 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1556 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     16 |      0 |      0 |      0 |      0 |    202 |   3329 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     20 |     24 |      0 |      0 |      0 |      0 |      0 |    106 |    721 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    619 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_reg
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     21 |     24 |      0 |      0 |      0 |      0 |      0 |    106 |   1340 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 7.30 (Checksum:3fd77261) REAL time: 4 mins 14 secs 

Phase 8.3

Phase 8.3 (Checksum:3fd77261) REAL time: 4 mins 15 secs 

Phase 9.5
Phase 9.5 (Checksum:3fd77261) REAL time: 4 mins 17 secs 

Phase 10.8

....
....
.....
.....
....
.....
..

.
........
.......
........
........
........
....

.....

....
.....
...
........
...
......
........
.......
.
........
........
.........
........
.
........
........
.........
........

.....
..
........

.
......
......
..

...
....
........

Phase 10.8 (Checksum:d0a87b17) REAL time: 6 mins 30 secs 

Phase 11.29
Phase 11.29 (Checksum:d0a87b17) REAL time: 6 mins 31 secs 

Phase 12.5

Phase 12.5 (Checksum:d0a87b17) REAL time: 6 mins 33 secs 

Phase 13.18

Phase 13.18 (Checksum:d1ff51ab) REAL time: 12 mins 21 secs 

Phase 14.5

Phase 14.5 (Checksum:d1ff51ab) REAL time: 12 mins 23 secs 

Phase 15.34
Phase 15.34 (Checksum:d1ff51ab) REAL time: 12 mins 25 secs 


REAL time consumed by placer: 12 mins 26 secs 
CPU  time consumed by placer: 12 mins 26 secs 
Invoking physical synthesis ...

.
..
.
Physical synthesis completed.


Design Summary:
Number of errors:      0
Number of warnings:   82
Slice Logic Utilization:
  Number of Slice Registers:                16,653 out of  32,640   51%
    Number used as Flip Flops:              16,651
    Number used as Latches:                      1
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                     14,767 out of  32,640   45%
    Number used as logic:                   13,393 out of  32,640   41%
      Number using O6 output only:          12,146
      Number using O5 output only:             172
      Number using O5 and O6:                1,075
    Number used as Memory:                   1,022 out of  12,480    8%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           958
        Number using O6 output only:           957
        Number using O5 output only:             1
    Number used as exclusive route-thru:       352
  Number of route-thrus:                       688 out of  65,280    1%
    Number using O6 output only:               506
    Number using O5 output only:               171
    Number using O5 and O6:                     11

Slice Logic Distribution:
  Number of occupied Slices:                 6,323 out of   8,160   77%
  Number of LUT Flip Flop pairs used:       19,319
    Number with an unused Flip Flop:         2,666 out of  19,319   13%
    Number with an unused LUT:               4,552 out of  19,319   23%
    Number of fully used LUT-FF pairs:      12,101 out of  19,319   62%
    Number of unique control sets:             329
    Number of slice register sites lost
      to control set restrictions:             670 out of  32,640    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       106 out of     480   22%
    IOB Flip Flops:                            121

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      19 out of     132   14%
    Number using BlockRAM only:                 16
    Number using FIFO only:                      2
    Number using BlockRAM and FIFO:              1
    Total primitives used:
      Number of 36k BlockRAM used:              16
      Number of 18k BlockRAM used:               1
      Number of 18k FIFO used:                   3
    Total Memory used (KB):                    648 out of   4,752   13%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
  Number of BSCANs:                              1 out of       4   25%
  Number of DCM_ADVs:                            4 out of      12   33%
  Number of DSP48Es:                           139 out of     288   48%
  Number of PLL_ADVs:                            1 out of       6   16%

  Number of RPM macros:            2
Peak Memory Usage:  886 MB
Total REAL time to MAP completion:  15 mins 5 secs 
Total CPU time to MAP completion:   15 mins 5 secs 

Mapping completed.
See MAP report file "blah_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high -xe n -t 1 blah_map.ncd blah.ncd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - par K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </home/brandyn/Xilinx10.1i/EDK/data/parBmgr.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/data/parBmgr.acd>



Constraints file: blah.pcf.

Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)



Device speed data version:  "PRODUCTION 1.64 2008-12-19".




Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                          11 out of 32     34%
   Number of DCM_ADVs                        4 out of 12     33%
   Number of DSP48Es                       139 out of 288    48%
   Number of ILOGICs                        40 out of 560     7%
   Number of External IOBs                 106 out of 480    22%
      Number of LOCed IOBs                 106 out of 106   100%

   Number of OLOGICs                        83 out of 560    14%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    16 out of 132    12%
   Number of RAMBFIFO18s                     1 out of 132     1%
   Number of RAMBFIFO18_36s                  2 out of 132     1%
   Number of Slice Registers             16653 out of 32640  51%
      Number used as Flip Flops          16651
      Number used as Latches                 1
      Number used as LatchThrus              1

   Number of Slice LUTS                  14767 out of 32640  45%
   Number of Slice LUT-Flip Flop pairs   19319 out of 32640  59%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 mins 35 secs 
Finished initial Timing Analysis.  REAL time: 1 mins 36 secs 


Starting Router


Phase 1: 102429 unrouted;       REAL time: 1 mins 43 secs 


Phase 2: 72140 unrouted;       REAL time: 1 mins 57 secs 


Phase 3: 28726 unrouted;       REAL time: 2 mins 46 secs 


Phase 4: 28726 unrouted; (4824813)      REAL time: 2 mins 54 secs 


Phase 5: 28552 unrouted; (74603)      REAL time: 3 mins 9 secs 


Phase 6: 28549 unrouted; (73438)      REAL time: 3 mins 19 secs 


Phase 7: 0 unrouted; (73438)      REAL time: 4 mins 43 secs 


Updating file: blah.ncd with current fully routed design.


Phase 8: 0 unrouted; (73438)      REAL time: 5 mins 7 secs 


Phase 9: 0 unrouted; (71347)      REAL time: 6 mins 


Phase 10: 0 unrouted; (71187)      REAL time: 7 mins 26 secs 


Phase 11: 0 unrouted; (71187)      REAL time: 8 mins 19 secs 


Updating file: blah.ncd with current fully routed design.


Phase 12: 0 unrouted; (71066)      REAL time: 8 mins 59 secs 


Phase 13: 0 unrouted; (71066)      REAL time: 9 mins 17 secs 

Phase 14: 0 unrouted; (71066)      REAL time: 9 mins 17 secs 


Phase 15: 0 unrouted; (71066)      REAL time: 10 mins 2 secs 


Total REAL time to Router completion: 10 mins 10 secs 
Total CPU time to Router completion: 10 mins 10 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/clk_intbuf |              |      |      |            |             |
|                     | BUFGCTRL_X0Y0| No   | 5220 |  0.523     |  2.034      |
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |BUFGCTRL_X0Y10| No   |  809 |  0.529     |  2.049      |
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/i2c_video_ |              |      |      |            |             |
|programmer_i/i2c_clk |              |      |      |            |             |
|                     | BUFGCTRL_X0Y2| No   |   24 |  0.310     |  1.867      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|                _Clk | BUFGCTRL_X0Y5| No   |   76 |  0.305     |  1.925      |
+---------------------+--------------+------+------+------------+-------------+
| VGA_PIXEL_CLK_BUFGP | BUFGCTRL_X0Y9| No   |   42 |  0.240     |  1.803      |
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/dvi_pixel_ |              |      |      |            |             |
|                 clk | BUFGCTRL_X0Y6| No   |   43 |  0.242     |  1.851      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|             _Update |         Local|      |   17 |  1.053     |  3.883      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 71066

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Try the Design Goal and Strategies for Timing Performance (In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.


INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TIMEGRP "SRAM_PORTS" OFFSET = OUT 3.29 ns | MAXDELAY|    -1.173ns|     4.463ns|      34|       31346
   AFTER COMP "sys_clk_pin"                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* TIMEGRP "SRAM_DATA" OFFSET = IN 1.9 ns BE | SETUP   |    -1.146ns|     3.046ns|      36|       39720
  FORE COMP "sys_clk_pin"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |     0.026ns|     9.974ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_clk_int   | HOLD    |     0.213ns|            |       0|           0
         = PERIOD TIMEGRP         "registra |         |            |            |        |            
  tion_core_0_registration_core_0_USER_LOGI |         |            |            |        |            
  C_I_demo_low_level_i_clk_int"         TS_ |         |            |            |        |            
  clock_generator_0_clock_generator_0_PLL0_ |         |            |            |        |            
  CLK_OUT_0_ HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "SRAM_OE" OFFSET = OUT 3.25 ns AF | MAXDELAY|     0.323ns|     2.927ns|       0|           0
  TER COMP "sys_clk_pin"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.345ns|     9.655ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD    |     0.324ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin         HIGH 50 |         |            |            |        |            
  %                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "VGA_IN_PORTS" OFFSET = IN 4 ns B | SETUP   |     0.916ns|     3.084ns|       0|           0
  EFORE COMP "VGA_PIXEL_CLK"                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "VGA_PIXEL_CLK_BUFGP/IBUFG" PERIOD =  | SETUP   |     6.063ns|     6.537ns|       0|           0
  12.6 ns HIGH 50%                          | HOLD    |     0.275ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |    16.022ns|     7.956ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_dvi_pixel | HOLD    |     0.349ns|            |       0|           0
  _clk1         = PERIOD TIMEGRP         "r |         |            |            |        |            
  egistration_core_0_registration_core_0_US |         |            |            |        |            
  ER_LOGIC_I_demo_low_level_i_dvi_pixel_clk |         |            |            |        |            
  1"         TS_registration_core_0_registr |         |            |            |        |            
  ation_core_0_USER_LOGIC_I_demo_low_level_ |         |            |            |        |            
  i_clk_int         * 4 HIGH 50%            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |    74.226ns|     5.774ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_i2c_video | HOLD    |     0.460ns|            |       0|           0
  _programmer_i_i2c_clk1         = PERIOD T |         |            |            |        |            
  IMEGRP         "registration_core_0_regis |         |            |            |        |            
  tration_core_0_USER_LOGIC_I_demo_low_leve |         |            |            |        |            
  l_i_i2c_video_programmer_i_i2c_clk1"      |         |            |            |        |            
      TS_registration_core_0_registration_c |         |            |            |        |            
  ore_0_USER_LOGIC_I_demo_low_level_i_clk_i |         |            |            |        |            
  nt         * 8 HIGH 50%                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A     |         N/A|         N/A|     N/A|         N/A
  pin" 10 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|          N/A|      9.974ns|            0|            0|            0|      2346207|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.655ns|      9.974ns|            0|            0|       431279|      1914928|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
|  TS_registration_core_0_regist|     10.000ns|      9.974ns|      1.989ns|            0|            0|      1911250|         3678|
|  ration_core_0_USER_LOGIC_I_de|             |             |             |             |             |             |             |
|  mo_low_level_i_clk_int       |             |             |             |             |             |             |             |
|   TS_registration_core_0_regis|     40.000ns|      7.956ns|          N/A|            0|            0|         2568|            0|
|   tration_core_0_USER_LOGIC_I_|             |             |             |             |             |             |             |
|   demo_low_level_i_dvi_pixel_c|             |             |             |             |             |             |             |
|   lk1                         |             |             |             |             |             |             |             |
|   TS_registration_core_0_regis|     80.000ns|      5.774ns|          N/A|            0|            0|         1110|            0|
|   tration_core_0_USER_LOGIC_I_|             |             |             |             |             |             |             |
|   demo_low_level_i_i2c_video_p|             |             |             |             |             |             |             |
|   rogrammer_i_i2c_clk1        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.


All signals are completely routed.

Total REAL time to PAR completion: 10 mins 30 secs 
Total CPU time to PAR completion: 10 mins 30 secs 

Peak Memory Usage:  713 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 70 errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1


Writing design to file blah.ncd





PAR done!




#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml blah.twx blah.ncd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/trce -e 3 -xml blah.twx
blah.ncd blah.pcf


Design file:              blah.ncd
Physical constraint file: blah.pcf
Device,speed:             xc5vsx50t,-1 (PRODUCTION 1.64 2008-12-19, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 70  Score: 71066

Constraints cover 2351313 paths, 0 nets, and 84756 connections

Design statistics:
   Minimum period:   9.974ns (Maximum frequency: 100.261MHz)
   Minimum input required time before clock:   3.084ns
   Minimum output required time after clock:   4.463ns


Analysis completed Sun Mar 29 14:30:59 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 1 mins 52 secs 



xflow done!
touch __xps/blah_routed
xilperl /home/brandyn/Xilinx10.1i/EDK/data/fpga_impl/observe_par.pl -error no implementation/blah.par

********************************************************************************
WARNING: 2 constraints not met.
********************************************************************************

Analyzing implementation/blah.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut blah

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - Bitgen K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>

Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1

Opened constraints file blah.pcf.


Sun Mar 29 14:31:27 2009



INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_0' updated to placement 'RAMB36_X2Y1' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_1' updated to placement 'RAMB36_X2Y0' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_2' updated to placement 'RAMB36_X3Y2' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_3' updated to placement 'RAMB36_X2Y2' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_4' updated to placement 'RAMB36_X2Y5' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_5' updated to placement 'RAMB36_X1Y2' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_6' updated to placement 'RAMB36_X2Y3' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_7' updated to placement 'RAMB36_X2Y4' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_8' updated to placement 'RAMB36_X1Y1' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_9' updated to placement 'RAMB36_X1Y0
Running DRC.

INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p4_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.

INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_3_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h1_t_
   yb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h1_t_
   yb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p1_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_2_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p0_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p4_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p2_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p2_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h3_t_
   xb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h3_t_
   xb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_6_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_1_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p3_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Mmult_smooth_prod_1_mult0000>:<DSP48E_DSP48E
   >.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be tied
   GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p0_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p5_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p5_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_5_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p2_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p2_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_0_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h4_t_
   yb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h4_t_
   yb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h0_t_
   xb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h0_t_
   xb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Maddsub_smooth_prod_0_mult0000>:<DSP48E_DSP4
   8E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be
   tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p3_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p1_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_4_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Maddsub_smooth_prod_2_mult0000>:<DSP48E_DSP4
   8E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be
   tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p5_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p5_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "blah.bit".

Bitstream generation is complete.

' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_10' updated to placement 'RAMB36_X3Y1' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_11' updated to placement 'RAMB36_X3Y0' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_12' updated to placement 'RAMB36_X1Y3' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_13' updated to placement 'RAMB36_X1Y4' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_14' updated to placement 'RAMB36_X3Y3' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_15' updated to placement 'RAMB36_X3Y4' from design.


mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

mb-size registration_test/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   7102	    300	  20340	  27742	   6c5e	registration_test/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb


Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module
 windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.


----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.

Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   45.95 C, Min. Reading:   37.58 C, Max.
Reading:   46.44 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.467 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0

Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Sun Mar 29 15:28:11 2009
 make -f blah.make download started...

mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

mb-size registration_test/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   7110	    300	  20340	  27750	   6c66	registration_test/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb


Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.

Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.

Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   45.95 C, Min. Reading:   44.96 C, Max.
Reading:   46.44 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.467 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.
'5': Programmed successfully.

Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Sun Mar 29 15:50:40 2009
 make -f blah.make download started...

****************************************************

Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vsx50tff1136-1 -lang vhdl   blah.mhs

WARNING: vhdl is not supported as a language.  Using usenglish.


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc5vsx50tff1136-1 -lang vhdl blah.mhs 


Parse blah.mhs ...

Read MPD definitions ...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb


Check platform address map ...

Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 29 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 30 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 31 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB
   value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:MDT - IPNAME:lmb_bram INSTANCE:bram_block -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:ilmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1

INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:dlmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 55 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   00_a/data/xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a
   /data/xps_gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...

IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 - 2
master(s) : 4 slave(s)

IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 - 1
master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven
   to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven
   to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/brandyn/Documents/blah.mhs line 88 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 196 - floating connection!

Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...


Modify defaults ...

Creating stub ...


Processing licensed instances ...

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying (BBD-specified) netlist
files.

Managing cache ...

IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying cache implementation netlist

IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/brandyn/Documents/blah.mhs line 78 - Copying cache implementation netlist

IPNAME:microblaze INSTANCE:microblaze_0 - /home/brandyn/Documents/blah.mhs line
91 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 -
Copying cache implementation netlist

IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - /home/brandyn/Documents/blah.mhs
line 118 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - /home/brandyn/Documents/blah.mhs
line 134 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module - /home/brandyn/Documents/blah.mhs line 150 -
Copying cache implementation netlist

IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/brandyn/Documents/blah.mhs line 163 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - /home/brandyn/Documents/blah.mhs
line 178 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - /home/brandyn/Documents/blah.mhs line 193 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- elaborating IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 1.00 seconds


Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...


Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...

INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:registration_core_0 - /home/brandyn/Documents/blah.mhs line 47 -
Running XST synthesis

WARNING: vhdl is not supported as a language.  Using usenglish.


Running NGCBUILD ...

IPNAME:registration_core_0_wrapper INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Running NGCBUILD

WARNING: vhdl is not supported as a language.  Using usenglish.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vsx50tff1136-1 -intstyle silent -sd .. registration_core_0_wrapper.ngc
../registration_core_0_wrapper.ngc


Reading NGO file
"/home/brandyn/Documents/implementation/registration_core_0_wrapper/registration
_core_0_wrapper.ngc" ...

Loading design module
"/home/brandyn/Documents/implementation/registration_core_0_wrapper/div1.ngc"...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../registration_core_0_wrapper.ngc" ...



Writing NGCBUILD log file "../registration_core_0_wrapper.blc"...

NGCBUILD done.


Rebuilding cache ...


Total run time: 1105.00 seconds

Running synthesis...

bash -c "cd synthesis; ./synthesis.sh"

xst -ifn blah_xst.scr -intstyle silent
Running XST synthesis ...

WARNING: vhdl is not supported as a language.  Using usenglish.

XST completed

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - ngcbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
</home/brandyn/Xilinx10.1i/ISE/data/ngcflow.csf>



Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngcbuild
./blah.ngc ../implementation/blah.ngc


Reading NGO file "/home/brandyn/Documents/synthesis/blah.ngc" ...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/blah.ngc" ...



Writing NGCBUILD log file "../implementation/blah.blc"...

NGCBUILD done.

*********************************************

Running Xilinx Implementation tools..
*********************************************
xilperl /home/brandyn/Xilinx10.1i/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc5vsx50tff1136-1 -implement xflow.opt blah.ngc

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - Xflow K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vsx50tff1136-1 -implement xflow.opt blah.ngc  
PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Using Flow File: /home/brandyn/Documents/implementation/fpga.flw 
Using Option File(s): 
 /home/brandyn/Documents/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vsx50tff1136-1 -nt timestamp -bm blah.bmm
"/home/brandyn/Documents/implementation/blah.ngc" -uc blah.ucf blah.ngd 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - ngdbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngdbuild -p
xc5vsx50tff1136-1 -nt timestamp -bm blah.bmm
/home/brandyn/Documents/implementation/blah.ngc -uc blah.ucf blah.ngd

Reading NGO file "/home/brandyn/Documents/implementation/blah.ngc" ...

Loading design module
"/home/brandyn/Documents/implementation/registration_core_0_wrapper.ngc"...

Loading design module
"/home/brandyn/Documents/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/mb_plb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/ilmb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/dlmb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/debug_module_wrapper.ngc"...

Loading design module
"/home/brandyn/Documents/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/leds_8bit_wrapper.ngc"...
Gathering constraint information from source properties...

Done.


Applying constraints in "blah.ucf" to the design...

Resolving constraint associations...

Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMEGRP "USER_IO" TIG;>
   [blah.ucf(117)]: Unable to find an active 'TimeGrp' constraint named
   'USER_IO'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_', used in period
   specification 'TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_', was
   traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_internal. The
   following new TNM groups and period specifications were generated at the
   DCM_ADV output(s): 
   CLK0: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_
   int = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t" TS_clock_generator...>

INFO:ConstraintSystem:178 - TNM
   'registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t', used in period specification
   'TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk
   _int', was traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_dvi. The following
   new TNM groups and period specifications were generated at the DCM_ADV
   output(s): 
   CLKDV: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_dvi_
   pixel_clk1 = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_dvi_pi
   xel_clk1" TS_r...>

INFO:ConstraintSystem:178 - TNM
   'registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t', used in period specification
   'TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk
   _int', was traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/DCM_
   BASE_i2c. The following new TNM groups and period specifications were
   generated at the DCM_ADV output(s): 
   CLKDV: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_i2c_
   video_programmer_i_i2c_clk1 = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_i2c...
   >

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_vgain/v5.fi
   fo_18_36_inst.fifo_18_36_inst" of type "FIFO18_36".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_address/v5.
   fifo_18_36_inst.fifo_18_36_inst" of type "FIFO18_36".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_value/v5.fi
   fo_18_inst.fifo_18_inst" of type "FIFO18".  This attribute will be ignored.

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_quotien
   t_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_s
   ynth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_quotien
   t_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_s
   ynth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_estimat
   or/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of
   type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:440 - FF primitive
   'registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/regist
   ration_controller_i/registration_stage_i/gauss_elim_i/div/div/BU2/U0/i_synth_
   opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_fixed.i_fix_to_flt/
   i_fpo/FLT_PT_OP/SPEED_OP.FIX_TO_FLT_OP.FP_OP/ROUND/SINGLE_RND.RND/ff_co/YES_R
   EG.r.n.eOn.f' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_prescal
   er/i_virtex.i_many.i_cascmult[1].i_cascmult/i_synth_option.i_synth_model/opt_
   vx5.i_uniwrap/i_primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_prescal
   er/i_virtex.i_many.i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwr
   ap/i_primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i
   _primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.

WARNING:NgdBuild:478 - clock net
   registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute
   _affine_rst with clock driver
   registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute
   _affine_rst_BUFG drives no clock pins

WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  23

Writing NGD file "blah.ngd" ...


Writing NGDBUILD log file "blah.bld"...

NGDBUILD done.




#----------------------------------------------#
# Starting program map
# map -o blah_map.ncd -w -pr b -ol high -timing -logic_opt on -xe n -t 1
-register_duplication -cm speed -ignore_keep_hierarchy -k 6 -lc off -power off
blah.ngd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - Map K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/data/Xdh_PrimTypeLib.xda> with local file
</home/brandyn/Xilinx10.1i/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vsx50tff1136-1".
WARNING:Map:236 - The MAP option, "-k" (MAP to Input Functions), will be 
   disabled for this architecture in the next software release.


Mapping design into LUTs...

Writing file blah_map.ngm...

Running directed packing...

Running delay-based LUT packing...

INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven packing...


Phase 1.1

Phase 1.1 (Checksum:3fb47413) REAL time: 2 mins 6 secs 

Phase 2.7
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18



Phase 2.7 (Checksum:3fb47413) REAL time: 2 mins 6 secs 

Phase 3.31
Phase 3.31 (Checksum:3fb551fb) REAL time: 2 mins 6 secs 

Phase 4.33

Phase 4.33 (Checksum:3fb551fb) REAL time: 2 mins 59 secs 

Phase 5.32

Phase 5.32 (Checksum:3fb551fb) REAL time: 3 mins 8 secs 

Phase 6.2


.....

Phase 6.2 (Checksum:3fc32fa1) REAL time: 3 mins 16 secs 


....
......
.......
......
......
......
....

........
.......
........
........
.......

Phase 7.30



######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 12
# Number of Global Clock Networks: 11
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "SRAM_CLK_FB" LOC = "IOB_X1Y71" ;
INST "sys_clk_pin" LOC = "IOB_X1Y69" ;
INST "VGA_PIXEL_CLK" LOC = "IOB_X1Y61" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_inst" LOC = "BUFGCTRL_X0Y0" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_sram" LOC = "BUFGCTRL_X0Y1" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk_BUFG" LOC = "BUFGCTRL_X0Y2" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_BUFG_for_CLKFBOUT.CLKFB_BUFG_INST" LOC = "BUFGCTRL_X0Y3" ;
INST "debug_module/debug_module/BUFG_DRCK" LOC = "BUFGCTRL_X0Y4" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk_BUFG" LOC = "BUFGCTRL_X0Y5" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_BUFG" LOC = "BUFGCTRL_X0Y6" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/BUFG_i2c" LOC = "BUFGCTRL_X0Y7" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_dvi" LOC = "BUFGCTRL_X0Y8" ;
INST "VGA_PIXEL_CLK_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y9" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y10" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_sram" LOC = "DCM_ADV_X0Y0" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/DCM_BASE_i2c" LOC = "DCM_ADV_X0Y1" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_dvi" LOC = "DCM_ADV_X0Y2" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_internal" LOC = "DCM_ADV_X0Y3" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf driven by BUFGCTRL_X0Y0
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# SRAM_CLK_OBUF driven by BUFGCTRL_X0Y1
NET "SRAM_CLK_OBUF" TNM_NET = "TN_SRAM_CLK_OBUF" ;
TIMEGRP "TN_SRAM_CLK_OBUF" AREA_GROUP = "CLKAG_SRAM_CLK_OBUF" ;
AREA_GROUP "CLKAG_SRAM_CLK_OBUF" RANGE =   CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk driven by BUFGCTRL_X0Y2
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6> driven by BUFGCTRL_X0Y3
NET "clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" TNM_NET = "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
TIMEGRP "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" AREA_GROUP = "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
AREA_GROUP "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# microblaze_0_dbg_Dbg_Clk driven by BUFGCTRL_X0Y4
NET "microblaze_0_dbg_Dbg_Clk" TNM_NET = "TN_microblaze_0_dbg_Dbg_Clk" ;
TIMEGRP "TN_microblaze_0_dbg_Dbg_Clk" AREA_GROUP = "CLKAG_microblaze_0_dbg_Dbg_Clk" ;
AREA_GROUP "CLKAG_microblaze_0_dbg_Dbg_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk driven by BUFGCTRL_X0Y5
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst driven by BUFGCTRL_X0Y6
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb driven by BUFGCTRL_X0Y7
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb driven by BUFGCTRL_X0Y8
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0 ;

# VGA_PIXEL_CLK_BUFGP driven by BUFGCTRL_X0Y9
NET "VGA_PIXEL_CLK_BUFGP" TNM_NET = "TN_VGA_PIXEL_CLK_BUFGP" ;
TIMEGRP "TN_VGA_PIXEL_CLK_BUFGP" AREA_GROUP = "CLKAG_VGA_PIXEL_CLK_BUFGP" ;
AREA_GROUP "CLKAG_VGA_PIXEL_CLK_BUFGP" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# dlmb_port_BRAM_Clk driven by BUFGCTRL_X0Y10
NET "dlmb_port_BRAM_Clk" TNM_NET = "TN_dlmb_port_BRAM_Clk" ;
TIMEGRP "TN_dlmb_port_BRAM_Clk" AREA_GROUP = "CLKAG_dlmb_port_BRAM_Clk" ;
AREA_GROUP "CLKAG_dlmb_port_BRAM_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################



######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 12
Number of Global Clock Networks: 11

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      4 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |    156 |   1625 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    897 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>
      0 |      1 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |microblaze_0_dbg_Dbg_Clk
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      7 |      1 |      0 |      0 |      4 |      2 |      0 |      0 |      0 |      0 |    160 |   2522 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    132 |   1079 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    792 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |     31 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |      5 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |    158 |   1907 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      8 |      8 |     28 |      0 |      0 |      0 |      0 |    172 |   1932 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    980 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |     14 |     15 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      9 |      9 |     28 |      0 |      0 |      0 |      0 |    186 |   2927 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     12 |      0 |      0 |      0 |      0 |    146 |   1595 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1134 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |     32 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |      8 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |VGA_PIXEL_CLK_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      0 |     12 |      0 |      0 |      0 |      0 |    170 |   2769 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      8 |      8 |     28 |      0 |      0 |      0 |      0 |     68 |   1865 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    727 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     10 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      8 |      8 |     28 |      0 |      0 |      0 |      0 |     72 |   2602 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |    144 |   1138 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    611 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     59 |VGA_PIXEL_CLK_BUFGP
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |    100 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     54 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |    208 |   1988 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     18 |     19 |      0 |      0 |      0 |      0 |    340 |   1822 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    594 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      7 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |     22 |    113 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |     18 |     22 |      0 |      0 |      0 |      0 |    362 |   2545 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      1 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     78 |   1030 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |     66 |microblaze_0_dbg_Dbg_Clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     42 |VGA_PIXEL_CLK_BUFGP
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     52 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      2 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |     20 |    254 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    111 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |    122 |   1555 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     33 |      0 |      0 |      0 |      0 |    234 |   1714 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1104 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     54 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |      0 |     92 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      4 |     33 |      0 |      0 |      0 |      0 |    234 |   2964 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      1 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      9 |      0 |      0 |      0 |      0 |    166 |    875 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |    189 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     54 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      9 |      0 |      0 |      0 |      0 |    206 |   1146 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |     96 |   1552 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1335 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |     96 |   2887 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     20 |     25 |      0 |      0 |      0 |      0 |      0 |     90 |    615 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    410 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     21 |     25 |      0 |      0 |      0 |      0 |      0 |     90 |   1025 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 7.30 (Checksum:4c46e6fb) REAL time: 4 mins 15 secs 

Phase 8.3
Phase 8.3 (Checksum:4c46e6fb) REAL time: 4 mins 16 secs 

Phase 9.5

Phase 9.5 (Checksum:4c46e6fb) REAL time: 4 mins 17 secs 

Phase 10.8

.....
....
....
....
....
....
....

......
........
........
.........
........
.....

.....

...
..
.....
...
.........
..
.......
.......
..
....

..
.....
........

.....
..
........

.......
..
......

Phase 10.8 (Checksum:cef72651) REAL time: 6 mins 15 secs 

Phase 11.29
Phase 11.29 (Checksum:cef72651) REAL time: 6 mins 15 secs 

Phase 12.5

Phase 12.5 (Checksum:cef72651) REAL time: 6 mins 17 secs 

Phase 13.18

Phase 13.18 (Checksum:d0531f27) REAL time: 11 mins 44 secs 

Phase 14.5

Phase 14.5 (Checksum:d0531f27) REAL time: 11 mins 46 secs 

Phase 15.34
Phase 15.34 (Checksum:d0531f27) REAL time: 11 mins 48 secs 


REAL time consumed by placer: 11 mins 49 secs 
CPU  time consumed by placer: 11 mins 49 secs 
Invoking physical synthesis ...

.
..
.
Physical synthesis completed.


Design Summary:
Number of errors:      0
Number of warnings:   82
Slice Logic Utilization:
  Number of Slice Registers:                16,657 out of  32,640   51%
    Number used as Flip Flops:              16,655
    Number used as Latches:                      1
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                     14,745 out of  32,640   45%
    Number used as logic:                   13,375 out of  32,640   40%
      Number using O6 output only:          12,153
      Number using O5 output only:             171
      Number using O5 and O6:                1,051
    Number used as Memory:                   1,020 out of  12,480    8%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           956
        Number using O6 output only:           955
        Number using O5 output only:             1
    Number used as exclusive route-thru:       350
  Number of route-thrus:                       702 out of  65,280    1%
    Number using O6 output only:               512
    Number using O5 output only:               182
    Number using O5 and O6:                      8

Slice Logic Distribution:
  Number of occupied Slices:                 6,351 out of   8,160   77%
  Number of LUT Flip Flop pairs used:       19,286
    Number with an unused Flip Flop:         2,629 out of  19,286   13%
    Number with an unused LUT:               4,541 out of  19,286   23%
    Number of fully used LUT-FF pairs:      12,116 out of  19,286   62%
    Number of unique control sets:             326
    Number of slice register sites lost
      to control set restrictions:             656 out of  32,640    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       106 out of     480   22%
    IOB Flip Flops:                            122

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      19 out of     132   14%
    Number using BlockRAM only:                 16
    Number using FIFO only:                      2
    Number using BlockRAM and FIFO:              1
    Total primitives used:
      Number of 36k BlockRAM used:              16
      Number of 18k BlockRAM used:               1
      Number of 18k FIFO used:                   3
    Total Memory used (KB):                    648 out of   4,752   13%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
  Number of BSCANs:                              1 out of       4   25%
  Number of DCM_ADVs:                            4 out of      12   33%
  Number of DSP48Es:                           139 out of     288   48%
  Number of PLL_ADVs:                            1 out of       6   16%

  Number of RPM macros:            2
Peak Memory Usage:  901 MB
Total REAL time to MAP completion:  14 mins 27 secs 
Total CPU time to MAP completion:   14 mins 27 secs 

Mapping completed.
See MAP report file "blah_map.mrp" for details.




#----------------------------------------------#
# Starting program par
# par -w -ol high -xe n -t 1 blah_map.ncd blah.ncd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - par K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </home/brandyn/Xilinx10.1i/EDK/data/parBmgr.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/data/parBmgr.acd>



Constraints file: blah.pcf.

Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)



Device speed data version:  "PRODUCTION 1.64 2008-12-19".




Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                          11 out of 32     34%
   Number of DCM_ADVs                        4 out of 12     33%
   Number of DSP48Es                       139 out of 288    48%
   Number of ILOGICs                        40 out of 560     7%
   Number of External IOBs                 106 out of 480    22%
      Number of LOCed IOBs                 106 out of 106   100%

   Number of OLOGICs                        84 out of 560    15%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    16 out of 132    12%
   Number of RAMBFIFO18s                     1 out of 132     1%
   Number of RAMBFIFO18_36s                  2 out of 132     1%
   Number of Slice Registers             16657 out of 32640  51%
      Number used as Flip Flops          16655
      Number used as Latches                 1
      Number used as LatchThrus              1

   Number of Slice LUTS                  14745 out of 32640  45%
   Number of Slice LUT-Flip Flop pairs   19286 out of 32640  59%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 mins 35 secs 

Finished initial Timing Analysis.  REAL time: 1 mins 37 secs 

Starting Router


Phase 1: 102582 unrouted;       REAL time: 1 mins 43 secs 


Phase 2: 72261 unrouted;       REAL time: 1 mins 58 secs 


Phase 3: 29565 unrouted;       REAL time: 2 mins 46 secs 


Phase 4: 29565 unrouted; (3049771)      REAL time: 2 mins 54 secs 


Phase 5: 29496 unrouted; (74356)      REAL time: 3 mins 10 secs 


Phase 6: 29489 unrouted; (73600)      REAL time: 3 mins 21 secs 


Phase 7: 0 unrouted; (73600)      REAL time: 4 mins 43 secs 


Updating file: blah.ncd with current fully routed design.


Phase 8: 0 unrouted; (73600)      REAL time: 5 mins 2 secs 


Phase 9: 0 unrouted; (70873)      REAL time: 5 mins 51 secs 


Phase 10: 0 unrouted; (70873)      REAL time: 7 mins 21 secs 


Updating file: blah.ncd with current fully routed design.


Phase 11: 0 unrouted; (70493)      REAL time: 8 mins 1 secs 


Phase 12: 0 unrouted; (70493)      REAL time: 8 mins 19 secs 

Phase 13: 0 unrouted; (70493)      REAL time: 8 mins 20 secs 


Phase 14: 0 unrouted; (70493)      REAL time: 9 mins 5 secs 


Total REAL time to Router completion: 9 mins 15 secs 
Total CPU time to Router completion: 9 mins 15 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/clk_intbuf |              |      |      |            |             |
|                     | BUFGCTRL_X0Y0| No   | 5271 |  0.512     |  2.034      |
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |BUFGCTRL_X0Y10| No   |  822 |  0.505     |  2.027      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|                _Clk | BUFGCTRL_X0Y4| No   |   73 |  0.250     |  1.854      |
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/dvi_pixel_ |              |      |      |            |             |
|                 clk | BUFGCTRL_X0Y5| No   |   38 |  0.302     |  1.888      |
+---------------------+--------------+------+------+------------+-------------+
| VGA_PIXEL_CLK_BUFGP | BUFGCTRL_X0Y9| No   |   40 |  0.235     |  1.829      |
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/i2c_video_ |              |      |      |            |             |
|programmer_i/i2c_clk |              |      |      |            |             |
|                     | BUFGCTRL_X0Y2| No   |   24 |  0.199     |  1.814      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|             _Update |         Local|      |   16 |  1.152     |  4.808      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 70493

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Try the Design Goal and Strategies for Timing Performance (In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.


INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TIMEGRP "SRAM_PORTS" OFFSET = OUT 3.29 ns | MAXDELAY|    -1.203ns|     4.493ns|      34|       30773
   AFTER COMP "sys_clk_pin"                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* TIMEGRP "SRAM_DATA" OFFSET = IN 1.9 ns BE | SETUP   |    -1.146ns|     3.046ns|      36|       39720
  FORE COMP "sys_clk_pin"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |     0.006ns|     9.994ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_clk_int   | HOLD    |     0.245ns|            |       0|           0
         = PERIOD TIMEGRP         "registra |         |            |            |        |            
  tion_core_0_registration_core_0_USER_LOGI |         |            |            |        |            
  C_I_demo_low_level_i_clk_int"         TS_ |         |            |            |        |            
  clock_generator_0_clock_generator_0_PLL0_ |         |            |            |        |            
  CLK_OUT_0_ HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "VGA_IN_PORTS" OFFSET = IN 4 ns B | SETUP   |     0.008ns|     3.992ns|       0|           0
  EFORE COMP "VGA_PIXEL_CLK"                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.189ns|     9.811ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD    |     0.326ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin         HIGH 50 |         |            |            |        |            
  %                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "SRAM_OE" OFFSET = OUT 3.25 ns AF | MAXDELAY|     1.453ns|     1.797ns|       0|           0
  TER COMP "sys_clk_pin"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |     4.431ns|    22.276ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_dvi_pixel | HOLD    |     0.382ns|            |       0|           0
  _clk1         = PERIOD TIMEGRP         "r |         |            |            |        |            
  egistration_core_0_registration_core_0_US |         |            |            |        |            
  ER_LOGIC_I_demo_low_level_i_dvi_pixel_clk |         |            |            |        |            
  1"         TS_registration_core_0_registr |         |            |            |        |            
  ation_core_0_USER_LOGIC_I_demo_low_level_ |         |            |            |        |            
  i_clk_int         * 4 HIGH 50%            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "VGA_PIXEL_CLK_BUFGP/IBUFG" PERIOD =  | SETUP   |     6.321ns|     6.279ns|       0|           0
  12.6 ns HIGH 50%                          | HOLD    |     0.459ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |    75.134ns|     4.866ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_i2c_video | HOLD    |     0.468ns|            |       0|           0
  _programmer_i_i2c_clk1         = PERIOD T |         |            |            |        |            
  IMEGRP         "registration_core_0_regis |         |            |            |        |            
  tration_core_0_USER_LOGIC_I_demo_low_leve |         |            |            |        |            
  l_i_i2c_video_programmer_i_i2c_clk1"      |         |            |            |        |            
      TS_registration_core_0_registration_c |         |            |            |        |            
  ore_0_USER_LOGIC_I_demo_low_level_i_clk_i |         |            |            |        |            
  nt         * 8 HIGH 50%                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A     |         N/A|         N/A|     N/A|         N/A
  pin" 10 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|          N/A|      9.994ns|            0|            0|            0|      2359498|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.811ns|      9.994ns|            0|            0|       431279|      1928219|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
|  TS_registration_core_0_regist|     10.000ns|      9.994ns|      5.569ns|            0|            0|      1924473|         3746|
|  ration_core_0_USER_LOGIC_I_de|             |             |             |             |             |             |             |
|  mo_low_level_i_clk_int       |             |             |             |             |             |             |             |
|   TS_registration_core_0_regis|     40.000ns|     22.276ns|          N/A|            0|            0|         2636|            0|
|   tration_core_0_USER_LOGIC_I_|             |             |             |             |             |             |             |
|   demo_low_level_i_dvi_pixel_c|             |             |             |             |             |             |             |
|   lk1                         |             |             |             |             |             |             |             |
|   TS_registration_core_0_regis|     80.000ns|      4.866ns|          N/A|            0|            0|         1110|            0|
|   tration_core_0_USER_LOGIC_I_|             |             |             |             |             |             |             |
|   demo_low_level_i_i2c_video_p|             |             |             |             |             |             |             |
|   rogrammer_i_i2c_clk1        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.


All signals are completely routed.


Total REAL time to PAR completion: 9 mins 35 secs 
Total CPU time to PAR completion: 9 mins 35 secs 

Peak Memory Usage:  724 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 70 errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1


Writing design to file blah.ncd




PAR done!





#----------------------------------------------#
# Starting program post_par_trce

# trce -e 3 -xml blah.twx blah.ncd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/trce -e 3 -xml blah.twx
blah.ncd blah.pcf


Design file:              blah.ncd
Physical constraint file: blah.pcf
Device,speed:             xc5vsx50t,-1 (PRODUCTION 1.64 2008-12-19, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 70  Score: 70493

Constraints cover 2364604 paths, 0 nets, and 84906 connections

Design statistics:
   Minimum period:  22.276ns (Maximum frequency:  44.891MHz)
   Minimum input required time before clock:   3.992ns
   Minimum output required time after clock:   4.493ns


Analysis completed Sun Mar 29 16:51:16 2009
--------------------------------------------------------------------------------

Generating Report ...


Number of warnings: 0
Number of info messages: 2
Total time: 1 mins 57 secs 



xflow done!
touch __xps/blah_routed
xilperl /home/brandyn/Xilinx10.1i/EDK/data/fpga_impl/observe_par.pl -error no implementation/blah.par

********************************************************************************
WARNING: 2 constraints not met.
********************************************************************************

Analyzing implementation/blah.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut blah

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - Bitgen K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>

Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1

Opened constraints file blah.pcf.


Sun Mar 29 16:51:44 2009



INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_0' updated to placement 'RAMB36_X4Y20' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_1' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_2' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_3' updated to placement 'RAMB36_X3Y19' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_4' updated to placement 'RAMB36_X2Y19' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_5' updated to placement 'RAMB36_X2Y18' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_6' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_7' updated to placement 'RAMB36_X2Y21' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_8' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_9' updated to placement 'RA
Running DRC.

INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p4_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.

INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_3_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h1_t_
   yb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h1_t_
   yb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p1_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_2_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p0_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p4_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p2_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p2_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h3_t_
   xb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h3_t_
   xb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_6_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_1_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p3_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Mmult_smooth_prod_1_mult0000>:<DSP48E_DSP48E
   >.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be tied
   GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p0_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p5_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p5_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_5_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p2_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p2_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_0_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h4_t_
   yb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h4_t_
   yb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h0_t_
   xb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h0_t_
   xb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Maddsub_smooth_prod_0_mult0000>:<DSP48E_DSP4
   8E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be
   tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p3_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p1_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_4_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Maddsub_smooth_prod_2_mult0000>:<DSP48E_DSP4
   8E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be
   tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p5_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p5_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "blah.bit".

Bitstream generation is complete.

MB36_X1Y21' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_10' updated to placement 'RAMB36_X1Y18' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_11' updated to placement 'RAMB36_X1Y17' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_12' updated to placement 'RAMB36_X3Y17' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_13' updated to placement 'RAMB36_X3Y18' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_14' updated to placement 'RAMB36_X4Y17' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_15' updated to placement 'RAMB36_X2Y17' from design.


*********************************************

Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb


Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.

Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xccace successfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.

Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.93 C, Min. Reading:   44.96 C, Max.
Reading:   47.42 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.467 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.
'5': Programmed successfully.

Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Sun Mar 29 16:58:42 2009
 make -f blah.make download started...



*********************************************

Downloading Bitstream onto the target board
*********************************************

impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.
Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   45.95 C, Min. Reading:   45.95 C, Max.
Reading:   46.93 C

5: VCCINT Supply: Current Reading:   1.002 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Sun Mar 29 17:12:01 2009
 make -f blah.make download started...



*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.93 C, Min. Reading:   45.95 C, Max.
Reading:   47.42 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.467 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Sun Mar 29 17:16:45 2009
 make -f blah.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.93 C, Min. Reading:   45.95 C, Max.
Reading:   46.93 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Sun Mar 29 17:44:32 2009
 make -f blah.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vsx50tff1136-1 -lang vhdl   blah.mhs


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vsx50tff1136-1 -lang vhdl blah.mhs 

Parse blah.mhs ...

Read MPD definitions ...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects
WARNING: vhdl is not supported as a language.  Using usenglish.


Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0

  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb

Check platform address map ...

Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 29 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 30 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 31 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB
   value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:MDT - IPNAME:lmb_bram INSTANCE:bram_block -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:ilmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1

INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:dlmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 55 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   00_a/data/xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a
   /data/xps_gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...

IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 - 2
master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 - 1
master(s) : 1 slave(s)


Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven
   to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven
   to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/brandyn/Documents/blah.mhs line 88 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 196 - floating connection!

Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...


Modify defaults ...

Creating stub ...


Processing licensed instances ...

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying (BBD-specified) netlist
files.

Managing cache ...
IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying cache implementation netlist

IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/brandyn/Documents/blah.mhs line 78 - Copying cache implementation netlist

IPNAME:microblaze INSTANCE:microblaze_0 - /home/brandyn/Documents/blah.mhs line
91 - Copying cache implementation netlist

IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - /home/brandyn/Documents/blah.mhs
line 118 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - /home/brandyn/Documents/blah.mhs
line 134 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module - /home/brandyn/Documents/blah.mhs line 150 -
Copying cache implementation netlist

IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/brandyn/Documents/blah.mhs line 163 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - /home/brandyn/Documents/blah.mhs
line 178 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - /home/brandyn/Documents/blah.mhs line 193 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- elaborating IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 1.00 seconds


Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...


Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:registration_core_0 - /home/brandyn/Documents/blah.mhs line 47 -
Running XST synthesis

WARNING: vhdl is not supported as a language.  Using usenglish.


Running NGCBUILD ...

IPNAME:registration_core_0_wrapper INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Running NGCBUILD

WARNING: vhdl is not supported as a language.  Using usenglish.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>



Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vsx50tff1136-1 -intstyle silent -sd .. registration_core_0_wrapper.ngc
../registration_core_0_wrapper.ngc


Reading NGO file
"/home/brandyn/Documents/implementation/registration_core_0_wrapper/registration
_core_0_wrapper.ngc" ...

Loading design module
"/home/brandyn/Documents/implementation/registration_core_0_wrapper/div1.ngc"...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../registration_core_0_wrapper.ngc" ...



Writing NGCBUILD log file "../registration_core_0_wrapper.blc"...

NGCBUILD done.


Rebuilding cache ...


Total run time: 1165.00 seconds

Running synthesis...

bash -c "cd synthesis; ./synthesis.sh"

xst -ifn blah_xst.scr -intstyle silent
Running XST synthesis ...

WARNING: vhdl is not supported as a language.  Using usenglish.

XST completed

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - ngcbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
</home/brandyn/Xilinx10.1i/ISE/data/ngcflow.csf>



Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngcbuild
./blah.ngc ../implementation/blah.ngc


Reading NGO file "/home/brandyn/Documents/synthesis/blah.ngc" ...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/blah.ngc" ...



Writing NGCBUILD log file "../implementation/blah.blc"...

NGCBUILD done.

*********************************************

Running Xilinx Implementation tools..
*********************************************
xilperl /home/brandyn/Xilinx10.1i/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc5vsx50tff1136-1 -implement xflow.opt blah.ngc

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - Xflow K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vsx50tff1136-1 -implement xflow.opt blah.ngc  
PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Using Flow File: /home/brandyn/Documents/implementation/fpga.flw 
Using Option File(s): 
 /home/brandyn/Documents/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vsx50tff1136-1 -nt timestamp -bm blah.bmm
"/home/brandyn/Documents/implementation/blah.ngc" -uc blah.ucf blah.ngd 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - ngdbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngdbuild -p
xc5vsx50tff1136-1 -nt timestamp -bm blah.bmm
/home/brandyn/Documents/implementation/blah.ngc -uc blah.ucf blah.ngd

Reading NGO file "/home/brandyn/Documents/implementation/blah.ngc" ...

Loading design module
"/home/brandyn/Documents/implementation/registration_core_0_wrapper.ngc"...

Loading design module
"/home/brandyn/Documents/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/mb_plb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/ilmb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/dlmb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/debug_module_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/clock_generator_0_wrapper.ngc"...

Loading design module
"/home/brandyn/Documents/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/leds_8bit_wrapper.ngc"...
Gathering constraint information from source properties...

Done.


Applying constraints in "blah.ucf" to the design...

Resolving constraint associations...

Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMEGRP "USER_IO" TIG;>
   [blah.ucf(117)]: Unable to find an active 'TimeGrp' constraint named
   'USER_IO'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_', used in period
   specification 'TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_', was
   traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_internal. The
   following new TNM groups and period specifications were generated at the
   DCM_ADV output(s): 
   CLK0: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_
   int = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t" TS_clock_generator...>

INFO:ConstraintSystem:178 - TNM
   'registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t', used in period specification
   'TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk
   _int', was traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_dvi. The following
   new TNM groups and period specifications were generated at the DCM_ADV
   output(s): 
   CLKDV: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_dvi_
   pixel_clk1 = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_dvi_pi
   xel_clk1" TS_r...>

INFO:ConstraintSystem:178 - TNM
   'registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t', used in period specification
   'TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk
   _int', was traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/DCM_
   BASE_i2c. The following new TNM groups and period specifications were
   generated at the DCM_ADV output(s): 
   CLKDV: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_i2c_
   video_programmer_i_i2c_clk1 = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_i2c...
   >

Done...
Checking Partitions ...

Processing BMM file ...


Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_vgain/v5.fi
   fo_18_36_inst.fifo_18_36_inst" of type "FIFO18_36".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_address/v5.
   fifo_18_36_inst.fifo_18_36_inst" of type "FIFO18_36".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_value/v5.fi
   fo_18_inst.fifo_18_inst" of type "FIFO18".  This attribute will be ignored.

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_quotien
   t_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_s
   ynth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_quotien
   t_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_s
   ynth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_estimat
   or/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of
   type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:440 - FF primitive
   'registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/regist
   ration_controller_i/registration_stage_i/gauss_elim_i/div/div/BU2/U0/i_synth_
   opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_fixed.i_fix_to_flt/
   i_fpo/FLT_PT_OP/SPEED_OP.FIX_TO_FLT_OP.FP_OP/ROUND/SINGLE_RND.RND/ff_co/YES_R
   EG.r.n.eOn.f' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_prescal
   er/i_virtex.i_many.i_cascmult[1].i_cascmult/i_synth_option.i_synth_model/opt_
   vx5.i_uniwrap/i_primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_prescal
   er/i_virtex.i_many.i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwr
   ap/i_primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i
   _primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.

WARNING:NgdBuild:478 - clock net
   registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute
   _affine_rst with clock driver
   registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute
   _affine_rst_BUFG drives no clock pins
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  23

Writing NGD file "blah.ngd" ...


Writing NGDBUILD log file "blah.bld"...

NGDBUILD done.




#----------------------------------------------#
# Starting program map
# map -o blah_map.ncd -w -pr b -ol high -timing -logic_opt on -xe n -t 1
-register_duplication -cm speed -ignore_keep_hierarchy -k 6 -lc off -power off
blah.ngd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - Map K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/data/Xdh_PrimTypeLib.xda> with local file
</home/brandyn/Xilinx10.1i/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vsx50tff1136-1".
WARNING:Map:236 - The MAP option, "-k" (MAP to Input Functions), will be 
   disabled for this architecture in the next software release.


Mapping design into LUTs...

Writing file blah_map.ngm...

Running directed packing...

Running delay-based LUT packing...

INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven packing...


Phase 1.1

Phase 1.1 (Checksum:3c9dd337) REAL time: 2 mins 18 secs 

Phase 2.7
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18


Phase 2.7 (Checksum:3c9dd337) REAL time: 2 mins 18 secs 

Phase 3.31
Phase 3.31 (Checksum:3c9eb11f) REAL time: 2 mins 18 secs 

Phase 4.33

Phase 4.33 (Checksum:3c9eb11f) REAL time: 3 mins 12 secs 

Phase 5.32

Phase 5.32 (Checksum:3c9eb11f) REAL time: 3 mins 20 secs 

Phase 6.2


.....

Phase 6.2 (Checksum:3cac8ec5) REAL time: 3 mins 29 secs 


....
.....
....
....
....
....
.....
....

.....
.......
........
.........
.......

Phase 7.30



######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 12
# Number of Global Clock Networks: 11
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "SRAM_CLK_FB" LOC = "IOB_X1Y71" ;
INST "sys_clk_pin" LOC = "IOB_X1Y69" ;
INST "VGA_PIXEL_CLK" LOC = "IOB_X1Y61" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_inst" LOC = "BUFGCTRL_X0Y0" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_sram" LOC = "BUFGCTRL_X0Y1" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk_BUFG" LOC = "BUFGCTRL_X0Y2" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_BUFG_for_CLKFBOUT.CLKFB_BUFG_INST" LOC = "BUFGCTRL_X0Y3" ;
INST "debug_module/debug_module/BUFG_DRCK" LOC = "BUFGCTRL_X0Y4" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk_BUFG" LOC = "BUFGCTRL_X0Y5" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_BUFG" LOC = "BUFGCTRL_X0Y6" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/BUFG_i2c" LOC = "BUFGCTRL_X0Y7" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_dvi" LOC = "BUFGCTRL_X0Y8" ;
INST "VGA_PIXEL_CLK_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y9" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y10" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_sram" LOC = "DCM_ADV_X0Y0" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/DCM_BASE_i2c" LOC = "DCM_ADV_X0Y1" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_dvi" LOC = "DCM_ADV_X0Y2" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_internal" LOC = "DCM_ADV_X0Y3" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf driven by BUFGCTRL_X0Y0
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# SRAM_CLK_OBUF driven by BUFGCTRL_X0Y1
NET "SRAM_CLK_OBUF" TNM_NET = "TN_SRAM_CLK_OBUF" ;
TIMEGRP "TN_SRAM_CLK_OBUF" AREA_GROUP = "CLKAG_SRAM_CLK_OBUF" ;
AREA_GROUP "CLKAG_SRAM_CLK_OBUF" RANGE =   CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk driven by BUFGCTRL_X0Y2
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6> driven by BUFGCTRL_X0Y3
NET "clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" TNM_NET = "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
TIMEGRP "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" AREA_GROUP = "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
AREA_GROUP "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# microblaze_0_dbg_Dbg_Clk driven by BUFGCTRL_X0Y4
NET "microblaze_0_dbg_Dbg_Clk" TNM_NET = "TN_microblaze_0_dbg_Dbg_Clk" ;
TIMEGRP "TN_microblaze_0_dbg_Dbg_Clk" AREA_GROUP = "CLKAG_microblaze_0_dbg_Dbg_Clk" ;
AREA_GROUP "CLKAG_microblaze_0_dbg_Dbg_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk driven by BUFGCTRL_X0Y5
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst driven by BUFGCTRL_X0Y6
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb driven by BUFGCTRL_X0Y7
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb driven by BUFGCTRL_X0Y8
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0 ;

# VGA_PIXEL_CLK_BUFGP driven by BUFGCTRL_X0Y9
NET "VGA_PIXEL_CLK_BUFGP" TNM_NET = "TN_VGA_PIXEL_CLK_BUFGP" ;
TIMEGRP "TN_VGA_PIXEL_CLK_BUFGP" AREA_GROUP = "CLKAG_VGA_PIXEL_CLK_BUFGP" ;
AREA_GROUP "CLKAG_VGA_PIXEL_CLK_BUFGP" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# dlmb_port_BRAM_Clk driven by BUFGCTRL_X0Y10
NET "dlmb_port_BRAM_Clk" TNM_NET = "TN_dlmb_port_BRAM_Clk" ;
TIMEGRP "TN_dlmb_port_BRAM_Clk" AREA_GROUP = "CLKAG_dlmb_port_BRAM_Clk" ;
AREA_GROUP "CLKAG_dlmb_port_BRAM_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################



######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 12
Number of Global Clock Networks: 11

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      1 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |      2 |      4 |dlmb_port_BRAM_Clk
      0 |      4 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |     94 |   1534 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1377 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      7 |      1 |      0 |      0 |      4 |     14 |      0 |      0 |      0 |      0 |     96 |   2915 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |   1140 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    796 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     55 |VGA_PIXEL_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |    156 |   2025 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      8 |      8 |     32 |      0 |      0 |      0 |      0 |    450 |   1668 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1225 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     52 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      6 |      3 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      9 |      9 |     32 |      0 |      0 |      0 |      0 |    456 |   2948 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |    124 |   1360 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    673 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      7 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      5 |VGA_PIXEL_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      0 |      6 |      0 |      0 |      0 |      0 |    126 |   2047 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      8 |      8 |     20 |      0 |      0 |      0 |      0 |    204 |   1622 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    818 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |VGA_PIXEL_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      9 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      8 |      8 |     20 |      0 |      0 |      0 |      0 |    206 |   2479 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      8 |      0 |      0 |      0 |      0 |    126 |   1365 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    430 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     37 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     25 |VGA_PIXEL_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      8 |      0 |      0 |      0 |      0 |    126 |   1859 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |     18 |     35 |      0 |      0 |      0 |      0 |    106 |   1669 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    901 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     19 |dlmb_port_BRAM_Clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |      0 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |      0 |     18 |     35 |      0 |      0 |      0 |      0 |    114 |   2590 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      1 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     16 |      0 |      0 |      0 |      0 |    194 |   1393 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    520 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |     35 |microblaze_0_dbg_Dbg_Clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |     16 |      0 |      0 |      0 |      0 |    202 |   1952 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |      0 |      4 |      3 |      0 |      0 |      0 |      0 |     18 |    171 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |     23 |      0 |      0 |      0 |      0 |     64 |   1402 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    693 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |      4 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |      0 |      4 |     26 |      0 |      0 |      0 |      0 |     86 |   2270 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      1 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     12 |      0 |      0 |      0 |      0 |    174 |   1213 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    527 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |     80 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     25 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |     12 |      0 |      0 |      0 |      0 |    196 |   1845 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     12 |      0 |      0 |      0 |      0 |     14 |    657 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    112 |    598 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     59 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |     28 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     12 |      0 |      0 |      0 |      0 |    134 |   1342 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     76 |    679 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |     20 |     25 |      0 |      0 |      0 |      0 |      0 |     58 |    348 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |     83 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     21 |     25 |      0 |      0 |      0 |      0 |      0 |    166 |   1130 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 7.30 (Checksum:49b1948d) REAL time: 4 mins 30 secs 

Phase 8.3
Phase 8.3 (Checksum:49b1948d) REAL time: 4 mins 31 secs 

Phase 9.5

Phase 9.5 (Checksum:49b1948d) REAL time: 4 mins 33 secs 

Phase 10.8

.
....
...
....
...
....
....
...
..

..
........
.........
.........
......

.....

..
.
......
..
.....
....
..........

.....
..
........

.......
...
.....

.
......
......
..

Phase 10.8 (Checksum:c8e6a888) REAL time: 6 mins 24 secs 

Phase 11.29
Phase 11.29 (Checksum:c8e6a888) REAL time: 6 mins 24 secs 

Phase 12.5

Phase 12.5 (Checksum:c8e6a888) REAL time: 6 mins 27 secs 

Phase 13.18

Phase 13.18 (Checksum:ca53577f) REAL time: 12 mins 9 secs 

Phase 14.5

Phase 14.5 (Checksum:ca53577f) REAL time: 12 mins 11 secs 

Phase 15.34

Phase 15.34 (Checksum:ca53577f) REAL time: 12 mins 13 secs 


REAL time consumed by placer: 12 mins 14 secs 
CPU  time consumed by placer: 12 mins 14 secs 
Invoking physical synthesis ...

...
.
Physical synthesis completed.


Design Summary:
Number of errors:      0
Number of warnings:   82
Slice Logic Utilization:
  Number of Slice Registers:                16,297 out of  32,640   49%
    Number used as Flip Flops:              16,295
    Number used as Latches:                      1
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                     14,350 out of  32,640   43%
    Number used as logic:                   13,048 out of  32,640   39%
      Number using O6 output only:          11,941
      Number using O5 output only:             167
      Number using O5 and O6:                  940
    Number used as Memory:                   1,020 out of  12,480    8%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           956
        Number using O6 output only:           955
        Number using O5 output only:             1
    Number used as exclusive route-thru:       282
  Number of route-thrus:                       680 out of  65,280    1%
    Number using O6 output only:               435
    Number using O5 output only:               232
    Number using O5 and O6:                     13

Slice Logic Distribution:
  Number of occupied Slices:                 6,106 out of   8,160   74%
  Number of LUT Flip Flop pairs used:       18,781
    Number with an unused Flip Flop:         2,484 out of  18,781   13%
    Number with an unused LUT:               4,431 out of  18,781   23%
    Number of fully used LUT-FF pairs:      11,866 out of  18,781   63%
    Number of unique control sets:             326
    Number of slice register sites lost
      to control set restrictions:             656 out of  32,640    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       106 out of     480   22%
    IOB Flip Flops:                            122

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      19 out of     132   14%
    Number using BlockRAM only:                 16
    Number using FIFO only:                      2
    Number using BlockRAM and FIFO:              1
    Total primitives used:
      Number of 36k BlockRAM used:              16
      Number of 18k BlockRAM used:               1
      Number of 18k FIFO used:                   3
    Total Memory used (KB):                    648 out of   4,752   13%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
  Number of BSCANs:                              1 out of       4   25%
  Number of DCM_ADVs:                            4 out of      12   33%
  Number of DSP48Es:                           155 out of     288   53%
  Number of PLL_ADVs:                            1 out of       6   16%

  Number of RPM macros:            2
Peak Memory Usage:  887 MB
Total REAL time to MAP completion:  14 mins 54 secs 
Total CPU time to MAP completion:   14 mins 54 secs 


Mapping completed.
See MAP report file "blah_map.mrp" for details.




#----------------------------------------------#
# Starting program par
# par -w -ol high -xe n -t 1 blah_map.ncd blah.ncd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - par K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </home/brandyn/Xilinx10.1i/EDK/data/parBmgr.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/data/parBmgr.acd>



Constraints file: blah.pcf.

Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)



Device speed data version:  "PRODUCTION 1.64 2008-12-19".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                          11 out of 32     34%
   Number of DCM_ADVs                        4 out of 12     33%
   Number of DSP48Es                       155 out of 288    53%
   Number of ILOGICs                        40 out of 560     7%
   Number of External IOBs                 106 out of 480    22%
      Number of LOCed IOBs                 106 out of 106   100%

   Number of OLOGICs                        84 out of 560    15%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    16 out of 132    12%
   Number of RAMBFIFO18s                     1 out of 132     1%
   Number of RAMBFIFO18_36s                  2 out of 132     1%
   Number of Slice Registers             16297 out of 32640  49%
      Number used as Flip Flops          16295
      Number used as Latches                 1
      Number used as LatchThrus              1

   Number of Slice LUTS                  14350 out of 32640  43%
   Number of Slice LUT-Flip Flop pairs   18781 out of 32640  57%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 mins 38 secs 

Finished initial Timing Analysis.  REAL time: 1 mins 39 secs 

Starting Router


Phase 1: 103166 unrouted;       REAL time: 1 mins 46 secs 


Phase 2: 71898 unrouted;       REAL time: 2 mins 


Phase 3: 29110 unrouted;       REAL time: 2 mins 48 secs 


Phase 4: 29110 unrouted; (2809670)      REAL time: 2 mins 56 secs 


Phase 5: 29135 unrouted; (124427)      REAL time: 3 mins 28 secs 


Phase 6: 29134 unrouted; (74000)      REAL time: 4 mins 13 secs 


Phase 7: 0 unrouted; (74000)      REAL time: 6 mins 6 secs 


Updating file: blah.ncd with current fully routed design.


Phase 8: 0 unrouted; (74000)      REAL time: 6 mins 35 secs 


Phase 9: 0 unrouted; (71302)      REAL time: 7 mins 23 secs 


Phase 10: 0 unrouted; (71302)      REAL time: 8 mins 58 secs 


Updating file: blah.ncd with current fully routed design.


Phase 11: 0 unrouted; (70663)      REAL time: 9 mins 39 secs 


Phase 12: 0 unrouted; (70663)      REAL time: 9 mins 57 secs 

Phase 13: 0 unrouted; (70663)      REAL time: 9 mins 58 secs 


Phase 14: 0 unrouted; (70663)      REAL time: 10 mins 43 secs 


Total REAL time to Router completion: 10 mins 52 secs 
Total CPU time to Router completion: 10 mins 52 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/clk_intbuf |              |      |      |            |             |
|                     | BUFGCTRL_X0Y0| No   | 5082 |  0.523     |  2.035      |
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |BUFGCTRL_X0Y10| No   |  808 |  0.473     |  2.040      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|                _Clk | BUFGCTRL_X0Y4| No   |   76 |  0.359     |  1.944      |
+---------------------+--------------+------+------+------------+-------------+
| VGA_PIXEL_CLK_BUFGP | BUFGCTRL_X0Y9| No   |   42 |  0.327     |  1.849      |
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/dvi_pixel_ |              |      |      |            |             |
|                 clk | BUFGCTRL_X0Y5| No   |   39 |  0.343     |  1.851      |
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/i2c_video_ |              |      |      |            |             |
|programmer_i/i2c_clk |              |      |      |            |             |
|                     | BUFGCTRL_X0Y2| No   |   24 |  0.105     |  1.960      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|             _Update |         Local|      |   17 |  4.261     |  5.966      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.


Timing Score: 70663

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Try the Design Goal and Strategies for Timing Performance (In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.


INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TIMEGRP "SRAM_PORTS" OFFSET = OUT 3.29 ns | MAXDELAY|    -1.208ns|     4.498ns|      34|       30943
   AFTER COMP "sys_clk_pin"                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* TIMEGRP "SRAM_DATA" OFFSET = IN 1.9 ns BE | SETUP   |    -1.146ns|     3.046ns|      36|       39720
  FORE COMP "sys_clk_pin"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |     0.004ns|     9.996ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_clk_int   | HOLD    |     0.232ns|            |       0|           0
         = PERIOD TIMEGRP         "registra |         |            |            |        |            
  tion_core_0_registration_core_0_USER_LOGI |         |            |            |        |            
  C_I_demo_low_level_i_clk_int"         TS_ |         |            |            |        |            
  clock_generator_0_clock_generator_0_PLL0_ |         |            |            |        |            
  CLK_OUT_0_ HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.153ns|     9.847ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD    |     0.320ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin         HIGH 50 |         |            |            |        |            
  %                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "VGA_IN_PORTS" OFFSET = IN 4 ns B | SETUP   |     0.474ns|     3.526ns|       0|           0
  EFORE COMP "VGA_PIXEL_CLK"                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "SRAM_OE" OFFSET = OUT 3.25 ns AF | MAXDELAY|     1.453ns|     1.797ns|       0|           0
  TER COMP "sys_clk_pin"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |     1.576ns|    33.696ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_dvi_pixel | HOLD    |     0.419ns|            |       0|           0
  _clk1         = PERIOD TIMEGRP         "r |         |            |            |        |            
  egistration_core_0_registration_core_0_US |         |            |            |        |            
  ER_LOGIC_I_demo_low_level_i_dvi_pixel_clk |         |            |            |        |            
  1"         TS_registration_core_0_registr |         |            |            |        |            
  ation_core_0_USER_LOGIC_I_demo_low_level_ |         |            |            |        |            
  i_clk_int         * 4 HIGH 50%            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "VGA_PIXEL_CLK_BUFGP/IBUFG" PERIOD =  | SETUP   |     5.781ns|     6.819ns|       0|           0
  12.6 ns HIGH 50%                          | HOLD    |     0.293ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |    75.479ns|     4.521ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_i2c_video | HOLD    |     0.453ns|            |       0|           0
  _programmer_i_i2c_clk1         = PERIOD T |         |            |            |        |            
  IMEGRP         "registration_core_0_regis |         |            |            |        |            
  tration_core_0_USER_LOGIC_I_demo_low_leve |         |            |            |        |            
  l_i_i2c_video_programmer_i_i2c_clk1"      |         |            |            |        |            
      TS_registration_core_0_registration_c |         |            |            |        |            
  ore_0_USER_LOGIC_I_demo_low_level_i_clk_i |         |            |            |        |            
  nt         * 8 HIGH 50%                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A     |         N/A|         N/A|     N/A|         N/A
  pin" 10 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|          N/A|      9.996ns|            0|            0|            0|      2355210|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.847ns|      9.996ns|            0|            0|       431279|      1923931|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
|  TS_registration_core_0_regist|     10.000ns|      9.996ns|      8.424ns|            0|            0|      1920185|         3746|
|  ration_core_0_USER_LOGIC_I_de|             |             |             |             |             |             |             |
|  mo_low_level_i_clk_int       |             |             |             |             |             |             |             |
|   TS_registration_core_0_regis|     40.000ns|     33.696ns|          N/A|            0|            0|         2636|            0|
|   tration_core_0_USER_LOGIC_I_|             |             |             |             |             |             |             |
|   demo_low_level_i_dvi_pixel_c|             |             |             |             |             |             |             |
|   lk1                         |             |             |             |             |             |             |             |
|   TS_registration_core_0_regis|     80.000ns|      4.521ns|          N/A|            0|            0|         1110|            0|
|   tration_core_0_USER_LOGIC_I_|             |             |             |             |             |             |             |
|   demo_low_level_i_i2c_video_p|             |             |             |             |             |             |             |
|   rogrammer_i_i2c_clk1        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.


All signals are completely routed.


Total REAL time to PAR completion: 11 mins 13 secs 
Total CPU time to PAR completion: 11 mins 13 secs 

Peak Memory Usage:  732 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 70 errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1


Writing design to file blah.ncd




PAR done!





#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml blah.twx blah.ncd blah.pcf 

#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/trce -e 3 -xml blah.twx
blah.ncd blah.pcf


Design file:              blah.ncd
Physical constraint file: blah.pcf
Device,speed:             xc5vsx50t,-1 (PRODUCTION 1.64 2008-12-19, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 70  Score: 70663

Constraints cover 2360316 paths, 0 nets, and 84775 connections

Design statistics:
   Minimum period:  33.696ns (Maximum frequency:  29.677MHz)
   Minimum input required time before clock:   3.526ns
   Minimum output required time after clock:   4.498ns


Analysis completed Sun Mar 29 18:48:10 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 2 mins 



xflow done!
touch __xps/blah_routed
xilperl /home/brandyn/Xilinx10.1i/EDK/data/fpga_impl/observe_par.pl -error no implementation/blah.par

********************************************************************************
WARNING: 2 constraints not met.
********************************************************************************

Analyzing implementation/blah.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut blah

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - Bitgen K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>

Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1

Opened constraints file blah.pcf.


Sun Mar 29 18:48:38 2009



INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_0' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_1' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_2' updated to placement 'RAMB36_X4Y20' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_3' updated to placement 'RAMB36_X4Y19' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_4' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_5' updated to placement 'RAMB36_X2Y21' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_6' updated to placement 'RAMB36_X2Y18' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_7' updated to placement 'RAMB36_X2Y19' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_8' updated to placement 'RAMB36_X2Y17' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_9' updated to placement 'RA
Running DRC.

INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p4_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.

INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p4_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_3_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h1_t_
   yb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h1_t_
   yb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p1_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p1_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_2_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p0_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p0_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p4_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p4_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p2_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p2_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h3_t_
   xb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h3_t_
   xb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_6_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_1_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p3_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p3_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Mmult_smooth_prod_1_mult0000>:<DSP48E_DSP48E
   >.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be tied
   GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p0_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p0_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p5_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p5_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_5_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p2_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p2_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_0_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h4_t_
   yb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h4_t_
   yb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h0_t_
   xb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h0_t_
   xb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Maddsub_smooth_prod_0_mult0000>:<DSP48E_DSP4
   8E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be
   tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p3_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p3_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p1_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p1_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_4_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Maddsub_smooth_prod_2_mult0000>:<DSP48E_DSP4
   8E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be
   tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p5_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p5_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "blah.bit".

Bitstream generation is complete.

MB36_X3Y18' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_10' updated to placement 'RAMB36_X4Y18' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_11' updated to placement 'RAMB36_X3Y17' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_12' updated to placement 'RAMB36_X3Y19' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_13' updated to placement 'RAMB36_X1Y21' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_14' updated to placement 'RAMB36_X1Y20' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_15' updated to placement 'RAMB36_X1Y19' from design.


*********************************************

Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb


Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xccace successfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.

Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.93 C, Min. Reading:   45.95 C, Max.
Reading:   47.91 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1

status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Sun Mar 29 20:46:13 2009
 make -f blah.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vsx50tff1136-1 -lang vhdl   blah.mhs

WARNING: vhdl is not supported as a language.  Using usenglish.


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc5vsx50tff1136-1 -lang vhdl blah.mhs 

Parse blah.mhs ...

Read MPD definitions ...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb


Check platform address map ...

Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 29 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 30 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 31 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB
   value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:MDT - IPNAME:lmb_bram INSTANCE:bram_block -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:ilmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1

INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:dlmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 55 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   00_a/data/xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a
   /data/xps_gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...

IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 - 2
master(s) : 4 slave(s)

IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 - 1
master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven
   to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven
   to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/brandyn/Documents/blah.mhs line 88 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 196 - floating connection!

Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...


Modify defaults ...

Creating stub ...


Processing licensed instances ...

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying (BBD-specified) netlist
files.

Managing cache ...

IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying cache implementation netlist

IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/brandyn/Documents/blah.mhs line 78 - Copying cache implementation netlist

IPNAME:microblaze INSTANCE:microblaze_0 - /home/brandyn/Documents/blah.mhs line
91 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 -
Copying cache implementation netlist

IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - /home/brandyn/Documents/blah.mhs
line 118 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - /home/brandyn/Documents/blah.mhs
line 134 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module - /home/brandyn/Documents/blah.mhs line 150 -
Copying cache implementation netlist

IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/brandyn/Documents/blah.mhs line 163 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - /home/brandyn/Documents/blah.mhs
line 178 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - /home/brandyn/Documents/blah.mhs line 193 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- elaborating IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 0.00 seconds


Constructing platform-level connectivity ...

Completion time: 0.00 seconds


Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...

INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:registration_core_0 - /home/brandyn/Documents/blah.mhs line 47 -
Running XST synthesis

WARNING: vhdl is not supported as a language.  Using usenglish.


Running NGCBUILD ...

IPNAME:registration_core_0_wrapper INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Running NGCBUILD

WARNING: vhdl is not supported as a language.  Using usenglish.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>



Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vsx50tff1136-1 -intstyle silent -sd .. registration_core_0_wrapper.ngc
../registration_core_0_wrapper.ngc


Reading NGO file
"/home/brandyn/Documents/implementation/registration_core_0_wrapper/registration
_core_0_wrapper.ngc" ...

Loading design module
"/home/brandyn/Documents/implementation/registration_core_0_wrapper/div1.ngc"...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../registration_core_0_wrapper.ngc" ...



Writing NGCBUILD log file "../registration_core_0_wrapper.blc"...

NGCBUILD done.


Rebuilding cache ...


Total run time: 1165.00 seconds

Running synthesis...

bash -c "cd synthesis; ./synthesis.sh"

xst -ifn blah_xst.scr -intstyle silent

Running XST synthesis ...

WARNING: vhdl is not supported as a language.  Using usenglish.

XST completed

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - ngcbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
</home/brandyn/Xilinx10.1i/ISE/data/ngcflow.csf>



Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngcbuild
./blah.ngc ../implementation/blah.ngc


Reading NGO file "/home/brandyn/Documents/synthesis/blah.ngc" ...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/blah.ngc" ...



Writing NGCBUILD log file "../implementation/blah.blc"...

NGCBUILD done.

*********************************************

Running Xilinx Implementation tools..
*********************************************
xilperl /home/brandyn/Xilinx10.1i/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc5vsx50tff1136-1 -implement xflow.opt blah.ngc

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - Xflow K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vsx50tff1136-1 -implement xflow.opt blah.ngc  

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Using Flow File: /home/brandyn/Documents/implementation/fpga.flw 
Using Option File(s): 
 /home/brandyn/Documents/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vsx50tff1136-1 -nt timestamp -bm blah.bmm
"/home/brandyn/Documents/implementation/blah.ngc" -uc blah.ucf blah.ngd 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - ngdbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngdbuild -p
xc5vsx50tff1136-1 -nt timestamp -bm blah.bmm
/home/brandyn/Documents/implementation/blah.ngc -uc blah.ucf blah.ngd

Reading NGO file "/home/brandyn/Documents/implementation/blah.ngc" ...

Loading design module
"/home/brandyn/Documents/implementation/registration_core_0_wrapper.ngc"...

Loading design module
"/home/brandyn/Documents/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/mb_plb_wrapper.ngc"...

Loading design module
"/home/brandyn/Documents/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/ilmb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/dlmb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/debug_module_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/leds_8bit_wrapper.ngc"...
Gathering constraint information from source properties...

Done.


Applying constraints in "blah.ucf" to the design...

Resolving constraint associations...

Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMEGRP "USER_IO" TIG;>
   [blah.ucf(117)]: Unable to find an active 'TimeGrp' constraint named
   'USER_IO'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_', used in period
   specification 'TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_', was
   traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_internal. The
   following new TNM groups and period specifications were generated at the
   DCM_ADV output(s): 
   CLK0: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_
   int = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t" TS_clock_generator...>

INFO:ConstraintSystem:178 - TNM
   'registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t', used in period specification
   'TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk
   _int', was traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_dvi. The following
   new TNM groups and period specifications were generated at the DCM_ADV
   output(s): 
   CLKDV: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_dvi_
   pixel_clk1 = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_dvi_pi
   xel_clk1" TS_r...>

INFO:ConstraintSystem:178 - TNM
   'registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t', used in period specification
   'TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk
   _int', was traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/DCM_
   BASE_i2c. The following new TNM groups and period specifications were
   generated at the DCM_ADV output(s): 
   CLKDV: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_i2c_
   video_programmer_i_i2c_clk1 = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_i2c...
   >

Done...
Checking Partitions ...

Processing BMM file ...


Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_vgain/v5.fi
   fo_18_36_inst.fifo_18_36_inst" of type "FIFO18_36".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_address/v5.
   fifo_18_36_inst.fifo_18_36_inst" of type "FIFO18_36".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_value/v5.fi
   fo_18_inst.fifo_18_inst" of type "FIFO18".  This attribute will be ignored.

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_quotien
   t_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_s
   ynth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_quotien
   t_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_s
   ynth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_estimat
   or/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of
   type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:440 - FF primitive
   'registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/regist
   ration_controller_i/registration_stage_i/gauss_elim_i/div/div/BU2/U0/i_synth_
   opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_fixed.i_fix_to_flt/
   i_fpo/FLT_PT_OP/SPEED_OP.FIX_TO_FLT_OP.FP_OP/ROUND/SINGLE_RND.RND/ff_co/YES_R
   EG.r.n.eOn.f' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_prescal
   er/i_virtex.i_many.i_cascmult[1].i_cascmult/i_synth_option.i_synth_model/opt_
   vx5.i_uniwrap/i_primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_prescal
   er/i_virtex.i_many.i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwr
   ap/i_primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i
   _primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:478 - clock net
   registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute
   _affine_rst with clock driver
   registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute
   _affine_rst_BUFG drives no clock pins

WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  23

Writing NGD file "blah.ngd" ...


Writing NGDBUILD log file "blah.bld"...

NGDBUILD done.




#----------------------------------------------#
# Starting program map
# map -o blah_map.ncd -w -pr b -ol high -timing -logic_opt on -xe n -t 1
-register_duplication -cm speed -ignore_keep_hierarchy -k 6 -lc off -power off
blah.ngd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - Map K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/data/Xdh_PrimTypeLib.xda> with local file
</home/brandyn/Xilinx10.1i/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vsx50tff1136-1".
WARNING:Map:236 - The MAP option, "-k" (MAP to Input Functions), will be 
   disabled for this architecture in the next software release.


Mapping design into LUTs...

Writing file blah_map.ngm...

Running directed packing...

Running delay-based LUT packing...

INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven packing...

Phase 1.1

Phase 1.1 (Checksum:3c6e1886) REAL time: 2 mins 18 secs 

Phase 2.7
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18


Phase 2.7 (Checksum:3c6e1886) REAL time: 2 mins 18 secs 

Phase 3.31
Phase 3.31 (Checksum:3c6ef66e) REAL time: 2 mins 18 secs 

Phase 4.33

Phase 4.33 (Checksum:3c6ef66e) REAL time: 3 mins 11 secs 

Phase 5.32

Phase 5.32 (Checksum:3c6ef66e) REAL time: 3 mins 20 secs 

Phase 6.2


.....

Phase 6.2 (Checksum:3c7cd414) REAL time: 3 mins 28 secs 


....
....
....
....
....
....
....
....
.
...
........
........
........
.........
..........

Phase 7.30



######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 12
# Number of Global Clock Networks: 11
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "SRAM_CLK_FB" LOC = "IOB_X1Y71" ;
INST "sys_clk_pin" LOC = "IOB_X1Y69" ;
INST "VGA_PIXEL_CLK" LOC = "IOB_X1Y61" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_inst" LOC = "BUFGCTRL_X0Y0" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_sram" LOC = "BUFGCTRL_X0Y1" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk_BUFG" LOC = "BUFGCTRL_X0Y2" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_BUFG_for_CLKFBOUT.CLKFB_BUFG_INST" LOC = "BUFGCTRL_X0Y3" ;
INST "debug_module/debug_module/BUFG_DRCK" LOC = "BUFGCTRL_X0Y4" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk_BUFG" LOC = "BUFGCTRL_X0Y5" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_BUFG" LOC = "BUFGCTRL_X0Y6" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/BUFG_i2c" LOC = "BUFGCTRL_X0Y7" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_dvi" LOC = "BUFGCTRL_X0Y8" ;
INST "VGA_PIXEL_CLK_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y9" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y10" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_sram" LOC = "DCM_ADV_X0Y0" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/DCM_BASE_i2c" LOC = "DCM_ADV_X0Y1" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_dvi" LOC = "DCM_ADV_X0Y2" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_internal" LOC = "DCM_ADV_X0Y3" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf driven by BUFGCTRL_X0Y0
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# SRAM_CLK_OBUF driven by BUFGCTRL_X0Y1
NET "SRAM_CLK_OBUF" TNM_NET = "TN_SRAM_CLK_OBUF" ;
TIMEGRP "TN_SRAM_CLK_OBUF" AREA_GROUP = "CLKAG_SRAM_CLK_OBUF" ;
AREA_GROUP "CLKAG_SRAM_CLK_OBUF" RANGE =   CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk driven by BUFGCTRL_X0Y2
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6> driven by BUFGCTRL_X0Y3
NET "clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" TNM_NET = "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
TIMEGRP "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" AREA_GROUP = "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
AREA_GROUP "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# microblaze_0_dbg_Dbg_Clk driven by BUFGCTRL_X0Y4
NET "microblaze_0_dbg_Dbg_Clk" TNM_NET = "TN_microblaze_0_dbg_Dbg_Clk" ;
TIMEGRP "TN_microblaze_0_dbg_Dbg_Clk" AREA_GROUP = "CLKAG_microblaze_0_dbg_Dbg_Clk" ;
AREA_GROUP "CLKAG_microblaze_0_dbg_Dbg_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk driven by BUFGCTRL_X0Y5
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst driven by BUFGCTRL_X0Y6
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb driven by BUFGCTRL_X0Y7
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb driven by BUFGCTRL_X0Y8
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0 ;

# VGA_PIXEL_CLK_BUFGP driven by BUFGCTRL_X0Y9
NET "VGA_PIXEL_CLK_BUFGP" TNM_NET = "TN_VGA_PIXEL_CLK_BUFGP" ;
TIMEGRP "TN_VGA_PIXEL_CLK_BUFGP" AREA_GROUP = "CLKAG_VGA_PIXEL_CLK_BUFGP" ;
AREA_GROUP "CLKAG_VGA_PIXEL_CLK_BUFGP" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# dlmb_port_BRAM_Clk driven by BUFGCTRL_X0Y10
NET "dlmb_port_BRAM_Clk" TNM_NET = "TN_dlmb_port_BRAM_Clk" ;
TIMEGRP "TN_dlmb_port_BRAM_Clk" AREA_GROUP = "CLKAG_dlmb_port_BRAM_Clk" ;
AREA_GROUP "CLKAG_dlmb_port_BRAM_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 12
Number of Global Clock Networks: 11

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 8/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      4 |      0 |      0 |      0 |      0 |     23 |      0 |      0 |      0 |      0 |    186 |   1465 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      1 |microblaze_0_dbg_Dbg_Clk
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      1 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |     20 |      4 |dlmb_port_BRAM_Clk
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      7 |      1 |      0 |      0 |      4 |     23 |      0 |      0 |      0 |      0 |    208 |   1478 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    192 |   1073 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    240 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |     59 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |    206 |   1398 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      8 |      8 |     21 |      0 |      0 |      0 |      0 |    136 |   1510 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    606 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      4 |     12 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      2 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      9 |      9 |     21 |      0 |      0 |      0 |      0 |    142 |   2130 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     12 |      0 |      0 |      0 |      0 |    144 |   1091 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    637 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     25 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      1 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     60 |VGA_PIXEL_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |     61 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      0 |     12 |      0 |      0 |      0 |      0 |    164 |   1875 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      8 |      8 |     27 |      0 |      0 |      0 |      0 |    118 |   1391 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    680 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |     13 |microblaze_0_dbg_Dbg_Clk
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |      1 |dlmb_port_BRAM_Clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      0 |      8 |      8 |     27 |      0 |      0 |      0 |      0 |    146 |   2085 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------



Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |     13 |      0 |      0 |      0 |      0 |    102 |    849 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    387 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     27 |    272 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |     51 |microblaze_0_dbg_Dbg_Clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     41 |VGA_PIXEL_CLK_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |     13 |      0 |      0 |      0 |      0 |    139 |   1616 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |     60 |     25 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |     18 |      8 |      0 |      0 |      0 |      0 |     96 |   1557 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    761 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |     18 |     11 |      0 |      0 |      0 |      0 |    156 |   2343 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      1 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     52 |    605 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |    564 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    206 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     87 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     96 |   1462 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     30 |      0 |      0 |      0 |      0 |    334 |   1347 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    943 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |     27 |      0 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      4 |     30 |      0 |      0 |      0 |      0 |    361 |   2291 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      1 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     70 |    774 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |    516 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    440 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |     20 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    108 |   1750 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     18 |      0 |      0 |      0 |      0 |    188 |   1477 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1260 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     18 |      0 |      0 |      0 |      0 |    188 |   2737 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     20 |     25 |      0 |      0 |      0 |      0 |      0 |    146 |   1117 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    933 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     53 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     72 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     21 |     25 |      0 |      0 |      0 |      0 |      0 |    150 |   2175 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 7.30 (Checksum:3c7cd414) REAL time: 4 mins 31 secs 

Phase 8.3
Phase 8.3 (Checksum:3c7cd414) REAL time: 4 mins 32 secs 

Phase 9.5

Phase 9.5 (Checksum:3c7cd414) REAL time: 4 mins 33 secs 

Phase 10.8

.
...
...
...
....
...
...
...
...
.

.....
........
.........
........
.........
.........
.....

......

..
.......
..
.....
....
........
..
.......
.........
.....
....

.....
..
........

......
.
........

.......
.
.......

Phase 10.8 (Checksum:c215d4b6) REAL time: 6 mins 43 secs 

Phase 11.29
Phase 11.29 (Checksum:c215d4b6) REAL time: 6 mins 43 secs 

Phase 12.5

Phase 12.5 (Checksum:c215d4b6) REAL time: 6 mins 45 secs 

Phase 13.18

Phase 13.18 (Checksum:c36868a8) REAL time: 12 mins 51 secs 

Phase 14.5

Phase 14.5 (Checksum:c36868a8) REAL time: 12 mins 53 secs 

Phase 15.34
Phase 15.34 (Checksum:c36868a8) REAL time: 12 mins 54 secs 


REAL time consumed by placer: 12 mins 56 secs 
CPU  time consumed by placer: 12 mins 56 secs 
Invoking physical synthesis ...

.
...

Physical synthesis completed.


Design Summary:
Number of errors:      0
Number of warnings:   82
Slice Logic Utilization:
  Number of Slice Registers:                16,273 out of  32,640   49%
    Number used as Flip Flops:              16,271
    Number used as Latches:                      1
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                     14,333 out of  32,640   43%
    Number used as logic:                   13,024 out of  32,640   39%
      Number using O6 output only:          11,913
      Number using O5 output only:             169
      Number using O5 and O6:                  942
    Number used as Memory:                   1,020 out of  12,480    8%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           956
        Number using O6 output only:           955
        Number using O5 output only:             1
    Number used as exclusive route-thru:       289
  Number of route-thrus:                       616 out of  65,280    1%
    Number using O6 output only:               437
    Number using O5 output only:               160
    Number using O5 and O6:                     19

Slice Logic Distribution:
  Number of occupied Slices:                 6,099 out of   8,160   74%
  Number of LUT Flip Flop pairs used:       18,785
    Number with an unused Flip Flop:         2,512 out of  18,785   13%
    Number with an unused LUT:               4,452 out of  18,785   23%
    Number of fully used LUT-FF pairs:      11,821 out of  18,785   62%
    Number of unique control sets:             326
    Number of slice register sites lost
      to control set restrictions:             656 out of  32,640    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       106 out of     480   22%
    IOB Flip Flops:                            122

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      19 out of     132   14%
    Number using BlockRAM only:                 16
    Number using FIFO only:                      2
    Number using BlockRAM and FIFO:              1
    Total primitives used:
      Number of 36k BlockRAM used:              16
      Number of 18k BlockRAM used:               1
      Number of 18k FIFO used:                   3
    Total Memory used (KB):                    648 out of   4,752   13%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
  Number of BSCANs:                              1 out of       4   25%
  Number of DCM_ADVs:                            4 out of      12   33%
  Number of DSP48Es:                           155 out of     288   53%
  Number of PLL_ADVs:                            1 out of       6   16%

  Number of RPM macros:            2
Peak Memory Usage:  891 MB
Total REAL time to MAP completion:  15 mins 34 secs 
Total CPU time to MAP completion:   15 mins 34 secs 


Mapping completed.
See MAP report file "blah_map.mrp" for details.




#----------------------------------------------#
# Starting program par
# par -w -ol high -xe n -t 1 blah_map.ncd blah.ncd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - par K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </home/brandyn/Xilinx10.1i/EDK/data/parBmgr.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/data/parBmgr.acd>



Constraints file: blah.pcf.

Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)



Device speed data version:  "PRODUCTION 1.64 2008-12-19".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                          11 out of 32     34%
   Number of DCM_ADVs                        4 out of 12     33%
   Number of DSP48Es                       155 out of 288    53%
   Number of ILOGICs                        40 out of 560     7%
   Number of External IOBs                 106 out of 480    22%
      Number of LOCed IOBs                 106 out of 106   100%

   Number of OLOGICs                        84 out of 560    15%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    16 out of 132    12%
   Number of RAMBFIFO18s                     1 out of 132     1%
   Number of RAMBFIFO18_36s                  2 out of 132     1%
   Number of Slice Registers             16273 out of 32640  49%
      Number used as Flip Flops          16271
      Number used as Latches                 1
      Number used as LatchThrus              1

   Number of Slice LUTS                  14333 out of 32640  43%
   Number of Slice LUT-Flip Flop pairs   18785 out of 32640  57%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 mins 38 secs 

Finished initial Timing Analysis.  REAL time: 1 mins 40 secs 

Starting Router


Phase 1: 103049 unrouted;       REAL time: 1 mins 46 secs 


Phase 2: 71818 unrouted;       REAL time: 2 mins 


Phase 3: 29604 unrouted;       REAL time: 2 mins 48 secs 


Phase 4: 29604 unrouted; (3606147)      REAL time: 2 mins 56 secs 


Phase 5: 29585 unrouted; (73830)      REAL time: 3 mins 16 secs 


Phase 6: 29588 unrouted; (73068)      REAL time: 3 mins 27 secs 


Phase 7: 0 unrouted; (73068)      REAL time: 4 mins 48 secs 


Updating file: blah.ncd with current fully routed design.


Phase 8: 0 unrouted; (73068)      REAL time: 5 mins 7 secs 


Phase 9: 0 unrouted; (71451)      REAL time: 5 mins 56 secs 


Phase 10: 0 unrouted; (71383)      REAL time: 7 mins 25 secs 


Phase 11: 0 unrouted; (71383)      REAL time: 8 mins 18 secs 


Updating file: blah.ncd with current fully routed design.


Phase 12: 0 unrouted; (70765)      REAL time: 8 mins 58 secs 


Phase 13: 0 unrouted; (70765)      REAL time: 9 mins 17 secs 


Phase 14: 0 unrouted; (70765)      REAL time: 9 mins 17 secs 


Phase 15: 0 unrouted; (70765)      REAL time: 10 mins 1 secs 


Total REAL time to Router completion: 10 mins 10 secs 
Total CPU time to Router completion: 10 mins 10 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/clk_intbuf |              |      |      |            |             |
|                     | BUFGCTRL_X0Y0| No   | 5056 |  0.509     |  2.030      |
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |BUFGCTRL_X0Y10| No   |  821 |  0.526     |  2.027      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|                _Clk | BUFGCTRL_X0Y4| No   |   77 |  0.426     |  1.942      |
+---------------------+--------------+------+------+------------+-------------+
| VGA_PIXEL_CLK_BUFGP | BUFGCTRL_X0Y9| No   |   41 |  0.288     |  1.812      |
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/dvi_pixel_ |              |      |      |            |             |
|                 clk | BUFGCTRL_X0Y5| No   |   39 |  0.269     |  1.851      |
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/i2c_video_ |              |      |      |            |             |
|programmer_i/i2c_clk |              |      |      |            |             |
|                     | BUFGCTRL_X0Y2| No   |   25 |  0.190     |  1.810      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|             _Update |         Local|      |   16 |  2.164     |  3.760      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 70765

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Try the Design Goal and Strategies for Timing Performance (In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.


INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TIMEGRP "SRAM_PORTS" OFFSET = OUT 3.29 ns | MAXDELAY|    -1.211ns|     4.501ns|      34|       31045
   AFTER COMP "sys_clk_pin"                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* TIMEGRP "SRAM_DATA" OFFSET = IN 1.9 ns BE | SETUP   |    -1.146ns|     3.046ns|      36|       39720
  FORE COMP "sys_clk_pin"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |     0.020ns|     9.980ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_clk_int   | HOLD    |     0.232ns|            |       0|           0
         = PERIOD TIMEGRP         "registra |         |            |            |        |            
  tion_core_0_registration_core_0_USER_LOGI |         |            |            |        |            
  C_I_demo_low_level_i_clk_int"         TS_ |         |            |            |        |            
  clock_generator_0_clock_generator_0_PLL0_ |         |            |            |        |            
  CLK_OUT_0_ HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "VGA_IN_PORTS" OFFSET = IN 4 ns B | SETUP   |     0.057ns|     3.943ns|       0|           0
  EFORE COMP "VGA_PIXEL_CLK"                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.162ns|     9.838ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD    |     0.290ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin         HIGH 50 |         |            |            |        |            
  %                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "SRAM_OE" OFFSET = OUT 3.25 ns AF | MAXDELAY|     1.453ns|     1.797ns|       0|           0
  TER COMP "sys_clk_pin"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |     1.511ns|    33.956ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_dvi_pixel | HOLD    |     0.433ns|            |       0|           0
  _clk1         = PERIOD TIMEGRP         "r |         |            |            |        |            
  egistration_core_0_registration_core_0_US |         |            |            |        |            
  ER_LOGIC_I_demo_low_level_i_dvi_pixel_clk |         |            |            |        |            
  1"         TS_registration_core_0_registr |         |            |            |        |            
  ation_core_0_USER_LOGIC_I_demo_low_level_ |         |            |            |        |            
  i_clk_int         * 4 HIGH 50%            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "VGA_PIXEL_CLK_BUFGP/IBUFG" PERIOD =  | SETUP   |     5.515ns|     7.085ns|       0|           0
  12.6 ns HIGH 50%                          | HOLD    |     0.340ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |    75.638ns|     4.362ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_i2c_video | HOLD    |     0.451ns|            |       0|           0
  _programmer_i_i2c_clk1         = PERIOD T |         |            |            |        |            
  IMEGRP         "registration_core_0_regis |         |            |            |        |            
  tration_core_0_USER_LOGIC_I_demo_low_leve |         |            |            |        |            
  l_i_i2c_video_programmer_i_i2c_clk1"      |         |            |            |        |            
      TS_registration_core_0_registration_c |         |            |            |        |            
  ore_0_USER_LOGIC_I_demo_low_level_i_clk_i |         |            |            |        |            
  nt         * 8 HIGH 50%                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A     |         N/A|         N/A|     N/A|         N/A
  pin" 10 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|          N/A|      9.980ns|            0|            0|            0|      2354795|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.838ns|      9.980ns|            0|            0|       431279|      1923516|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
|  TS_registration_core_0_regist|     10.000ns|      9.980ns|      8.489ns|            0|            0|      1919770|         3746|
|  ration_core_0_USER_LOGIC_I_de|             |             |             |             |             |             |             |
|  mo_low_level_i_clk_int       |             |             |             |             |             |             |             |
|   TS_registration_core_0_regis|     40.000ns|     33.956ns|          N/A|            0|            0|         2636|            0|
|   tration_core_0_USER_LOGIC_I_|             |             |             |             |             |             |             |
|   demo_low_level_i_dvi_pixel_c|             |             |             |             |             |             |             |
|   lk1                         |             |             |             |             |             |             |             |
|   TS_registration_core_0_regis|     80.000ns|      4.362ns|          N/A|            0|            0|         1110|            0|
|   tration_core_0_USER_LOGIC_I_|             |             |             |             |             |             |             |
|   demo_low_level_i_i2c_video_p|             |             |             |             |             |             |             |
|   rogrammer_i_i2c_clk1        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.


All signals are completely routed.

Total REAL time to PAR completion: 10 mins 30 secs 
Total CPU time to PAR completion: 10 mins 30 secs 

Peak Memory Usage:  724 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 70 errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1


Writing design to file blah.ncd





PAR done!




#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml blah.twx blah.ncd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/trce -e 3 -xml blah.twx
blah.ncd blah.pcf


Design file:              blah.ncd
Physical constraint file: blah.pcf
Device,speed:             xc5vsx50t,-1 (PRODUCTION 1.64 2008-12-19, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 70  Score: 70765

Constraints cover 2359901 paths, 0 nets, and 84711 connections

Design statistics:
   Minimum period:  33.956ns (Maximum frequency:  29.450MHz)
   Minimum input required time before clock:   3.943ns
   Minimum output required time after clock:   4.501ns


Analysis completed Sun Mar 29 21:49:43 2009
--------------------------------------------------------------------------------

Generating Report ...


Number of warnings: 0
Number of info messages: 2
Total time: 1 mins 55 secs 



xflow done!
touch __xps/blah_routed
xilperl /home/brandyn/Xilinx10.1i/EDK/data/fpga_impl/observe_par.pl -error no implementation/blah.par

********************************************************************************
WARNING: 2 constraints not met.
********************************************************************************

Analyzing implementation/blah.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut blah

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - Bitgen K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>

Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1

Opened constraints file blah.pcf.

Sun Mar 29 21:50:15 2009



INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_0' updated to placement 'RAMB36_X3Y11' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_1' updated to placement 'RAMB36_X3Y10' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_2' updated to placement 'RAMB36_X4Y11' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_3' updated to placement 'RAMB36_X4Y10' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_4' updated to placement 'RAMB36_X1Y11' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_5' updated to placement 'RAMB36_X2Y12' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_6' updated to placement 'RAMB36_X1Y10' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_7' updated to placement 'RAMB36_X2Y11' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_8' updated to placement 'RAMB36_X4Y12' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_9' updated to placement 'RA
Running DRC.

INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p4_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.

INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p4_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_3_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h1_t_
   yb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h1_t_
   yb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p1_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p1_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_2_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p0_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p0_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p4_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p4_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p2_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p2_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h3_t_
   xb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h3_t_
   xb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_6_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_1_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p3_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p3_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Mmult_smooth_prod_1_mult0000>:<DSP48E_DSP48E
   >.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be tied
   GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p0_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p0_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p5_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p5_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_5_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p2_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p2_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_0_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h4_t_
   yb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h4_t_
   yb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h0_t_
   xb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h0_t_
   xb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Maddsub_smooth_prod_0_mult0000>:<DSP48E_DSP4
   8E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be
   tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p3_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p3_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p1_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p1_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_4_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Maddsub_smooth_prod_2_mult0000>:<DSP48E_DSP4
   8E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be
   tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p5_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p5_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "blah.bit".

Bitstream generation is complete.

MB36_X3Y12' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_10' updated to placement 'RAMB36_X3Y9' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_11' updated to placement 'RAMB36_X2Y10' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_12' updated to placement 'RAMB36_X4Y8' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_13' updated to placement 'RAMB36_X4Y9' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_14' updated to placement 'RAMB36_X2Y9' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_15' updated to placement 'RAMB36_X3Y8' from design.


*********************************************

Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb


Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xccace successfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.

Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   45.95 C, Min. Reading:   45.45 C, Max.
Reading:   47.91 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.467 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT - '5': Checking done pin....done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Sun Mar 29 21:58:51 2009
 make -f blah.make download started...



*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   45.95 C, Min. Reading:   44.96 C, Max.
Reading:   46.44 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.467 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Sun Mar 29 22:01:03 2009
 make -f blah.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer
 Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.44 C, Min. Reading:   45.45 C, Max.
Reading:   46.44 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Sun Mar 29 22:19:22 2009
 make -f blah.make download started...



*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module
 windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.

Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   47.42 C, Min. Reading:   45.45 C, Max.
Reading:   47.42 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Sun Mar 29 22:35:39 2009
 make -f blah.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vsx50tff1136-1 -lang vhdl   blah.mhs

WARNING: vhdl is not supported as a language.  Using usenglish.


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc5vsx50tff1136-1 -lang vhdl blah.mhs 


Parse blah.mhs ...

Read MPD definitions ...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb


Check platform address map ...

Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 29 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 30 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 31 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB
   value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:MDT - IPNAME:lmb_bram INSTANCE:bram_block -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:ilmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1

INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000
INFO:MDT - IPNAME:dlmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 55 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   00_a/data/xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a
   /data/xps_gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...

IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 - 2
master(s) : 4 slave(s)

IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 - 1
master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven
   to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven
   to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/brandyn/Documents/blah.mhs line 88 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 196 - floating connection!

Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...


Modify defaults ...

Creating stub ...


Processing licensed instances ...

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying (BBD-specified) netlist
files.

Managing cache ...

IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying cache implementation netlist

IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/brandyn/Documents/blah.mhs line 78 - Copying cache implementation netlist

IPNAME:microblaze INSTANCE:microblaze_0 - /home/brandyn/Documents/blah.mhs line
91 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 -
Copying cache implementation netlist

IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - /home/brandyn/Documents/blah.mhs
line 118 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - /home/brandyn/Documents/blah.mhs
line 134 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module - /home/brandyn/Documents/blah.mhs line 150 -
Copying cache implementation netlist

IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/brandyn/Documents/blah.mhs line 163 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - /home/brandyn/Documents/blah.mhs
line 178 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - /home/brandyn/Documents/blah.mhs line 193 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- elaborating IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 0.00 seconds


Constructing platform-level connectivity ...

Completion time: 0.00 seconds


Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...

INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:registration_core_0 - /home/brandyn/Documents/blah.mhs line 47 -
Running XST synthesis

WARNING: vhdl is not supported as a language.  Using usenglish.


Running NGCBUILD ...

IPNAME:registration_core_0_wrapper INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Running NGCBUILD

WARNING: vhdl is not supported as a language.  Using usenglish.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>



Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vsx50tff1136-1 -intstyle silent -sd .. registration_core_0_wrapper.ngc
../registration_core_0_wrapper.ngc


Reading NGO file
"/home/brandyn/Documents/implementation/registration_core_0_wrapper/registration
_core_0_wrapper.ngc" ...

Loading design module
"/home/brandyn/Documents/implementation/registration_core_0_wrapper/div1.ngc"...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../registration_core_0_wrapper.ngc" ...



Writing NGCBUILD log file "../registration_core_0_wrapper.blc"...

NGCBUILD done.


Rebuilding cache ...


Total run time: 1165.00 seconds

Running synthesis...

bash -c "cd synthesis; ./synthesis.sh"

xst -ifn blah_xst.scr -intstyle silent
Running XST synthesis ...

WARNING: vhdl is not supported as a language.  Using usenglish.

XST completed

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - ngcbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
</home/brandyn/Xilinx10.1i/ISE/data/ngcflow.csf>



Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngcbuild
./blah.ngc ../implementation/blah.ngc


Reading NGO file "/home/brandyn/Documents/synthesis/blah.ngc" ...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/blah.ngc" ...



Writing NGCBUILD log file "../implementation/blah.blc"...

NGCBUILD done.

*********************************************

Running Xilinx Implementation tools..
*********************************************
xilperl /home/brandyn/Xilinx10.1i/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc5vsx50tff1136-1 -implement xflow.opt blah.ngc

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - Xflow K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vsx50tff1136-1 -implement xflow.opt blah.ngc  
PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Using Flow File: /home/brandyn/Documents/implementation/fpga.flw 
Using Option File(s): 
 /home/brandyn/Documents/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vsx50tff1136-1 -nt timestamp -bm blah.bmm
"/home/brandyn/Documents/implementation/blah.ngc" -uc blah.ucf blah.ngd 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - ngdbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngdbuild -p
xc5vsx50tff1136-1 -nt timestamp -bm blah.bmm
/home/brandyn/Documents/implementation/blah.ngc -uc blah.ucf blah.ngd

Reading NGO file "/home/brandyn/Documents/implementation/blah.ngc" ...

Loading design module
"/home/brandyn/Documents/implementation/registration_core_0_wrapper.ngc"...

Loading design module
"/home/brandyn/Documents/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/mb_plb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/ilmb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/dlmb_cntlr_wrapper.ngc"...

Loading design module
"/home/brandyn/Documents/implementation/dlmb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/debug_module_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/leds_8bit_wrapper.ngc"...
Gathering constraint information from source properties...

Done.


Applying constraints in "blah.ucf" to the design...

Resolving constraint associations...

Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMEGRP "USER_IO" TIG;>
   [blah.ucf(117)]: Unable to find an active 'TimeGrp' constraint named
   'USER_IO'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_', used in period
   specification 'TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_', was
   traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_internal. The
   following new TNM groups and period specifications were generated at the
   DCM_ADV output(s): 
   CLK0: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_
   int = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t" TS_clock_generator...>

INFO:ConstraintSystem:178 - TNM
   'registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t', used in period specification
   'TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk
   _int', was traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_dvi. The following
   new TNM groups and period specifications were generated at the DCM_ADV
   output(s): 
   CLKDV: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_dvi_
   pixel_clk1 = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_dvi_pi
   xel_clk1" TS_r...>

INFO:ConstraintSystem:178 - TNM
   'registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t', used in period specification
   'TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk
   _int', was traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/DCM_
   BASE_i2c. The following new TNM groups and period specifications were
   generated at the DCM_ADV output(s): 
   CLKDV: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_i2c_
   video_programmer_i_i2c_clk1 = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_i2c...
   >

Done...
Checking Partitions ...

Processing BMM file ...


Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_vgain/v5.fi
   fo_18_36_inst.fifo_18_36_inst" of type "FIFO18_36".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_address/v5.
   fifo_18_36_inst.fifo_18_36_inst" of type "FIFO18_36".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_value/v5.fi
   fo_18_inst.fifo_18_inst" of type "FIFO18".  This attribute will be ignored.

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_quotien
   t_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_s
   ynth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_quotien
   t_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_s
   ynth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_estimat
   or/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of
   type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:440 - FF primitive
   'registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/regist
   ration_controller_i/registration_stage_i/gauss_elim_i/div/div/BU2/U0/i_synth_
   opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_fixed.i_fix_to_flt/
   i_fpo/FLT_PT_OP/SPEED_OP.FIX_TO_FLT_OP.FP_OP/ROUND/SINGLE_RND.RND/ff_co/YES_R
   EG.r.n.eOn.f' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_prescal
   er/i_virtex.i_many.i_cascmult[1].i_cascmult/i_synth_option.i_synth_model/opt_
   vx5.i_uniwrap/i_primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_prescal
   er/i_virtex.i_many.i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwr
   ap/i_primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i
   _primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:478 - clock net
   registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute
   _affine_rst with clock driver
   registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute
   _affine_rst_BUFG drives no clock pins

WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  23

Writing NGD file "blah.ngd" ...

Writing NGDBUILD log file "blah.bld"...

NGDBUILD done.




#----------------------------------------------#
# Starting program map
# map -o blah_map.ncd -w -pr b -ol high -timing -logic_opt on -xe n -t 1
-register_duplication -cm speed -ignore_keep_hierarchy -k 6 -lc off -power off
blah.ngd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - Map K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/data/Xdh_PrimTypeLib.xda> with local file
</home/brandyn/Xilinx10.1i/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vsx50tff1136-1".
WARNING:Map:236 - The MAP option, "-k" (MAP to Input Functions), will be 
   disabled for this architecture in the next software release.


Mapping design into LUTs...

Writing file blah_map.ngm...

Running directed packing...

Running delay-based LUT packing...

INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven packing...


Phase 1.1

Phase 1.1 (Checksum:3c6e1886) REAL time: 2 mins 18 secs 

Phase 2.7
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18


Phase 2.7 (Checksum:3c6e1886) REAL time: 2 mins 18 secs 

Phase 3.31
Phase 3.31 (Checksum:3c6ef66e) REAL time: 2 mins 18 secs 

Phase 4.33

Phase 4.33 (Checksum:3c6ef66e) REAL time: 3 mins 16 secs 

Phase 5.32

Phase 5.32 (Checksum:3c6ef66e) REAL time: 3 mins 24 secs 


Phase 6.2


.....

Phase 6.2 (Checksum:3c7cd414) REAL time: 3 mins 32 secs 


..
....
....
....
....
....
....
....
..
.
........
........
........
.........
.......

Phase 7.30



######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 12
# Number of Global Clock Networks: 11
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "SRAM_CLK_FB" LOC = "IOB_X1Y71" ;
INST "sys_clk_pin" LOC = "IOB_X1Y69" ;
INST "VGA_PIXEL_CLK" LOC = "IOB_X1Y61" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_inst" LOC = "BUFGCTRL_X0Y0" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_sram" LOC = "BUFGCTRL_X0Y1" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk_BUFG" LOC = "BUFGCTRL_X0Y2" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_BUFG_for_CLKFBOUT.CLKFB_BUFG_INST" LOC = "BUFGCTRL_X0Y3" ;
INST "debug_module/debug_module/BUFG_DRCK" LOC = "BUFGCTRL_X0Y4" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk_BUFG" LOC = "BUFGCTRL_X0Y5" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_BUFG" LOC = "BUFGCTRL_X0Y6" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/BUFG_i2c" LOC = "BUFGCTRL_X0Y7" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_dvi" LOC = "BUFGCTRL_X0Y8" ;
INST "VGA_PIXEL_CLK_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y9" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y10" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_sram" LOC = "DCM_ADV_X0Y0" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/DCM_BASE_i2c" LOC = "DCM_ADV_X0Y1" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_dvi" LOC = "DCM_ADV_X0Y2" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_internal" LOC = "DCM_ADV_X0Y3" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf driven by BUFGCTRL_X0Y0
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# SRAM_CLK_OBUF driven by BUFGCTRL_X0Y1
NET "SRAM_CLK_OBUF" TNM_NET = "TN_SRAM_CLK_OBUF" ;
TIMEGRP "TN_SRAM_CLK_OBUF" AREA_GROUP = "CLKAG_SRAM_CLK_OBUF" ;
AREA_GROUP "CLKAG_SRAM_CLK_OBUF" RANGE =   CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk driven by BUFGCTRL_X0Y2
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6> driven by BUFGCTRL_X0Y3
NET "clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" TNM_NET = "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
TIMEGRP "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" AREA_GROUP = "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
AREA_GROUP "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# microblaze_0_dbg_Dbg_Clk driven by BUFGCTRL_X0Y4
NET "microblaze_0_dbg_Dbg_Clk" TNM_NET = "TN_microblaze_0_dbg_Dbg_Clk" ;
TIMEGRP "TN_microblaze_0_dbg_Dbg_Clk" AREA_GROUP = "CLKAG_microblaze_0_dbg_Dbg_Clk" ;
AREA_GROUP "CLKAG_microblaze_0_dbg_Dbg_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk driven by BUFGCTRL_X0Y5
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst driven by BUFGCTRL_X0Y6
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb driven by BUFGCTRL_X0Y7
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb driven by BUFGCTRL_X0Y8
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0 ;

# VGA_PIXEL_CLK_BUFGP driven by BUFGCTRL_X0Y9
NET "VGA_PIXEL_CLK_BUFGP" TNM_NET = "TN_VGA_PIXEL_CLK_BUFGP" ;
TIMEGRP "TN_VGA_PIXEL_CLK_BUFGP" AREA_GROUP = "CLKAG_VGA_PIXEL_CLK_BUFGP" ;
AREA_GROUP "CLKAG_VGA_PIXEL_CLK_BUFGP" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# dlmb_port_BRAM_Clk driven by BUFGCTRL_X0Y10
NET "dlmb_port_BRAM_Clk" TNM_NET = "TN_dlmb_port_BRAM_Clk" ;
TIMEGRP "TN_dlmb_port_BRAM_Clk" AREA_GROUP = "CLKAG_dlmb_port_BRAM_Clk" ;
AREA_GROUP "CLKAG_dlmb_port_BRAM_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 12
Number of Global Clock Networks: 11

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      4 |      0 |      0 |      0 |      0 |     16 |      0 |      0 |      0 |      0 |    136 |   1509 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1326 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>
      0 |      1 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |     12 |      3 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     21 |microblaze_0_dbg_Dbg_Clk
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      7 |      1 |      0 |      0 |      4 |     16 |      0 |      0 |      0 |      0 |    152 |   2859 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     68 |    878 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    756 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     52 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |     47 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |      0 |     25 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     37 |VGA_PIXEL_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |      6 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |    104 |   1801 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      8 |      8 |     30 |      0 |      0 |      0 |      0 |    444 |   1587 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1236 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      4 |     13 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      9 |      9 |     30 |      0 |      0 |      0 |      0 |    448 |   2841 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |     80 |   1204 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     23 |VGA_PIXEL_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    535 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |     41 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     21 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      0 |      6 |      0 |      0 |      0 |      0 |     96 |   1825 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      8 |      8 |     18 |      0 |      0 |      0 |      0 |    186 |   1611 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1134 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      1 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      8 |      8 |     18 |      0 |      0 |      0 |      0 |    188 |   2754 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      5 |      0 |      0 |      0 |      0 |    120 |    943 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |    105 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     29 |microblaze_0_dbg_Dbg_Clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     41 |VGA_PIXEL_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    204 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     13 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      5 |      0 |      0 |      0 |      0 |    144 |   1335 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     18 |     31 |      0 |      0 |      0 |      0 |    146 |   1527 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    632 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |      0 |     18 |     31 |      0 |      0 |      0 |      0 |    148 |   2160 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      1 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      7 |      0 |      0 |      0 |      0 |    102 |    922 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      5 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |     12 |    245 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |     13 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    222 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |    126 |   1402 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     25 |      0 |      0 |      0 |      0 |    172 |   1583 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    697 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      3 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |     18 |      8 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      4 |     25 |      0 |      0 |      0 |      0 |    190 |   2288 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      1 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |    102 |microblaze_0_dbg_Dbg_Clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |    641 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |     58 |    496 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |    102 |   1395 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |    182 |   1429 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      9 |      0 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |    191 |   1493 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     20 |     25 |      0 |      0 |      0 |      0 |      0 |     70 |    567 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     99 |    481 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    139 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |      0 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     21 |     25 |      0 |      0 |      0 |      0 |      0 |    175 |   1187 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 7.30 (Checksum:3c7cd414) REAL time: 4 mins 34 secs 

Phase 8.3

Phase 8.3 (Checksum:3c7cd414) REAL time: 4 mins 35 secs 

Phase 9.5

Phase 9.5 (Checksum:3c7cd414) REAL time: 4 mins 37 secs 

Phase 10.8

.
....
...
....
...
...
....
...
...

.......
........
.........
.........
.........
...........

....

.
....
....
...
......
.
........
.........
....

.
......
........

....
...
........

......
.
........

Phase 10.8 (Checksum:c9de2a6f) REAL time: 6 mins 36 secs 

Phase 11.29
Phase 11.29 (Checksum:c9de2a6f) REAL time: 6 mins 36 secs 

Phase 12.5

Phase 12.5 (Checksum:c9de2a6f) REAL time: 6 mins 39 secs 

Phase 13.18

Phase 13.18 (Checksum:cb79e2ab) REAL time: 12 mins 29 secs 

Phase 14.5

Phase 14.5 (Checksum:cb79e2ab) REAL time: 12 mins 31 secs 

Phase 15.34

Phase 15.34 (Checksum:cb79e2ab) REAL time: 12 mins 33 secs 


REAL time consumed by placer: 12 mins 35 secs 
CPU  time consumed by placer: 12 mins 35 secs 
Invoking physical synthesis ...

...
.
Physical synthesis completed.


Design Summary:
Number of errors:      0
Number of warnings:   82
Slice Logic Utilization:
  Number of Slice Registers:                16,273 out of  32,640   49%
    Number used as Flip Flops:              16,271
    Number used as Latches:                      1
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                     14,322 out of  32,640   43%
    Number used as logic:                   13,024 out of  32,640   39%
      Number using O6 output only:          11,856
      Number using O5 output only:             170
      Number using O5 and O6:                  998
    Number used as Memory:                   1,020 out of  12,480    8%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           956
        Number using O6 output only:           955
        Number using O5 output only:             1
    Number used as exclusive route-thru:       278
  Number of route-thrus:                       633 out of  65,280    1%
    Number using O6 output only:               436
    Number using O5 output only:               188
    Number using O5 and O6:                      9

Slice Logic Distribution:
  Number of occupied Slices:                 6,031 out of   8,160   73%
  Number of LUT Flip Flop pairs used:       18,806
    Number with an unused Flip Flop:         2,533 out of  18,806   13%
    Number with an unused LUT:               4,484 out of  18,806   23%
    Number of fully used LUT-FF pairs:      11,789 out of  18,806   62%
    Number of unique control sets:             326
    Number of slice register sites lost
      to control set restrictions:             656 out of  32,640    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       106 out of     480   22%
    IOB Flip Flops:                            122

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      19 out of     132   14%
    Number using BlockRAM only:                 16
    Number using FIFO only:                      2
    Number using BlockRAM and FIFO:              1
    Total primitives used:
      Number of 36k BlockRAM used:              16
      Number of 18k BlockRAM used:               1
      Number of 18k FIFO used:                   3
    Total Memory used (KB):                    648 out of   4,752   13%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
  Number of BSCANs:                              1 out of       4   25%
  Number of DCM_ADVs:                            4 out of      12   33%
  Number of DSP48Es:                           155 out of     288   53%
  Number of PLL_ADVs:                            1 out of       6   16%

  Number of RPM macros:            2
Peak Memory Usage:  887 MB
Total REAL time to MAP completion:  15 mins 13 secs 
Total CPU time to MAP completion:   15 mins 13 secs 

Mapping completed.
See MAP report file "blah_map.mrp" for details.




#----------------------------------------------#
# Starting program par
# par -w -ol high -xe n -t 1 blah_map.ncd blah.ncd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - par K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </home/brandyn/Xilinx10.1i/EDK/data/parBmgr.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/data/parBmgr.acd>



Constraints file: blah.pcf.

Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)



Device speed data version:  "PRODUCTION 1.64 2008-12-19".




Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                          11 out of 32     34%
   Number of DCM_ADVs                        4 out of 12     33%
   Number of DSP48Es                       155 out of 288    53%
   Number of ILOGICs                        40 out of 560     7%
   Number of External IOBs                 106 out of 480    22%
      Number of LOCed IOBs                 106 out of 106   100%

   Number of OLOGICs                        84 out of 560    15%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    16 out of 132    12%
   Number of RAMBFIFO18s                     1 out of 132     1%
   Number of RAMBFIFO18_36s                  2 out of 132     1%
   Number of Slice Registers             16273 out of 32640  49%
      Number used as Flip Flops          16271
      Number used as Latches                 1
      Number used as LatchThrus              1

   Number of Slice LUTS                  14322 out of 32640  43%
   Number of Slice LUT-Flip Flop pairs   18806 out of 32640  57%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 mins 37 secs 

Finished initial Timing Analysis.  REAL time: 1 mins 39 secs 

Starting Router


Phase 1: 102940 unrouted;       REAL time: 1 mins 45 secs 


Phase 2: 71773 unrouted;       REAL time: 2 mins 


Phase 3: 28852 unrouted;       REAL time: 2 mins 47 secs 


Phase 4: 28852 unrouted; (884019)      REAL time: 2 mins 55 secs 


Phase 5: 28857 unrouted; (75608)      REAL time: 3 mins 10 secs 


Phase 6: 28848 unrouted; (74342)      REAL time: 3 mins 21 secs 


Phase 7: 0 unrouted; (74299)      REAL time: 4 mins 47 secs 


Updating file: blah.ncd with current fully routed design.


Phase 8: 0 unrouted; (74299)      REAL time: 5 mins 13 secs 


Phase 9: 0 unrouted; (73165)      REAL time: 6 mins 


Phase 10: 0 unrouted; (73165)      REAL time: 6 mins 32 secs 


Updating file: blah.ncd with current fully routed design.


Phase 11: 0 unrouted; (73165)      REAL time: 7 mins 19 secs 

Phase 12: 0 unrouted; (73165)      REAL time: 7 mins 19 secs 


Phase 13: 0 unrouted; (73165)      REAL time: 8 mins 6 secs 


Total REAL time to Router completion: 8 mins 15 secs 
Total CPU time to Router completion: 8 mins 15 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/clk_intbuf |              |      |      |            |             |
|                     | BUFGCTRL_X0Y0| No   | 5018 |  0.510     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |BUFGCTRL_X0Y10| No   |  764 |  0.435     |  2.027      |
+---------------------+--------------+------+------+------------+-------------+
| VGA_PIXEL_CLK_BUFGP | BUFGCTRL_X0Y9| No   |   40 |  0.268     |  1.802      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|                _Clk | BUFGCTRL_X0Y4| No   |   74 |  0.372     |  1.954      |
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/dvi_pixel_ |              |      |      |            |             |
|                 clk | BUFGCTRL_X0Y5| No   |   41 |  0.302     |  1.855      |
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/i2c_video_ |              |      |      |            |             |
|programmer_i/i2c_clk |              |      |      |            |             |
|                     | BUFGCTRL_X0Y2| No   |   30 |  0.143     |  1.994      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|             _Update |         Local|      |   16 |  2.021     |  4.129      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 73165

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Try the Design Goal and Strategies for Timing Performance (In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.


INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TIMEGRP "SRAM_PORTS" OFFSET = OUT 3.29 ns | MAXDELAY|    -1.269ns|     4.559ns|      34|       33445
   AFTER COMP "sys_clk_pin"                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* TIMEGRP "SRAM_DATA" OFFSET = IN 1.9 ns BE | SETUP   |    -1.146ns|     3.046ns|      36|       39720
  FORE COMP "sys_clk_pin"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |     0.032ns|     9.968ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_clk_int   | HOLD    |     0.179ns|            |       0|           0
         = PERIOD TIMEGRP         "registra |         |            |            |        |            
  tion_core_0_registration_core_0_USER_LOGI |         |            |            |        |            
  C_I_demo_low_level_i_clk_int"         TS_ |         |            |            |        |            
  clock_generator_0_clock_generator_0_PLL0_ |         |            |            |        |            
  CLK_OUT_0_ HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.045ns|     9.955ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD    |     0.330ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin         HIGH 50 |         |            |            |        |            
  %                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "VGA_IN_PORTS" OFFSET = IN 4 ns B | SETUP   |     0.916ns|     3.084ns|       0|           0
  EFORE COMP "VGA_PIXEL_CLK"                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "SRAM_OE" OFFSET = OUT 3.25 ns AF | MAXDELAY|     1.453ns|     1.797ns|       0|           0
  TER COMP "sys_clk_pin"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |     1.524ns|    33.904ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_dvi_pixel | HOLD    |     0.370ns|            |       0|           0
  _clk1         = PERIOD TIMEGRP         "r |         |            |            |        |            
  egistration_core_0_registration_core_0_US |         |            |            |        |            
  ER_LOGIC_I_demo_low_level_i_dvi_pixel_clk |         |            |            |        |            
  1"         TS_registration_core_0_registr |         |            |            |        |            
  ation_core_0_USER_LOGIC_I_demo_low_level_ |         |            |            |        |            
  i_clk_int         * 4 HIGH 50%            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "VGA_PIXEL_CLK_BUFGP/IBUFG" PERIOD =  | SETUP   |     6.503ns|     6.097ns|       0|           0
  12.6 ns HIGH 50%                          | HOLD    |     0.285ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |    75.129ns|     4.871ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_i2c_video | HOLD    |     0.447ns|            |       0|           0
  _programmer_i_i2c_clk1         = PERIOD T |         |            |            |        |            
  IMEGRP         "registration_core_0_regis |         |            |            |        |            
  tration_core_0_USER_LOGIC_I_demo_low_leve |         |            |            |        |            
  l_i_i2c_video_programmer_i_i2c_clk1"      |         |            |            |        |            
      TS_registration_core_0_registration_c |         |            |            |        |            
  ore_0_USER_LOGIC_I_demo_low_level_i_clk_i |         |            |            |        |            
  nt         * 8 HIGH 50%                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A     |         N/A|         N/A|     N/A|         N/A
  pin" 10 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|          N/A|      9.968ns|            0|            0|            0|      2357208|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.955ns|      9.968ns|            0|            0|       431279|      1925929|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
|  TS_registration_core_0_regist|     10.000ns|      9.968ns|      8.476ns|            0|            0|      1922183|         3746|
|  ration_core_0_USER_LOGIC_I_de|             |             |             |             |             |             |             |
|  mo_low_level_i_clk_int       |             |             |             |             |             |             |             |
|   TS_registration_core_0_regis|     40.000ns|     33.904ns|          N/A|            0|            0|         2636|            0|
|   tration_core_0_USER_LOGIC_I_|             |             |             |             |             |             |             |
|   demo_low_level_i_dvi_pixel_c|             |             |             |             |             |             |             |
|   lk1                         |             |             |             |             |             |             |             |
|   TS_registration_core_0_regis|     80.000ns|      4.871ns|          N/A|            0|            0|         1110|            0|
|   tration_core_0_USER_LOGIC_I_|             |             |             |             |             |             |             |
|   demo_low_level_i_i2c_video_p|             |             |             |             |             |             |             |
|   rogrammer_i_i2c_clk1        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.


All signals are completely routed.

Total REAL time to PAR completion: 8 mins 35 secs 
Total CPU time to PAR completion: 8 mins 35 secs 

Peak Memory Usage:  724 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 70 errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1


Writing design to file blah.ncd





PAR done!




#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml blah.twx blah.ncd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/trce -e 3 -xml blah.twx
blah.ncd blah.pcf


Design file:              blah.ncd
Physical constraint file: blah.pcf
Device,speed:             xc5vsx50t,-1 (PRODUCTION 1.64 2008-12-19, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 70  Score: 73165

Constraints cover 2362314 paths, 0 nets, and 84527 connections

Design statistics:
   Minimum period:  33.904ns (Maximum frequency:  29.495MHz)
   Minimum input required time before clock:   3.084ns
   Minimum output required time after clock:   4.559ns


Analysis completed Sun Mar 29 23:36:58 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 1 mins 55 secs 



xflow done!
touch __xps/blah_routed
xilperl /home/brandyn/Xilinx10.1i/EDK/data/fpga_impl/observe_par.pl -error no implementation/blah.par

********************************************************************************
WARNING: 2 constraints not met.
********************************************************************************

Analyzing implementation/blah.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut blah

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - Bitgen K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>

Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1

Opened constraints file blah.pcf.


Sun Mar 29 23:37:24 2009



INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_0' updated to placement 'RAMB36_X2Y14' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_1' updated to placement 'RAMB36_X0Y14' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_2' updated to placement 'RAMB36_X0Y13' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_3' updated to placement 'RAMB36_X0Y12' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_4' updated to placement 'RAMB36_X0Y11' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_5' updated to placement 'RAMB36_X0Y10' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_6' updated to placement 'RAMB36_X1Y11' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_7' updated to placement 'RAMB36_X1Y10' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_8' updated to placement 'RAMB36_X2Y13' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_9' updated to placement 'RA
Running DRC.

INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p4_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.

INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p4_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_3_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h1_t_
   yb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h1_t_
   yb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p1_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p1_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_2_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p0_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p0_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p4_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p4_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p2_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p2_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h3_t_
   xb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h3_t_
   xb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_6_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_1_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p3_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p3_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Mmult_smooth_prod_1_mult0000>:<DSP48E_DSP48E
   >.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be tied
   GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p0_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p0_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p5_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p5_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_5_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p2_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p2_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_0_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h4_t_
   yb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h4_t_
   yb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h0_t_
   xb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h0_t_
   xb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Maddsub_smooth_prod_0_mult0000>:<DSP48E_DSP4
   8E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be
   tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p3_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p3_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p1_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p1_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_4_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Maddsub_smooth_prod_2_mult0000>:<DSP48E_DSP4
   8E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be
   tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p5_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p5_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "blah.bit".

Bitstream generation is complete.

MB36_X2Y12' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_10' updated to placement 'RAMB36_X2Y11' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_11' updated to placement 'RAMB36_X2Y10' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_12' updated to placement 'RAMB36_X1Y14' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_13' updated to placement 'RAMB36_X1Y13' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_14' updated to placement 'RAMB36_X1Y12' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_15' updated to placement 'RAMB36_X1Y15' from design.


*********************************************

Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb


Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).

 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xccace successfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      1 sec.

Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.93 C, Min. Reading:   46.44 C, Max.
Reading:   47.91 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.467 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Sun Mar 29 23:45:40 2009
 make -f blah.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.


----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p succes
sfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

done.
Elapsed time =      0 sec.

Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.

Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.93 C, Min. Reading:   45.95 C, Max.
Reading:   46.93 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0

Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.
'5': Programmed successfully.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Mon Mar 30 00:52:57 2009
 make -f blah.make download started...

****************************************************

Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vsx50tff1136-1 -lang vhdl   blah.mhs

WARNING: vhdl is not supported as a language.  Using usenglish.


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc5vsx50tff1136-1 -lang vhdl blah.mhs 


Parse blah.mhs ...


Read MPD definitions ...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb


Check platform address map ...

Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 29 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 30 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 31 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB
   value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1

INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:MDT - IPNAME:lmb_bram INSTANCE:bram_block -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:ilmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1

INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:dlmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 55 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   00_a/data/xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a
   /data/xps_gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...

IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 - 2
master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 - 1
master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 - 1
master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven
   to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven
   to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/brandyn/Documents/blah.mhs line 88 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 196 - floating connection!

Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...


Modify defaults ...

Creating stub ...


Processing licensed instances ...

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying (BBD-specified) netlist
files.

Managing cache ...

IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying cache implementation netlist

IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/brandyn/Documents/blah.mhs line 78 - Copying cache implementation netlist

IPNAME:microblaze INSTANCE:microblaze_0 - /home/brandyn/Documents/blah.mhs line
91 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 -
Copying cache implementation netlist

IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - /home/brandyn/Documents/blah.mhs
line 118 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - /home/brandyn/Documents/blah.mhs
line 134 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module - /home/brandyn/Documents/blah.mhs line 150 -
Copying cache implementation netlist

IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/brandyn/Documents/blah.mhs line 163 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - /home/brandyn/Documents/blah.mhs
line 178 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - /home/brandyn/Documents/blah.mhs line 193 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- elaborating IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 1.00 seconds


Constructing platform-level connectivity ...

Completion time: 0.00 seconds


Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...

INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:registration_core_0 - /home/brandyn/Documents/blah.mhs line 47 -
Running XST synthesis

WARNING: vhdl is not supported as a language.  Using usenglish.

ERROR:HDLParsers:164 - "/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registration_core_v1_00_a/hdl/vhdl/demo_low_level.vhd" Line 571. parse error, unexpected WHEN, expecting SEMICOLON

ERROR:MDT - Aborting XST flow execution!

INFO:MDT - Refer to
   /home/brandyn/Documents/synthesis/registration_core_0_wrapper_xst.srp for
   details

Running NGCBUILD ...

Rebuilding cache ...

ERROR:MDT - platgen failed with errors!

make: *** [implementation/blah.bmm] Error 2



Done!

At Local date and time: Mon Mar 30 01:00:16 2009
 make -f blah.make download started...

****************************************************

Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vsx50tff1136-1 -lang vhdl   blah.mhs

WARNING: vhdl is not supported as a language.  Using usenglish.


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc5vsx50tff1136-1 -lang vhdl blah.mhs 


Parse blah.mhs ...

Read MPD definitions ...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb


Check platform address map ...

Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 29 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 30 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 31 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB
   value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1

INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:MDT - IPNAME:lmb_bram INSTANCE:bram_block -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:ilmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1

INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:dlmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 55 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   00_a/data/xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a
   /data/xps_gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...

IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 - 2
master(s) : 4 slave(s)

IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 - 1
master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven
   to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven
   to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/brandyn/Documents/blah.mhs line 88 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 196 - floating connection!

Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...


Modify defaults ...

Creating stub ...


Processing licensed instances ...

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying (BBD-specified) netlist
files.

Managing cache ...

IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/brandyn/Documents/blah.mhs line 78 - Copying cache implementation netlist

IPNAME:microblaze INSTANCE:microblaze_0 - /home/brandyn/Documents/blah.mhs line
91 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 -
Copying cache implementation netlist

IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - /home/brandyn/Documents/blah.mhs
line 118 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - /home/brandyn/Documents/blah.mhs
line 134 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module - /home/brandyn/Documents/blah.mhs line 150 -
Copying cache implementation netlist

IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/brandyn/Documents/blah.mhs line 163 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - /home/brandyn/Documents/blah.mhs
line 178 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - /home/brandyn/Documents/blah.mhs line 193 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- elaborating IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 1.00 seconds


Constructing platform-level connectivity ...

Completion time: 0.00 seconds


Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...

INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:registration_core_0 - /home/brandyn/Documents/blah.mhs line 47 -
Running XST synthesis

WARNING: vhdl is not supported as a language.  Using usenglish.


Running NGCBUILD ...

IPNAME:registration_core_0_wrapper INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Running NGCBUILD

WARNING: vhdl is not supported as a language.  Using usenglish.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>



Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vsx50tff1136-1 -intstyle silent -sd .. registration_core_0_wrapper.ngc
../registration_core_0_wrapper.ngc


Reading NGO file
"/home/brandyn/Documents/implementation/registration_core_0_wrapper/registration
_core_0_wrapper.ngc" ...

Loading design module
"/home/brandyn/Documents/implementation/registration_core_0_wrapper/div1.ngc"...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../registration_core_0_wrapper.ngc" ...



Writing NGCBUILD log file "../registration_core_0_wrapper.blc"...

NGCBUILD done.


Rebuilding cache ...


Total run time: 1166.00 seconds

Running synthesis...

bash -c "cd synthesis; ./synthesis.sh"

xst -ifn blah_xst.scr -intstyle silent
Running XST synthesis ...

WARNING: vhdl is not supported as a language.  Using usenglish.

XST completed

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - ngcbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
</home/brandyn/Xilinx10.1i/ISE/data/ngcflow.csf>



Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngcbuild
./blah.ngc ../implementation/blah.ngc


Reading NGO file "/home/brandyn/Documents/synthesis/blah.ngc" ...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/blah.ngc" ...



Writing NGCBUILD log file "../implementation/blah.blc"...

NGCBUILD done.

*********************************************

Running Xilinx Implementation tools..
*********************************************
xilperl /home/brandyn/Xilinx10.1i/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc5vsx50tff1136-1 -implement xflow.opt blah.ngc

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - Xflow K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vsx50tff1136-1 -implement xflow.opt blah.ngc  
PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Using Flow File: /home/brandyn/Documents/implementation/fpga.flw 
Using Option File(s): 
 /home/brandyn/Documents/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vsx50tff1136-1 -nt timestamp -bm blah.bmm
"/home/brandyn/Documents/implementation/blah.ngc" -uc blah.ucf blah.ngd 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - ngdbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngdbuild -p
xc5vsx50tff1136-1 -nt timestamp -bm blah.bmm
/home/brandyn/Documents/implementation/blah.ngc -uc blah.ucf blah.ngd

Reading NGO file "/home/brandyn/Documents/implementation/blah.ngc" ...

Loading design module
"/home/brandyn/Documents/implementation/registration_core_0_wrapper.ngc"...

Loading design module
"/home/brandyn/Documents/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/mb_plb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/lmb_bram_wrapper.ngc"...

Loading design module
"/home/brandyn/Documents/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/ilmb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/dlmb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/debug_module_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/leds_8bit_wrapper.ngc"...
Gathering constraint information from source properties...

Done.


Applying constraints in "blah.ucf" to the design...

Resolving constraint associations...

Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMEGRP "USER_IO" TIG;>
   [blah.ucf(117)]: Unable to find an active 'TimeGrp' constraint named
   'USER_IO'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_', used in period
   specification 'TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_', was
   traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_internal. The
   following new TNM groups and period specifications were generated at the
   DCM_ADV output(s): 
   CLK0: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_
   int = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t" TS_clock_generator...>

INFO:ConstraintSystem:178 - TNM
   'registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t', used in period specification
   'TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk
   _int', was traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_dvi. The following
   new TNM groups and period specifications were generated at the DCM_ADV
   output(s): 
   CLKDV: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_dvi_
   pixel_clk1 = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_dvi_pi
   xel_clk1" TS_r...>

INFO:ConstraintSystem:178 - TNM
   'registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t', used in period specification
   'TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk
   _int', was traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/DCM_
   BASE_i2c. The following new TNM groups and period specifications were
   generated at the DCM_ADV output(s): 
   CLKDV: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_i2c_
   video_programmer_i_i2c_clk1 = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_i2c...
   >

Done...
Checking Partitions ...

Processing BMM file ...


Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_vgain/v5.fi
   fo_18_36_inst.fifo_18_36_inst" of type "FIFO18_36".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_address/v5.
   fifo_18_36_inst.fifo_18_36_inst" of type "FIFO18_36".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_value/v5.fi
   fo_18_inst.fifo_18_inst" of type "FIFO18".  This attribute will be ignored.

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_quotien
   t_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_s
   ynth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_quotien
   t_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_s
   ynth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_estimat
   or/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of
   type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:440 - FF primitive
   'registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/regist
   ration_controller_i/registration_stage_i/gauss_elim_i/div/div/BU2/U0/i_synth_
   opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_fixed.i_fix_to_flt/
   i_fpo/FLT_PT_OP/SPEED_OP.FIX_TO_FLT_OP.FP_OP/ROUND/SINGLE_RND.RND/ff_co/YES_R
   EG.r.n.eOn.f' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_prescal
   er/i_virtex.i_many.i_cascmult[1].i_cascmult/i_synth_option.i_synth_model/opt_
   vx5.i_uniwrap/i_primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_prescal
   er/i_virtex.i_many.i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwr
   ap/i_primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i
   _primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.

WARNING:NgdBuild:478 - clock net
   registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute
   _affine_rst with clock driver
   registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute
   _affine_rst_BUFG drives no clock pins

WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  23


Writing NGD file "blah.ngd" ...

Writing NGDBUILD log file "blah.bld"...

NGDBUILD done.




#----------------------------------------------#
# Starting program map
# map -o blah_map.ncd -w -pr b -ol high -timing -logic_opt on -xe n -t 1
-register_duplication -cm speed -ignore_keep_hierarchy -k 6 -lc off -power off
blah.ngd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - Map K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/data/Xdh_PrimTypeLib.xda> with local file
</home/brandyn/Xilinx10.1i/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vsx50tff1136-1".
WARNING:Map:236 - The MAP option, "-k" (MAP to Input Functions), will be 
   disabled for this architecture in the next software release.


Mapping design into LUTs...

Writing file blah_map.ngm...

Running directed packing...

Running delay-based LUT packing...

INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven packing...


Phase 1.1

Phase 1.1 (Checksum:3c6e1886) REAL time: 2 mins 18 secs 

Phase 2.7
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18


Phase 2.7 (Checksum:3c6e1886) REAL time: 2 mins 18 secs 

Phase 3.31
Phase 3.31 (Checksum:3c6ef66e) REAL time: 2 mins 18 secs 

Phase 4.33

Phase 4.33 (Checksum:3c6ef66e) REAL time: 3 mins 16 secs 

Phase 5.32

Phase 5.32 (Checksum:3c6ef66e) REAL time: 3 mins 24 secs 

Phase 6.2



.....

Phase 6.2 (Checksum:3c7cd414) REAL time: 3 mins 33 secs 


...
....
....
....
....
....
....
....
.
...
........
........
........
........
......

Phase 7.30



######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 12
# Number of Global Clock Networks: 11
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "SRAM_CLK_FB" LOC = "IOB_X1Y71" ;
INST "sys_clk_pin" LOC = "IOB_X1Y69" ;
INST "VGA_PIXEL_CLK" LOC = "IOB_X1Y61" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_inst" LOC = "BUFGCTRL_X0Y0" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_sram" LOC = "BUFGCTRL_X0Y1" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk_BUFG" LOC = "BUFGCTRL_X0Y2" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_BUFG_for_CLKFBOUT.CLKFB_BUFG_INST" LOC = "BUFGCTRL_X0Y3" ;
INST "debug_module/debug_module/BUFG_DRCK" LOC = "BUFGCTRL_X0Y4" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk_BUFG" LOC = "BUFGCTRL_X0Y5" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_BUFG" LOC = "BUFGCTRL_X0Y6" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/BUFG_i2c" LOC = "BUFGCTRL_X0Y7" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_dvi" LOC = "BUFGCTRL_X0Y8" ;
INST "VGA_PIXEL_CLK_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y9" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y10" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_sram" LOC = "DCM_ADV_X0Y0" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/DCM_BASE_i2c" LOC = "DCM_ADV_X0Y1" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_dvi" LOC = "DCM_ADV_X0Y2" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_internal" LOC = "DCM_ADV_X0Y3" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf driven by BUFGCTRL_X0Y0
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# SRAM_CLK_OBUF driven by BUFGCTRL_X0Y1
NET "SRAM_CLK_OBUF" TNM_NET = "TN_SRAM_CLK_OBUF" ;
TIMEGRP "TN_SRAM_CLK_OBUF" AREA_GROUP = "CLKAG_SRAM_CLK_OBUF" ;
AREA_GROUP "CLKAG_SRAM_CLK_OBUF" RANGE =   CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk driven by BUFGCTRL_X0Y2
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6> driven by BUFGCTRL_X0Y3
NET "clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" TNM_NET = "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
TIMEGRP "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" AREA_GROUP = "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
AREA_GROUP "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# microblaze_0_dbg_Dbg_Clk driven by BUFGCTRL_X0Y4
NET "microblaze_0_dbg_Dbg_Clk" TNM_NET = "TN_microblaze_0_dbg_Dbg_Clk" ;
TIMEGRP "TN_microblaze_0_dbg_Dbg_Clk" AREA_GROUP = "CLKAG_microblaze_0_dbg_Dbg_Clk" ;
AREA_GROUP "CLKAG_microblaze_0_dbg_Dbg_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk driven by BUFGCTRL_X0Y5
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst driven by BUFGCTRL_X0Y6
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb driven by BUFGCTRL_X0Y7
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb driven by BUFGCTRL_X0Y8
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0 ;

# VGA_PIXEL_CLK_BUFGP driven by BUFGCTRL_X0Y9
NET "VGA_PIXEL_CLK_BUFGP" TNM_NET = "TN_VGA_PIXEL_CLK_BUFGP" ;
TIMEGRP "TN_VGA_PIXEL_CLK_BUFGP" AREA_GROUP = "CLKAG_VGA_PIXEL_CLK_BUFGP" ;
AREA_GROUP "CLKAG_VGA_PIXEL_CLK_BUFGP" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# dlmb_port_BRAM_Clk driven by BUFGCTRL_X0Y10
NET "dlmb_port_BRAM_Clk" TNM_NET = "TN_dlmb_port_BRAM_Clk" ;
TIMEGRP "TN_dlmb_port_BRAM_Clk" AREA_GROUP = "CLKAG_dlmb_port_BRAM_Clk" ;
AREA_GROUP "CLKAG_dlmb_port_BRAM_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 12
Number of Global Clock Networks: 11

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      4 |      0 |      0 |      0 |      0 |     16 |      0 |      0 |      0 |      0 |    136 |   1509 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1326 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     21 |microblaze_0_dbg_Dbg_Clk
      0 |      1 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |     12 |      3 |dlmb_port_BRAM_Clk
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      7 |      1 |      0 |      0 |      4 |     16 |      0 |      0 |      0 |      0 |    152 |   2859 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     68 |    878 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    756 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     52 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |     47 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     37 |VGA_PIXEL_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |      0 |     25 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |      6 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |    104 |   1801 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      8 |      8 |     30 |      0 |      0 |      0 |      0 |    444 |   1587 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1236 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      4 |     13 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      9 |      9 |     30 |      0 |      0 |      0 |      0 |    448 |   2841 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |     41 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     23 |VGA_PIXEL_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |     80 |   1204 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    535 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     21 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      0 |      6 |      0 |      0 |      0 |      0 |     96 |   1825 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      8 |      8 |     18 |      0 |      0 |      0 |      0 |    186 |   1611 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1134 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      1 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      8 |      8 |     18 |      0 |      0 |      0 |      0 |    188 |   2754 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |    105 |dlmb_port_BRAM_Clk
      1 |      0 |      0 |      0 |      0 |      0 |      5 |      0 |      0 |      0 |      0 |    120 |    943 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     29 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    204 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     41 |VGA_PIXEL_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     13 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      5 |      0 |      0 |      0 |      0 |    144 |   1335 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     18 |     31 |      0 |      0 |      0 |      0 |    146 |   1527 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    632 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |      0 |     18 |     31 |      0 |      0 |      0 |      0 |    148 |   2160 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      1 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |     12 |    245 |dlmb_port_BRAM_Clk
      1 |      0 |      0 |      0 |      0 |      0 |      7 |      0 |      0 |      0 |      0 |    102 |    922 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    222 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |     13 |microblaze_0_dbg_Dbg_Clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |    126 |   1402 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     25 |      0 |      0 |      0 |      0 |    172 |   1583 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    697 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      3 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |     18 |      8 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      4 |     25 |      0 |      0 |      0 |      0 |    190 |   2288 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      1 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |     58 |    496 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |    641 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |    102 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |    102 |   1395 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |    182 |   1429 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      9 |      0 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |    191 |   1493 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     20 |     25 |      0 |      0 |      0 |      0 |      0 |     70 |    567 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    139 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     99 |    481 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |      0 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     21 |     25 |      0 |      0 |      0 |      0 |      0 |    175 |   1187 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 7.30 (Checksum:3c7cd414) REAL time: 4 mins 34 secs 

Phase 8.3

Phase 8.3 (Checksum:3c7cd414) REAL time: 4 mins 35 secs 

Phase 9.5
Phase 9.5 (Checksum:3c7cd414) REAL time: 4 mins 36 secs 

Phase 10.8

..
....
...
....
...
...
....
...
..

.
........
........
.........
.........
..........
........

....

...
..
.......
.......
..
.........
..........

.....
..
........

.......
...
.....

.
......
......
..

Phase 10.8 (Checksum:c9ef2eaa) REAL time: 6 mins 35 secs 

Phase 11.29
Phase 11.29 (Checksum:c9ef2eaa) REAL time: 6 mins 35 secs 

Phase 12.5

Phase 12.5 (Checksum:c9ef2eaa) REAL time: 6 mins 38 secs 

Phase 13.18

Phase 13.18 (Checksum:cb54e7f4) REAL time: 12 mins 31 secs 

Phase 14.5

Phase 14.5 (Checksum:cb54e7f4) REAL time: 12 mins 34 secs 

Phase 15.34

Phase 15.34 (Checksum:cb54e7f4) REAL time: 12 mins 35 secs 

REAL time consumed by placer: 12 mins 37 secs 
CPU  time consumed by placer: 12 mins 37 secs 
Invoking physical synthesis ...

...
.
Physical synthesis completed.


Design Summary:
Number of errors:      0
Number of warnings:   82
Slice Logic Utilization:
  Number of Slice Registers:                16,273 out of  32,640   49%
    Number used as Flip Flops:              16,271
    Number used as Latches:                      1
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                     14,330 out of  32,640   43%
    Number used as logic:                   13,025 out of  32,640   39%
      Number using O6 output only:          11,858
      Number using O5 output only:             171
      Number using O5 and O6:                  996
    Number used as Memory:                   1,020 out of  12,480    8%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           956
        Number using O6 output only:           955
        Number using O5 output only:             1
    Number used as exclusive route-thru:       285
  Number of route-thrus:                       616 out of  65,280    1%
    Number using O6 output only:               436
    Number using O5 output only:               164
    Number using O5 and O6:                     16

Slice Logic Distribution:
  Number of occupied Slices:                 6,107 out of   8,160   74%
  Number of LUT Flip Flop pairs used:       18,839
    Number with an unused Flip Flop:         2,566 out of  18,839   13%
    Number with an unused LUT:               4,509 out of  18,839   23%
    Number of fully used LUT-FF pairs:      11,764 out of  18,839   62%
    Number of unique control sets:             326
    Number of slice register sites lost
      to control set restrictions:             656 out of  32,640    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       106 out of     480   22%
    IOB Flip Flops:                            122

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      19 out of     132   14%
    Number using BlockRAM only:                 16
    Number using FIFO only:                      2
    Number using BlockRAM and FIFO:              1
    Total primitives used:
      Number of 36k BlockRAM used:              16
      Number of 18k BlockRAM used:               1
      Number of 18k FIFO used:                   3
    Total Memory used (KB):                    648 out of   4,752   13%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
  Number of BSCANs:                              1 out of       4   25%
  Number of DCM_ADVs:                            4 out of      12   33%
  Number of DSP48Es:                           155 out of     288   53%
  Number of PLL_ADVs:                            1 out of       6   16%

  Number of RPM macros:            2
Peak Memory Usage:  887 MB
Total REAL time to MAP completion:  15 mins 15 secs 
Total CPU time to MAP completion:   15 mins 15 secs 

Mapping completed.
See MAP report file "blah_map.mrp" for details.





#----------------------------------------------#
# Starting program par

# par -w -ol high -xe n -t 1 blah_map.ncd blah.ncd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - par K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </home/brandyn/Xilinx10.1i/EDK/data/parBmgr.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/data/parBmgr.acd>



Constraints file: blah.pcf.

Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)



Device speed data version:  "PRODUCTION 1.64 2008-12-19".




Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                          11 out of 32     34%
   Number of DCM_ADVs                        4 out of 12     33%
   Number of DSP48Es                       155 out of 288    53%
   Number of ILOGICs                        40 out of 560     7%
   Number of External IOBs                 106 out of 480    22%
      Number of LOCed IOBs                 106 out of 106   100%

   Number of OLOGICs                        84 out of 560    15%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    16 out of 132    12%
   Number of RAMBFIFO18s                     1 out of 132     1%
   Number of RAMBFIFO18_36s                  2 out of 132     1%
   Number of Slice Registers             16273 out of 32640  49%
      Number used as Flip Flops          16271
      Number used as Latches                 1
      Number used as LatchThrus              1

   Number of Slice LUTS                  14330 out of 32640  43%
   Number of Slice LUT-Flip Flop pairs   18839 out of 32640  57%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 mins 37 secs 

Finished initial Timing Analysis.  REAL time: 1 mins 39 secs 

Starting Router


Phase 1: 103131 unrouted;       REAL time: 1 mins 45 secs 


Phase 2: 71851 unrouted;       REAL time: 2 mins 


Phase 3: 29029 unrouted;       REAL time: 2 mins 47 secs 


Phase 4: 29029 unrouted; (1321389)      REAL time: 2 mins 55 secs 


Phase 5: 29115 unrouted; (74997)      REAL time: 3 mins 16 secs 


Phase 6: 29115 unrouted; (74011)      REAL time: 3 mins 27 secs 


Phase 7: 0 unrouted; (74011)      REAL time: 4 mins 52 secs 


Updating file: blah.ncd with current fully routed design.


Phase 8: 0 unrouted; (74011)      REAL time: 5 mins 23 secs 


Phase 9: 0 unrouted; (71595)      REAL time: 6 mins 14 secs 


Phase 10: 0 unrouted; (71595)      REAL time: 7 mins 43 secs 


Updating file: blah.ncd with current fully routed design.


Phase 11: 0 unrouted; (71309)      REAL time: 8 mins 24 secs 


Phase 12: 0 unrouted; (71309)      REAL time: 8 mins 42 secs 


Phase 13: 0 unrouted; (71309)      REAL time: 8 mins 43 secs 


Phase 14: 0 unrouted; (71309)      REAL time: 9 mins 29 secs 


Total REAL time to Router completion: 9 mins 38 secs 
Total CPU time to Router completion: 9 mins 38 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/clk_intbuf |              |      |      |            |             |
|                     | BUFGCTRL_X0Y0| No   | 5110 |  0.515     |  2.029      |
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |BUFGCTRL_X0Y10| No   |  758 |  0.391     |  2.027      |
+---------------------+--------------+------+------+------------+-------------+
| VGA_PIXEL_CLK_BUFGP | BUFGCTRL_X0Y9| No   |   42 |  0.259     |  1.789      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|                _Clk | BUFGCTRL_X0Y4| No   |   75 |  0.360     |  1.917      |
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/dvi_pixel_ |              |      |      |            |             |
|                 clk | BUFGCTRL_X0Y5| No   |   45 |  0.319     |  1.851      |
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/i2c_video_ |              |      |      |            |             |
|programmer_i/i2c_clk |              |      |      |            |             |
|                     | BUFGCTRL_X0Y2| No   |   25 |  0.123     |  1.961      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|             _Update |         Local|      |   17 |  3.217     |  4.994      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 71309

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Try the Design Goal and Strategies for Timing Performance (In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.


INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TIMEGRP "SRAM_PORTS" OFFSET = OUT 3.29 ns | MAXDELAY|    -1.227ns|     4.517ns|      34|       31589
   AFTER COMP "sys_clk_pin"                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* TIMEGRP "SRAM_DATA" OFFSET = IN 1.9 ns BE | SETUP   |    -1.146ns|     3.046ns|      36|       39720
  FORE COMP "sys_clk_pin"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |     0.035ns|     9.965ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_clk_int   | HOLD    |     0.246ns|            |       0|           0
         = PERIOD TIMEGRP         "registra |         |            |            |        |            
  tion_core_0_registration_core_0_USER_LOGI |         |            |            |        |            
  C_I_demo_low_level_i_clk_int"         TS_ |         |            |            |        |            
  clock_generator_0_clock_generator_0_PLL0_ |         |            |            |        |            
  CLK_OUT_0_ HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.179ns|     9.821ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD    |     0.315ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin         HIGH 50 |         |            |            |        |            
  %                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "VGA_IN_PORTS" OFFSET = IN 4 ns B | SETUP   |     0.916ns|     3.084ns|       0|           0
  EFORE COMP "VGA_PIXEL_CLK"                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "SRAM_OE" OFFSET = OUT 3.25 ns AF | MAXDELAY|     1.453ns|     1.797ns|       0|           0
  TER COMP "sys_clk_pin"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |     2.205ns|    31.180ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_dvi_pixel | HOLD    |     0.354ns|            |       0|           0
  _clk1         = PERIOD TIMEGRP         "r |         |            |            |        |            
  egistration_core_0_registration_core_0_US |         |            |            |        |            
  ER_LOGIC_I_demo_low_level_i_dvi_pixel_clk |         |            |            |        |            
  1"         TS_registration_core_0_registr |         |            |            |        |            
  ation_core_0_USER_LOGIC_I_demo_low_level_ |         |            |            |        |            
  i_clk_int         * 4 HIGH 50%            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "VGA_PIXEL_CLK_BUFGP/IBUFG" PERIOD =  | SETUP   |     6.848ns|     5.752ns|       0|           0
  12.6 ns HIGH 50%                          | HOLD    |     0.337ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |    75.098ns|     4.902ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_i2c_video | HOLD    |     0.493ns|            |       0|           0
  _programmer_i_i2c_clk1         = PERIOD T |         |            |            |        |            
  IMEGRP         "registration_core_0_regis |         |            |            |        |            
  tration_core_0_USER_LOGIC_I_demo_low_leve |         |            |            |        |            
  l_i_i2c_video_programmer_i_i2c_clk1"      |         |            |            |        |            
      TS_registration_core_0_registration_c |         |            |            |        |            
  ore_0_USER_LOGIC_I_demo_low_level_i_clk_i |         |            |            |        |            
  nt         * 8 HIGH 50%                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A     |         N/A|         N/A|     N/A|         N/A
  pin" 10 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|          N/A|      9.965ns|            0|            0|            0|      2357208|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.821ns|      9.965ns|            0|            0|       431279|      1925929|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
|  TS_registration_core_0_regist|     10.000ns|      9.965ns|      7.795ns|            0|            0|      1922183|         3746|
|  ration_core_0_USER_LOGIC_I_de|             |             |             |             |             |             |             |
|  mo_low_level_i_clk_int       |             |             |             |             |             |             |             |
|   TS_registration_core_0_regis|     40.000ns|     31.180ns|          N/A|            0|            0|         2636|            0|
|   tration_core_0_USER_LOGIC_I_|             |             |             |             |             |             |             |
|   demo_low_level_i_dvi_pixel_c|             |             |             |             |             |             |             |
|   lk1                         |             |             |             |             |             |             |             |
|   TS_registration_core_0_regis|     80.000ns|      4.902ns|          N/A|            0|            0|         1110|            0|
|   tration_core_0_USER_LOGIC_I_|             |             |             |             |             |             |             |
|   demo_low_level_i_i2c_video_p|             |             |             |             |             |             |             |
|   rogrammer_i_i2c_clk1        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.


All signals are completely routed.

Total REAL time to PAR completion: 9 mins 58 secs 
Total CPU time to PAR completion: 9 mins 58 secs 

Peak Memory Usage:  728 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 70 errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1


Writing design to file blah.ncd





PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml blah.twx blah.ncd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/trce -e 3 -xml blah.twx
blah.ncd blah.pcf


Design file:              blah.ncd
Physical constraint file: blah.pcf
Device,speed:             xc5vsx50t,-1 (PRODUCTION 1.64 2008-12-19, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 70  Score: 71309

Constraints cover 2362314 paths, 0 nets, and 84703 connections

Design statistics:
   Minimum period:  31.180ns (Maximum frequency:  32.072MHz)
   Minimum input required time before clock:   3.084ns
   Minimum output required time after clock:   4.517ns


Analysis completed Mon Mar 30 02:02:57 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 1 mins 54 secs 



xflow done!
touch __xps/blah_routed
xilperl /home/brandyn/Xilinx10.1i/EDK/data/fpga_impl/observe_par.pl -error no implementation/blah.par

********************************************************************************
WARNING: 2 constraints not met.
********************************************************************************

Analyzing implementation/blah.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut blah

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - Bitgen K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>

Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1

Opened constraints file blah.pcf.


Mon Mar 30 02:03:26 2009



INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_0' updated to placement 'RAMB36_X0Y15' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_1' updated to placement 'RAMB36_X0Y14' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_2' updated to placement 'RAMB36_X0Y13' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_3' updated to placement 'RAMB36_X0Y12' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_4' updated to placement 'RAMB36_X0Y11' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_5' updated to placement 'RAMB36_X0Y10' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_6' updated to placement 'RAMB36_X1Y11' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_7' updated to placement 'RAMB36_X1Y10' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_8' updated to placement 'RAMB36_X2Y11' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_9' updated to placement 'RA
Running DRC.

INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p4_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.

INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p4_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_3_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h1_t_
   yb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h1_t_
   yb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p1_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p1_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_2_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p0_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p0_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p4_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p4_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p2_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p2_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h3_t_
   xb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h3_t_
   xb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_6_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_1_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p3_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p3_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Mmult_smooth_prod_1_mult0000>:<DSP48E_DSP48E
   >.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be tied
   GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p0_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p0_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p5_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p5_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_5_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p2_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p2_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_0_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h4_t_
   yb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h4_t_
   yb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h0_t_
   xb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h0_t_
   xb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Maddsub_smooth_prod_0_mult0000>:<DSP48E_DSP4
   8E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be
   tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p3_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p3_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p1_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p1_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_4_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Maddsub_smooth_prod_2_mult0000>:<DSP48E_DSP4
   8E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be
   tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p5_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p5_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "blah.bit".

Bitstream generation is complete.

MB36_X2Y10' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_10' updated to placement 'RAMB36_X1Y12' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_11' updated to placement 'RAMB36_X2Y12' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_12' updated to placement 'RAMB36_X1Y13' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_13' updated to placement 'RAMB36_X1Y14' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_14' updated to placement 'RAMB36_X2Y14' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_15' updated to placement 'RAMB36_X2Y13' from design.


*********************************************

Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb


Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).

 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.
Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.


----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.

'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.44 C, Min. Reading:   45.95 C, Max.
Reading:   47.42 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.

Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Mon Mar 30 02:45:31 2009
 make -f blah.make download started...

mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

mb-size registration_test/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   7270	    300	  20340	  27910	   6d06	registration_test/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...

WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.

Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.

Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.44 C, Min. Reading:   45.45 C, Max.
Reading:   46.93 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Mon Mar 30 19:33:44 2009
 make -f blah.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vsx50tff1136-1 -lang vhdl   blah.mhs


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.


WARNING: vhdl is not supported as a language.  Using usenglish.



Command Line: platgen -p xc5vsx50tff1136-1 -lang vhdl blah.mhs 


Parse blah.mhs ...

Read MPD definitions ...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb


Check platform address map ...

Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 29 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 30 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 31 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB
   value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1

INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:MDT - IPNAME:lmb_bram INSTANCE:bram_block -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:ilmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1

INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:dlmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 55 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   00_a/data/xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a
   /data/xps_gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...

IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 - 2
master(s) : 4 slave(s)

IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 - 1
master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven
   to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven
   to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/brandyn/Documents/blah.mhs line 88 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 196 - floating connection!

Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...


Modify defaults ...

Creating stub ...


Processing licensed instances ...

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying (BBD-specified) netlist
files.

Managing cache ...

IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying cache implementation netlist

IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/brandyn/Documents/blah.mhs line 78 - Copying cache implementation netlist

IPNAME:microblaze INSTANCE:microblaze_0 - /home/brandyn/Documents/blah.mhs line
91 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 -
Copying cache implementation netlist

IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - /home/brandyn/Documents/blah.mhs
line 118 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - /home/brandyn/Documents/blah.mhs
line 134 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module - /home/brandyn/Documents/blah.mhs line 150 -
Copying cache implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/brandyn/Documents/blah.mhs line 163 - Copying cache implementation netlist

IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - /home/brandyn/Documents/blah.mhs
line 178 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - /home/brandyn/Documents/blah.mhs line 193 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- elaborating IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 1.00 seconds


Constructing platform-level connectivity ...

Completion time: 0.00 seconds


Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...

INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:registration_core_0 - /home/brandyn/Documents/blah.mhs line 47 -
Running XST synthesis

WARNING: vhdl is not supported as a language.  Using usenglish.


Running NGCBUILD ...

IPNAME:registration_core_0_wrapper INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Running NGCBUILD

WARNING: vhdl is not supported as a language.  Using usenglish.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>



Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vsx50tff1136-1 -intstyle silent -sd .. registration_core_0_wrapper.ngc
../registration_core_0_wrapper.ngc


Reading NGO file
"/home/brandyn/Documents/implementation/registration_core_0_wrapper/registration
_core_0_wrapper.ngc" ...

Loading design module
"/home/brandyn/Documents/implementation/registration_core_0_wrapper/div1.ngc"...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../registration_core_0_wrapper.ngc" ...



Writing NGCBUILD log file "../registration_core_0_wrapper.blc"...

NGCBUILD done.


Rebuilding cache ...


Total run time: 1165.00 seconds

Running synthesis...

bash -c "cd synthesis; ./synthesis.sh"

xst -ifn blah_xst.scr -intstyle silent
Running XST synthesis ...

WARNING: vhdl is not supported as a language.  Using usenglish.

XST completed

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - ngcbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
</home/brandyn/Xilinx10.1i/ISE/data/ngcflow.csf>



Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngcbuild
./blah.ngc ../implementation/blah.ngc


Reading NGO file "/home/brandyn/Documents/synthesis/blah.ngc" ...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/blah.ngc" ...



Writing NGCBUILD log file "../implementation/blah.blc"...

NGCBUILD done.

*********************************************

Running Xilinx Implementation tools..
*********************************************
xilperl /home/brandyn/Xilinx10.1i/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc5vsx50tff1136-1 -implement xflow.opt blah.ngc

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - Xflow K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vsx50tff1136-1 -implement xflow.opt blah.ngc  
PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Using Flow File: /home/brandyn/Documents/implementation/fpga.flw 
Using Option File(s): 
 /home/brandyn/Documents/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vsx50tff1136-1 -nt timestamp -bm blah.bmm
"/home/brandyn/Documents/implementation/blah.ngc" -uc blah.ucf blah.ngd 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - ngdbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngdbuild -p
xc5vsx50tff1136-1 -nt timestamp -bm blah.bmm
/home/brandyn/Documents/implementation/blah.ngc -uc blah.ucf blah.ngd

Reading NGO file "/home/brandyn/Documents/implementation/blah.ngc" ...

Loading design module
"/home/brandyn/Documents/implementation/registration_core_0_wrapper.ngc"...

Loading design module
"/home/brandyn/Documents/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/mb_plb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/lmb_bram_wrapper.ngc"...

Loading design module
"/home/brandyn/Documents/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/ilmb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/dlmb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/debug_module_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/leds_8bit_wrapper.ngc"...
Gathering constraint information from source properties...

Done.


Applying constraints in "blah.ucf" to the design...

Resolving constraint associations...

Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMEGRP "USER_IO" TIG;>
   [blah.ucf(117)]: Unable to find an active 'TimeGrp' constraint named
   'USER_IO'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_', used in period
   specification 'TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_', was
   traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_internal. The
   following new TNM groups and period specifications were generated at the
   DCM_ADV output(s): 
   CLK0: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_
   int = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t" TS_clock_generator...>

INFO:ConstraintSystem:178 - TNM
   'registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t', used in period specification
   'TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk
   _int', was traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_dvi. The following
   new TNM groups and period specifications were generated at the DCM_ADV
   output(s): 
   CLKDV: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_dvi_
   pixel_clk1 = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_dvi_pi
   xel_clk1" TS_r...>

INFO:ConstraintSystem:178 - TNM
   'registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t', used in period specification
   'TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk
   _int', was traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/DCM_
   BASE_i2c. The following new TNM groups and period specifications were
   generated at the DCM_ADV output(s): 
   CLKDV: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_i2c_
   video_programmer_i_i2c_clk1 = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_i2c...
   >

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_vgain/v5.fi
   fo_18_36_inst.fifo_18_36_inst" of type "FIFO18_36".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_address/v5.
   fifo_18_36_inst.fifo_18_36_inst" of type "FIFO18_36".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_value/v5.fi
   fo_18_inst.fifo_18_inst" of type "FIFO18".  This attribute will be ignored.

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_quotien
   t_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_s
   ynth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_quotien
   t_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_s
   ynth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_estimat
   or/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of
   type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:440 - FF primitive
   'registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/regist
   ration_controller_i/registration_stage_i/gauss_elim_i/div/div/BU2/U0/i_synth_
   opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_fixed.i_fix_to_flt/
   i_fpo/FLT_PT_OP/SPEED_OP.FIX_TO_FLT_OP.FP_OP/ROUND/SINGLE_RND.RND/ff_co/YES_R
   EG.r.n.eOn.f' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_prescal
   er/i_virtex.i_many.i_cascmult[1].i_cascmult/i_synth_option.i_synth_model/opt_
   vx5.i_uniwrap/i_primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_prescal
   er/i_virtex.i_many.i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwr
   ap/i_primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i
   _primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.

WARNING:NgdBuild:478 - clock net
   registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute
   _affine_rst with clock driver
   registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute
   _affine_rst_BUFG drives no clock pins
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  23

Writing NGD file "blah.ngd" ...


Writing NGDBUILD log file "blah.bld"...

NGDBUILD done.




#----------------------------------------------#
# Starting program map
# map -o blah_map.ncd -w -pr b -ol high -timing -logic_opt on -xe n -t 1
-register_duplication -cm speed -ignore_keep_hierarchy -k 6 -lc off -power off
blah.ngd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - Map K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/data/Xdh_PrimTypeLib.xda> with local file
</home/brandyn/Xilinx10.1i/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vsx50tff1136-1".
WARNING:Map:236 - The MAP option, "-k" (MAP to Input Functions), will be 
   disabled for this architecture in the next software release.


Trying to terminate Process...

make: *** [__xps/blah_routed] Terminated



Done!

At Local date and time: Mon Mar 30 20:09:12 2009
 make -f blah.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vsx50tff1136-1 -lang vhdl   blah.mhs

WARNING: vhdl is not supported as a language.  Using usenglish.


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc5vsx50tff1136-1 -lang vhdl blah.mhs 


Parse blah.mhs ...

Read MPD definitions ...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb


Check platform address map ...

Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 29 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 30 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 31 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB
   value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:MDT - IPNAME:lmb_bram INSTANCE:bram_block -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:ilmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1

INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:dlmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 55 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   00_a/data/xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a
   /data/xps_gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...

IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 - 2
master(s) : 4 slave(s)

IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 - 1
master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven
   to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven
   to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/brandyn/Documents/blah.mhs line 88 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 196 - floating connection!

Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...


Modify defaults ...

Creating stub ...


Processing licensed instances ...

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying (BBD-specified) netlist
files.

Managing cache ...

IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying cache implementation netlist

IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/brandyn/Documents/blah.mhs line 78 - Copying cache implementation netlist

IPNAME:microblaze INSTANCE:microblaze_0 - /home/brandyn/Documents/blah.mhs line
91 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 -
Copying cache implementation netlist

IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - /home/brandyn/Documents/blah.mhs
line 118 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - /home/brandyn/Documents/blah.mhs
line 134 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module - /home/brandyn/Documents/blah.mhs line 150 -
Copying cache implementation netlist

IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/brandyn/Documents/blah.mhs line 163 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - /home/brandyn/Documents/blah.mhs
line 178 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - /home/brandyn/Documents/blah.mhs line 193 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- elaborating IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 1.00 seconds


Constructing platform-level connectivity ...

Completion time: 0.00 seconds


Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...

INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:registration_core_0 - /home/brandyn/Documents/blah.mhs line 47 -
Running XST synthesis

WARNING: vhdl is not supported as a language.  Using usenglish.


Running NGCBUILD ...

IPNAME:registration_core_0_wrapper INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Running NGCBUILD

WARNING: vhdl is not supported as a language.  Using usenglish.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>



Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vsx50tff1136-1 -intstyle silent -sd .. registration_core_0_wrapper.ngc
../registration_core_0_wrapper.ngc


Reading NGO file
"/home/brandyn/Documents/implementation/registration_core_0_wrapper/registration
_core_0_wrapper.ngc" ...

Loading design module
"/home/brandyn/Documents/implementation/registration_core_0_wrapper/div1.ngc"...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../registration_core_0_wrapper.ngc" ...



Writing NGCBUILD log file "../registration_core_0_wrapper.blc"...

NGCBUILD done.


Rebuilding cache ...


Total run time: 1156.00 seconds

Running synthesis...

bash -c "cd synthesis; ./synthesis.sh"

xst -ifn blah_xst.scr -intstyle silent

Running XST synthesis ...

WARNING: vhdl is not supported as a language.  Using usenglish.

XST completed

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - ngcbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
</home/brandyn/Xilinx10.1i/ISE/data/ngcflow.csf>



Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngcbuild
./blah.ngc ../implementation/blah.ngc


Reading NGO file "/home/brandyn/Documents/synthesis/blah.ngc" ...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/blah.ngc" ...



Writing NGCBUILD log file "../implementation/blah.blc"...

NGCBUILD done.

*********************************************

Running Xilinx Implementation tools..
*********************************************

xilperl /home/brandyn/Xilinx10.1i/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc5vsx50tff1136-1 -implement xflow.opt blah.ngc

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - Xflow K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vsx50tff1136-1 -implement xflow.opt blah.ngc  
PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Using Flow File: /home/brandyn/Documents/implementation/fpga.flw 
Using Option File(s): 
 /home/brandyn/Documents/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vsx50tff1136-1 -nt timestamp -bm blah.bmm
"/home/brandyn/Documents/implementation/blah.ngc" -uc blah.ucf blah.ngd 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - ngdbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngdbuild -p
xc5vsx50tff1136-1 -nt timestamp -bm blah.bmm
/home/brandyn/Documents/implementation/blah.ngc -uc blah.ucf blah.ngd

Reading NGO file "/home/brandyn/Documents/implementation/blah.ngc" ...

Loading design module
"/home/brandyn/Documents/implementation/registration_core_0_wrapper.ngc"...

Loading design module
"/home/brandyn/Documents/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/mb_plb_wrapper.ngc"...

Loading design module
"/home/brandyn/Documents/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/ilmb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/dlmb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/debug_module_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/leds_8bit_wrapper.ngc"...
Gathering constraint information from source properties...

Done.


Applying constraints in "blah.ucf" to the design...

Resolving constraint associations...

Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMEGRP "USER_IO" TIG;>
   [blah.ucf(117)]: Unable to find an active 'TimeGrp' constraint named
   'USER_IO'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_', used in period
   specification 'TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_', was
   traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_internal. The
   following new TNM groups and period specifications were generated at the
   DCM_ADV output(s): 
   CLK0: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_
   int = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t" TS_clock_generator...>

INFO:ConstraintSystem:178 - TNM
   'registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t', used in period specification
   'TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk
   _int', was traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_dvi. The following
   new TNM groups and period specifications were generated at the DCM_ADV
   output(s): 
   CLKDV: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_dvi_
   pixel_clk1 = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_dvi_pi
   xel_clk1" TS_r...>

INFO:ConstraintSystem:178 - TNM
   'registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t', used in period specification
   'TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk
   _int', was traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/DCM_
   BASE_i2c. The following new TNM groups and period specifications were
   generated at the DCM_ADV output(s): 
   CLKDV: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_i2c_
   video_programmer_i_i2c_clk1 = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_i2c...
   >

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_vgain/v5.fi
   fo_18_36_inst.fifo_18_36_inst" of type "FIFO18_36".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_address/v5.
   fifo_18_36_inst.fifo_18_36_inst" of type "FIFO18_36".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_value/v5.fi
   fo_18_inst.fifo_18_inst" of type "FIFO18".  This attribute will be ignored.

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_quotien
   t_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_s
   ynth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_quotien
   t_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_s
   ynth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_estimat
   or/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of
   type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:440 - FF primitive
   'registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/regist
   ration_controller_i/registration_stage_i/gauss_elim_i/div/div/BU2/U0/i_synth_
   opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_fixed.i_fix_to_flt/
   i_fpo/FLT_PT_OP/SPEED_OP.FIX_TO_FLT_OP.FP_OP/ROUND/SINGLE_RND.RND/ff_co/YES_R
   EG.r.n.eOn.f' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_prescal
   er/i_virtex.i_many.i_cascmult[1].i_cascmult/i_synth_option.i_synth_model/opt_
   vx5.i_uniwrap/i_primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_prescal
   er/i_virtex.i_many.i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwr
   ap/i_primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i
   _primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.

WARNING:NgdBuild:478 - clock net
   registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute
   _affine_rst with clock driver
   registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute
   _affine_rst_BUFG drives no clock pins
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  23

Writing NGD file "blah.ngd" ...


Writing NGDBUILD log file "blah.bld"...

NGDBUILD done.




#----------------------------------------------#
# Starting program map
# map -o blah_map.ncd -w -pr b -ol high -timing -logic_opt on -xe n -t 1
-register_duplication -cm speed -ignore_keep_hierarchy -k 6 -lc off -power off
blah.ngd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - Map K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/data/Xdh_PrimTypeLib.xda> with local file
</home/brandyn/Xilinx10.1i/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vsx50tff1136-1".
WARNING:Map:236 - The MAP option, "-k" (MAP to Input Functions), will be 
   disabled for this architecture in the next software release.


Mapping design into LUTs...

Writing file blah_map.ngm...

Running directed packing...

Running delay-based LUT packing...

INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven packing...

Phase 1.1

Phase 1.1 (Checksum:3cc61cb1) REAL time: 2 mins 18 secs 

Phase 2.7
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18


Phase 2.7 (Checksum:3cc61cb1) REAL time: 2 mins 18 secs 

Phase 3.31
Phase 3.31 (Checksum:3cc6fa99) REAL time: 2 mins 18 secs 

Phase 4.33

Phase 4.33 (Checksum:3cc6fa99) REAL time: 3 mins 15 secs 

Phase 5.32

Phase 5.32 (Checksum:3cc6fa99) REAL time: 3 mins 24 secs 

Phase 6.2



.....

Phase 6.2 (Checksum:3cd4d83f) REAL time: 3 mins 32 secs 


.
...
...
...
...
...
...
...
...
...
...
...

....
.......
........
.........
.........
.........
.......

Phase 7.30



######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 12
# Number of Global Clock Networks: 11
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "SRAM_CLK_FB" LOC = "IOB_X1Y71" ;
INST "sys_clk_pin" LOC = "IOB_X1Y69" ;
INST "VGA_PIXEL_CLK" LOC = "IOB_X1Y61" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_inst" LOC = "BUFGCTRL_X0Y0" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_sram" LOC = "BUFGCTRL_X0Y1" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk_BUFG" LOC = "BUFGCTRL_X0Y2" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_BUFG_for_CLKFBOUT.CLKFB_BUFG_INST" LOC = "BUFGCTRL_X0Y3" ;
INST "debug_module/debug_module/BUFG_DRCK" LOC = "BUFGCTRL_X0Y4" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk_BUFG" LOC = "BUFGCTRL_X0Y5" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_BUFG" LOC = "BUFGCTRL_X0Y6" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/BUFG_i2c" LOC = "BUFGCTRL_X0Y7" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_dvi" LOC = "BUFGCTRL_X0Y8" ;
INST "VGA_PIXEL_CLK_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y9" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y10" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_sram" LOC = "DCM_ADV_X0Y0" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/DCM_BASE_i2c" LOC = "DCM_ADV_X0Y1" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_dvi" LOC = "DCM_ADV_X0Y2" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_internal" LOC = "DCM_ADV_X0Y3" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf driven by BUFGCTRL_X0Y0
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# SRAM_CLK_OBUF driven by BUFGCTRL_X0Y1
NET "SRAM_CLK_OBUF" TNM_NET = "TN_SRAM_CLK_OBUF" ;
TIMEGRP "TN_SRAM_CLK_OBUF" AREA_GROUP = "CLKAG_SRAM_CLK_OBUF" ;
AREA_GROUP "CLKAG_SRAM_CLK_OBUF" RANGE =   CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk driven by BUFGCTRL_X0Y2
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6> driven by BUFGCTRL_X0Y3
NET "clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" TNM_NET = "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
TIMEGRP "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" AREA_GROUP = "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
AREA_GROUP "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# microblaze_0_dbg_Dbg_Clk driven by BUFGCTRL_X0Y4
NET "microblaze_0_dbg_Dbg_Clk" TNM_NET = "TN_microblaze_0_dbg_Dbg_Clk" ;
TIMEGRP "TN_microblaze_0_dbg_Dbg_Clk" AREA_GROUP = "CLKAG_microblaze_0_dbg_Dbg_Clk" ;
AREA_GROUP "CLKAG_microblaze_0_dbg_Dbg_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk driven by BUFGCTRL_X0Y5
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst driven by BUFGCTRL_X0Y6
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb driven by BUFGCTRL_X0Y7
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb driven by BUFGCTRL_X0Y8
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0 ;

# VGA_PIXEL_CLK_BUFGP driven by BUFGCTRL_X0Y9
NET "VGA_PIXEL_CLK_BUFGP" TNM_NET = "TN_VGA_PIXEL_CLK_BUFGP" ;
TIMEGRP "TN_VGA_PIXEL_CLK_BUFGP" AREA_GROUP = "CLKAG_VGA_PIXEL_CLK_BUFGP" ;
AREA_GROUP "CLKAG_VGA_PIXEL_CLK_BUFGP" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# dlmb_port_BRAM_Clk driven by BUFGCTRL_X0Y10
NET "dlmb_port_BRAM_Clk" TNM_NET = "TN_dlmb_port_BRAM_Clk" ;
TIMEGRP "TN_dlmb_port_BRAM_Clk" AREA_GROUP = "CLKAG_dlmb_port_BRAM_Clk" ;
AREA_GROUP "CLKAG_dlmb_port_BRAM_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################



######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 12
Number of Global Clock Networks: 11

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      4 |      0 |      0 |      0 |      0 |     22 |      0 |      0 |      0 |      0 |    180 |   1749 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1541 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      1 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dlmb_port_BRAM_Clk
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      7 |      1 |      0 |      0 |      4 |     22 |      0 |      0 |      0 |      0 |    180 |   3290 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |    154 |   1425 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1069 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     14 |      4 |      0 |      0 |      0 |      0 |    154 |   2494 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      8 |      8 |     30 |      0 |      0 |      0 |      0 |    294 |   1821 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1227 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      8 |      4 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      9 |      9 |     30 |      0 |      0 |      0 |      0 |    302 |   3052 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      8 |      0 |      0 |      0 |      0 |    124 |   1471 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    796 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |VGA_PIXEL_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      1 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      0 |      8 |      0 |      0 |      0 |      0 |    130 |   2268 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      8 |      8 |     16 |      0 |      0 |      0 |      0 |    134 |   1627 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    491 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |     12 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      8 |      8 |     16 |      0 |      0 |      0 |      0 |    150 |   2130 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    112 |   1187 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    401 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |VGA_PIXEL_CLK_BUFGP
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |     30 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |     31 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    152 |   1683 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |     18 |     28 |      0 |      0 |      0 |      0 |    278 |   1541 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    175 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |     36 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |microblaze_0_dbg_Dbg_Clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      0 |      0 |     18 |     28 |      0 |      0 |      0 |      0 |    288 |   1760 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      1 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      9 |      0 |      0 |      0 |      0 |    146 |   1222 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    192 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |     25 |microblaze_0_dbg_Dbg_Clk
      6 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |     10 |     77 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |VGA_PIXEL_CLK_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |      0 |      0 |     12 |      0 |      0 |      0 |      0 |    168 |   1562 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     33 |      0 |      0 |      0 |      0 |    128 |   1456 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1052 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |     27 |    115 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      4 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      4 |     33 |      0 |      0 |      0 |      0 |    157 |   2627 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      1 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     49 |    651 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |     75 |microblaze_0_dbg_Dbg_Clk
      2 |      0 |      0 |      0 |      0 |      0 |      5 |      0 |      0 |      0 |      0 |     30 |    389 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     46 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     67 |VGA_PIXEL_CLK_BUFGP
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     41 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      5 |      0 |      0 |      0 |      0 |    105 |   1269 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |    118 |   1130 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    928 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      9 |     48 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     54 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |    127 |   2160 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     81 |    612 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |     20 |     25 |      0 |      0 |      0 |      0 |      0 |     66 |    407 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    188 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     32 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     21 |     25 |      0 |      0 |      0 |      0 |      0 |    151 |   1239 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 7.30 (Checksum:4a01b007) REAL time: 4 mins 45 secs 

Phase 8.3
Phase 8.3 (Checksum:4a01b007) REAL time: 4 mins 46 secs 

Phase 9.5

Phase 9.5 (Checksum:4a01b007) REAL time: 4 mins 48 secs 

Phase 10.8

..
...
..
...
..
...
..
..
...
..
..

.
........
.........
..........
..

...
...

...
....
...
.....
.........
.
.....

.......
....
....

....
...
........

....
...
........

Phase 10.8 (Checksum:c8c9f3df) REAL time: 6 mins 45 secs 

Phase 11.29

Phase 11.29 (Checksum:c8c9f3df) REAL time: 6 mins 45 secs 

Phase 12.5

Phase 12.5 (Checksum:c8c9f3df) REAL time: 6 mins 47 secs 

Phase 13.18

Phase 13.18 (Checksum:ca064be8) REAL time: 12 mins 28 secs 

Phase 14.5

Phase 14.5 (Checksum:ca064be8) REAL time: 12 mins 30 secs 

Phase 15.34

Phase 15.34 (Checksum:ca064be8) REAL time: 12 mins 31 secs 

REAL time consumed by placer: 12 mins 33 secs 
CPU  time consumed by placer: 12 mins 33 secs 
Invoking physical synthesis ...

...
.
Physical synthesis completed.


Design Summary:
Number of errors:      0
Number of warnings:   82
Slice Logic Utilization:
  Number of Slice Registers:                16,273 out of  32,640   49%
    Number used as Flip Flops:              16,271
    Number used as Latches:                      1
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                     14,395 out of  32,640   44%
    Number used as logic:                   13,091 out of  32,640   40%
      Number using O6 output only:          11,924
      Number using O5 output only:             168
      Number using O5 and O6:                  999
    Number used as Memory:                   1,020 out of  12,480    8%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           956
        Number using O6 output only:           955
        Number using O5 output only:             1
    Number used as exclusive route-thru:       284
  Number of route-thrus:                       638 out of  65,280    1%
    Number using O6 output only:               434
    Number using O5 output only:               189
    Number using O5 and O6:                     15

Slice Logic Distribution:
  Number of occupied Slices:                 5,993 out of   8,160   73%
  Number of LUT Flip Flop pairs used:       18,847
    Number with an unused Flip Flop:         2,574 out of  18,847   13%
    Number with an unused LUT:               4,452 out of  18,847   23%
    Number of fully used LUT-FF pairs:      11,821 out of  18,847   62%
    Number of unique control sets:             327
    Number of slice register sites lost
      to control set restrictions:             656 out of  32,640    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       106 out of     480   22%
    IOB Flip Flops:                            122

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      19 out of     132   14%
    Number using BlockRAM only:                 16
    Number using FIFO only:                      2
    Number using BlockRAM and FIFO:              1
    Total primitives used:
      Number of 36k BlockRAM used:              16
      Number of 18k BlockRAM used:               1
      Number of 18k FIFO used:                   3
    Total Memory used (KB):                    648 out of   4,752   13%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
  Number of BSCANs:                              1 out of       4   25%
  Number of DCM_ADVs:                            4 out of      12   33%
  Number of DSP48Es:                           155 out of     288   53%
  Number of PLL_ADVs:                            1 out of       6   16%

  Number of RPM macros:            2
Peak Memory Usage:  897 MB
Total REAL time to MAP completion:  15 mins 13 secs 
Total CPU time to MAP completion:   15 mins 13 secs 

Mapping completed.
See MAP report file "blah_map.mrp" for details.




#----------------------------------------------#
# Starting program par
# par -w -ol high -xe n -t 1 blah_map.ncd blah.ncd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - par K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </home/brandyn/Xilinx10.1i/EDK/data/parBmgr.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/data/parBmgr.acd>



Constraints file: blah.pcf.

Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)



Device speed data version:  "PRODUCTION 1.64 2008-12-19".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                          11 out of 32     34%
   Number of DCM_ADVs                        4 out of 12     33%
   Number of DSP48Es                       155 out of 288    53%
   Number of ILOGICs                        40 out of 560     7%
   Number of External IOBs                 106 out of 480    22%
      Number of LOCed IOBs                 106 out of 106   100%

   Number of OLOGICs                        84 out of 560    15%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    16 out of 132    12%
   Number of RAMBFIFO18s                     1 out of 132     1%
   Number of RAMBFIFO18_36s                  2 out of 132     1%
   Number of Slice Registers             16273 out of 32640  49%
      Number used as Flip Flops          16271
      Number used as Latches                 1
      Number used as LatchThrus              1

   Number of Slice LUTS                  14395 out of 32640  44%
   Number of Slice LUT-Flip Flop pairs   18847 out of 32640  57%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 mins 41 secs 

Finished initial Timing Analysis.  REAL time: 1 mins 43 secs 

Starting Router


Phase 1: 103055 unrouted;       REAL time: 1 mins 49 secs 


Phase 2: 71947 unrouted;       REAL time: 2 mins 4 secs 


Phase 3: 28864 unrouted;       REAL time: 2 mins 53 secs 


Phase 4: 28864 unrouted; (1308284)      REAL time: 3 mins 1 secs 


Phase 5: 28707 unrouted; (115582)      REAL time: 3 mins 25 secs 


Phase 6: 28705 unrouted; (73158)      REAL time: 3 mins 36 secs 


Phase 7: 0 unrouted; (73158)      REAL time: 5 mins 2 secs 


Updating file: blah.ncd with current fully routed design.


Phase 8: 0 unrouted; (73158)      REAL time: 5 mins 21 secs 


Phase 9: 0 unrouted; (71034)      REAL time: 6 mins 11 secs 


Phase 10: 0 unrouted; (71034)      REAL time: 7 mins 40 secs 


Updating file: blah.ncd with current fully routed design.


Phase 11: 0 unrouted; (70663)      REAL time: 8 mins 21 secs 


Phase 12: 0 unrouted; (70663)      REAL time: 8 mins 39 secs 

Phase 13: 0 unrouted; (70663)      REAL time: 8 mins 39 secs 


Phase 14: 0 unrouted; (70663)      REAL time: 9 mins 25 secs 


Total REAL time to Router completion: 9 mins 34 secs 
Total CPU time to Router completion: 9 mins 34 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/clk_intbuf |              |      |      |            |             |
|                     | BUFGCTRL_X0Y0| No   | 4931 |  0.522     |  2.042      |
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |BUFGCTRL_X0Y10| No   |  807 |  0.529     |  2.040      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|                _Clk | BUFGCTRL_X0Y4| No   |   73 |  0.358     |  1.897      |
+---------------------+--------------+------+------+------------+-------------+
| VGA_PIXEL_CLK_BUFGP | BUFGCTRL_X0Y9| No   |   42 |  0.313     |  1.829      |
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/dvi_pixel_ |              |      |      |            |             |
|                 clk | BUFGCTRL_X0Y5| No   |   37 |  0.168     |  1.851      |
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/i2c_video_ |              |      |      |            |             |
|programmer_i/i2c_clk |              |      |      |            |             |
|                     | BUFGCTRL_X0Y2| No   |   25 |  0.069     |  1.970      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|             _Update |         Local|      |   16 |  2.552     |  5.004      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 70663

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Try the Design Goal and Strategies for Timing Performance (In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.


INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TIMEGRP "SRAM_PORTS" OFFSET = OUT 3.29 ns | MAXDELAY|    -1.208ns|     4.498ns|      34|       30943
   AFTER COMP "sys_clk_pin"                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* TIMEGRP "SRAM_DATA" OFFSET = IN 1.9 ns BE | SETUP   |    -1.146ns|     3.046ns|      36|       39720
  FORE COMP "sys_clk_pin"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |     0.000ns|    10.000ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_clk_int   | HOLD    |     0.216ns|            |       0|           0
         = PERIOD TIMEGRP         "registra |         |            |            |        |            
  tion_core_0_registration_core_0_USER_LOGI |         |            |            |        |            
  C_I_demo_low_level_i_clk_int"         TS_ |         |            |            |        |            
  clock_generator_0_clock_generator_0_PLL0_ |         |            |            |        |            
  CLK_OUT_0_ HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "VGA_IN_PORTS" OFFSET = IN 4 ns B | SETUP   |     0.174ns|     3.826ns|       0|           0
  EFORE COMP "VGA_PIXEL_CLK"                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.322ns|     9.678ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD    |     0.322ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin         HIGH 50 |         |            |            |        |            
  %                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "SRAM_OE" OFFSET = OUT 3.25 ns AF | MAXDELAY|     1.453ns|     1.797ns|       0|           0
  TER COMP "sys_clk_pin"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |     1.978ns|    32.088ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_dvi_pixel | HOLD    |     0.484ns|            |       0|           0
  _clk1         = PERIOD TIMEGRP         "r |         |            |            |        |            
  egistration_core_0_registration_core_0_US |         |            |            |        |            
  ER_LOGIC_I_demo_low_level_i_dvi_pixel_clk |         |            |            |        |            
  1"         TS_registration_core_0_registr |         |            |            |        |            
  ation_core_0_USER_LOGIC_I_demo_low_level_ |         |            |            |        |            
  i_clk_int         * 4 HIGH 50%            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "VGA_PIXEL_CLK_BUFGP/IBUFG" PERIOD =  | SETUP   |     6.074ns|     6.526ns|       0|           0
  12.6 ns HIGH 50%                          | HOLD    |     0.362ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |    75.908ns|     4.092ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_i2c_video | HOLD    |     0.454ns|            |       0|           0
  _programmer_i_i2c_clk1         = PERIOD T |         |            |            |        |            
  IMEGRP         "registration_core_0_regis |         |            |            |        |            
  tration_core_0_USER_LOGIC_I_demo_low_leve |         |            |            |        |            
  l_i_i2c_video_programmer_i_i2c_clk1"      |         |            |            |        |            
      TS_registration_core_0_registration_c |         |            |            |        |            
  ore_0_USER_LOGIC_I_demo_low_level_i_clk_i |         |            |            |        |            
  nt         * 8 HIGH 50%                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A     |         N/A|         N/A|     N/A|         N/A
  pin" 10 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|          N/A|     10.000ns|            0|            0|            0|      2362584|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.678ns|     10.000ns|            0|            0|       431261|      1931323|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
|  TS_registration_core_0_regist|     10.000ns|     10.000ns|      8.022ns|            0|            0|      1927577|         3746|
|  ration_core_0_USER_LOGIC_I_de|             |             |             |             |             |             |             |
|  mo_low_level_i_clk_int       |             |             |             |             |             |             |             |
|   TS_registration_core_0_regis|     40.000ns|     32.088ns|          N/A|            0|            0|         2636|            0|
|   tration_core_0_USER_LOGIC_I_|             |             |             |             |             |             |             |
|   demo_low_level_i_dvi_pixel_c|             |             |             |             |             |             |             |
|   lk1                         |             |             |             |             |             |             |             |
|   TS_registration_core_0_regis|     80.000ns|      4.092ns|          N/A|            0|            0|         1110|            0|
|   tration_core_0_USER_LOGIC_I_|             |             |             |             |             |             |             |
|   demo_low_level_i_i2c_video_p|             |             |             |             |             |             |             |
|   rogrammer_i_i2c_clk1        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.


All signals are completely routed.

Total REAL time to PAR completion: 9 mins 54 secs 
Total CPU time to PAR completion: 9 mins 54 secs 

Peak Memory Usage:  721 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 70 errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1


Writing design to file blah.ncd





PAR done!




#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml blah.twx blah.ncd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/trce -e 3 -xml blah.twx
blah.ncd blah.pcf


Design file:              blah.ncd
Physical constraint file: blah.pcf
Device,speed:             xc5vsx50t,-1 (PRODUCTION 1.64 2008-12-19, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 70  Score: 70663

Constraints cover 2367690 paths, 0 nets, and 84658 connections

Design statistics:
   Minimum period:  32.088ns (Maximum frequency:  31.164MHz)
   Minimum input required time before clock:   3.826ns
   Minimum output required time after clock:   4.498ns


Analysis completed Mon Mar 30 21:11:33 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 1 mins 55 secs 




xflow done!

touch __xps/blah_routed

xilperl /home/brandyn/Xilinx10.1i/EDK/data/fpga_impl/observe_par.pl -error no implementation/blah.par

********************************************************************************
WARNING: 2 constraints not met.
********************************************************************************

Analyzing implementation/blah.par
*********************************************
Running Bitgen..
*********************************************

cd implementation; bitgen -w -f bitgen.ut blah

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - Bitgen K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>

Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1

Opened constraints file blah.pcf.


Mon Mar 30 21:12:02 2009



INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_0' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_1' updated to placement 'RAMB36_X2Y18' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_2' updated to placement 'RAMB36_X2Y19' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_3' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_4' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_5' updated to placement 'RAMB36_X2Y21' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_6' updated to placement 'RAMB36_X1Y18' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_7' updated to placement 'RAMB36_X1Y19' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_8' updated to placement 'RAMB36_X1Y21' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_9' updated to placement 'RA
Running DRC.

INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p4_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.

INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p4_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_3_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h1_t_
   yb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h1_t_
   yb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p1_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p1_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_2_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p0_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p0_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p4_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p4_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p2_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p2_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h3_t_
   xb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h3_t_
   xb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_6_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_1_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p3_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p3_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Mmult_smooth_prod_1_mult0000>:<DSP48E_DSP48E
   >.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be tied
   GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p0_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p0_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p5_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p5_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_5_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p2_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p2_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_0_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h4_t_
   yb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h4_t_
   yb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h0_t_
   xb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h0_t_
   xb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Maddsub_smooth_prod_0_mult0000>:<DSP48E_DSP4
   8E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be
   tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p3_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p3_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p1_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p1_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_4_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Maddsub_smooth_prod_2_mult0000>:<DSP48E_DSP4
   8E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be
   tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p5_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p5_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "blah.bit".

Bitstream generation is complete.

MB36_X1Y20' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_10' updated to placement 'RAMB36_X2Y16' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_11' updated to placement 'RAMB36_X2Y17' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_12' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_13' updated to placement 'RAMB36_X3Y19' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_14' updated to placement 'RAMB36_X3Y18' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_15' updated to placement 'RAMB36_X3Y17' from design.


*********************************************

Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...

WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...



Analyzing file registration_test/executable.elf...

Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.

File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.

File version of /usr/share/xusbdfwu.hex = 1030.

 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.

PLD file version = 200Dh.
 PLD version = 200Dh.

ERROR:iMPACT:2246 - A reference voltage has not been detected on the ribbon
   cable
   	interface to the target system ( pin 2 ).  Check that power is applied
   	 to the target system and that the ribbon cable is properly seated at
   	 both ends.  The status LED on Platform Cable USB will be GREEN if target
Elapsed time =      0 sec.


   	 voltage is in the proper range and applied to the correct pin.ERROR:iMPACT:2246 - A reference voltage has not been detected on the ribbon
   cable
   	interface to the target system ( pin 2 ).  Check that power is applied
   	 to the target system and that the ribbon cable is properly seated at
   	 both ends.  The status LED on Platform Cable USB will be
 GREEN if target
   	 voltage is in the proper range and applied to the correct pin.make: *** [download] Error 1

Elapsed time =      0 sec.



Done!

At Local date and time: Mon Mar 30 21:28:04 2009
 make -f blah.make download started...



*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xccace successfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.

Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   25.77 C, Min. Reading:   24.78 C, Max.
Reading:   26.26 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 01:58:08 2009
 make -f blah.make download started...



*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.

Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   45.45 C, Min. Reading:   25.77 C, Max.
Reading:   46.44 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.467 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.
'5': Programmed successfully.

Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 02:07:42 2009
 make -f blah.make download started...



*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

I
NFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.

Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   45.95 C, Min. Reading:   44.47 C, Max.
Reading:   46.44 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 02:09:58 2009
 make -f blah.make download started...



*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   45.95 C, Min. Reading:   44.96 C, Max.
Reading:   46.44 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 02:26:33 2009
 make -f blah.make download started...


*********************************************
Downloading Bitstream onto the target board

*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

----------------------------------------------------------------------
----------------------------------------------------------------------
done.

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.44 C, Min. Reading:   45.45 C, Max.
Reading:   47.42 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 02:39:42 2009
 make -f blah.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.
INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      1 sec.

Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.

Validating chain...
Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.93 C, Min. Reading:   45.45 C, Max.
Reading:   46.93 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1

status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Mar 31 02:48:14 2009
 make -f blah.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

----------------------------------------------------------------------
----------------------------------------------------------------------
done.

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.93 C, Min. Reading:   45.95 C, Max.
Reading:   46.93 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

'5': Programmed successfully.

INFO:iMPACT - '5': Checking done pin....done.

Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 02:52:51 2009
 make -f blah.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.

Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.44 C, Min. Reading:   45.95 C, Max.
Reading:   46.93 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 03:01:53 2009
 make -f blah.make download started...



*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.

Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xccace successfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.

Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.93 C, Min. Reading:   45.45 C, Max.
Reading:   46.93 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 03:08:09 2009
 make -f blah.make download started...



*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

done.

Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.93 C, Min. Reading:   45.95 C, Max.
Reading:   47.42 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 03:13:20 2009
 make -f blah.make download started...

mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

mb-size registration_test/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   7426	    300	  20336	  28062	   6d9e	registration_test/executable.elf


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb


Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   45.95 C, Min. Reading:   45.95 C, Max.
Reading:   46.93 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0

DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.
'5': Programmed successfully.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 03:16:59 2009
 make -f blah.make download started...

mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

mb-size registration_test/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   7450	    300	  20336	  28086	   6db6	registration_test/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb


Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.

Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   45.95 C, Min. Reading:   45.45 C, Max.
Reading:   46.44 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 03:18:25 2009
 make -f blah.make download started...



*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   45.95 C, Min. Reading:   44.96 C, Max.
Reading:   45.95 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0

Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 03:25:19 2009
 make -f blah.make download started...

mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

mb-size registration_test/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   7450	    300	  20336	  28086	   6db6	registration_test/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb


Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).

 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.


   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.44 C, Min. Reading:   44.96 C, Max.
Reading:   46.93 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 03:51:11 2009
 make -f blah.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vsx50tff1136-1 -lang vhdl   blah.mhs

WARNING: vhdl is not supported as a language.  Using usenglish.


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc5vsx50tff1136-1 -lang vhdl blah.mhs 


Parse blah.mhs ...

Read MPD definitions ...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb


Check platform address map ...

Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 29 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 30 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 31 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB
   value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1

INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:MDT - IPNAME:lmb_bram INSTANCE:bram_block -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:ilmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1

INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:dlmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 55 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   00_a/data/xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a
   /data/xps_gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...

IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 - 2
master(s) : 4 slave(s)

IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 - 1
master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven
   to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven
   to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/brandyn/Documents/blah.mhs line 88 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 196 - floating connection!

Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...


Modify defaults ...

Creating stub ...


Processing licensed instances ...

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying (BBD-specified) netlist
files.


Managing cache ...

IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying cache implementation netlist

IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/brandyn/Documents/blah.mhs line 78 - Copying cache implementation netlist

IPNAME:microblaze INSTANCE:microblaze_0 - /home/brandyn/Documents/blah.mhs line
91 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 -
Copying cache implementation netlist

IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - /home/brandyn/Documents/blah.mhs
line 118 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - /home/brandyn/Documents/blah.mhs
line 134 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module - /home/brandyn/Documents/blah.mhs line 150 -
Copying cache implementation netlist

IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/brandyn/Documents/blah.mhs line 163 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - /home/brandyn/Documents/blah.mhs
line 178 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - /home/brandyn/Documents/blah.mhs line 193 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- elaborating IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 0.00 seconds


Constructing platform-level connectivity ...

Completion time: 1.00 seconds


Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...

INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:registration_core_0 - /home/brandyn/Documents/blah.mhs line 47 -
Running XST synthesis

WARNING: vhdl is not supported as a language.  Using usenglish.

ERROR:HDLParsers:3312 - "/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registration_core_v1_00_a/hdl/vhdl/vga_timing_decode.vhd" Line 103. Undefined symbol 'EXEC'.

ERROR:HDLParsers:1209 - "/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registration_core_v1_00_a/hdl/vhdl/vga_timing_decode.vhd" Line 103. EXEC: Undefined symbol (last report in this block)

ERROR:MDT - Aborting XST flow execution!

INFO:MDT - Refer to
   /home/brandyn/Documents/synthesis/registration_core_0_wrapper_xst.srp for
   details

Running NGCBUILD ...

Rebuilding cache ...

ERROR:MDT - platgen failed with errors!

make: *** [implementation/blah.bmm] Error 2



Done!

At Local date and time: Tue Mar 31 03:55:03 2009
 make -f blah.make download started...

****************************************************

Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vsx50tff1136-1 -lang vhdl   blah.mhs

WARNING: vhdl is not supported as a language.  Using usenglish.


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc5vsx50tff1136-1 -lang vhdl blah.mhs 


Parse blah.mhs ...

Read MPD definitions ...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb

Check platform address map ...

Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 29 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 30 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 31 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB
   value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:MDT - IPNAME:lmb_bram INSTANCE:bram_block -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:ilmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1

INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:dlmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 55 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   00_a/data/xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a
   /data/xps_gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...

IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 - 2
master(s) : 4 slave(s)

IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 - 1
master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven
   to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven
   to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/brandyn/Documents/blah.mhs line 88 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 196 - floating connection!

Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...


Modify defaults ...

Creating stub ...


Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying (BBD-specified) netlist
files.


Managing cache ...

IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/brandyn/Documents/blah.mhs line 78 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 - /home/brandyn/Documents/blah.mhs line
91 - Copying cache implementation netlist

IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - /home/brandyn/Documents/blah.mhs
line 118 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - /home/brandyn/Documents/blah.mhs
line 134 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module - /home/brandyn/Documents/blah.mhs line 150 -
Copying cache implementation netlist

IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/brandyn/Documents/blah.mhs line 163 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - /home/brandyn/Documents/blah.mhs
line 178 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - /home/brandyn/Documents/blah.mhs line 193 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- elaborating IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 0.00 seconds


Constructing platform-level connectivity ...

Completion time: 1.00 seconds

Writing (top-level) BMM ...


Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:registration_core_0 - /home/brandyn/Documents/blah.mhs line 47 -
Running XST synthesis

WARNING: vhdl is not supported as a language.  Using usenglish.


Running NGCBUILD ...

IPNAME:registration_core_0_wrapper INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Running NGCBUILD

WARNING: vhdl is not supported as a language.  Using usenglish.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>



Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vsx50tff1136-1 -intstyle silent -sd .. registration_core_0_wrapper.ngc
../registration_core_0_wrapper.ngc


Reading NGO file
"/home/brandyn/Documents/implementation/registration_core_0_wrapper/registration
_core_0_wrapper.ngc" ...

Loading design module
"/home/brandyn/Documents/implementation/registration_core_0_wrapper/div1.ngc"...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../registration_core_0_wrapper.ngc" ...



Writing NGCBUILD log file "../registration_core_0_wrapper.blc"...

NGCBUILD done.


Rebuilding cache ...


Total run time: 1151.00 seconds

Running synthesis...

bash -c "cd synthesis; ./synthesis.sh"

xst -ifn blah_xst.scr -intstyle silent

Running XST synthesis ...

WARNING: vhdl is not supported as a language.  Using usenglish.

XST completed

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - ngcbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
</home/brandyn/Xilinx10.1i/ISE/data/ngcflow.csf>



Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngcbuild
./blah.ngc ../implementation/blah.ngc


Reading NGO file "/home/brandyn/Documents/synthesis/blah.ngc" ...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/blah.ngc" ...



Writing NGCBUILD log file "../implementation/blah.blc"...

NGCBUILD done.

*********************************************

Running Xilinx Implementation tools..
*********************************************
xilperl /home/brandyn/Xilinx10.1i/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc5vsx50tff1136-1 -implement xflow.opt blah.ngc

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - Xflow K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vsx50tff1136-1 -implement xflow.opt blah.ngc  
PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Using Flow File: /home/brandyn/Documents/implementation/fpga.flw 
Using Option File(s): 
 /home/brandyn/Documents/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vsx50tff1136-1 -nt timestamp -bm blah.bmm
"/home/brandyn/Documents/implementation/blah.ngc" -uc blah.ucf blah.ngd 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - ngdbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngdbuild -p
xc5vsx50tff1136-1 -nt timestamp -bm blah.bmm
/home/brandyn/Documents/implementation/blah.ngc -uc blah.ucf blah.ngd

Reading NGO file "/home/brandyn/Documents/implementation/blah.ngc" ...

Loading design module
"/home/brandyn/Documents/implementation/registration_core_0_wrapper.ngc"...

Loading design module
"/home/brandyn/Documents/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/mb_plb_wrapper.ngc"...

Loading design module
"/home/brandyn/Documents/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/ilmb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/dlmb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/debug_module_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/leds_8bit_wrapper.ngc"...
Gathering constraint information from source properties...

Done.


Applying constraints in "blah.ucf" to the design...

Resolving constraint associations...

Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMEGRP "USER_IO" TIG;>
   [blah.ucf(117)]: Unable to find an active 'TimeGrp' constraint named
   'USER_IO'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_', used in period
   specification 'TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_', was
   traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_internal. The
   following new TNM groups and period specifications were generated at the
   DCM_ADV output(s): 
   CLK0: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_
   int = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t" TS_clock_generator...>

INFO:ConstraintSystem:178 - TNM
   'registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t', used in period specification
   'TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk
   _int', was traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_dvi. The following
   new TNM groups and period specifications were generated at the DCM_ADV
   output(s): 
   CLKDV: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_dvi_
   pixel_clk1 = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_dvi_pi
   xel_clk1" TS_r...>

INFO:ConstraintSystem:178 - TNM
   'registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t', used in period specification
   'TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk
   _int', was traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/DCM_
   BASE_i2c. The following new TNM groups and period specifications were
   generated at the DCM_ADV output(s): 
   CLKDV: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_i2c_
   video_programmer_i_i2c_clk1 = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_i2c...
   >

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_vgain/v5.fi
   fo_18_36_inst.fifo_18_36_inst" of type "FIFO18_36".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_address/v5.
   fifo_18_36_inst.fifo_18_36_inst" of type "FIFO18_36".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_value/v5.fi
   fo_18_inst.fifo_18_inst" of type "FIFO18".  This attribute will be ignored.

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_quotien
   t_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_s
   ynth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_quotien
   t_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_s
   ynth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_estimat
   or/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of
   type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:440 - FF primitive
   'registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/regist
   ration_controller_i/registration_stage_i/gauss_elim_i/div/div/BU2/U0/i_synth_
   opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_fixed.i_fix_to_flt/
   i_fpo/FLT_PT_OP/SPEED_OP.FIX_TO_FLT_OP.FP_OP/ROUND/SINGLE_RND.RND/ff_co/YES_R
   EG.r.n.eOn.f' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_prescal
   er/i_virtex.i_many.i_cascmult[1].i_cascmult/i_synth_option.i_synth_model/opt_
   vx5.i_uniwrap/i_primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_prescal
   er/i_virtex.i_many.i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwr
   ap/i_primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i
   _primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.

WARNING:NgdBuild:478 - clock net
   registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute
   _affine_rst with clock driver
   registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute
   _affine_rst_BUFG drives no clock pins
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  23

Writing NGD file "blah.ngd" ...


Writing NGDBUILD log file "blah.bld"...

NGDBUILD done.




#----------------------------------------------#
# Starting program map
# map -o blah_map.ncd -w -pr b -ol high -timing -logic_opt on -xe n -t 1
-register_duplication -cm speed -ignore_keep_hierarchy -k 6 -lc off -power off
blah.ngd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - Map K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/data/Xdh_PrimTypeLib.xda> with local file
</home/brandyn/Xilinx10.1i/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vsx50tff1136-1".
WARNING:Map:236 - The MAP option, "-k" (MAP to Input Functions), will be 
   disabled for this architecture in the next software release.


Mapping design into LUTs...

Writing file blah_map.ngm...

Running directed packing...

Running delay-based LUT packing...

INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven packing...

Phase 1.1

Phase 1.1 (Checksum:3d120cde) REAL time: 2 mins 21 secs 

Phase 2.7
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18


Phase 2.7 (Checksum:3d120cde) REAL time: 2 mins 22 secs 

Phase 3.31
Phase 3.31 (Checksum:3d12eac6) REAL time: 2 mins 22 secs 

Phase 4.33

Phase 4.33 (Checksum:3d12eac6) REAL time: 3 mins 18 secs 

Phase 5.32

Phase 5.32 (Checksum:3d12eac6) REAL time: 3 mins 27 secs 

Phase 6.2


..
...

Phase 6.2 (Checksum:3d20c86c) REAL time: 3 mins 35 secs 


..
...
...
...
...
...
...
...
...
...
...
...
..

........
........
........
........
........

Phase 7.30



######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 12
# Number of Global Clock Networks: 11
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "SRAM_CLK_FB" LOC = "IOB_X1Y71" ;
INST "sys_clk_pin" LOC = "IOB_X1Y69" ;
INST "VGA_PIXEL_CLK" LOC = "IOB_X1Y61" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_inst" LOC = "BUFGCTRL_X0Y0" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_sram" LOC = "BUFGCTRL_X0Y1" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk_BUFG" LOC = "BUFGCTRL_X0Y2" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_BUFG_for_CLKFBOUT.CLKFB_BUFG_INST" LOC = "BUFGCTRL_X0Y3" ;
INST "debug_module/debug_module/BUFG_DRCK" LOC = "BUFGCTRL_X0Y4" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk_BUFG" LOC = "BUFGCTRL_X0Y5" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_BUFG" LOC = "BUFGCTRL_X0Y6" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/BUFG_i2c" LOC = "BUFGCTRL_X0Y7" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_dvi" LOC = "BUFGCTRL_X0Y8" ;
INST "VGA_PIXEL_CLK_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y9" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y10" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_internal" LOC = "DCM_ADV_X0Y0" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_sram" LOC = "DCM_ADV_X0Y1" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/DCM_BASE_i2c" LOC = "DCM_ADV_X0Y2" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_dvi" LOC = "DCM_ADV_X0Y3" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf driven by BUFGCTRL_X0Y0
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# SRAM_CLK_OBUF driven by BUFGCTRL_X0Y1
NET "SRAM_CLK_OBUF" TNM_NET = "TN_SRAM_CLK_OBUF" ;
TIMEGRP "TN_SRAM_CLK_OBUF" AREA_GROUP = "CLKAG_SRAM_CLK_OBUF" ;
AREA_GROUP "CLKAG_SRAM_CLK_OBUF" RANGE =   CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk driven by BUFGCTRL_X0Y2
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6> driven by BUFGCTRL_X0Y3
NET "clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" TNM_NET = "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
TIMEGRP "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" AREA_GROUP = "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
AREA_GROUP "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# microblaze_0_dbg_Dbg_Clk driven by BUFGCTRL_X0Y4
NET "microblaze_0_dbg_Dbg_Clk" TNM_NET = "TN_microblaze_0_dbg_Dbg_Clk" ;
TIMEGRP "TN_microblaze_0_dbg_Dbg_Clk" AREA_GROUP = "CLKAG_microblaze_0_dbg_Dbg_Clk" ;
AREA_GROUP "CLKAG_microblaze_0_dbg_Dbg_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk driven by BUFGCTRL_X0Y5
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst driven by BUFGCTRL_X0Y6
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb driven by BUFGCTRL_X0Y7
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb driven by BUFGCTRL_X0Y8
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0 ;

# VGA_PIXEL_CLK_BUFGP driven by BUFGCTRL_X0Y9
NET "VGA_PIXEL_CLK_BUFGP" TNM_NET = "TN_VGA_PIXEL_CLK_BUFGP" ;
TIMEGRP "TN_VGA_PIXEL_CLK_BUFGP" AREA_GROUP = "CLKAG_VGA_PIXEL_CLK_BUFGP" ;
AREA_GROUP "CLKAG_VGA_PIXEL_CLK_BUFGP" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# dlmb_port_BRAM_Clk driven by BUFGCTRL_X0Y10
NET "dlmb_port_BRAM_Clk" TNM_NET = "TN_dlmb_port_BRAM_Clk" ;
TIMEGRP "TN_dlmb_port_BRAM_Clk" AREA_GROUP = "CLKAG_dlmb_port_BRAM_Clk" ;
AREA_GROUP "CLKAG_dlmb_port_BRAM_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 12
Number of Global Clock Networks: 11

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      4 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |    192 |   1406 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    151 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      1 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |     14 |     10 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |      1 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      7 |      1 |      0 |      0 |      4 |     14 |      0 |      0 |      0 |      0 |    212 |   1568 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |    250 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    108 |    774 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     63 |VGA_PIXEL_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    236 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |     36 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |    194 |   1359 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      8 |      8 |     31 |      0 |      0 |      0 |      0 |     96 |   1521 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    824 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      9 |      4 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |      5 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      9 |      9 |     31 |      0 |      0 |      0 |      0 |    113 |   2354 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |    370 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      5 |      0 |      0 |      0 |      0 |     86 |    728 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     65 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    380 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |VGA_PIXEL_CLK_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      0 |      5 |      0 |      0 |      0 |      0 |    114 |   1579 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      8 |      8 |     28 |      0 |      0 |      0 |      0 |     96 |   1546 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    824 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |      8 |      8 |     28 |      0 |      0 |      0 |      0 |     96 |   2370 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     83 |    661 |dlmb_port_BRAM_Clk
      1 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |     16 |    440 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     41 |VGA_PIXEL_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    210 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     29 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |     99 |   1445 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     18 |     15 |      0 |      0 |      0 |      0 |    224 |   1475 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      5 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |      0 |      0 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    811 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      0 |      0 |     18 |     18 |      0 |      0 |      0 |      0 |    224 |   2286 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      1 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |     12 |      0 |      0 |      0 |      0 |     80 |    915 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     42 |    287 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    159 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |      4 |microblaze_0_dbg_Dbg_Clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |      0 |      0 |     12 |      0 |      0 |      0 |      0 |    146 |   1377 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     30 |      0 |      0 |      0 |      0 |    392 |   1416 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1041 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      4 |     30 |      0 |      0 |      0 |      0 |    392 |   2457 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      1 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    152 |   1276 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    351 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    152 |   1631 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |    154 |   1542 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1317 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |    154 |   2860 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     20 |     25 |      0 |      0 |      0 |      0 |      0 |    168 |   1217 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    797 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     53 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     21 |     25 |      0 |      0 |      0 |      0 |      0 |    168 |   2067 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 7.30 (Checksum:3d20c86c) REAL time: 4 mins 46 secs 

Phase 8.3

Phase 8.3 (Checksum:3d20c86c) REAL time: 4 mins 47 secs 

Phase 9.5
Phase 9.5 (Checksum:3d20c86c) REAL time: 4 mins 48 secs 

Phase 10.8

...
...
..
...
..
...
...
..
...
..
..

..
........
........
.........
.........
......

.....

....
.....
...
........
...
......
.
.......
...

......
.
........

.......
...
.....

.......
.
.......

Phase 10.8 (Checksum:c24ac742) REAL time: 6 mins 54 secs 

Phase 11.29
Phase 11.29 (Checksum:c24ac742) REAL time: 6 mins 54 secs 

Phase 12.5

Phase 12.5 (Checksum:c24ac742) REAL time: 6 mins 56 secs 

Phase 13.18

Phase 13.18 (Checksum:c34a043a) REAL time: 12 mins 47 secs 

Phase 14.5

Phase 14.5 (Checksum:c34a043a) REAL time: 12 mins 49 secs 

Phase 15.34

Phase 15.34 (Checksum:c34a043a) REAL time: 12 mins 51 secs 

REAL time consumed by placer: 12 mins 52 secs 
CPU  time consumed by placer: 12 mins 52 secs 
Invoking physical synthesis ...

...
.
Physical synthesis completed.


Design Summary:
Number of errors:      0
Number of warnings:   82
Slice Logic Utilization:
  Number of Slice Registers:                16,286 out of  32,640   49%
    Number used as Flip Flops:              16,284
    Number used as Latches:                      1
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                     14,434 out of  32,640   44%
    Number used as logic:                   13,136 out of  32,640   40%
      Number using O6 output only:          11,924
      Number using O5 output only:             174
      Number using O5 and O6:                1,038
    Number used as Memory:                   1,020 out of  12,480    8%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           956
        Number using O6 output only:           955
        Number using O5 output only:             1
    Number used as exclusive route-thru:       278
  Number of route-thrus:                       631 out of  65,280    1%
    Number using O6 output only:               439
    Number using O5 output only:               186
    Number using O5 and O6:                      6

Slice Logic Distribution:
  Number of occupied Slices:                 5,953 out of   8,160   72%
  Number of LUT Flip Flop pairs used:       18,865
    Number with an unused Flip Flop:         2,579 out of  18,865   13%
    Number with an unused LUT:               4,431 out of  18,865   23%
    Number of fully used LUT-FF pairs:      11,855 out of  18,865   62%
    Number of unique control sets:             328
    Number of slice register sites lost
      to control set restrictions:             659 out of  32,640    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       106 out of     480   22%
    IOB Flip Flops:                            122

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      19 out of     132   14%
    Number using BlockRAM only:                 16
    Number using FIFO only:                      2
    Number using BlockRAM and FIFO:              1
    Total primitives used:
      Number of 36k BlockRAM used:              16
      Number of 18k BlockRAM used:               1
      Number of 18k FIFO used:                   3
    Total Memory used (KB):                    648 out of   4,752   13%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
  Number of BSCANs:                              1 out of       4   25%
  Number of DCM_ADVs:                            4 out of      12   33%
  Number of DSP48Es:                           155 out of     288   53%
  Number of PLL_ADVs:                            1 out of       6   16%

  Number of RPM macros:            2
Peak Memory Usage:  890 MB
Total REAL time to MAP completion:  15 mins 37 secs 
Total CPU time to MAP completion:   15 mins 37 secs 

Mapping completed.
See MAP report file "blah_map.mrp" for details.





#----------------------------------------------#
# Starting program par

# par -w -ol high -xe n -t 1 blah_map.ncd blah.ncd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - par K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </home/brandyn/Xilinx10.1i/EDK/data/parBmgr.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/data/parBmgr.acd>



Constraints file: blah.pcf.

Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)



Device speed data version:  "PRODUCTION 1.64 2008-12-19".




Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                          11 out of 32     34%
   Number of DCM_ADVs                        4 out of 12     33%
   Number of DSP48Es                       155 out of 288    53%
   Number of ILOGICs                        40 out of 560     7%
   Number of External IOBs                 106 out of 480    22%
      Number of LOCed IOBs                 106 out of 106   100%

   Number of OLOGICs                        84 out of 560    15%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    16 out of 132    12%
   Number of RAMBFIFO18s                     1 out of 132     1%
   Number of RAMBFIFO18_36s                  2 out of 132     1%
   Number of Slice Registers             16286 out of 32640  49%
      Number used as Flip Flops          16284
      Number used as Latches                 1
      Number used as LatchThrus              1

   Number of Slice LUTS                  14434 out of 32640  44%
   Number of Slice LUT-Flip Flop pairs   18865 out of 32640  57%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 mins 39 secs 

Finished initial Timing Analysis.  REAL time: 1 mins 41 secs 

Starting Router


Phase 1: 103222 unrouted;       REAL time: 1 mins 47 secs 


Phase 2: 72111 unrouted;       REAL time: 2 mins 2 secs 


Phase 3: 29136 unrouted;       REAL time: 2 mins 50 secs 


Phase 4: 29136 unrouted; (249843)      REAL time: 2 mins 58 secs 


Phase 5: 29227 unrouted; (75427)      REAL time: 3 mins 23 secs 


Phase 6: 29224 unrouted; (73690)      REAL time: 3 mins 38 secs 


Phase 7: 0 unrouted; (73690)      REAL time: 5 mins 25 secs 


Updating file: blah.ncd with current fully routed design.


Phase 8: 0 unrouted; (73690)      REAL time: 5 mins 58 secs 


Phase 9: 0 unrouted; (73375)      REAL time: 6 mins 46 secs 


Phase 10: 0 unrouted; (73375)      REAL time: 7 mins 18 secs 


Updating file: blah.ncd with current fully routed design.


Phase 11: 0 unrouted; (72820)      REAL time: 7 mins 59 secs 


Phase 12: 0 unrouted; (72820)      REAL time: 8 mins 17 secs 

Phase 13: 0 unrouted; (72820)      REAL time: 8 mins 17 secs 


Phase 14: 0 unrouted; (72820)      REAL time: 9 mins 3 secs 


Total REAL time to Router completion: 9 mins 12 secs 
Total CPU time to Router completion: 9 mins 12 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/clk_intbuf |              |      |      |            |             |
|                     | BUFGCTRL_X0Y0| No   | 4924 |  0.532     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |BUFGCTRL_X0Y10| No   |  803 |  0.512     |  2.027      |
+---------------------+--------------+------+------+------------+-------------+
| VGA_PIXEL_CLK_BUFGP | BUFGCTRL_X0Y9| No   |   42 |  0.258     |  1.864      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|                _Clk | BUFGCTRL_X0Y4| No   |   78 |  0.302     |  1.819      |
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/i2c_video_ |              |      |      |            |             |
|programmer_i/i2c_clk |              |      |      |            |             |
|                     | BUFGCTRL_X0Y2| No   |   27 |  0.219     |  1.811      |
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/dvi_pixel_ |              |      |      |            |             |
|                 clk | BUFGCTRL_X0Y5| No   |   38 |  0.237     |  1.851      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|             _Update |         Local|      |   22 |  3.263     |  4.197      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 72820

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Try the Design Goal and Strategies for Timing Performance (In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.


INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TIMEGRP "SRAM_PORTS" OFFSET = OUT 3.29 ns | MAXDELAY|    -1.148ns|     4.438ns|      34|       33100
   AFTER COMP "sys_clk_pin"                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* TIMEGRP "SRAM_DATA" OFFSET = IN 1.9 ns BE | SETUP   |    -1.146ns|     3.046ns|      36|       39720
  FORE COMP "sys_clk_pin"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.070ns|     9.930ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD    |     0.308ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin         HIGH 50 |         |            |            |        |            
  %                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |     0.107ns|     9.893ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_clk_int   | HOLD    |     0.241ns|            |       0|           0
         = PERIOD TIMEGRP         "registra |         |            |            |        |            
  tion_core_0_registration_core_0_USER_LOGI |         |            |            |        |            
  C_I_demo_low_level_i_clk_int"         TS_ |         |            |            |        |            
  clock_generator_0_clock_generator_0_PLL0_ |         |            |            |        |            
  CLK_OUT_0_ HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "VGA_IN_PORTS" OFFSET = IN 4 ns B | SETUP   |     0.682ns|     3.318ns|       0|           0
  EFORE COMP "VGA_PIXEL_CLK"                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "SRAM_OE" OFFSET = OUT 3.25 ns AF | MAXDELAY|     1.453ns|     1.797ns|       0|           0
  TER COMP "sys_clk_pin"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |     4.141ns|    23.436ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_dvi_pixel | HOLD    |     0.470ns|            |       0|           0
  _clk1         = PERIOD TIMEGRP         "r |         |            |            |        |            
  egistration_core_0_registration_core_0_US |         |            |            |        |            
  ER_LOGIC_I_demo_low_level_i_dvi_pixel_clk |         |            |            |        |            
  1"         TS_registration_core_0_registr |         |            |            |        |            
  ation_core_0_USER_LOGIC_I_demo_low_level_ |         |            |            |        |            
  i_clk_int         * 4 HIGH 50%            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "VGA_PIXEL_CLK_BUFGP/IBUFG" PERIOD =  | SETUP   |     5.503ns|     7.097ns|       0|           0
  12.6 ns HIGH 50%                          | HOLD    |     0.368ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |    74.969ns|     5.031ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_i2c_video | HOLD    |     0.459ns|            |       0|           0
  _programmer_i_i2c_clk1         = PERIOD T |         |            |            |        |            
  IMEGRP         "registration_core_0_regis |         |            |            |        |            
  tration_core_0_USER_LOGIC_I_demo_low_leve |         |            |            |        |            
  l_i_i2c_video_programmer_i_i2c_clk1"      |         |            |            |        |            
      TS_registration_core_0_registration_c |         |            |            |        |            
  ore_0_USER_LOGIC_I_demo_low_level_i_clk_i |         |            |            |        |            
  nt         * 8 HIGH 50%                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A     |         N/A|         N/A|     N/A|         N/A
  pin" 10 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|          N/A|      9.930ns|            0|            0|            0|      2362510|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.930ns|      9.893ns|            0|            0|       431261|      1931249|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
|  TS_registration_core_0_regist|     10.000ns|      9.893ns|      5.859ns|            0|            0|      1927503|         3746|
|  ration_core_0_USER_LOGIC_I_de|             |             |             |             |             |             |             |
|  mo_low_level_i_clk_int       |             |             |             |             |             |             |             |
|   TS_registration_core_0_regis|     40.000ns|     23.436ns|          N/A|            0|            0|         2636|            0|
|   tration_core_0_USER_LOGIC_I_|             |             |             |             |             |             |             |
|   demo_low_level_i_dvi_pixel_c|             |             |             |             |             |             |             |
|   lk1                         |             |             |             |             |             |             |             |
|   TS_registration_core_0_regis|     80.000ns|      5.031ns|          N/A|            0|            0|         1110|            0|
|   tration_core_0_USER_LOGIC_I_|             |             |             |             |             |             |             |
|   demo_low_level_i_i2c_video_p|             |             |             |             |             |             |             |
|   rogrammer_i_i2c_clk1        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.


All signals are completely routed.

Total REAL time to PAR completion: 9 mins 32 secs 
Total CPU time to PAR completion: 9 mins 32 secs 

Peak Memory Usage:  724 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 70 errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1


Writing design to file blah.ncd





PAR done!




#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml blah.twx blah.ncd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/trce -e 3 -xml blah.twx
blah.ncd blah.pcf


Design file:              blah.ncd
Physical constraint file: blah.pcf
Device,speed:             xc5vsx50t,-1 (PRODUCTION 1.64 2008-12-19, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 70  Score: 72820

Constraints cover 2369438 paths, 0 nets, and 84704 connections

Design statistics:
   Minimum period:  23.436ns (Maximum frequency:  42.669MHz)
   Minimum input required time before clock:   3.318ns
   Minimum output required time after clock:   4.438ns


Analysis completed Tue Mar 31 04:57:34 2009
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 1 mins 56 secs 

********************************************************************************
WARNING: 2 constraints not met.
********************************************************************************



xflow done!
touch __xps/blah_routed
xilperl /home/brandyn/Xilinx10.1i/EDK/data/fpga_impl/observe_par.pl -error no implementation/blah.par
Analyzing implementation/blah.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut blah

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - Bitgen K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>

Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1

Opened constraints file blah.pcf.


Tue Mar 31 04:58:00 2009



INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_0' updated to placement 'RAMB36_X4Y12' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_1' updated to placement 'RAMB36_X4Y11' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_2' updated to placement 'RAMB36_X4Y9' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_3' updated to placement 'RAMB36_X4Y10' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_4' updated to placement 'RAMB36_X4Y8' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_5' updated to placement 'RAMB36_X4Y7' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_6' updated to placement 'RAMB36_X3Y9' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_7' updated to placement 'RAMB36_X3Y8' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_8' updated to placement 'RAMB36_X3Y11' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_9' updated to placement 'RAMB36_
Running DRC.

INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p3_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.

INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p3_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p1_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p1_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_4_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Maddsub_smooth_prod_2_mult0000>:<DSP48E_DSP4
   8E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be
   tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p5_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p5_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p4_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p4_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_3_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h1_t_
   yb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h1_t_
   yb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p1_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p1_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_2_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p0_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p0_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p4_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p4_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p2_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p2_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h3_t_
   xb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h3_t_
   xb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_6_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_1_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p3_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p3_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Mmult_smooth_prod_1_mult0000>:<DSP48E_DSP48E
   >.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be tied
   GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p0_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p0_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p5_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p5_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_5_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p2_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p2_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_0_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h4_t_
   yb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h4_t_
   yb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h0_t_
   xb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h0_t_
   xb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Maddsub_smooth_prod_0_mult0000>:<DSP48E_DSP4
   8E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be
   tied GND to save power.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "blah.bit".

Bitstream generation is complete.

X2Y11' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_10' updated to placement 'RAMB36_X3Y10' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_11' updated to placement 'RAMB36_X3Y12' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_12' updated to placement 'RAMB36_X2Y8' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_13' updated to placement 'RAMB36_X2Y10' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_14' updated to placement 'RAMB36_X2Y7' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_15' updated to placement 'RAMB36_X2Y9' from design.


mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

mb-size registration_test/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   7450	    300	  20336	  28086	   6db6	registration_test/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.
Type = 0x0005.

 Cable Type = 3, Revision = 0.

ERROR:iMPACT:2246 - A reference voltage has not been detected on the ribbon
   cable
   	interface to the target system ( pin 2 ).  Check that power is applied
   	 to the target system and that the ribbon cable is properly seated at
   	 both ends.  The status LED on Platform Cable USB will be GREEN if target
   	 voltage is in the proper range and applied to 
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Elapsed time =      0 sec.

the correct pin.ERROR:iMPACT:2246 - A reference voltage has not been detected on the ribbon
   cable
   	interface to the target system ( pin 2 ).  Check that power is applied
   	 to the target system and that the ribbon cable is properly seated at
   	 both ends.  The status LED on Platform Cable USB will be GREEN if target
   	 voltage is in the proper range and applied to the correct pin.
make: *** [download] Error 1

Elapsed time =      0 sec.



Done!

At Local date and time: Tue Mar 31 12:02:36 2009
 make -f blah.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.
Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

I
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

NFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   25.77 C, Min. Reading:   24.29 C, Max.
Reading:   25.77 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

done.
'5': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.
'5': Programmed successfully.

Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Mar 31 12:09:21 2009
 make -f blah.make download started...

mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

mb-size registration_test/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   7554	    300	  20336	  28190	   6e1e	registration_test/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   39.55 C, Min. Reading:   25.27 C, Max.
Reading:   39.55 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.
'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 12:14:24 2009
 make -f blah.make download started...

mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

mb-size registration_test/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   7554	    300	  20336	  28190	   6e1e	registration_test/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents ....
INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   42.99 C, Min. Reading:   38.56 C, Max.
Reading:   42.99 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 12:18:12 2009
 make -f blah.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents ....
INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   43.98 C, Min. Reading:   42.01 C, Max.
Reading:   43.98 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.470 V

'5': Programming device...

 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

done.
'5': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.
'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Mar 31 12:20:01 2009
 make -f blah.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.
Type = 0x0005.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

 windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   44.47 C, Min. Reading:   42.99 C, Max.
Reading:   44.47 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0

System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.
'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Mar 31 12:20:56 2009
 make -f blah.make download started...

mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

mb-size registration_test/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   7554	    300	  20336	  28190	   6e1e	registration_test/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.
Type = 0x0005.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   44.47 C, Min. Reading:   43.48 C, Max.
Reading:   44.47 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

done.
'5': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT - '5': Checking done pin....done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 12:24:55 2009
 make -f blah.make download started...

mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

mb-size registration_test/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   7554	    300	  20336	  28190	   6e1e	registration_test/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module
 windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   45.45 C, Min. Reading:   43.48 C, Max.
Reading:   45.45 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 12:25:40 2009
 make -f blah.make download started...



*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   45.45 C, Min. Reading:   44.47 C, Max.
Reading:   45.45 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

done.
'5': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.
'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Tue Mar 31 12:34:25 2009
 make -f blah.make download started...

****************************************************

Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vsx50tff1136-1 -lang vhdl   blah.mhs

WARNING: vhdl is not supported as a language.  Using usenglish.


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc5vsx50tff1136-1 -lang vhdl blah.mhs 

Parse blah.mhs ...

Read MPD definitions ...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb


Check platform address map ...

Computing clock values...

Overriding system level properties ...
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 29 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 30 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 31 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB
   value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB
   value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:MDT - IPNAME:lmb_bram INSTANCE:bram_block -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000
INFO:MDT - IPNAME:ilmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000
INFO:MDT - IPNAME:dlmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 55 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   00_a/data/xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a
   /data/xps_gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 - 2
master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 - 1
master(s) : 1 slave(s)

Check port drivers...
WARNING:MDT - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven
   to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven
   to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/brandyn/Documents/blah.mhs line 88 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 196 - floating connection!

Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying (BBD-specified) netlist
files.

Managing cache ...
IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying cache implementation netlist

IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/brandyn/Documents/blah.mhs line 78 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 - /home/brandyn/Documents/blah.mhs line
91 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - /home/brandyn/Documents/blah.mhs
line 118 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - /home/brandyn/Documents/blah.mhs
line 134 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module - /home/brandyn/Documents/blah.mhs line 150 -
Copying cache implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/brandyn/Documents/blah.mhs line 163 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - /home/brandyn/Documents/blah.mhs
line 178 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - /home/brandyn/Documents/blah.mhs line 193 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 0.00 seconds


Constructing platform-level connectivity ...

Completion time: 1.00 seconds


Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...

INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:registration_core_0 - /home/brandyn/Documents/blah.mhs line 47 -
Running XST synthesis

WARNING: vhdl is not supported as a language.  Using usenglish.


Running NGCBUILD ...

IPNAME:registration_core_0_wrapper INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Running NGCBUILD

WARNING: vhdl is not supported as a language.  Using usenglish.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vsx50tff1136-1 -intstyle silent -sd .. registration_core_0_wrapper.ngc
../registration_core_0_wrapper.ngc

Reading NGO file
"/home/brandyn/Documents/implementation/registration_core_0_wrapper/registration
_core_0_wrapper.ngc" ...

Loading design module
"/home/brandyn/Documents/implementation/registration_core_0_wrapper/div1.ngc"...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../registration_core_0_wrapper.ngc" ...



Writing NGCBUILD log file "../registration_core_0_wrapper.blc"...

NGCBUILD done.


Rebuilding cache ...


Total run time: 1152.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"

xst -ifn blah_xst.scr -intstyle silent
Running XST synthesis ...

WARNING: vhdl is not supported as a language.  Using usenglish.

XST completed

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - ngcbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
</home/brandyn/Xilinx10.1i/ISE/data/ngcflow.csf>


Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngcbuild
./blah.ngc ../implementation/blah.ngc

Reading NGO file "/home/brandyn/Documents/synthesis/blah.ngc" ...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/blah.ngc" ...


Writing NGCBUILD log file "../implementation/blah.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xilperl /home/brandyn/Xilinx10.1i/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc5vsx50tff1136-1 -implement xflow.opt blah.ngc

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - Xflow K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vsx50tff1136-1 -implement xflow.opt blah.ngc  
PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>

Using Flow File: /home/brandyn/Documents/implementation/fpga.flw 
Using Option File(s): 
 /home/brandyn/Documents/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vsx50tff1136-1 -nt timestamp -bm blah.bmm
"/home/brandyn/Documents/implementation/blah.ngc" -uc blah.ucf blah.ngd 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - ngdbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngdbuild -p
xc5vsx50tff1136-1 -nt timestamp -bm blah.bmm
/home/brandyn/Documents/implementation/blah.ngc -uc blah.ucf blah.ngd

Reading NGO file "/home/brandyn/Documents/implementation/blah.ngc" ...

Loading design module
"/home/brandyn/Documents/implementation/registration_core_0_wrapper.ngc"...

Loading design module
"/home/brandyn/Documents/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/microblaze_0_wrapper.ngc"...

Loading design module
"/home/brandyn/Documents/implementation/mb_plb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/ilmb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/dlmb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/debug_module_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/leds_8bit_wrapper.ngc"...
Gathering constraint information from source properties...

Done.


Applying constraints in "blah.ucf" to the design...

Resolving constraint associations...

Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMEGRP "USER_IO" TIG;>
   [blah.ucf(117)]: Unable to find an active 'TimeGrp' constraint named
   'USER_IO'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_', used in period
   specification 'TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_', was
   traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_internal. The
   following new TNM groups and period specifications were generated at the
   DCM_ADV output(s): 
   CLK0: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_
   int = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t" TS_clock_generator...>

INFO:ConstraintSystem:178 - TNM
   'registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t', used in period specification
   'TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk
   _int', was traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_dvi. The following
   new TNM groups and period specifications were generated at the DCM_ADV
   output(s): 
   CLKDV: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_dvi_
   pixel_clk1 = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_dvi_pi
   xel_clk1" TS_r...>

INFO:ConstraintSystem:178 - TNM
   'registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t', used in period specification
   'TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk
   _int', was traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/DCM_
   BASE_i2c. The following new TNM groups and period specifications were
   generated at the DCM_ADV output(s): 
   CLKDV: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_i2c_
   video_programmer_i_i2c_clk1 = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_i2c...
   >

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_vgain/v5.fi
   fo_18_36_inst.fifo_18_36_inst" of type "FIFO18_36".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_address/v5.
   fifo_18_36_inst.fifo_18_36_inst" of type "FIFO18_36".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_value/v5.fi
   fo_18_inst.fifo_18_inst" of type "FIFO18".  This attribute will be ignored.

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_quotien
   t_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_s
   ynth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_quotien
   t_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_s
   ynth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_estimat
   or/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of
   type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:440 - FF primitive
   'registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/regist
   ration_controller_i/registration_stage_i/gauss_elim_i/div/div/BU2/U0/i_synth_
   opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_fixed.i_fix_to_flt/
   i_fpo/FLT_PT_OP/SPEED_OP.FIX_TO_FLT_OP.FP_OP/ROUND/SINGLE_RND.RND/ff_co/YES_R
   EG.r.n.eOn.f' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_prescal
   er/i_virtex.i_many.i_cascmult[1].i_cascmult/i_synth_option.i_synth_model/opt_
   vx5.i_uniwrap/i_primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_prescal
   er/i_virtex.i_many.i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwr
   ap/i_primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i
   _primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.

WARNING:NgdBuild:478 - clock net
   registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute
   _affine_rst with clock driver
   registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute
   _affine_rst_BUFG drives no clock pins

WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  23

Writing NGD file "blah.ngd" ...


Writing NGDBUILD log file "blah.bld"...

NGDBUILD done.




#----------------------------------------------#
# Starting program map
# map -o blah_map.ncd -w -pr b -ol high -timing -logic_opt on -xe n -t 1
-register_duplication -cm speed -ignore_keep_hierarchy -k 6 -lc off -power off
blah.ngd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - Map K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/data/Xdh_PrimTypeLib.xda> with local file
</home/brandyn/Xilinx10.1i/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vsx50tff1136-1".
WARNING:Map:236 - The MAP option, "-k" (MAP to Input Functions), will be 
   disabled for this architecture in the next software release.


Mapping design into LUTs...

Writing file blah_map.ngm...

Running directed packing...

Running delay-based LUT packing...

INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven packing...


Phase 1.1

Phase 1.1 (Checksum:3d1d0306) REAL time: 2 mins 24 secs 

Phase 2.7
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18


Phase 2.7 (Checksum:3d1d0306) REAL time: 2 mins 25 secs 

Phase 3.31
Phase 3.31 (Checksum:3d1de0ee) REAL time: 2 mins 25 secs 

Phase 4.33

Phase 4.33 (Checksum:3d1de0ee) REAL time: 3 mins 23 secs 

Phase 5.32

Phase 5.32 (Checksum:3d1de0ee) REAL time: 3 mins 31 secs 

Phase 6.2


.....

Phase 6.2 (Checksum:3d2bbe94) REAL time: 3 mins 39 secs 


.
...
...
...
...
...
...
...
...
...
...
...
.
...
........
........
........
.........
....

Phase 7.30



######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 12
# Number of Global Clock Networks: 11
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "SRAM_CLK_FB" LOC = "IOB_X1Y71" ;
INST "sys_clk_pin" LOC = "IOB_X1Y69" ;
INST "VGA_PIXEL_CLK" LOC = "IOB_X1Y61" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_BUFG" LOC = "BUFGCTRL_X0Y0" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/BUFG_i2c" LOC = "BUFGCTRL_X0Y1" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_dvi" LOC = "BUFGCTRL_X0Y2" ;
INST "VGA_PIXEL_CLK_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y3" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y4" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_inst" LOC = "BUFGCTRL_X0Y5" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_sram" LOC = "BUFGCTRL_X0Y6" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk_BUFG" LOC = "BUFGCTRL_X0Y7" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_BUFG_for_CLKFBOUT.CLKFB_BUFG_INST" LOC = "BUFGCTRL_X0Y8" ;
INST "debug_module/debug_module/BUFG_DRCK" LOC = "BUFGCTRL_X0Y9" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk_BUFG" LOC = "BUFGCTRL_X0Y10" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_dvi" LOC = "DCM_ADV_X0Y0" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_internal" LOC = "DCM_ADV_X0Y1" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_sram" LOC = "DCM_ADV_X0Y2" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/DCM_BASE_i2c" LOC = "DCM_ADV_X0Y3" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst driven by BUFGCTRL_X0Y0
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb driven by BUFGCTRL_X0Y1
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb driven by BUFGCTRL_X0Y2
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0 ;

# VGA_PIXEL_CLK_BUFGP driven by BUFGCTRL_X0Y3
NET "VGA_PIXEL_CLK_BUFGP" TNM_NET = "TN_VGA_PIXEL_CLK_BUFGP" ;
TIMEGRP "TN_VGA_PIXEL_CLK_BUFGP" AREA_GROUP = "CLKAG_VGA_PIXEL_CLK_BUFGP" ;
AREA_GROUP "CLKAG_VGA_PIXEL_CLK_BUFGP" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# dlmb_port_BRAM_Clk driven by BUFGCTRL_X0Y4
NET "dlmb_port_BRAM_Clk" TNM_NET = "TN_dlmb_port_BRAM_Clk" ;
TIMEGRP "TN_dlmb_port_BRAM_Clk" AREA_GROUP = "CLKAG_dlmb_port_BRAM_Clk" ;
AREA_GROUP "CLKAG_dlmb_port_BRAM_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf driven by BUFGCTRL_X0Y5
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# SRAM_CLK_OBUF driven by BUFGCTRL_X0Y6
NET "SRAM_CLK_OBUF" TNM_NET = "TN_SRAM_CLK_OBUF" ;
TIMEGRP "TN_SRAM_CLK_OBUF" AREA_GROUP = "CLKAG_SRAM_CLK_OBUF" ;
AREA_GROUP "CLKAG_SRAM_CLK_OBUF" RANGE =   CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk driven by BUFGCTRL_X0Y7
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6> driven by BUFGCTRL_X0Y8
NET "clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" TNM_NET = "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
TIMEGRP "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" AREA_GROUP = "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
AREA_GROUP "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# microblaze_0_dbg_Dbg_Clk driven by BUFGCTRL_X0Y9
NET "microblaze_0_dbg_Dbg_Clk" TNM_NET = "TN_microblaze_0_dbg_Dbg_Clk" ;
TIMEGRP "TN_microblaze_0_dbg_Dbg_Clk" AREA_GROUP = "CLKAG_microblaze_0_dbg_Dbg_Clk" ;
AREA_GROUP "CLKAG_microblaze_0_dbg_Dbg_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk driven by BUFGCTRL_X0Y10
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################



######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 12
Number of Global Clock Networks: 11

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      4 |      0 |      0 |      0 |      0 |     16 |      0 |      0 |      0 |      0 |    132 |   1592 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1419 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      1 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |      8 |     20 |dlmb_port_BRAM_Clk
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      7 |      1 |      0 |      0 |      4 |     16 |      0 |      0 |      0 |      0 |    140 |   3031 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     67 |VGA_PIXEL_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     80 |    713 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    644 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |    455 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |      0 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |    120 |   1879 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      8 |      8 |     26 |      0 |      0 |      0 |      0 |    442 |   1636 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1270 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      2 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      2 |     30 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      9 |      9 |     26 |      0 |      0 |      0 |      0 |    444 |   2936 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |     92 |    729 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |     12 |      0 |      0 |      0 |      0 |     16 |    573 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    372 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |     45 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      5 |VGA_PIXEL_CLK_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      0 |      2 |      0 |     15 |      0 |      0 |      0 |      0 |    114 |   1724 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      8 |      8 |     18 |      0 |      0 |      0 |      0 |     98 |   1434 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    753 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |     48 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |VGA_PIXEL_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      8 |      8 |     18 |      0 |      0 |      0 |      0 |    138 |   2259 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |    299 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |     91 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |     48 |    873 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    568 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |VGA_PIXEL_CLK_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |    122 |   1883 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |     18 |     31 |      0 |      0 |      0 |      0 |     92 |   1529 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    704 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |microblaze_0_dbg_Dbg_Clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |VGA_PIXEL_CLK_BUFGP
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      1 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |     18 |     31 |      0 |      0 |      0 |      0 |     96 |   2250 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      1 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |    106 |   1123 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    523 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     25 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |      0 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |      0 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |    126 |   1671 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     21 |      0 |      0 |      0 |      0 |    210 |   1484 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    459 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |     21 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      4 |     21 |      0 |      0 |      0 |      0 |    216 |   1965 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      1 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      9 |      0 |      0 |      0 |      0 |    166 |   1045 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    124 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      8 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      9 |      0 |      0 |      0 |      0 |    168 |   1225 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |    210 |   1276 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    179 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |      2 |microblaze_0_dbg_Dbg_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |    214 |   1457 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     20 |     25 |      0 |      0 |      0 |      0 |      0 |    164 |    978 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     86 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      9 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     21 |     25 |      0 |      0 |      0 |      0 |      0 |    166 |   1073 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 7.30 (Checksum:3d2bbe94) REAL time: 4 mins 49 secs 

Phase 8.3
Phase 8.3 (Checksum:3d2bbe94) REAL time: 4 mins 50 secs 

Phase 9.5

Phase 9.5 (Checksum:3d2bbe94) REAL time: 4 mins 51 secs 

Phase 10.8

.
...
...
..
...
..
...
..
..
...
..
..

........
.........
........
.........
.......

.....

..
......
...
.......
.
.........
....
....
...
......
..........

.....
..
........

......
.
........

......
.
........

Phase 10.8 (Checksum:c23de1b2) REAL time: 7 mins 2 secs 

Phase 11.29
Phase 11.29 (Checksum:c23de1b2) REAL time: 7 mins 2 secs 

Phase 12.5

Phase 12.5 (Checksum:c23de1b2) REAL time: 7 mins 4 secs 

Phase 13.18

Phase 13.18 (Checksum:c354fb71) REAL time: 12 mins 57 secs 

Phase 14.5

Phase 14.5 (Checksum:c354fb71) REAL time: 12 mins 59 secs 

Phase 15.34
Phase 15.34 (Checksum:c354fb71) REAL time: 13 mins 


REAL time consumed by placer: 13 mins 2 secs 
CPU  time consumed by placer: 13 mins 2 secs 
Invoking physical synthesis ...

.
...

Physical synthesis completed.


Design Summary:
Number of errors:      0
Number of warnings:   82
Slice Logic Utilization:
  Number of Slice Registers:                16,286 out of  32,640   49%
    Number used as Flip Flops:              16,284
    Number used as Latches:                      1
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                     14,460 out of  32,640   44%
    Number used as logic:                   13,144 out of  32,640   40%
      Number using O6 output only:          11,930
      Number using O5 output only:             172
      Number using O5 and O6:                1,042
    Number used as Memory:                   1,020 out of  12,480    8%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           956
        Number using O6 output only:           955
        Number using O5 output only:             1
    Number used as exclusive route-thru:       296
  Number of route-thrus:                       607 out of  65,280    1%
    Number using O6 output only:               438
    Number using O5 output only:               145
    Number using O5 and O6:                     24

Slice Logic Distribution:
  Number of occupied Slices:                 6,058 out of   8,160   74%
  Number of LUT Flip Flop pairs used:       18,850
    Number with an unused Flip Flop:         2,564 out of  18,850   13%
    Number with an unused LUT:               4,390 out of  18,850   23%
    Number of fully used LUT-FF pairs:      11,896 out of  18,850   63%
    Number of unique control sets:             328
    Number of slice register sites lost
      to control set restrictions:             659 out of  32,640    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       106 out of     480   22%
    IOB Flip Flops:                            122

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      19 out of     132   14%
    Number using BlockRAM only:                 16
    Number using FIFO only:                      2
    Number using BlockRAM and FIFO:              1
    Total primitives used:
      Number of 36k BlockRAM used:              16
      Number of 18k BlockRAM used:               1
      Number of 18k FIFO used:                   3
    Total Memory used (KB):                    648 out of   4,752   13%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
  Number of BSCANs:                              1 out of       4   25%
  Number of DCM_ADVs:                            4 out of      12   33%
  Number of DSP48Es:                           155 out of     288   53%
  Number of PLL_ADVs:                            1 out of       6   16%

  Number of RPM macros:            2
Peak Memory Usage:  902 MB
Total REAL time to MAP completion:  15 mins 43 secs 
Total CPU time to MAP completion:   15 mins 42 secs 


Mapping completed.
See MAP report file "blah_map.mrp" for details.




#----------------------------------------------#
# Starting program par
# par -w -ol high -xe n -t 1 blah_map.ncd blah.ncd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - par K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </home/brandyn/Xilinx10.1i/EDK/data/parBmgr.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/data/parBmgr.acd>



Constraints file: blah.pcf.

Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)



Device speed data version:  "PRODUCTION 1.64 2008-12-19".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                          11 out of 32     34%
   Number of DCM_ADVs                        4 out of 12     33%
   Number of DSP48Es                       155 out of 288    53%
   Number of ILOGICs                        40 out of 560     7%
   Number of External IOBs                 106 out of 480    22%
      Number of LOCed IOBs                 106 out of 106   100%

   Number of OLOGICs                        84 out of 560    15%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    16 out of 132    12%
   Number of RAMBFIFO18s                     1 out of 132     1%
   Number of RAMBFIFO18_36s                  2 out of 132     1%
   Number of Slice Registers             16286 out of 32640  49%
      Number used as Flip Flops          16284
      Number used as Latches                 1
      Number used as LatchThrus              1

   Number of Slice LUTS                  14460 out of 32640  44%
   Number of Slice LUT-Flip Flop pairs   18850 out of 32640  57%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 mins 40 secs 

Finished initial Timing Analysis.  REAL time: 1 mins 41 secs 

Starting Router


Phase 1: 103494 unrouted;       REAL time: 1 mins 48 secs 


Phase 2: 72260 unrouted;       REAL time: 2 mins 3 secs 


Phase 3: 29526 unrouted;       REAL time: 2 mins 51 secs 


Phase 4: 29526 unrouted; (374620)      REAL time: 3 mins 


Phase 5: 29511 unrouted; (73777)      REAL time: 3 mins 13 secs 


Phase 6: 29503 unrouted; (72791)      REAL time: 3 mins 23 secs 


Phase 7: 0 unrouted; (72791)      REAL time: 4 mins 47 secs 


Updating file: blah.ncd with current fully routed design.


Phase 8: 0 unrouted; (72625)      REAL time: 5 mins 15 secs 


Updating file: blah.ncd with current fully routed design.


Phase 9: 0 unrouted; (70546)      REAL time: 6 mins 18 secs 


Phase 10: 0 unrouted; (70546)      REAL time: 7 mins 49 secs 


Updating file: blah.ncd with current fully routed design.


Phase 11: 0 unrouted; (69779)      REAL time: 8 mins 30 secs 


Phase 12: 0 unrouted; (69779)      REAL time: 8 mins 49 secs 

Phase 13: 0 unrouted; (69779)      REAL time: 8 mins 50 secs 


Phase 14: 0 unrouted; (69779)      REAL time: 9 mins 36 secs 


Total REAL time to Router completion: 9 mins 45 secs 
Total CPU time to Router completion: 9 mins 45 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/clk_intbuf |              |      |      |            |             |
|                     | BUFGCTRL_X0Y5| No   | 5044 |  0.526     |  2.044      |
+---------------------+--------------+------+------+------------+-------------+
| VGA_PIXEL_CLK_BUFGP | BUFGCTRL_X0Y3| No   |   40 |  0.233     |  1.861      |
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk | BUFGCTRL_X0Y4| No   |  799 |  0.521     |  2.027      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|                _Clk | BUFGCTRL_X0Y9| No   |   70 |  0.323     |  1.855      |
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/i2c_video_ |              |      |      |            |             |
|programmer_i/i2c_clk |              |      |      |            |             |
|                     | BUFGCTRL_X0Y7| No   |   27 |  0.207     |  1.847      |
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/dvi_pixel_ |              |      |      |            |             |
|                 clk |BUFGCTRL_X0Y10| No   |   38 |  0.264     |  1.900      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|             _Update |         Local|      |   16 |  2.096     |  4.258      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 69779

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Try the Design Goal and Strategies for Timing Performance (In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.


INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TIMEGRP "SRAM_PORTS" OFFSET = OUT 3.29 ns | MAXDELAY|    -1.182ns|     4.472ns|      34|       30059
   AFTER COMP "sys_clk_pin"                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* TIMEGRP "SRAM_DATA" OFFSET = IN 1.9 ns BE | SETUP   |    -1.146ns|     3.046ns|      36|       39720
  FORE COMP "sys_clk_pin"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |     0.025ns|     9.975ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_clk_int   | HOLD    |     0.232ns|            |       0|           0
         = PERIOD TIMEGRP         "registra |         |            |            |        |            
  tion_core_0_registration_core_0_USER_LOGI |         |            |            |        |            
  C_I_demo_low_level_i_clk_int"         TS_ |         |            |            |        |            
  clock_generator_0_clock_generator_0_PLL0_ |         |            |            |        |            
  CLK_OUT_0_ HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.044ns|     9.956ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD    |     0.322ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin         HIGH 50 |         |            |            |        |            
  %                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "VGA_IN_PORTS" OFFSET = IN 4 ns B | SETUP   |     0.658ns|     3.342ns|       0|           0
  EFORE COMP "VGA_PIXEL_CLK"                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "SRAM_OE" OFFSET = OUT 3.25 ns AF | MAXDELAY|     1.453ns|     1.797ns|       0|           0
  TER COMP "sys_clk_pin"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |     2.865ns|    28.540ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_dvi_pixel | HOLD    |     0.350ns|            |       0|           0
  _clk1         = PERIOD TIMEGRP         "r |         |            |            |        |            
  egistration_core_0_registration_core_0_US |         |            |            |        |            
  ER_LOGIC_I_demo_low_level_i_dvi_pixel_clk |         |            |            |        |            
  1"         TS_registration_core_0_registr |         |            |            |        |            
  ation_core_0_USER_LOGIC_I_demo_low_level_ |         |            |            |        |            
  i_clk_int         * 4 HIGH 50%            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "VGA_PIXEL_CLK_BUFGP/IBUFG" PERIOD =  | SETUP   |     5.360ns|     7.240ns|       0|           0
  12.6 ns HIGH 50%                          | HOLD    |     0.355ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |    74.539ns|     5.461ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_i2c_video | HOLD    |     0.498ns|            |       0|           0
  _programmer_i_i2c_clk1         = PERIOD T |         |            |            |        |            
  IMEGRP         "registration_core_0_regis |         |            |            |        |            
  tration_core_0_USER_LOGIC_I_demo_low_leve |         |            |            |        |            
  l_i_i2c_video_programmer_i_i2c_clk1"      |         |            |            |        |            
      TS_registration_core_0_registration_c |         |            |            |        |            
  ore_0_USER_LOGIC_I_demo_low_level_i_clk_i |         |            |            |        |            
  nt         * 8 HIGH 50%                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A     |         N/A|         N/A|     N/A|         N/A
  pin" 10 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|          N/A|      9.975ns|            0|            0|            0|      2362510|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.956ns|      9.975ns|            0|            0|       431261|      1931249|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
|  TS_registration_core_0_regist|     10.000ns|      9.975ns|      7.135ns|            0|            0|      1927503|         3746|
|  ration_core_0_USER_LOGIC_I_de|             |             |             |             |             |             |             |
|  mo_low_level_i_clk_int       |             |             |             |             |             |             |             |
|   TS_registration_core_0_regis|     40.000ns|     28.540ns|          N/A|            0|            0|         2636|            0|
|   tration_core_0_USER_LOGIC_I_|             |             |             |             |             |             |             |
|   demo_low_level_i_dvi_pixel_c|             |             |             |             |             |             |             |
|   lk1                         |             |             |             |             |             |             |             |
|   TS_registration_core_0_regis|     80.000ns|      5.461ns|          N/A|            0|            0|         1110|            0|
|   tration_core_0_USER_LOGIC_I_|             |             |             |             |             |             |             |
|   demo_low_level_i_i2c_video_p|             |             |             |             |             |             |             |
|   rogrammer_i_i2c_clk1        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.


All signals are completely routed.


Total REAL time to PAR completion: 10 mins 5 secs 
Total CPU time to PAR completion: 10 mins 5 secs 

Peak Memory Usage:  732 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 70 errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1


Writing design to file blah.ncd





PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml blah.twx blah.ncd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/trce -e 3 -xml blah.twx
blah.ncd blah.pcf


Design file:              blah.ncd
Physical constraint file: blah.pcf
Device,speed:             xc5vsx50t,-1 (PRODUCTION 1.64 2008-12-19, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 70  Score: 69779

Constraints cover 2370682 paths, 0 nets, and 85011 connections

Design statistics:
   Minimum period:  28.540ns (Maximum frequency:  35.039MHz)
   Minimum input required time before clock:   3.342ns
   Minimum output required time after clock:   4.472ns


Analysis completed Tue Mar 31 13:37:39 2009
--------------------------------------------------------------------------------

Generating Report ...


Number of warnings: 0
Number of info messages: 2
Total time: 1 mins 59 secs 



xflow done!
touch __xps/blah_routed
xilperl /home/brandyn/Xilinx10.1i/EDK/data/fpga_impl/observe_par.pl -error no implementation/blah.par

********************************************************************************
WARNING: 2 constraints not met.
********************************************************************************

Analyzing implementation/blah.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut blah

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - Bitgen K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>

Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1

Opened constraints file blah.pcf.


Tue Mar 31 13:38:07 2009



INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_0' updated to placement 'RAMB36_X4Y12' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_1' updated to placement 'RAMB36_X3Y12' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_2' updated to placement 'RAMB36_X3Y13' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_3' updated to placement 'RAMB36_X1Y13' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_4' updated to placement 'RAMB36_X2Y13' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_5' updated to placement 'RAMB36_X3Y11' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_6' updated to placement 'RAMB36_X4Y14' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_7' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_8' updated to placement 'RAMB36_X3Y10' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_9' updated to placement 'RA
Running DRC.

INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p5_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.

INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p5_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_5_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p2_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p2_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_0_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h4_t_
   yb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h4_t_
   yb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h0_t_
   xb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h0_t_
   xb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Maddsub_smooth_prod_0_mult0000>:<DSP48E_DSP4
   8E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be
   tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p3_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p3_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p1_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p1_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_4_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Maddsub_smooth_prod_2_mult0000>:<DSP48E_DSP4
   8E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be
   tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p5_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p5_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p4_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p4_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_3_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h1_t_
   yb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h1_t_
   yb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p1_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p1_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_2_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p0_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p0_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p4_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p4_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p2_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p2_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h3_t_
   xb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h3_t_
   xb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_6_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_1_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p3_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p3_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Mmult_smooth_prod_1_mult0000>:<DSP48E_DSP48E
   >.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be tied
   GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p0_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p0_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "blah.bit".

Bitstream generation is complete.

MB36_X1Y10' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_10' updated to placement 'RAMB36_X2Y10' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_11' updated to placement 'RAMB36_X1Y12' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_12' updated to placement 'RAMB36_X4Y13' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_13' updated to placement 'RAMB36_X4Y10' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_14' updated to placement 'RAMB36_X2Y11' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_15' updated to placement 'RAMB36_X2Y14' from design.


*********************************************

Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   47.42 C, Min. Reading:   44.47 C, Max.
Reading:   47.91 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.467 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.
'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 17:21:56 2009
 make -f blah.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module
 windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.93 C, Min. Reading:   46.44 C, Max.
Reading:   48.41 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.467 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.
'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 17:24:41 2009
 make -f blah.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module
 windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

----------------------------------------------------------------------
----------------------------------------------------------------------
done.

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   47.42 C, Min. Reading:   45.95 C, Max.
Reading:   47.42 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 17:27:14 2009
 make -f blah.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   47.42 C, Min. Reading:   46.44 C, Max.
Reading:   47.91 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 17:54:17 2009
 make -f blah.make download started...



*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable

AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

   drivers. See Answer Record 22648.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

done.

Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.

Validating chain...
Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.93 C, Min. Reading:   46.44 C, Max.
Reading:   47.42 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 17:56:23 2009
 make -f blah.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.

Elapsed time =      0 sec.

Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.44 C, Min. Reading:   45.95 C, Max.
Reading:   46.93 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

 Match_cycle = 2.
'5': Programmed successfully.

INFO:iMPACT - '5': Checking done pin....done.

Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 18:12:02 2009
 make -f blah.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module
 windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/vi
rtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

done.

Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   47.42 C, Min. Reading:   45.45 C, Max.
Reading:   47.42 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1

End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.
'5': Programmed successfully.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 18:29:39 2009
 make -f blah.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.


----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   47.42 C, Min. Reading:   45.95 C, Max.
Reading:   47.42 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.
'5': Programmed successfully.

Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 18:33:52 2009
 make -f blah.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xccace successfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      0 sec.

Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   47.42 C, Min. Reading:   45.95 C, Max.
Reading:   47.42 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0

Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 18:40:51 2009
 make -f blah.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.
Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

done.
Elapsed time =      0 sec.

Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.44 C, Min. Reading:   46.44 C, Max.
Reading:   47.42 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 18:43:24 2009
 make -f blah.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

done.

Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.44 C, Min. Reading:   45.45 C, Max.
Reading:   46.93 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 18:46:13 2009
 make -f blah.make download started...



*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.


----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.

Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.44 C, Min. Reading:   45.45 C, Max.
Reading:   46.44 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 18:48:15 2009
 make -f blah.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/da
ta/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.

Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.44 C, Min. Reading:   45.45 C, Max.
Reading:   46.44 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 19:02:52 2009
 make -f blah.make download started...

mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

mb-size registration_test/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   7658	    300	  20336	  28294	   6e86	registration_test/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb


Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15



INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.

Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

5: Device Temperature: Current Reading:   46.44 C, Min. Reading:   45.45 C, Max.
Reading:   47.42 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 19:03:49 2009
 make -f blah.make download started...



*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.

Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   45.95 C, Min. Reading:   45.45 C, Max.
Reading:   46.44 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 19:12:27 2009
 make -f blah.make download started...

****************************************************

Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vsx50tff1136-1 -lang vhdl   blah.mhs

WARNING: vhdl is not supported as a language.  Using usenglish.


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc5vsx50tff1136-1 -lang vhdl blah.mhs 


Parse blah.mhs ...

Read MPD definitions ...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb

  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb

Check platform address map ...

Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 29 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 30 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:registration_core_0 INSTANCE:registration_core -
   /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/pcores/registr
   ation_core_v1_00_a/data/registration_core_v2_1_0.mpd line 31 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB
   value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 4
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/
   data/plb_v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32
INFO:MDT - IPNAME:lmb_bram INSTANCE:bram_block -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00
   _a/data/bram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER
   C_MEMSIZE value to 0x10000

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:ilmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1

INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntl
   r_v2_10_a/data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding
   PARAMETER C_MASK value to 0x80000000

INFO:MDT - IPNAME:dlmb INSTANCE:lmb_v10 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/
   data/lmb_v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 55 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_
   00_a/data/xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a
   /data/xps_gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...

IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 - 2
master(s) : 4 slave(s)

IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 - 1
master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven
   to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven
   to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/brandyn/Documents/blah.mhs line 88 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data
   /mdm_v2_1_0.mpd line 196 - floating connection!

Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...


Modify defaults ...

Creating stub ...


Processing licensed instances ...

Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying (BBD-specified) netlist
files.

Managing cache ...

IPNAME:registration_core INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Copying cache implementation netlist

IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/brandyn/Documents/blah.mhs line 78 - Copying cache implementation netlist

IPNAME:microblaze INSTANCE:microblaze_0 - /home/brandyn/Documents/blah.mhs line
91 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/brandyn/Documents/blah.mhs line 104 -
Copying cache implementation netlist

IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - /home/brandyn/Documents/blah.mhs
line 118 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/brandyn/Documents/blah.mhs line 127 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - /home/brandyn/Documents/blah.mhs
line 134 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/brandyn/Documents/blah.mhs line 143 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module - /home/brandyn/Documents/blah.mhs line 150 -
Copying cache implementation netlist

IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/brandyn/Documents/blah.mhs line 163 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 - /home/brandyn/Documents/blah.mhs
line 178 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - /home/brandyn/Documents/blah.mhs line 193 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - /home/brandyn/Documents/blah.mhs line 111
- elaborating IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 1.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds


Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...

INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:registration_core_0 - /home/brandyn/Documents/blah.mhs line 47 -
Running XST synthesis

WARNING: vhdl is not supported as a language.  Using usenglish.


Running NGCBUILD ...

IPNAME:registration_core_0_wrapper INSTANCE:registration_core_0 -
/home/brandyn/Documents/blah.mhs line 47 - Running NGCBUILD

WARNING: vhdl is not supported as a language.  Using usenglish.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>



Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vsx50tff1136-1 -intstyle silent -sd .. registration_core_0_wrapper.ngc
../registration_core_0_wrapper.ngc


Reading NGO file
"/home/brandyn/Documents/implementation/registration_core_0_wrapper/registration
_core_0_wrapper.ngc" ...

Loading design module
"/home/brandyn/Documents/implementation/registration_core_0_wrapper/div1.ngc"...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../registration_core_0_wrapper.ngc" ...



Writing NGCBUILD log file "../registration_core_0_wrapper.blc"...

NGCBUILD done.


Rebuilding cache ...


Total run time: 1153.00 seconds

Running synthesis...

bash -c "cd synthesis; ./synthesis.sh"

xst -ifn blah_xst.scr -intstyle silent
Running XST synthesis ...

WARNING: vhdl is not supported as a language.  Using usenglish.

XST completed

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - ngcbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
</home/brandyn/Xilinx10.1i/ISE/data/ngcflow.csf>



Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngcbuild
./blah.ngc ../implementation/blah.ngc


Reading NGO file "/home/brandyn/Documents/synthesis/blah.ngc" ...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/blah.ngc" ...



Writing NGCBUILD log file "../implementation/blah.blc"...

NGCBUILD done.

*********************************************

Running Xilinx Implementation tools..
*********************************************
xilperl /home/brandyn/Xilinx10.1i/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc5vsx50tff1136-1 -implement xflow.opt blah.ngc

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - Xflow K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vsx50tff1136-1 -implement xflow.opt blah.ngc  
PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Using Flow File: /home/brandyn/Documents/implementation/fpga.flw 
Using Option File(s): 
 /home/brandyn/Documents/implementation/xflow.opt 

Creating Script File ... 


#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vsx50tff1136-1 -nt timestamp -bm blah.bmm
"/home/brandyn/Documents/implementation/blah.ngc" -uc blah.ucf blah.ngd 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - ngdbuild K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>


Command Line: /home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/ngdbuild -p
xc5vsx50tff1136-1 -nt timestamp -bm blah.bmm
/home/brandyn/Documents/implementation/blah.ngc -uc blah.ucf blah.ngd

Reading NGO file "/home/brandyn/Documents/implementation/blah.ngc" ...

Loading design module
"/home/brandyn/Documents/implementation/registration_core_0_wrapper.ngc"...

Loading design module
"/home/brandyn/Documents/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/microblaze_0_wrapper.ngc"...

Loading design module
"/home/brandyn/Documents/implementation/mb_plb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/ilmb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/dlmb_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/debug_module_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/brandyn/Documents/implementation/leds_8bit_wrapper.ngc"...
Gathering constraint information from source properties...

Done.


Applying constraints in "blah.ucf" to the design...

Resolving constraint associations...

Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMEGRP "USER_IO" TIG;>
   [blah.ucf(117)]: Unable to find an active 'TimeGrp' constraint named
   'USER_IO'.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_', used in period
   specification 'TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_', was
   traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_internal. The
   following new TNM groups and period specifications were generated at the
   DCM_ADV output(s): 
   CLK0: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_
   int = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t" TS_clock_generator...>

INFO:ConstraintSystem:178 - TNM
   'registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t', used in period specification
   'TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk
   _int', was traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_dvi. The following
   new TNM groups and period specifications were generated at the DCM_ADV
   output(s): 
   CLKDV: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_dvi_
   pixel_clk1 = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_dvi_pi
   xel_clk1" TS_r...>

INFO:ConstraintSystem:178 - TNM
   'registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk_in
   t', used in period specification
   'TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_clk
   _int', was traced into DCM_ADV instance
   registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/DCM_
   BASE_i2c. The following new TNM groups and period specifications were
   generated at the DCM_ADV output(s): 
   CLKDV: <TIMESPEC
   TS_registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_i2c_
   video_programmer_i_i2c_clk1 = PERIOD
   "registration_core_0_registration_core_0_USER_LOGIC_I_demo_low_level_i_i2c...
   >

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_vgain/v5.fi
   fo_18_36_inst.fifo_18_36_inst" of type "FIFO18_36".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_address/v5.
   fifo_18_36_inst.fifo_18_36_inst" of type "FIFO18_36".  This attribute will be
   ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "registration_core_0/USER_LOGIC_I/demo_low_level_i/FIFO_DUALCLOCK_value/v5.fi
   fo_18_inst.fifo_18_inst" of type "FIFO18".  This attribute will be ignored.

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_quotien
   t_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_upper_addsub/i_s
   ynth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_quotien
   t_collector/i_typical_case.i_addsub/i_vx5_sp3.i_casc_dsp48.i_lower_addsub/i_s
   ynth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_estimat
   or/i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive" of
   type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:440 - FF primitive
   'registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/regist
   ration_controller_i/registration_stage_i/gauss_elim_i/div/div/BU2/U0/i_synth_
   opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_fixed.i_fix_to_flt/
   i_fpo/FLT_PT_OP/SPEED_OP.FIX_TO_FLT_OP.FP_OP/ROUND/SINGLE_RND.RND/ff_co/YES_R
   EG.r.n.eOn.f' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_prescal
   er/i_virtex.i_many.i_cascmult[1].i_cascmult/i_synth_option.i_synth_model/opt_
   vx5.i_uniwrap/i_primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_prescal
   er/i_virtex.i_many.i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx5.i_uniwr
   ap/i_primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[0].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_p
   rimitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_extra_digits.i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i
   _primitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[0].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/i_synth_opt.i_nonzero_fract.i_synth/opt_high_radix.i_high_radix/i_iterati
   ve_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_pr
   imitive" of type "DSP48E".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.

WARNING:NgdBuild:478 - clock net
   registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute
   _affine_rst with clock driver
   registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute
   _affine_rst_BUFG drives no clock pins

WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  23

Writing NGD file "blah.ngd" ...


Writing NGDBUILD log file "blah.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o blah_map.ncd -w -pr b -ol high -timing -logic_opt on -xe n -t 1
-register_duplication -cm speed -ignore_keep_hierarchy -k 6 -lc off -power off
blah.ngd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - Map K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/data/Xdh_PrimTypeLib.xda> with local file
</home/brandyn/Xilinx10.1i/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vsx50tff1136-1".
WARNING:Map:236 - The MAP option, "-k" (MAP to Input Functions), will be 
   disabled for this architecture in the next software release.


Mapping design into LUTs...

Writing file blah_map.ngm...

Running directed packing...

Running delay-based LUT packing...

INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven packing...

Phase 1.1

Phase 1.1 (Checksum:3d1ba433) REAL time: 2 mins 23 secs 

Phase 2.7
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18


Phase 2.7 (Checksum:3d1ba433) REAL time: 2 mins 24 secs 

Phase 3.31
Phase 3.31 (Checksum:3d1c821b) REAL time: 2 mins 24 secs 

Phase 4.33

Phase 4.33 (Checksum:3d1c821b) REAL time: 3 mins 22 secs 

Phase 5.32

Phase 5.32 (Checksum:3d1c821b) REAL time: 3 mins 30 secs 

Phase 6.2



.....

Phase 6.2 (Checksum:3d2a5fc1) REAL time: 3 mins 38 secs 


...
...
...
...
...
...
...
...
...
...
...
..

........
........
........

Phase 7.30



######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 12
# Number of Global Clock Networks: 11
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "SRAM_CLK_FB" LOC = "IOB_X1Y71" ;
INST "sys_clk_pin" LOC = "IOB_X1Y69" ;
INST "VGA_PIXEL_CLK" LOC = "IOB_X1Y61" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst_BUFG" LOC = "BUFGCTRL_X0Y0" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/BUFG_i2c" LOC = "BUFGCTRL_X0Y1" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_dvi" LOC = "BUFGCTRL_X0Y2" ;
INST "VGA_PIXEL_CLK_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y3" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y4" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_inst" LOC = "BUFGCTRL_X0Y5" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/BUFG_sram" LOC = "BUFGCTRL_X0Y6" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk_BUFG" LOC = "BUFGCTRL_X0Y7" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_BUFG_for_CLKFBOUT.CLKFB_BUFG_INST" LOC = "BUFGCTRL_X0Y8" ;
INST "debug_module/debug_module/BUFG_DRCK" LOC = "BUFGCTRL_X0Y9" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk_BUFG" LOC = "BUFGCTRL_X0Y10" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_dvi" LOC = "DCM_ADV_X0Y0" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_internal" LOC = "DCM_ADV_X0Y1" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/DCM_BASE_sram" LOC = "DCM_ADV_X0Y2" ;
INST "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/DCM_BASE_i2c" LOC = "DCM_ADV_X0Y3" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst driven by BUFGCTRL_X0Y0
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb driven by BUFGCTRL_X0Y1
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb driven by BUFGCTRL_X0Y2
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0 ;

# VGA_PIXEL_CLK_BUFGP driven by BUFGCTRL_X0Y3
NET "VGA_PIXEL_CLK_BUFGP" TNM_NET = "TN_VGA_PIXEL_CLK_BUFGP" ;
TIMEGRP "TN_VGA_PIXEL_CLK_BUFGP" AREA_GROUP = "CLKAG_VGA_PIXEL_CLK_BUFGP" ;
AREA_GROUP "CLKAG_VGA_PIXEL_CLK_BUFGP" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# dlmb_port_BRAM_Clk driven by BUFGCTRL_X0Y4
NET "dlmb_port_BRAM_Clk" TNM_NET = "TN_dlmb_port_BRAM_Clk" ;
TIMEGRP "TN_dlmb_port_BRAM_Clk" AREA_GROUP = "CLKAG_dlmb_port_BRAM_Clk" ;
AREA_GROUP "CLKAG_dlmb_port_BRAM_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf driven by BUFGCTRL_X0Y5
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# SRAM_CLK_OBUF driven by BUFGCTRL_X0Y6
NET "SRAM_CLK_OBUF" TNM_NET = "TN_SRAM_CLK_OBUF" ;
TIMEGRP "TN_SRAM_CLK_OBUF" AREA_GROUP = "CLKAG_SRAM_CLK_OBUF" ;
AREA_GROUP "CLKAG_SRAM_CLK_OBUF" RANGE =   CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk driven by BUFGCTRL_X0Y7
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6> driven by BUFGCTRL_X0Y8
NET "clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" TNM_NET = "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
TIMEGRP "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" AREA_GROUP = "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
AREA_GROUP "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# microblaze_0_dbg_Dbg_Clk driven by BUFGCTRL_X0Y9
NET "microblaze_0_dbg_Dbg_Clk" TNM_NET = "TN_microblaze_0_dbg_Dbg_Clk" ;
TIMEGRP "TN_microblaze_0_dbg_Dbg_Clk" AREA_GROUP = "CLKAG_microblaze_0_dbg_Dbg_Clk" ;
AREA_GROUP "CLKAG_microblaze_0_dbg_Dbg_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk driven by BUFGCTRL_X0Y10
NET "registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" TNM_NET = "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" ;
TIMEGRP "TN_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" AREA_GROUP = "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" ;
AREA_GROUP "CLKAG_registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 12
Number of Global Clock Networks: 11

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      4 |      0 |      0 |      0 |      0 |     16 |      0 |      0 |      0 |      0 |     74 |   1544 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1425 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      1 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |      8 |     13 |dlmb_port_BRAM_Clk
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_dcm_fb
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_dvi_fb
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      7 |      1 |      0 |      0 |      4 |     16 |      0 |      0 |      0 |      0 |     82 |   2982 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     42 |    447 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    413 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |    155 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |VGA_PIXEL_CLK_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |     62 |   1059 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      8 |      8 |     26 |      0 |      0 |      0 |      0 |    492 |   1842 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1422 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      2 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      2 |     59 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      9 |      9 |     26 |      0 |      0 |      0 |      0 |    494 |   3323 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |     63 |    901 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |     12 |      0 |      0 |      0 |      0 |     58 |    545 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    364 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |     33 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     28 |VGA_PIXEL_CLK_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      0 |      2 |      0 |     15 |      0 |      0 |      0 |      0 |    145 |   1871 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      8 |      8 |     18 |      0 |      0 |      0 |      0 |    158 |   1956 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1038 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     42 |     83 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |VGA_PIXEL_CLK_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      8 |      8 |     18 |      0 |      0 |      0 |      0 |    200 |   3097 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     95 |    369 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    111 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |     66 |    781 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    479 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |VGA_PIXEL_CLK_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |    165 |   1788 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |     18 |     31 |      0 |      0 |      0 |      0 |    114 |   1997 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    985 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |      1 |dlmb_port_BRAM_Clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |VGA_PIXEL_CLK_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |     18 |     31 |      0 |      0 |      0 |      0 |    118 |   3003 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      1 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |    108 |   1291 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    426 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     35 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |     31 |microblaze_0_dbg_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |      1 |dlmb_port_BRAM_Clk
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     21 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/dvi_pixel_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |    146 |   1805 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |     32 |      0 |      0 |      0 |      2 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |     21 |      0 |      0 |      0 |      0 |    358 |   1912 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    499 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      4 |     21 |      0 |      0 |      0 |      0 |    358 |   2412 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      1 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      9 |      0 |      0 |      0 |      0 |    204 |    925 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/i2c_video_programmer_i/i2c_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |dlmb_port_BRAM_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      9 |      0 |      0 |      0 |      0 |    204 |    955 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |   2400 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |     66 |    716 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     38 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      4 |      0 |      0 |      0 |      0 |     66 |    754 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |   1760 |   2560 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     20 |     25 |      0 |      0 |      0 |      0 |      0 |     24 |    300 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/clk_intbuf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/compute_affine_rst
      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |dlmb_port_BRAM_Clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     21 |     25 |      0 |      0 |      0 |      0 |      0 |     24 |    304 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 7.30 (Checksum:3d2a5fc1) REAL time: 4 mins 46 secs 

Phase 8.3

Phase 8.3 (Checksum:3d2a5fc1) REAL time: 4 mins 47 secs 

Phase 9.5
Phase 9.5 (Checksum:3d2a5fc1) REAL time: 4 mins 48 secs 

Phase 10.8

...
...
..
...
..
...
..
...
..
..
..
.

.....
........
.........
........
.........
...

..
...

......
...
......
....
....
...
.....
..
.......
........

.......
..
......

.......
...
.....

.......
...
.....

Phase 10.8 (Checksum:bec79d1e) REAL time: 6 mins 58 secs 

Phase 11.29
Phase 11.29 (Checksum:bec79d1e) REAL time: 6 mins 58 secs 

Phase 12.5

Phase 12.5 (Checksum:bec79d1e) REAL time: 7 mins 

Phase 13.18

Phase 13.18 (Checksum:bfefb6b5) REAL time: 12 mins 58 secs 

Phase 14.5

Phase 14.5 (Checksum:bfefb6b5) REAL time: 13 mins 

Phase 15.34

Phase 15.34 (Checksum:bfefb6b5) REAL time: 13 mins 2 secs 


REAL time consumed by placer: 13 mins 3 secs 
CPU  time consumed by placer: 13 mins 3 secs 
Invoking physical synthesis ...

..
..

Physical synthesis completed.


Design Summary:
Number of errors:      0
Number of warnings:   82
Slice Logic Utilization:
  Number of Slice Registers:                16,286 out of  32,640   49%
    Number used as Flip Flops:              16,284
    Number used as Latches:                      1
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                     14,462 out of  32,640   44%
    Number used as logic:                   13,143 out of  32,640   40%
      Number using O6 output only:          11,927
      Number using O5 output only:             175
      Number using O5 and O6:                1,041
    Number used as Memory:                   1,020 out of  12,480    8%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           956
        Number using O6 output only:           955
        Number using O5 output only:             1
    Number used as exclusive route-thru:       299
  Number of route-thrus:                       659 out of  65,280    1%
    Number using O6 output only:               439
    Number using O5 output only:               193
    Number using O5 and O6:                     27

Slice Logic Distribution:
  Number of occupied Slices:                 6,046 out of   8,160   74%
  Number of LUT Flip Flop pairs used:       18,785
    Number with an unused Flip Flop:         2,499 out of  18,785   13%
    Number with an unused LUT:               4,323 out of  18,785   23%
    Number of fully used LUT-FF pairs:      11,963 out of  18,785   63%
    Number of unique control sets:             328
    Number of slice register sites lost
      to control set restrictions:             659 out of  32,640    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       106 out of     480   22%
    IOB Flip Flops:                            122

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      19 out of     132   14%
    Number using BlockRAM only:                 16
    Number using FIFO only:                      2
    Number using BlockRAM and FIFO:              1
    Total primitives used:
      Number of 36k BlockRAM used:              16
      Number of 18k BlockRAM used:               1
      Number of 18k FIFO used:                   3
    Total Memory used (KB):                    648 out of   4,752   13%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
  Number of BSCANs:                              1 out of       4   25%
  Number of DCM_ADVs:                            4 out of      12   33%
  Number of DSP48Es:                           155 out of     288   53%
  Number of PLL_ADVs:                            1 out of       6   16%

  Number of RPM macros:            2
Peak Memory Usage:  902 MB
Total REAL time to MAP completion:  15 mins 45 secs 
Total CPU time to MAP completion:   15 mins 44 secs 


Mapping completed.
See MAP report file "blah_map.mrp" for details.




#----------------------------------------------#
# Starting program par
# par -w -ol high -xe n -t 1 blah_map.ncd blah.ncd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - par K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </home/brandyn/Xilinx10.1i/EDK/data/parBmgr.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/data/parBmgr.acd>



Constraints file: blah.pcf.

Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)



Device speed data version:  "PRODUCTION 1.64 2008-12-19".




Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                          11 out of 32     34%
   Number of DCM_ADVs                        4 out of 12     33%
   Number of DSP48Es                       155 out of 288    53%
   Number of ILOGICs                        40 out of 560     7%
   Number of External IOBs                 106 out of 480    22%
      Number of LOCed IOBs                 106 out of 106   100%

   Number of OLOGICs                        84 out of 560    15%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    16 out of 132    12%
   Number of RAMBFIFO18s                     1 out of 132     1%
   Number of RAMBFIFO18_36s                  2 out of 132     1%
   Number of Slice Registers             16286 out of 32640  49%
      Number used as Flip Flops          16284
      Number used as Latches                 1
      Number used as LatchThrus              1

   Number of Slice LUTS                  14462 out of 32640  44%
   Number of Slice LUT-Flip Flop pairs   18785 out of 32640  57%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 mins 41 secs 
Finished initial Timing Analysis.  REAL time: 1 mins 42 secs 


Starting Router


Phase 1: 103568 unrouted;       REAL time: 1 mins 49 secs 


Phase 2: 72257 unrouted;       REAL time: 2 mins 3 secs 


Phase 3: 29796 unrouted;       REAL time: 2 mins 52 secs 


Phase 4: 29796 unrouted; (1098910)      REAL time: 3 mins 1 secs 


Phase 5: 29795 unrouted; (72957)      REAL time: 3 mins 18 secs 


Phase 6: 29800 unrouted; (71662)      REAL time: 3 mins 27 secs 


Phase 7: 0 unrouted; (71662)      REAL time: 4 mins 52 secs 


Updating file: blah.ncd with current fully routed design.


Phase 8: 0 unrouted; (71662)      REAL time: 5 mins 11 secs 


Phase 9: 0 unrouted; (70102)      REAL time: 5 mins 57 secs 


Phase 10: 0 unrouted; (70102)      REAL time: 7 mins 26 secs 


Updating file: blah.ncd with current fully routed design.


Phase 11: 0 unrouted; (69729)      REAL time: 8 mins 6 secs 


Phase 12: 0 unrouted; (69729)      REAL time: 8 mins 23 secs 

Phase 13: 0 unrouted; (69729)      REAL time: 8 mins 23 secs 


Phase 14: 0 unrouted; (69729)      REAL time: 9 mins 10 secs 


Total REAL time to Router completion: 9 mins 19 secs 
Total CPU time to Router completion: 9 mins 19 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/clk_intbuf |              |      |      |            |             |
|                     | BUFGCTRL_X0Y5| No   | 5017 |  0.522     |  2.036      |
+---------------------+--------------+------+------+------------+-------------+
| VGA_PIXEL_CLK_BUFGP | BUFGCTRL_X0Y3| No   |   43 |  0.223     |  1.857      |
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk | BUFGCTRL_X0Y4| No   |  823 |  0.528     |  2.027      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|                _Clk | BUFGCTRL_X0Y9| No   |   87 |  0.416     |  1.965      |
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/i2c_video_ |              |      |      |            |             |
|programmer_i/i2c_clk |              |      |      |            |             |
|                     | BUFGCTRL_X0Y7| No   |   24 |  0.099     |  1.815      |
+---------------------+--------------+------+------+------------+-------------+
|registration_core_0/ |              |      |      |            |             |
|registration_core_0/ |              |      |      |            |             |
|USER_LOGIC_I/demo_lo |              |      |      |            |             |
|w_level_i/dvi_pixel_ |              |      |      |            |             |
|                 clk |BUFGCTRL_X0Y10| No   |   38 |  0.271     |  1.900      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_dbg_Dbg |              |      |      |            |             |
|             _Update |         Local|      |   16 |  3.649     |  4.614      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 69729

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Try the Design Goal and Strategies for Timing Performance (In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.


INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TIMEGRP "SRAM_PORTS" OFFSET = OUT 3.29 ns | MAXDELAY|    -1.246ns|     4.536ns|      34|       30009
   AFTER COMP "sys_clk_pin"                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* TIMEGRP "SRAM_DATA" OFFSET = IN 1.9 ns BE | SETUP   |    -1.146ns|     3.046ns|      36|       39720
  FORE COMP "sys_clk_pin"                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |     0.029ns|     9.971ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_clk_int   | HOLD    |     0.238ns|            |       0|           0
         = PERIOD TIMEGRP         "registra |         |            |            |        |            
  tion_core_0_registration_core_0_USER_LOGI |         |            |            |        |            
  C_I_demo_low_level_i_clk_int"         TS_ |         |            |            |        |            
  clock_generator_0_clock_generator_0_PLL0_ |         |            |            |        |            
  CLK_OUT_0_ HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.117ns|     9.883ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD    |     0.366ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin         HIGH 50 |         |            |            |        |            
  %                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "VGA_IN_PORTS" OFFSET = IN 4 ns B | SETUP   |     0.905ns|     3.095ns|       0|           0
  EFORE COMP "VGA_PIXEL_CLK"                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TIMEGRP "SRAM_OE" OFFSET = OUT 3.25 ns AF | MAXDELAY|     1.453ns|     1.797ns|       0|           0
  TER COMP "sys_clk_pin"                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |     5.166ns|    19.336ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_dvi_pixel | HOLD    |     0.453ns|            |       0|           0
  _clk1         = PERIOD TIMEGRP         "r |         |            |            |        |            
  egistration_core_0_registration_core_0_US |         |            |            |        |            
  ER_LOGIC_I_demo_low_level_i_dvi_pixel_clk |         |            |            |        |            
  1"         TS_registration_core_0_registr |         |            |            |        |            
  ation_core_0_USER_LOGIC_I_demo_low_level_ |         |            |            |        |            
  i_clk_int         * 4 HIGH 50%            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "VGA_PIXEL_CLK_BUFGP/IBUFG" PERIOD =  | SETUP   |     6.286ns|     6.314ns|       0|           0
  12.6 ns HIGH 50%                          | HOLD    |     0.322ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_registration_core_0_registration_core_ | SETUP   |    76.168ns|     3.832ns|       0|           0
  0_USER_LOGIC_I_demo_low_level_i_i2c_video | HOLD    |     0.435ns|            |       0|           0
  _programmer_i_i2c_clk1         = PERIOD T |         |            |            |        |            
  IMEGRP         "registration_core_0_regis |         |            |            |        |            
  tration_core_0_USER_LOGIC_I_demo_low_leve |         |            |            |        |            
  l_i_i2c_video_programmer_i_i2c_clk1"      |         |            |            |        |            
      TS_registration_core_0_registration_c |         |            |            |        |            
  ore_0_USER_LOGIC_I_demo_low_level_i_clk_i |         |            |            |        |            
  nt         * 8 HIGH 50%                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A     |         N/A|         N/A|     N/A|         N/A
  pin" 10 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|          N/A|      9.971ns|            0|            0|            0|      2362510|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.883ns|      9.971ns|            0|            0|       431261|      1931249|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
|  TS_registration_core_0_regist|     10.000ns|      9.971ns|      4.834ns|            0|            0|      1927503|         3746|
|  ration_core_0_USER_LOGIC_I_de|             |             |             |             |             |             |             |
|  mo_low_level_i_clk_int       |             |             |             |             |             |             |             |
|   TS_registration_core_0_regis|     40.000ns|     19.336ns|          N/A|            0|            0|         2636|            0|
|   tration_core_0_USER_LOGIC_I_|             |             |             |             |             |             |             |
|   demo_low_level_i_dvi_pixel_c|             |             |             |             |             |             |             |
|   lk1                         |             |             |             |             |             |             |             |
|   TS_registration_core_0_regis|     80.000ns|      3.832ns|          N/A|            0|            0|         1110|            0|
|   tration_core_0_USER_LOGIC_I_|             |             |             |             |             |             |             |
|   demo_low_level_i_i2c_video_p|             |             |             |             |             |             |             |
|   rogrammer_i_i2c_clk1        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.


All signals are completely routed.

Total REAL time to PAR completion: 9 mins 39 secs 
Total CPU time to PAR completion: 9 mins 39 secs 

Peak Memory Usage:  720 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 70 errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1


Writing design to file blah.ncd





PAR done!




#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml blah.twx blah.ncd blah.pcf 
#----------------------------------------------#

WARNING: vhdl is not supported as a language.  Using usenglish.
Release 10.1.03 - Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/home/brandyn/Xilinx10.1i/ISE/bin/lin/unwrapped/trce -e 3 -xml blah.twx
blah.ncd blah.pcf


Design file:              blah.ncd
Physical constraint file: blah.pcf
Device,speed:             xc5vsx50t,-1 (PRODUCTION 1.64 2008-12-19, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 70  Score: 69729

Constraints cover 2370572 paths, 0 nets, and 85021 connections

Design statistics:
   Minimum period:  19.336ns (Maximum frequency:  51.717MHz)
   Minimum input required time before clock:   3.095ns
   Minimum output required time after clock:   4.536ns


Analysis completed Tue Mar 31 20:15:15 2009
--------------------------------------------------------------------------------

Generating Report ...


Number of warnings: 0
Number of info messages: 2
Total time: 1 mins 57 secs 



xflow done!
touch __xps/blah_routed
xilperl /home/brandyn/Xilinx10.1i/EDK/data/fpga_impl/observe_par.pl -error no implementation/blah.par

********************************************************************************
WARNING: 2 constraints not met.
********************************************************************************

Analyzing implementation/blah.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut blah

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - Bitgen K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file
</home/brandyn/Xilinx10.1i/EDK/virtex5/data/virtex5.acd> with local file
</home/brandyn/Xilinx10.1i/ISE/virtex5/data/virtex5.acd>

Loading device for application Rf_Device from file '5vsx50t.nph' in environment
/home/brandyn/Xilinx10.1i/ISE:/home/brandyn/Xilinx10.1i/EDK.

   "blah" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1

Opened constraints file blah.pcf.


Tue Mar 31 20:15:43 2009



INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_0' updated to placement 'RAMB36_X4Y13' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_1' updated to placement 'RAMB36_X4Y12' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_2' updated to placement 'RAMB36_X3Y10' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_3' updated to placement 'RAMB36_X3Y11' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_4' updated to placement 'RAMB36_X3Y13' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_5' updated to placement 'RAMB36_X1Y12' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_6' updated to placement 'RAMB36_X2Y13' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_7' updated to placement 'RAMB36_X1Y13' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_8' updated to placement 'RAMB36_X4Y9' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_9' updated to placement 'RAM
Running DRC.

INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p5_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.

INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p5_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_5_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p2_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p2_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_0_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h4_t_
   yb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h4_t_
   yb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h0_t_
   xb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h0_t_
   xb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Maddsub_smooth_prod_0_mult0000>:<DSP48E_DSP4
   8E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be
   tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p3_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p3_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p1_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p1_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_4_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Maddsub_smooth_prod_2_mult0000>:<DSP48E_DSP4
   8E>.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be
   tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p5_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p5_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p4_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p4_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_3_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h1_t_
   yb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h1_t_
   yb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p1_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p1_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_2_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p0_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p0_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p4_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h1_t_
   p4_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p2_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h3_t_
   p2_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h3_t_
   xb_mult0000_submult_0>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/unscale_h_matrix_i/Mmult_h3_t_
   xb_mult0000_submult_1>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0
   the CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_6_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1503 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/gauss_elim_i/Mmult_new_aug_del
   ay0_1_mult0000_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute AREG is
   set 0 the CEA1 and CEA2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p3_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h4_t_
   p3_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   smooth_stage_i/smooth_conv_3x3_i/Mmult_smooth_prod_1_mult0000>:<DSP48E_DSP48E
   >.  When DSP48E attribute BREG is set 0 the CEB1 and CEB2 pins should be tied
   GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p0_wire_submult_01>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
INFO:PhysDesignRules:1507 - Dangling pins on
   block:<registration_core_0/registration_core_0/USER_LOGIC_I/demo_low_level_i/
   registration_controller_i/registration_stage_i/compose_h_matrix_i/Mmult_h0_t_
   p0_wire_submult_11>:<DSP48E_DSP48E>.  When DSP48E attribute BREG is set 0 the
   CEB1 and CEB2 pins should be tied GND to save power.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "blah.bit".

Bitstream generation is complete.

B36_X3Y9' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_10' updated to placement 'RAMB36_X2Y10' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_11' updated to placement 'RAMB36_X2Y11' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_12' updated to placement 'RAMB36_X3Y12' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_13' updated to placement 'RAMB36_X2Y12' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_14' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb36_15' updated to placement 'RAMB36_X2Y14' from design.


mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

mb-size registration_test/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   7658	    300	  20336	  28294	   6e86	registration_test/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb


Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport0).

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.

Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.93 C, Min. Reading:   44.96 C, Max.
Reading:   47.91 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

'5': Programmed successfully.
Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Tue Mar 31 20:18:35 2009
 make -f blah.make download started...

mb-gcc -Os /home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/registration_core.c  -o registration_test/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,registration_test/registration_test_linker_script.ld     -I./microblaze_0/include/  -I/home/brandyn/Xilinx10.1i/edk_user_repository/MyProcessorIPLib/drivers/registration_core_v1_00_a/src/  -L./microblaze_0/lib/  \
	  

mb-size registration_test/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   7630	    300	  20340	  28270	   6e6e	registration_test/executable.elf

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit blah.mhs  -pe microblaze_0 registration_test/executable.elf  \
	-bt implementation/blah.bit -o implementation/download.bit

WARNING: vhdl is not supported as a language.  Using usenglish.


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File blah.mhs...
WARNING:MDT - Use of repository located at
   /home/brandyn/Xilinx10.1i/edk_user_repository/ (equivalent of
   $XILINX_EDK/../edk_user_repository) is now deprecated. Is is recommended that
   you use Global Search Path preference to specify search paths that apply to
   all the projects

Overriding IP level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /home/brandyn/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10
   _d/data/microblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xc2000000-0xc200ffff) registration_core_0	mb_plb


Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file registration_test/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/blah_bd -bt implementation/blah.bit  -bd
registration_test/executable.elf tag microblaze_0  -o b
implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

WARNING: vhdl is not supported as a language.  Using usenglish.

Release 10.1.03 - iMPACT K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78418001 key.
Reusing FC418001 key.
 OS platform = i686.

Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 79418001 key.
Reusing FD418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7A418001 key.
Reusing FE418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.24-22-generic.
Cable connection failed.
Reusing 7B418001 key.
Reusing FF418001 key.
 OS platform = i686.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.24-22-generic.

WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

Cable connection failed.
Reusing A0418001 key.
Reusing 24418001 key.
 OS platform = i686.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /home/brandyn/Xilinx10.1i/ISE/bin/lin/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 150 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /home/brandyn/Xilinx10.1i/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vsx50t, Version : 1

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/virtex5/data/xc5vsx50t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vsx50t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /home/brandyn/Xilinx10.1i/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vsx50t successfully.

Maximum TCK operating frequency for this device chain: 10000000.

Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   46.93 C, Min. Reading:   45.95 C, Max.
Reading:   46.93 C

5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.470 V, Min. Reading:   2.470 V, Max.
Reading:   2.473 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.

Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.
'5': Programmed successfully.

Elapsed time =      8 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

