/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  reg [10:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_34z;
  wire [9:0] celloutsig_0_35z;
  wire [4:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [19:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [16:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [3:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [19:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = ~(celloutsig_1_6z[3] | celloutsig_1_3z[0]);
  assign celloutsig_0_6z = ~(celloutsig_0_4z[1] | celloutsig_0_3z[0]);
  assign celloutsig_0_9z = ~(celloutsig_0_4z[0] | celloutsig_0_7z[1]);
  assign celloutsig_0_10z = ~(celloutsig_0_0z[2] | celloutsig_0_3z[1]);
  assign celloutsig_1_0z = in_data[107] ^ in_data[126];
  assign celloutsig_1_7z = celloutsig_1_3z[1] ^ celloutsig_1_3z[6];
  assign celloutsig_1_17z = celloutsig_1_15z[10] ^ celloutsig_1_2z[2];
  assign celloutsig_1_13z = celloutsig_1_5z[9:5] + { celloutsig_1_3z[6:3], celloutsig_1_7z };
  assign celloutsig_1_19z = celloutsig_1_2z + celloutsig_1_5z[5:2];
  assign celloutsig_0_7z = in_data[79:72] + { celloutsig_0_2z[8:6], celloutsig_0_3z };
  assign celloutsig_0_18z = { celloutsig_0_5z[17:12], celloutsig_0_9z } + celloutsig_0_2z[7:1];
  assign celloutsig_0_23z = { celloutsig_0_7z[2:0], celloutsig_0_22z, celloutsig_0_9z } + celloutsig_0_14z[4:0];
  assign celloutsig_0_35z = { celloutsig_0_4z[1:0], celloutsig_0_0z, celloutsig_0_23z } & { celloutsig_0_34z[3:1], celloutsig_0_18z };
  assign celloutsig_1_6z = { celloutsig_1_2z[3:1], celloutsig_1_0z } & celloutsig_1_5z[16:13];
  assign celloutsig_0_5z = { celloutsig_0_1z[1:0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } & { in_data[82:69], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_19z = { in_data[12:8], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_10z } & { celloutsig_0_18z, celloutsig_0_1z };
  assign celloutsig_1_15z = { in_data[142:139], celloutsig_1_13z, celloutsig_1_9z } / { 1'h1, celloutsig_1_5z[17:2] };
  assign celloutsig_1_1z = in_data[112:102] >= in_data[131:121];
  assign celloutsig_1_4z = celloutsig_1_0z & ~(celloutsig_1_3z[1]);
  assign celloutsig_1_12z = celloutsig_1_10z[0] & ~(celloutsig_1_6z[2]);
  assign celloutsig_0_13z = celloutsig_0_9z & ~(celloutsig_0_0z[0]);
  assign celloutsig_0_15z = celloutsig_0_9z & ~(celloutsig_0_13z);
  assign celloutsig_0_22z = in_data[61] & ~(celloutsig_0_16z[2]);
  assign celloutsig_0_0z = - in_data[18:16];
  assign celloutsig_0_4z = - celloutsig_0_1z[3:1];
  assign celloutsig_1_3z = - in_data[116:107];
  assign celloutsig_1_5z = - { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_9z = - { celloutsig_1_5z[6:3], celloutsig_1_2z };
  assign celloutsig_1_10z = - { celloutsig_1_9z[6:1], celloutsig_1_2z };
  assign celloutsig_0_1z = - { in_data[28], celloutsig_0_0z };
  assign celloutsig_0_14z = - celloutsig_0_5z[10:3];
  assign celloutsig_0_3z = - celloutsig_0_2z[6:2];
  assign celloutsig_0_34z = - celloutsig_0_19z[7:3];
  assign celloutsig_1_8z = & in_data[149:138];
  assign celloutsig_0_12z = { celloutsig_0_3z[4:2], 1'h0 } >> celloutsig_0_7z[6:3];
  assign celloutsig_0_16z = { celloutsig_0_3z[3:0], celloutsig_0_1z } >> { celloutsig_0_3z[3:0], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_18z = { in_data[144:142], celloutsig_1_1z, celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_1z } - { celloutsig_1_5z[8:5], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_14z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_2z = 4'h0;
    else if (clkin_data[64]) celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_2z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_2z = in_data[63:53];
  assign { out_data[139:128], out_data[99:96], out_data[36:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
