# Generated by Yosys 0.8+17 (git sha1 11c8a9e, clang 3.8.0-2ubuntu4 -fPIC -Os)

.model mips_16
.inputs clk rst
.outputs pc[0] pc[1] pc[2] pc[3] pc[4] pc[5] pc[6] pc[7]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=IF_stage_inst.pc[1] I1=$false I2=$false I3=$false O=$abc$3815$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$false I1=$true I2=IF_stage_inst.pc[0] I3=$false O=$techmap\IF_stage_inst.$0\pc[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16.v:46|/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=IF_stage_inst.pc[0] CO=$auto$alumacc.cc:474:replace_alu$345.C[2] I0=$false I1=IF_stage_inst.pc[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16.v:46|/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=IF_stage_inst.pc[2] I3=$auto$alumacc.cc:474:replace_alu$345.C[2] O=$techmap\IF_stage_inst.$0\pc[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16.v:46|/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$345.C[2] CO=$auto$alumacc.cc:474:replace_alu$345.C[3] I0=$false I1=IF_stage_inst.pc[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16.v:46|/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=IF_stage_inst.pc[3] I3=$auto$alumacc.cc:474:replace_alu$345.C[3] O=$techmap\IF_stage_inst.$0\pc[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16.v:46|/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$345.C[3] CO=$auto$alumacc.cc:474:replace_alu$345.C[4] I0=$false I1=IF_stage_inst.pc[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16.v:46|/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=IF_stage_inst.pc[4] I3=$auto$alumacc.cc:474:replace_alu$345.C[4] O=$techmap\IF_stage_inst.$0\pc[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16.v:46|/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$345.C[4] CO=$auto$alumacc.cc:474:replace_alu$345.C[5] I0=$false I1=IF_stage_inst.pc[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16.v:46|/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=IF_stage_inst.pc[5] I3=$auto$alumacc.cc:474:replace_alu$345.C[5] O=$techmap\IF_stage_inst.$0\pc[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16.v:46|/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$345.C[5] CO=$auto$alumacc.cc:474:replace_alu$345.C[6] I0=$false I1=IF_stage_inst.pc[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16.v:46|/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=IF_stage_inst.pc[6] I3=$auto$alumacc.cc:474:replace_alu$345.C[6] O=$techmap\IF_stage_inst.$0\pc[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16.v:46|/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$345.C[6] CO=$auto$alumacc.cc:474:replace_alu$345.C[7] I0=$false I1=IF_stage_inst.pc[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16.v:46|/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=IF_stage_inst.pc[7] I3=$auto$alumacc.cc:474:replace_alu$345.C[7] O=$techmap\IF_stage_inst.$0\pc[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16.v:46|/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_DFFR C=clk D=$techmap\IF_stage_inst.$0\pc[7:0][0] Q=IF_stage_inst.pc[0] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16.v:46|/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:29|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFER C=clk D=$abc$3815$n1 E=IF_stage_inst.pc[0] Q=IF_stage_inst.pc[1] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16.v:46|/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:29|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFR C=clk D=$techmap\IF_stage_inst.$0\pc[7:0][2] Q=IF_stage_inst.pc[2] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16.v:46|/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:29|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$techmap\IF_stage_inst.$0\pc[7:0][3] Q=IF_stage_inst.pc[3] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16.v:46|/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:29|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$techmap\IF_stage_inst.$0\pc[7:0][4] Q=IF_stage_inst.pc[4] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16.v:46|/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:29|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$techmap\IF_stage_inst.$0\pc[7:0][5] Q=IF_stage_inst.pc[5] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16.v:46|/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:29|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$techmap\IF_stage_inst.$0\pc[7:0][6] Q=IF_stage_inst.pc[6] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16.v:46|/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:29|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=$techmap\IF_stage_inst.$0\pc[7:0][7] Q=IF_stage_inst.pc[7] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16.v:46|/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:29|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.names clk EX_stage_inst.clk
1 1
.names rst EX_stage_inst.rst
1 1
.names clk ID_stage_inst.clk
1 1
.names rst ID_stage_inst.rst
1 1
.names clk IF_stage_inst.clk
1 1
.names clk IF_stage_inst.imem.clk
1 1
.names IF_stage_inst.pc[0] IF_stage_inst.imem.pc[0]
1 1
.names IF_stage_inst.pc[1] IF_stage_inst.imem.pc[1]
1 1
.names IF_stage_inst.pc[2] IF_stage_inst.imem.pc[2]
1 1
.names IF_stage_inst.pc[3] IF_stage_inst.imem.pc[3]
1 1
.names IF_stage_inst.pc[4] IF_stage_inst.imem.pc[4]
1 1
.names IF_stage_inst.pc[5] IF_stage_inst.imem.pc[5]
1 1
.names IF_stage_inst.pc[6] IF_stage_inst.imem.pc[6]
1 1
.names IF_stage_inst.pc[7] IF_stage_inst.imem.pc[7]
1 1
.names IF_stage_inst.pc[0] IF_stage_inst.imem.rom_addr[0]
1 1
.names IF_stage_inst.pc[1] IF_stage_inst.imem.rom_addr[1]
1 1
.names IF_stage_inst.pc[2] IF_stage_inst.imem.rom_addr[2]
1 1
.names IF_stage_inst.pc[3] IF_stage_inst.imem.rom_addr[3]
1 1
.names IF_stage_inst.pc[4] IF_stage_inst.imem.rom_addr[4]
1 1
.names IF_stage_inst.pc[5] IF_stage_inst.imem.rom_addr[5]
1 1
.names IF_stage_inst.pc[6] IF_stage_inst.imem.rom_addr[6]
1 1
.names IF_stage_inst.pc[7] IF_stage_inst.imem.rom_addr[7]
1 1
.names rst IF_stage_inst.rst
1 1
.names clk MEM_stage_inst.clk
1 1
.names clk MEM_stage_inst.dmem.clk
1 1
.names rst MEM_stage_inst.rst
1 1
.names IF_stage_inst.pc[0] pc[0]
1 1
.names IF_stage_inst.pc[1] pc[1]
1 1
.names IF_stage_inst.pc[2] pc[2]
1 1
.names IF_stage_inst.pc[3] pc[3]
1 1
.names IF_stage_inst.pc[4] pc[4]
1 1
.names IF_stage_inst.pc[5] pc[5]
1 1
.names IF_stage_inst.pc[6] pc[6]
1 1
.names IF_stage_inst.pc[7] pc[7]
1 1
.names clk register_file_inst.clk
1 1
.names rst register_file_inst.rst
1 1
.end
