<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Voltage Level Configuration Register - configuration_dedicated_io_bank</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Voltage Level Configuration Register - configuration_dedicated_io_bank</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___g_r_p.html">Component : ALT_PINMUX_DCTD_IO_GRP</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register is used to control the voltage select for all dedicated IO.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[1:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO">Voltage select</a> </td></tr>
<tr>
<td align="left">[7:2] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2</a> </td></tr>
<tr>
<td align="left">[9:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO">Voltage select</a> </td></tr>
<tr>
<td align="left">[31:10] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Voltage select - VOLTAGE_SEL_PERI_IO </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd71d1eb42ff7edc99ca5ce4ef296ff67"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO"></a></p>
<p>Configuration bits for voltage select. This only affects peripheral IO (exclude CLK and RST IO).</p>
<p>00 : 3.0V operation</p>
<p>01 : 1.8V operation</p>
<p>10 : 2.5V operation</p>
<p>11 : RSVD</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga682559707dc6a707d42aea52f7ad377c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga682559707dc6a707d42aea52f7ad377c">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga682559707dc6a707d42aea52f7ad377c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36722b3d38578c7accc532257bd05db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga36722b3d38578c7accc532257bd05db4">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga36722b3d38578c7accc532257bd05db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga864c5510af80533f95090d6f3fa16b47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga864c5510af80533f95090d6f3fa16b47">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga864c5510af80533f95090d6f3fa16b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8de74c020f291bc8a639ab35b3f7b35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#gaf8de74c020f291bc8a639ab35b3f7b35">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO_SET_MSK</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="separator:gaf8de74c020f291bc8a639ab35b3f7b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9520ac7ac13975d08090999ded7a835e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga9520ac7ac13975d08090999ded7a835e">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO_CLR_MSK</a>&#160;&#160;&#160;0xfffffffc</td></tr>
<tr class="separator:ga9520ac7ac13975d08090999ded7a835e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d43341d05e1d4823256528619529132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga8d43341d05e1d4823256528619529132">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8d43341d05e1d4823256528619529132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284db3d7d04fa6a5d51e5d333b00dc26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga284db3d7d04fa6a5d51e5d333b00dc26">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000003) &gt;&gt; 0)</td></tr>
<tr class="separator:ga284db3d7d04fa6a5d51e5d333b00dc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga278608264aa424418520b0d88205c338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga278608264aa424418520b0d88205c338">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000003)</td></tr>
<tr class="separator:ga278608264aa424418520b0d88205c338"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_7to2 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2250ed63be4e318812947ae890f89f9a"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6a39135a0ba78f4b190fa9d679dfbfd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga6a39135a0ba78f4b190fa9d679dfbfd1">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga6a39135a0ba78f4b190fa9d679dfbfd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37ed5a28ca4027a0e3929c4c7ccd24dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga37ed5a28ca4027a0e3929c4c7ccd24dc">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga37ed5a28ca4027a0e3929c4c7ccd24dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245449aae7c42ea6494854f88a4aa0da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga245449aae7c42ea6494854f88a4aa0da">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga245449aae7c42ea6494854f88a4aa0da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e67023d192c06f42520f829a47ad85d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga5e67023d192c06f42520f829a47ad85d">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2_SET_MSK</a>&#160;&#160;&#160;0x000000fc</td></tr>
<tr class="separator:ga5e67023d192c06f42520f829a47ad85d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108fddbc1fbda96f764562663fa74ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga108fddbc1fbda96f764562663fa74ae3">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2_CLR_MSK</a>&#160;&#160;&#160;0xffffff03</td></tr>
<tr class="separator:ga108fddbc1fbda96f764562663fa74ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45ac791ad12440963507b843d685f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#gae45ac791ad12440963507b843d685f86">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae45ac791ad12440963507b843d685f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac223bc260a67737d36937b19b13c403e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#gac223bc260a67737d36937b19b13c403e">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000fc) &gt;&gt; 2)</td></tr>
<tr class="separator:gac223bc260a67737d36937b19b13c403e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad15f2784cfb022f872c9530b022c88d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#gad15f2784cfb022f872c9530b022c88d1">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x000000fc)</td></tr>
<tr class="separator:gad15f2784cfb022f872c9530b022c88d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Voltage select - VOLTAGE_SEL_CLKRST_IO </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd1f7b2fd2134daed6d858b4c26a735e0"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO"></a></p>
<p>Configuration bits for voltage select. This only affects CLK and RST IO.</p>
<p>00 : 3.0V operation</p>
<p>01 : 1.8V operation</p>
<p>10 : 2.5V operation</p>
<p>11 : RSVD</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga41300a2487788c20a7ea22a74681918a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga41300a2487788c20a7ea22a74681918a">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga41300a2487788c20a7ea22a74681918a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga645a54f556d7daa5ffec83b26e0be438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga645a54f556d7daa5ffec83b26e0be438">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga645a54f556d7daa5ffec83b26e0be438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada79fec6cdb54b75802d98ed80a6d9d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#gada79fec6cdb54b75802d98ed80a6d9d8">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gada79fec6cdb54b75802d98ed80a6d9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d6c31d5f1861b9e871260c9ca8a2fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga4d6c31d5f1861b9e871260c9ca8a2fe6">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO_SET_MSK</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr class="separator:ga4d6c31d5f1861b9e871260c9ca8a2fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeacf16fb97c31b6e368f695d265af150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#gaeacf16fb97c31b6e368f695d265af150">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO_CLR_MSK</a>&#160;&#160;&#160;0xfffffcff</td></tr>
<tr class="separator:gaeacf16fb97c31b6e368f695d265af150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b18a14461aae7dd582c37a806947dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga1b18a14461aae7dd582c37a806947dd9">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1b18a14461aae7dd582c37a806947dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace84bfe08766dea6639ba25a28f0d1be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#gace84bfe08766dea6639ba25a28f0d1be">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000300) &gt;&gt; 8)</td></tr>
<tr class="separator:gace84bfe08766dea6639ba25a28f0d1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5953aeb149d991c26f5a354799a4fa17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga5953aeb149d991c26f5a354799a4fa17">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000300)</td></tr>
<tr class="separator:ga5953aeb149d991c26f5a354799a4fa17"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_31to10 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp13a5a85494d3eace563ac9ef043bf6b3"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9bc479ed1c10ad5a2efd0480d0980052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga9bc479ed1c10ad5a2efd0480d0980052">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga9bc479ed1c10ad5a2efd0480d0980052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bec9d7bd7dc85cb2d4ab869c51175e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga8bec9d7bd7dc85cb2d4ab869c51175e5">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga8bec9d7bd7dc85cb2d4ab869c51175e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ba1cd3ed1fbd5620fe359569f8d8fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#gac4ba1cd3ed1fbd5620fe359569f8d8fc">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10_WIDTH</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gac4ba1cd3ed1fbd5620fe359569f8d8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394d802b430435ccd3cb964e8fc1815a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga394d802b430435ccd3cb964e8fc1815a">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10_SET_MSK</a>&#160;&#160;&#160;0xfffffc00</td></tr>
<tr class="separator:ga394d802b430435ccd3cb964e8fc1815a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b95c668084b9b4657a39406af2c89e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga8b95c668084b9b4657a39406af2c89e3">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10_CLR_MSK</a>&#160;&#160;&#160;0x000003ff</td></tr>
<tr class="separator:ga8b95c668084b9b4657a39406af2c89e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga059a19a931e22184922c87ef4b9c71cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga059a19a931e22184922c87ef4b9c71cd">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga059a19a931e22184922c87ef4b9c71cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7e9547af351f7637083fbf3ee3e459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#gacf7e9547af351f7637083fbf3ee3e459">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xfffffc00) &gt;&gt; 10)</td></tr>
<tr class="separator:gacf7e9547af351f7637083fbf3ee3e459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53c42994e1b08a333d8afa5ae326f16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga53c42994e1b08a333d8afa5ae326f16e">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0xfffffc00)</td></tr>
<tr class="separator:ga53c42994e1b08a333d8afa5ae326f16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k__s">ALT_PINMUX_DCTD_IO_CFG_BANK_s</a></td></tr>
<tr class="separator:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf1b9309aa654ba4521147573140d65cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#gaf1b9309aa654ba4521147573140d65cb">ALT_PINMUX_DCTD_IO_CFG_BANK_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaf1b9309aa654ba4521147573140d65cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf762614e70eb9ee78c275717b08d766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#gabf762614e70eb9ee78c275717b08d766">ALT_PINMUX_DCTD_IO_CFG_BANK_OFST</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:gabf762614e70eb9ee78c275717b08d766"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga06eea860bb3030723751f24a4dfd476e"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k__s">ALT_PINMUX_DCTD_IO_CFG_BANK_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga06eea860bb3030723751f24a4dfd476e">ALT_PINMUX_DCTD_IO_CFG_BANK_t</a></td></tr>
<tr class="separator:ga06eea860bb3030723751f24a4dfd476e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k__s" id="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_PINMUX_DCTD_IO_CFG_BANK_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html">ALT_PINMUX_DCTD_IO_CFG_BANK</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac213ec38b20b582e35bfaede383b2f1d"></a>uint32_t</td>
<td class="fieldname">
VOLTAGE_SEL_PERI_IO: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO">Voltage select</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3db974d93075a50b3875cdc6d0c0ccfd"></a>const uint32_t</td>
<td class="fieldname">
Reserved_7to2: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a86178952c1e7375487fc3cd72a684442"></a>uint32_t</td>
<td class="fieldname">
VOLTAGE_SEL_CLKRST_IO: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO">Voltage select</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a061cd1f54c1464bdcbd1d19dd585fa2e"></a>const uint32_t</td>
<td class="fieldname">
Reserved_31to10: 22</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga682559707dc6a707d42aea52f7ad377c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga36722b3d38578c7accc532257bd05db4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga864c5510af80533f95090d6f3fa16b47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf8de74c020f291bc8a639ab35b3f7b35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO_SET_MSK&#160;&#160;&#160;0x00000003</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9520ac7ac13975d08090999ded7a835e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO_CLR_MSK&#160;&#160;&#160;0xfffffffc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8d43341d05e1d4823256528619529132"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga284db3d7d04fa6a5d51e5d333b00dc26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000003) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga278608264aa424418520b0d88205c338"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_PERI_IO</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6a39135a0ba78f4b190fa9d679dfbfd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga37ed5a28ca4027a0e3929c4c7ccd24dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga245449aae7c42ea6494854f88a4aa0da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5e67023d192c06f42520f829a47ad85d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2_SET_MSK&#160;&#160;&#160;0x000000fc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga108fddbc1fbda96f764562663fa74ae3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2_CLR_MSK&#160;&#160;&#160;0xffffff03</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae45ac791ad12440963507b843d685f86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac223bc260a67737d36937b19b13c403e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000fc) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad15f2784cfb022f872c9530b022c88d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x000000fc)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_7TO2</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga41300a2487788c20a7ea22a74681918a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga645a54f556d7daa5ffec83b26e0be438"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO</a> register field. </p>

</div>
</div>
<a class="anchor" id="gada79fec6cdb54b75802d98ed80a6d9d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4d6c31d5f1861b9e871260c9ca8a2fe6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO_SET_MSK&#160;&#160;&#160;0x00000300</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaeacf16fb97c31b6e368f695d265af150"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO_CLR_MSK&#160;&#160;&#160;0xfffffcff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1b18a14461aae7dd582c37a806947dd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO</a> register field. </p>

</div>
</div>
<a class="anchor" id="gace84bfe08766dea6639ba25a28f0d1be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000300) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5953aeb149d991c26f5a354799a4fa17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000300)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO">ALT_PINMUX_DCTD_IO_CFG_BANK_VOLTAGE_SEL_CLKRST_IO</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9bc479ed1c10ad5a2efd0480d0980052"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8bec9d7bd7dc85cb2d4ab869c51175e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac4ba1cd3ed1fbd5620fe359569f8d8fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10_WIDTH&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga394d802b430435ccd3cb964e8fc1815a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10_SET_MSK&#160;&#160;&#160;0xfffffc00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8b95c668084b9b4657a39406af2c89e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10_CLR_MSK&#160;&#160;&#160;0x000003ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga059a19a931e22184922c87ef4b9c71cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacf7e9547af351f7637083fbf3ee3e459"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xfffffc00) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga53c42994e1b08a333d8afa5ae326f16e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0xfffffc00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10">ALT_PINMUX_DCTD_IO_CFG_BANK_RSVD_31TO10</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf1b9309aa654ba4521147573140d65cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html">ALT_PINMUX_DCTD_IO_CFG_BANK</a> register. </p>

</div>
</div>
<a class="anchor" id="gabf762614e70eb9ee78c275717b08d766"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_BANK_OFST&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html">ALT_PINMUX_DCTD_IO_CFG_BANK</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga06eea860bb3030723751f24a4dfd476e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k__s">ALT_PINMUX_DCTD_IO_CFG_BANK_s</a> <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html#ga06eea860bb3030723751f24a4dfd476e">ALT_PINMUX_DCTD_IO_CFG_BANK_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g___b_a_n_k.html">ALT_PINMUX_DCTD_IO_CFG_BANK</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:46 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
