
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105187                       # Number of seconds simulated
sim_ticks                                105186588255                       # Number of ticks simulated
final_tick                               633130704267                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 181316                       # Simulator instruction rate (inst/s)
host_op_rate                                   228598                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5754142                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908696                       # Number of bytes of host memory used
host_seconds                                 18280.15                       # Real time elapsed on the host
sim_insts                                  3314485230                       # Number of instructions simulated
sim_ops                                    4178797596                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1143296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2537856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       485632                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4172160                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1548416                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1548416                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8932                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        19827                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3794                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 32595                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12097                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12097                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15820                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10869218                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15820                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     24127182                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        19470                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      4616862                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                39664372                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15820                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15820                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        19470                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              51109                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14720660                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14720660                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14720660                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15820                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10869218                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15820                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     24127182                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        19470                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      4616862                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               54385032                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               252246016                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20665989                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16896181                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2011573                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8483711                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8113225                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2118569                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91560                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199007649                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             116101561                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20665989                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10231794                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24187376                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5582645                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4892454                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12190550                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2013192                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231624916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.614618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.958477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207437540     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1161860      0.50%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1772088      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2420364      1.04%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2483169      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2078491      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1183754      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1735035      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11352615      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231624916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081928                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.460271                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       196730476                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7188582                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24122805                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        45860                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3537192                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3410474                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     142242538                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1333                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3537192                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197286750                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1360865                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4424446                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23621840                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1393822                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     142153091                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1291                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        315545                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       556670                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1108                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    197546711                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    661577238                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    661577238                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170748560                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26798106                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39195                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22526                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4049697                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13494228                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7401197                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       130890                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1662721                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141957748                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39177                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134641060                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26698                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16147062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     38357930                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5841                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231624916                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581289                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270199                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174641006     75.40%     75.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23274066     10.05%     85.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12020840      5.19%     90.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9026229      3.90%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7021499      3.03%     97.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2824879      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1792803      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       909334      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       114260      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231624916                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          24162     10.17%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         87038     36.64%     46.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126329     53.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    112802023     83.78%     83.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2088225      1.55%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12388769      9.20%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7345374      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134641060                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533769                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             237529                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001764                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501171259                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    158144317                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132623729                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134878589                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       315183                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2226357                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          330                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       178784                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           88                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3537192                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1076384                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       128005                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141996926                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65102                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13494228                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7401197                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22509                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         94515                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          330                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172446                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1143221                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2315667                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132814642                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11682449                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1826414                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19026311                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18774249                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7343862                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526528                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132623953                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132623729                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76338946                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204469771                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.525771                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.373351                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904055                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19100481                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044604                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228087724                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538846                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.387898                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177801228     77.95%     77.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24811595     10.88%     88.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9412213      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4547991      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3781835      1.66%     96.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2248768      0.99%     97.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1888952      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       841967      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2753175      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228087724                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904055                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490280                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267871                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627217                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781424                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507745                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2753175                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367339085                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          287546502                       # The number of ROB writes
system.switch_cpus0.timesIdled                3098081                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20621100                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.522460                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.522460                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.396438                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.396438                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       598604657                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184025054                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      132391178                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               252246010                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22806802                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18473536                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2090308                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9064475                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8592596                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2560540                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94484                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    192811964                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             126827342                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22806802                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11153136                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27777677                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6414787                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4724118                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12064698                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2089662                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    229591557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.678793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.051246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       201813880     87.90%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2586835      1.13%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2030142      0.88%     89.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4784818      2.08%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1030490      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1602661      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1230427      0.54%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          772635      0.34%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13739669      5.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    229591557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090415                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.502792                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       190673003                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6926138                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27665503                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        92594                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4234315                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3935032                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44070                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155539796                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        79161                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4234315                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       191198625                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1776064                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3673048                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27201254                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1508247                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155395928                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        24464                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        288819                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       557933                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       202632                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    218597732                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    725155444                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    725155444                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    177444325                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        41153407                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38823                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21631                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4910884                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15099610                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7508899                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       138437                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1671693                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         154291822                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38805                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144900075                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       148394                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25806680                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     53800823                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4429                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    229591557                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.631121                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.302418                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    167142127     72.80%     72.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26756096     11.65%     84.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12969350      5.65%     90.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8678893      3.78%     93.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8032296      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2700267      1.18%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2783613      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       394917      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       133998      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    229591557                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         415727     59.08%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        143687     20.42%     79.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       144248     20.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121702117     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2195232      1.51%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17188      0.01%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13537007      9.34%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7448531      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144900075                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.574440                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             703662                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004856                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    520243763                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    180137808                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141182638                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145603737                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       362414                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3421506                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1088                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          501                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       205227                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4234315                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1139465                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       101106                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    154330627                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        10615                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15099610                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7508899                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21617                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         85335                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          501                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1135292                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1186021                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2321313                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142260737                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13069550                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2639338                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20516693                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20165607                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7447143                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.563976                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141183433                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141182638                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83598692                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        230849462                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.559702                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362135                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103953252                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127664536                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26667392                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34376                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2093167                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    225357242                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.566498                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.371217                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171755982     76.21%     76.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25223725     11.19%     87.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11012457      4.89%     92.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6257356      2.78%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4533438      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1779506      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1376695      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       992287      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2425796      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    225357242                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103953252                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127664536                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18981776                       # Number of memory references committed
system.switch_cpus1.commit.loads             11678104                       # Number of loads committed
system.switch_cpus1.commit.membars              17188                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18342896                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115030402                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2599037                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2425796                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           377263374                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          312898283                       # The number of ROB writes
system.switch_cpus1.timesIdled                3117487                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               22654453                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103953252                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127664536                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103953252                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.426533                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.426533                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.412111                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.412111                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       640774235                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196608614                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      143641961                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34376                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               252246016                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22587914                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18536886                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2104667                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9229765                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8863510                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2250852                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        98508                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    202065625                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             123983116                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22587914                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11114362                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26718529                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5880674                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5994167                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12224540                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2094856                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    238536079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.637658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.000216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       211817550     88.80%     88.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1985036      0.83%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3605672      1.51%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2127537      0.89%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1743283      0.73%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1547102      0.65%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          859115      0.36%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2144217      0.90%     94.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12706567      5.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    238536079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089547                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491517                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       200400049                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7673099                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26639284                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        66167                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3757477                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3711540                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     152035082                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1642                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3757477                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       200697279                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         694018                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      6068561                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26390935                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       927801                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     151985695                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        101164                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       536811                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    214083350                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    705389521                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    705389521                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    181519514                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        32563836                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36117                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18085                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2688169                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14124127                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7605605                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        73891                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1734121                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         150827021                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36117                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143651360                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        70528                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     18147412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     37773699                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    238536079                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.602221                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.289567                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    178754831     74.94%     74.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23761079      9.96%     84.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12439491      5.21%     90.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8795324      3.69%     93.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8786842      3.68%     97.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3147607      1.32%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2393383      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       280550      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       176972      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    238536079                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          52379     13.61%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        172405     44.80%     58.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       160048     41.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121198233     84.37%     84.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1973384      1.37%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18032      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12875420      8.96%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7586291      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143651360                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.569489                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             384832                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002679                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    526294159                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    169010800                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141206721                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144036192                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       293354                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2329061                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          250                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       105078                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3757477                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         485240                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        56798                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    150863138                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        16432                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14124127                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7605605                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18085                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         46943                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          250                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1207150                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1107109                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2314259                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142025154                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12774285                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1626206                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20360569                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20114013                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7586284                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.563042                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141206766                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141206721                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82623090                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        225096713                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.559798                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.367056                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105540911                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    130094195                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20769199                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36064                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2122471                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    234778602                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.554114                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.405847                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    181668309     77.38%     77.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25909088     11.04%     88.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9935461      4.23%     92.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5236344      2.23%     94.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4438781      1.89%     96.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2105653      0.90%     97.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       998307      0.43%     98.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1561350      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2925309      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    234778602                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105540911                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     130094195                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19295593                       # Number of memory references committed
system.switch_cpus2.commit.loads             11795066                       # Number of loads committed
system.switch_cpus2.commit.membars              18032                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18875409                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        117118141                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2690709                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2925309                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           382716687                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          305484267                       # The number of ROB writes
system.switch_cpus2.timesIdled                2979692                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               13709937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105540911                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            130094195                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105540911                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.390031                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.390031                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.418405                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.418405                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       638581288                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      197231192                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      140761949                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36064                       # number of misc regfile writes
system.l20.replacements                          8945                       # number of replacements
system.l20.tagsinuse                     10239.979819                       # Cycle average of tags in use
system.l20.total_refs                          552197                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19185                       # Sample count of references to valid blocks.
system.l20.avg_refs                         28.782747                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          562.031978                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.475457                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3830.030375                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5840.442010                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.054886                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000730                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.374026                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.570356                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43679                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43679                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25499                       # number of Writeback hits
system.l20.Writeback_hits::total                25499                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43679                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43679                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43679                       # number of overall hits
system.l20.overall_hits::total                  43679                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8929                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8942                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8932                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8945                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8932                       # number of overall misses
system.l20.overall_misses::total                 8945                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2900443                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2018024939                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2020925382                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       664638                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       664638                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2900443                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2018689577                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2021590020                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2900443                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2018689577                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2021590020                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52608                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52621                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25499                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25499                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52611                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52624                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52611                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52624                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.169727                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169932                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169774                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169979                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169774                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169979                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       223111                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 226007.944787                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 226003.733169                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       221546                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       221546                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       223111                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 226006.446149                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 226002.238122                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       223111                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 226006.446149                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 226002.238122                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5911                       # number of writebacks
system.l20.writebacks::total                     5911                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8929                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8942                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8932                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8945                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8932                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8945                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1465223556                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1467320180                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       479014                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       479014                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1465702570                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1467799194                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2096624                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1465702570                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1467799194                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169727                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169932                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169774                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169979                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169774                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169979                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 164097.161608                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 164093.064191                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 159671.333333                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 159671.333333                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 164095.675101                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 164091.581219                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 161278.769231                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 164095.675101                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 164091.581219                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         19841                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          732992                       # Total number of references to valid blocks.
system.l21.sampled_refs                         30081                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.367275                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          253.255503                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.785825                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3696.971311                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6281.987361                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024732                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000760                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.361032                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.613475                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        56469                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  56469                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           20746                       # number of Writeback hits
system.l21.Writeback_hits::total                20746                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        56469                       # number of demand (read+write) hits
system.l21.demand_hits::total                   56469                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        56469                       # number of overall hits
system.l21.overall_hits::total                  56469                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        19827                       # number of ReadReq misses
system.l21.ReadReq_misses::total                19840                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        19827                       # number of demand (read+write) misses
system.l21.demand_misses::total                 19840                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        19827                       # number of overall misses
system.l21.overall_misses::total                19840                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3170882                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4654263118                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4657434000                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3170882                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4654263118                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4657434000                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3170882                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4654263118                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4657434000                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        76296                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              76309                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        20746                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            20746                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        76296                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               76309                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        76296                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              76309                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.259869                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.259996                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.259869                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.259996                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.259869                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.259996                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       243914                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 234743.688808                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 234749.697581                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       243914                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 234743.688808                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 234749.697581                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       243914                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 234743.688808                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 234749.697581                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3646                       # number of writebacks
system.l21.writebacks::total                     3646                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        19827                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           19840                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        19827                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            19840                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        19827                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           19840                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2365451                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3426815126                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3429180577                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2365451                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3426815126                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3429180577                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2365451                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3426815126                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3429180577                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.259869                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.259996                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.259869                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.259996                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.259869                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.259996                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 181957.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 172835.785848                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 172841.762954                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 181957.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 172835.785848                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 172841.762954                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 181957.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 172835.785848                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 172841.762954                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3810                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          332920                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16098                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.680830                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          712.187947                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.880723                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1839.763640                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             6.256008                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9714.911683                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.057958                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001211                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.149720                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000509                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.790602                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        30802                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  30802                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10032                       # number of Writeback hits
system.l22.Writeback_hits::total                10032                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        30802                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30802                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        30802                       # number of overall hits
system.l22.overall_hits::total                  30802                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3794                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3810                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3794                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3810                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3794                       # number of overall misses
system.l22.overall_misses::total                 3810                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3266018                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    888272658                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      891538676                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3266018                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    888272658                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       891538676                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3266018                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    888272658                       # number of overall miss cycles
system.l22.overall_miss_latency::total      891538676                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34596                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34612                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10032                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10032                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34596                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34612                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34596                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34612                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.109666                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.110077                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.109666                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.110077                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.109666                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.110077                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 204126.125000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 234125.634686                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 233999.652493                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 204126.125000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 234125.634686                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 233999.652493                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 204126.125000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 234125.634686                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 233999.652493                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2540                       # number of writebacks
system.l22.writebacks::total                     2540                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3794                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3810                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3794                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3810                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3794                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3810                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2276905                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    653398473                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    655675378                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2276905                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    653398473                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    655675378                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2276905                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    653398473                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    655675378                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.109666                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.110077                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.109666                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.110077                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.109666                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.110077                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 142306.562500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 172218.891144                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 172093.275066                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 142306.562500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 172218.891144                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 172093.275066                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 142306.562500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 172218.891144                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 172093.275066                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               492.996193                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012198155                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2053140.273834                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996193                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          480                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.769231                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790058                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12190533                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12190533                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12190533                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12190533                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12190533                       # number of overall hits
system.cpu0.icache.overall_hits::total       12190533                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3955074                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3955074                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3955074                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3955074                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3955074                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3955074                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12190550                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12190550                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12190550                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12190550                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12190550                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12190550                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 232651.411765                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 232651.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 232651.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 232651.411765                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3008835                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3008835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3008835                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3008835                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 231448.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 231448.846154                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52611                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171840321                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52867                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3250.426939                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.294267                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.705733                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911306                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088694                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8572170                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8572170                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185038                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185038                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17533                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17533                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15757208                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15757208                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15757208                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15757208                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       149800                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       149800                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3023                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3023                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       152823                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        152823                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       152823                       # number of overall misses
system.cpu0.dcache.overall_misses::total       152823                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17026473318                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17026473318                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    587210268                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    587210268                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17613683586                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17613683586                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17613683586                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17613683586                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8721970                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8721970                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15910031                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15910031                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15910031                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15910031                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017175                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017175                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000421                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000421                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009605                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009605                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009605                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009605                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113661.370614                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113661.370614                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 194247.524975                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 194247.524975                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 115255.449677                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 115255.449677                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 115255.449677                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 115255.449677                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       915795                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets       101755                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25499                       # number of writebacks
system.cpu0.dcache.writebacks::total            25499                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        97192                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        97192                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3020                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3020                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       100212                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       100212                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       100212                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       100212                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52608                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52608                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52611                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52611                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52611                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52611                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4960172029                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4960172029                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       689538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       689538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4960861567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4960861567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4960861567                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4960861567                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006032                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006032                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003307                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003307                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003307                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003307                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94285.508459                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94285.508459                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data       229846                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total       229846                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94293.238429                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94293.238429                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94293.238429                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94293.238429                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997297                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013927953                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2065026.380855                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997297                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12064682                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12064682                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12064682                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12064682                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12064682                       # number of overall hits
system.cpu1.icache.overall_hits::total       12064682                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3770209                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3770209                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3770209                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3770209                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3770209                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3770209                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12064698                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12064698                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12064698                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12064698                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12064698                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12064698                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 235638.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 235638.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 235638.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 235638.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 235638.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 235638.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3278782                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3278782                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3278782                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3278782                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3278782                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3278782                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       252214                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       252214                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       252214                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       252214                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       252214                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       252214                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 76296                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180418380                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 76552                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2356.808183                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.074853                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.925147                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902636                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097364                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9792631                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9792631                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7269296                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7269296                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21376                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21376                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17188                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17188                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17061927                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17061927                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17061927                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17061927                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       184153                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       184153                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       184153                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        184153                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       184153                       # number of overall misses
system.cpu1.dcache.overall_misses::total       184153                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  22733730118                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  22733730118                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  22733730118                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22733730118                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  22733730118                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22733730118                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9976784                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9976784                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7269296                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7269296                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21376                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21376                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17188                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17188                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17246080                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17246080                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17246080                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17246080                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018458                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018458                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010678                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010678                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010678                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010678                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 123450.229527                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 123450.229527                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 123450.229527                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 123450.229527                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 123450.229527                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 123450.229527                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20746                       # number of writebacks
system.cpu1.dcache.writebacks::total            20746                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       107857                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       107857                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       107857                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       107857                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       107857                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       107857                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        76296                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        76296                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        76296                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        76296                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        76296                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        76296                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8529403925                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8529403925                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8529403925                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8529403925                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8529403925                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8529403925                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007647                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007647                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004424                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004424                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004424                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004424                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111793.592390                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111793.592390                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 111793.592390                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 111793.592390                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 111793.592390                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 111793.592390                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.022011                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015367591                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2197765.348485                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.022011                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024074                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738817                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12224521                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12224521                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12224521                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12224521                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12224521                       # number of overall hits
system.cpu2.icache.overall_hits::total       12224521                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3934832                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3934832                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3934832                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3934832                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3934832                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3934832                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12224540                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12224540                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12224540                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12224540                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12224540                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12224540                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 207096.421053                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 207096.421053                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 207096.421053                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 207096.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 207096.421053                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 207096.421053                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3399404                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3399404                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3399404                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3399404                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3399404                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3399404                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 212462.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 212462.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 212462.750000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 212462.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 212462.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 212462.750000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34596                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163747166                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34852                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4698.357799                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.171988                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.828012                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.903016                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.096984                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9520352                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9520352                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7464463                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7464463                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18061                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18061                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18032                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18032                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16984815                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16984815                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16984815                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16984815                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        88998                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        88998                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        88998                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         88998                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        88998                       # number of overall misses
system.cpu2.dcache.overall_misses::total        88998                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8320203718                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8320203718                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8320203718                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8320203718                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8320203718                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8320203718                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9609350                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9609350                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7464463                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7464463                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18061                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18061                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18032                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18032                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17073813                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17073813                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17073813                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17073813                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009262                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009262                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005213                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005213                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005213                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005213                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 93487.535877                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 93487.535877                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 93487.535877                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 93487.535877                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 93487.535877                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 93487.535877                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10032                       # number of writebacks
system.cpu2.dcache.writebacks::total            10032                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        54402                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        54402                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        54402                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        54402                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        54402                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        54402                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34596                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34596                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34596                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34596                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34596                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34596                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2928970028                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2928970028                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2928970028                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2928970028                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2928970028                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2928970028                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002026                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002026                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002026                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002026                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 84662.100474                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84662.100474                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 84662.100474                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84662.100474                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 84662.100474                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84662.100474                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
