
roll_finger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000082f0  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  08008400  08008400  00018400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008548  08008548  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08008548  08008548  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008548  08008548  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008548  08008548  00018548  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800854c  0800854c  0001854c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08008550  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001cdc  20000078  080085c8  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001d54  080085c8  00021d54  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   000189e0  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000036f3  00000000  00000000  00038a81  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001498  00000000  00000000  0003c178  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001318  00000000  00000000  0003d610  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001a3ba  00000000  00000000  0003e928  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010d78  00000000  00000000  00058ce2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00097c76  00000000  00000000  00069a5a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001016d0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005838  00000000  00000000  0010174c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	080083e8 	.word	0x080083e8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	080083e8 	.word	0x080083e8

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	; (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	; (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	; 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	20000094 	.word	0x20000094
 800017c:	200000e8 	.word	0x200000e8

08000180 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8000180:	b480      	push	{r7}
 8000182:	b085      	sub	sp, #20
 8000184:	af00      	add	r7, sp, #0
 8000186:	60f8      	str	r0, [r7, #12]
 8000188:	60b9      	str	r1, [r7, #8]
 800018a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 800018c:	68fb      	ldr	r3, [r7, #12]
 800018e:	4a07      	ldr	r2, [pc, #28]	; (80001ac <vApplicationGetTimerTaskMemory+0x2c>)
 8000190:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000192:	68bb      	ldr	r3, [r7, #8]
 8000194:	4a06      	ldr	r2, [pc, #24]	; (80001b0 <vApplicationGetTimerTaskMemory+0x30>)
 8000196:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000198:	687b      	ldr	r3, [r7, #4]
 800019a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800019e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80001a0:	bf00      	nop
 80001a2:	3714      	adds	r7, #20
 80001a4:	46bd      	mov	sp, r7
 80001a6:	bc80      	pop	{r7}
 80001a8:	4770      	bx	lr
 80001aa:	bf00      	nop
 80001ac:	200002e8 	.word	0x200002e8
 80001b0:	2000033c 	.word	0x2000033c

080001b4 <lightupLED>:
    }*/

}

void lightupLED(struct pixel *framebuffer)
{
 80001b4:	b480      	push	{r7}
 80001b6:	b087      	sub	sp, #28
 80001b8:	af00      	add	r7, sp, #0
 80001ba:	6078      	str	r0, [r7, #4]
	for(int i=0;i<5;i++)
 80001bc:	2300      	movs	r3, #0
 80001be:	617b      	str	r3, [r7, #20]
 80001c0:	e01a      	b.n	80001f8 <lightupLED+0x44>
	{
		framebuffer[i].r=0;
 80001c2:	697a      	ldr	r2, [r7, #20]
 80001c4:	4613      	mov	r3, r2
 80001c6:	005b      	lsls	r3, r3, #1
 80001c8:	4413      	add	r3, r2
 80001ca:	687a      	ldr	r2, [r7, #4]
 80001cc:	4413      	add	r3, r2
 80001ce:	2200      	movs	r2, #0
 80001d0:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 80001d2:	697a      	ldr	r2, [r7, #20]
 80001d4:	4613      	mov	r3, r2
 80001d6:	005b      	lsls	r3, r3, #1
 80001d8:	4413      	add	r3, r2
 80001da:	687a      	ldr	r2, [r7, #4]
 80001dc:	4413      	add	r3, r2
 80001de:	2200      	movs	r2, #0
 80001e0:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=255;
 80001e2:	697a      	ldr	r2, [r7, #20]
 80001e4:	4613      	mov	r3, r2
 80001e6:	005b      	lsls	r3, r3, #1
 80001e8:	4413      	add	r3, r2
 80001ea:	687a      	ldr	r2, [r7, #4]
 80001ec:	4413      	add	r3, r2
 80001ee:	22ff      	movs	r2, #255	; 0xff
 80001f0:	709a      	strb	r2, [r3, #2]
	for(int i=0;i<5;i++)
 80001f2:	697b      	ldr	r3, [r7, #20]
 80001f4:	3301      	adds	r3, #1
 80001f6:	617b      	str	r3, [r7, #20]
 80001f8:	697b      	ldr	r3, [r7, #20]
 80001fa:	2b04      	cmp	r3, #4
 80001fc:	dde1      	ble.n	80001c2 <lightupLED+0xe>
	}
	for(int i=5;i<12;i++)
 80001fe:	2305      	movs	r3, #5
 8000200:	613b      	str	r3, [r7, #16]
 8000202:	e01a      	b.n	800023a <lightupLED+0x86>
	{
		framebuffer[i].r=0;
 8000204:	693a      	ldr	r2, [r7, #16]
 8000206:	4613      	mov	r3, r2
 8000208:	005b      	lsls	r3, r3, #1
 800020a:	4413      	add	r3, r2
 800020c:	687a      	ldr	r2, [r7, #4]
 800020e:	4413      	add	r3, r2
 8000210:	2200      	movs	r2, #0
 8000212:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=255;
 8000214:	693a      	ldr	r2, [r7, #16]
 8000216:	4613      	mov	r3, r2
 8000218:	005b      	lsls	r3, r3, #1
 800021a:	4413      	add	r3, r2
 800021c:	687a      	ldr	r2, [r7, #4]
 800021e:	4413      	add	r3, r2
 8000220:	22ff      	movs	r2, #255	; 0xff
 8000222:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 8000224:	693a      	ldr	r2, [r7, #16]
 8000226:	4613      	mov	r3, r2
 8000228:	005b      	lsls	r3, r3, #1
 800022a:	4413      	add	r3, r2
 800022c:	687a      	ldr	r2, [r7, #4]
 800022e:	4413      	add	r3, r2
 8000230:	2200      	movs	r2, #0
 8000232:	709a      	strb	r2, [r3, #2]
	for(int i=5;i<12;i++)
 8000234:	693b      	ldr	r3, [r7, #16]
 8000236:	3301      	adds	r3, #1
 8000238:	613b      	str	r3, [r7, #16]
 800023a:	693b      	ldr	r3, [r7, #16]
 800023c:	2b0b      	cmp	r3, #11
 800023e:	dde1      	ble.n	8000204 <lightupLED+0x50>
	}
	for(int i=12;i<17;i++)
 8000240:	230c      	movs	r3, #12
 8000242:	60fb      	str	r3, [r7, #12]
 8000244:	e01a      	b.n	800027c <lightupLED+0xc8>
	{
		framebuffer[i].r=50;
 8000246:	68fa      	ldr	r2, [r7, #12]
 8000248:	4613      	mov	r3, r2
 800024a:	005b      	lsls	r3, r3, #1
 800024c:	4413      	add	r3, r2
 800024e:	687a      	ldr	r2, [r7, #4]
 8000250:	4413      	add	r3, r2
 8000252:	2232      	movs	r2, #50	; 0x32
 8000254:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=50;
 8000256:	68fa      	ldr	r2, [r7, #12]
 8000258:	4613      	mov	r3, r2
 800025a:	005b      	lsls	r3, r3, #1
 800025c:	4413      	add	r3, r2
 800025e:	687a      	ldr	r2, [r7, #4]
 8000260:	4413      	add	r3, r2
 8000262:	2232      	movs	r2, #50	; 0x32
 8000264:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=50;
 8000266:	68fa      	ldr	r2, [r7, #12]
 8000268:	4613      	mov	r3, r2
 800026a:	005b      	lsls	r3, r3, #1
 800026c:	4413      	add	r3, r2
 800026e:	687a      	ldr	r2, [r7, #4]
 8000270:	4413      	add	r3, r2
 8000272:	2232      	movs	r2, #50	; 0x32
 8000274:	709a      	strb	r2, [r3, #2]
	for(int i=12;i<17;i++)
 8000276:	68fb      	ldr	r3, [r7, #12]
 8000278:	3301      	adds	r3, #1
 800027a:	60fb      	str	r3, [r7, #12]
 800027c:	68fb      	ldr	r3, [r7, #12]
 800027e:	2b10      	cmp	r3, #16
 8000280:	dde1      	ble.n	8000246 <lightupLED+0x92>
	}
	for(int i=17;i<24;i++)
 8000282:	2311      	movs	r3, #17
 8000284:	60bb      	str	r3, [r7, #8]
 8000286:	e01a      	b.n	80002be <lightupLED+0x10a>
	{
		framebuffer[i].r=255;
 8000288:	68ba      	ldr	r2, [r7, #8]
 800028a:	4613      	mov	r3, r2
 800028c:	005b      	lsls	r3, r3, #1
 800028e:	4413      	add	r3, r2
 8000290:	687a      	ldr	r2, [r7, #4]
 8000292:	4413      	add	r3, r2
 8000294:	22ff      	movs	r2, #255	; 0xff
 8000296:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 8000298:	68ba      	ldr	r2, [r7, #8]
 800029a:	4613      	mov	r3, r2
 800029c:	005b      	lsls	r3, r3, #1
 800029e:	4413      	add	r3, r2
 80002a0:	687a      	ldr	r2, [r7, #4]
 80002a2:	4413      	add	r3, r2
 80002a4:	2200      	movs	r2, #0
 80002a6:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 80002a8:	68ba      	ldr	r2, [r7, #8]
 80002aa:	4613      	mov	r3, r2
 80002ac:	005b      	lsls	r3, r3, #1
 80002ae:	4413      	add	r3, r2
 80002b0:	687a      	ldr	r2, [r7, #4]
 80002b2:	4413      	add	r3, r2
 80002b4:	2200      	movs	r2, #0
 80002b6:	709a      	strb	r2, [r3, #2]
	for(int i=17;i<24;i++)
 80002b8:	68bb      	ldr	r3, [r7, #8]
 80002ba:	3301      	adds	r3, #1
 80002bc:	60bb      	str	r3, [r7, #8]
 80002be:	68bb      	ldr	r3, [r7, #8]
 80002c0:	2b17      	cmp	r3, #23
 80002c2:	dde1      	ble.n	8000288 <lightupLED+0xd4>
	}
}
 80002c4:	bf00      	nop
 80002c6:	371c      	adds	r7, #28
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bc80      	pop	{r7}
 80002cc:	4770      	bx	lr

080002ce <lightupLED2>:
void lightupLED2(struct pixel *framebuffer)
{
 80002ce:	b480      	push	{r7}
 80002d0:	b087      	sub	sp, #28
 80002d2:	af00      	add	r7, sp, #0
 80002d4:	6078      	str	r0, [r7, #4]
	for(int i=0;i<5;i++)
 80002d6:	2300      	movs	r3, #0
 80002d8:	617b      	str	r3, [r7, #20]
 80002da:	e01a      	b.n	8000312 <lightupLED2+0x44>
	{
		framebuffer[i].r=0;
 80002dc:	697a      	ldr	r2, [r7, #20]
 80002de:	4613      	mov	r3, r2
 80002e0:	005b      	lsls	r3, r3, #1
 80002e2:	4413      	add	r3, r2
 80002e4:	687a      	ldr	r2, [r7, #4]
 80002e6:	4413      	add	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 80002ec:	697a      	ldr	r2, [r7, #20]
 80002ee:	4613      	mov	r3, r2
 80002f0:	005b      	lsls	r3, r3, #1
 80002f2:	4413      	add	r3, r2
 80002f4:	687a      	ldr	r2, [r7, #4]
 80002f6:	4413      	add	r3, r2
 80002f8:	2200      	movs	r2, #0
 80002fa:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=255;
 80002fc:	697a      	ldr	r2, [r7, #20]
 80002fe:	4613      	mov	r3, r2
 8000300:	005b      	lsls	r3, r3, #1
 8000302:	4413      	add	r3, r2
 8000304:	687a      	ldr	r2, [r7, #4]
 8000306:	4413      	add	r3, r2
 8000308:	22ff      	movs	r2, #255	; 0xff
 800030a:	709a      	strb	r2, [r3, #2]
	for(int i=0;i<5;i++)
 800030c:	697b      	ldr	r3, [r7, #20]
 800030e:	3301      	adds	r3, #1
 8000310:	617b      	str	r3, [r7, #20]
 8000312:	697b      	ldr	r3, [r7, #20]
 8000314:	2b04      	cmp	r3, #4
 8000316:	dde1      	ble.n	80002dc <lightupLED2+0xe>
	}
	for(int i=5;i<12;i++)
 8000318:	2305      	movs	r3, #5
 800031a:	613b      	str	r3, [r7, #16]
 800031c:	e01a      	b.n	8000354 <lightupLED2+0x86>
	{
		framebuffer[i].r=0;
 800031e:	693a      	ldr	r2, [r7, #16]
 8000320:	4613      	mov	r3, r2
 8000322:	005b      	lsls	r3, r3, #1
 8000324:	4413      	add	r3, r2
 8000326:	687a      	ldr	r2, [r7, #4]
 8000328:	4413      	add	r3, r2
 800032a:	2200      	movs	r2, #0
 800032c:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=255;
 800032e:	693a      	ldr	r2, [r7, #16]
 8000330:	4613      	mov	r3, r2
 8000332:	005b      	lsls	r3, r3, #1
 8000334:	4413      	add	r3, r2
 8000336:	687a      	ldr	r2, [r7, #4]
 8000338:	4413      	add	r3, r2
 800033a:	22ff      	movs	r2, #255	; 0xff
 800033c:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 800033e:	693a      	ldr	r2, [r7, #16]
 8000340:	4613      	mov	r3, r2
 8000342:	005b      	lsls	r3, r3, #1
 8000344:	4413      	add	r3, r2
 8000346:	687a      	ldr	r2, [r7, #4]
 8000348:	4413      	add	r3, r2
 800034a:	2200      	movs	r2, #0
 800034c:	709a      	strb	r2, [r3, #2]
	for(int i=5;i<12;i++)
 800034e:	693b      	ldr	r3, [r7, #16]
 8000350:	3301      	adds	r3, #1
 8000352:	613b      	str	r3, [r7, #16]
 8000354:	693b      	ldr	r3, [r7, #16]
 8000356:	2b0b      	cmp	r3, #11
 8000358:	dde1      	ble.n	800031e <lightupLED2+0x50>
	}
	for(int i=12;i<19;i++)
 800035a:	230c      	movs	r3, #12
 800035c:	60fb      	str	r3, [r7, #12]
 800035e:	e01a      	b.n	8000396 <lightupLED2+0xc8>
	{
		framebuffer[i].r=255;
 8000360:	68fa      	ldr	r2, [r7, #12]
 8000362:	4613      	mov	r3, r2
 8000364:	005b      	lsls	r3, r3, #1
 8000366:	4413      	add	r3, r2
 8000368:	687a      	ldr	r2, [r7, #4]
 800036a:	4413      	add	r3, r2
 800036c:	22ff      	movs	r2, #255	; 0xff
 800036e:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 8000370:	68fa      	ldr	r2, [r7, #12]
 8000372:	4613      	mov	r3, r2
 8000374:	005b      	lsls	r3, r3, #1
 8000376:	4413      	add	r3, r2
 8000378:	687a      	ldr	r2, [r7, #4]
 800037a:	4413      	add	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 8000380:	68fa      	ldr	r2, [r7, #12]
 8000382:	4613      	mov	r3, r2
 8000384:	005b      	lsls	r3, r3, #1
 8000386:	4413      	add	r3, r2
 8000388:	687a      	ldr	r2, [r7, #4]
 800038a:	4413      	add	r3, r2
 800038c:	2200      	movs	r2, #0
 800038e:	709a      	strb	r2, [r3, #2]
	for(int i=12;i<19;i++)
 8000390:	68fb      	ldr	r3, [r7, #12]
 8000392:	3301      	adds	r3, #1
 8000394:	60fb      	str	r3, [r7, #12]
 8000396:	68fb      	ldr	r3, [r7, #12]
 8000398:	2b12      	cmp	r3, #18
 800039a:	dde1      	ble.n	8000360 <lightupLED2+0x92>
	}
}
 800039c:	bf00      	nop
 800039e:	371c      	adds	r7, #28
 80003a0:	46bd      	mov	sp, r7
 80003a2:	bc80      	pop	{r7}
 80003a4:	4770      	bx	lr
	...

080003a8 <HAL_UART_RxCpltCallback>:
//---------[ UART Data Reception Completion CallBackFunc. ]---------
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b082      	sub	sp, #8
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
   // HAL_UART_Transmit(&huart1, UART1_rxBuffer, 6, 100);  //for debug
    HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 6);
 80003b0:	2206      	movs	r2, #6
 80003b2:	4904      	ldr	r1, [pc, #16]	; (80003c4 <HAL_UART_RxCpltCallback+0x1c>)
 80003b4:	4804      	ldr	r0, [pc, #16]	; (80003c8 <HAL_UART_RxCpltCallback+0x20>)
 80003b6:	f004 fbc3 	bl	8004b40 <HAL_UART_Receive_IT>

}
 80003ba:	bf00      	nop
 80003bc:	3708      	adds	r7, #8
 80003be:	46bd      	mov	sp, r7
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	bf00      	nop
 80003c4:	2000073c 	.word	0x2000073c
 80003c8:	20001760 	.word	0x20001760

080003cc <ir_led_on>:
		    		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);

}

void ir_led_on()
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80003d0:	2201      	movs	r2, #1
 80003d2:	2120      	movs	r1, #32
 80003d4:	4802      	ldr	r0, [pc, #8]	; (80003e0 <ir_led_on+0x14>)
 80003d6:	f002 fdcd 	bl	8002f74 <HAL_GPIO_WritePin>
}
 80003da:	bf00      	nop
 80003dc:	bd80      	pop	{r7, pc}
 80003de:	bf00      	nop
 80003e0:	40010c00 	.word	0x40010c00

080003e4 <ir_led_off>:

void ir_led_off()
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80003e8:	2200      	movs	r2, #0
 80003ea:	2120      	movs	r1, #32
 80003ec:	4802      	ldr	r0, [pc, #8]	; (80003f8 <ir_led_off+0x14>)
 80003ee:	f002 fdc1 	bl	8002f74 <HAL_GPIO_WritePin>

}
 80003f2:	bf00      	nop
 80003f4:	bd80      	pop	{r7, pc}
 80003f6:	bf00      	nop
 80003f8:	40010c00 	.word	0x40010c00

080003fc <clear_rxBuffer>:

void clear_rxBuffer(void)
{
 80003fc:	b480      	push	{r7}
 80003fe:	b083      	sub	sp, #12
 8000400:	af00      	add	r7, sp, #0
	for (int i = 0; i < 6; ++i) // Using for loop we are initializing
 8000402:	2300      	movs	r3, #0
 8000404:	607b      	str	r3, [r7, #4]
 8000406:	e007      	b.n	8000418 <clear_rxBuffer+0x1c>
	{
		UART1_rxBuffer[i] = 0;
 8000408:	4a07      	ldr	r2, [pc, #28]	; (8000428 <clear_rxBuffer+0x2c>)
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	4413      	add	r3, r2
 800040e:	2200      	movs	r2, #0
 8000410:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 6; ++i) // Using for loop we are initializing
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	3301      	adds	r3, #1
 8000416:	607b      	str	r3, [r7, #4]
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	2b05      	cmp	r3, #5
 800041c:	ddf4      	ble.n	8000408 <clear_rxBuffer+0xc>
	}
}
 800041e:	bf00      	nop
 8000420:	370c      	adds	r7, #12
 8000422:	46bd      	mov	sp, r7
 8000424:	bc80      	pop	{r7}
 8000426:	4770      	bx	lr
 8000428:	2000073c 	.word	0x2000073c

0800042c <set_mux_fl>:

void set_mux_fl(value)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b082      	sub	sp, #8
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]


HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, value & 0b0001);
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	b2db      	uxtb	r3, r3
 8000438:	f003 0301 	and.w	r3, r3, #1
 800043c:	b2db      	uxtb	r3, r3
 800043e:	461a      	mov	r2, r3
 8000440:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000444:	4813      	ldr	r0, [pc, #76]	; (8000494 <set_mux_fl+0x68>)
 8000446:	f002 fd95 	bl	8002f74 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, value & 0b0010);
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	b2db      	uxtb	r3, r3
 800044e:	f003 0302 	and.w	r3, r3, #2
 8000452:	b2db      	uxtb	r3, r3
 8000454:	461a      	mov	r2, r3
 8000456:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800045a:	480e      	ldr	r0, [pc, #56]	; (8000494 <set_mux_fl+0x68>)
 800045c:	f002 fd8a 	bl	8002f74 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, value & 0b0100);
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	b2db      	uxtb	r3, r3
 8000464:	f003 0304 	and.w	r3, r3, #4
 8000468:	b2db      	uxtb	r3, r3
 800046a:	461a      	mov	r2, r3
 800046c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000470:	4808      	ldr	r0, [pc, #32]	; (8000494 <set_mux_fl+0x68>)
 8000472:	f002 fd7f 	bl	8002f74 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, value & 0b1000);
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	b2db      	uxtb	r3, r3
 800047a:	f003 0308 	and.w	r3, r3, #8
 800047e:	b2db      	uxtb	r3, r3
 8000480:	461a      	mov	r2, r3
 8000482:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000486:	4803      	ldr	r0, [pc, #12]	; (8000494 <set_mux_fl+0x68>)
 8000488:	f002 fd74 	bl	8002f74 <HAL_GPIO_WritePin>
}
 800048c:	bf00      	nop
 800048e:	3708      	adds	r7, #8
 8000490:	46bd      	mov	sp, r7
 8000492:	bd80      	pop	{r7, pc}
 8000494:	40010c00 	.word	0x40010c00

08000498 <set_mux_fr>:
void set_mux_fr(value)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	b082      	sub	sp, #8
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, value & 0b0001);
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	b2db      	uxtb	r3, r3
 80004a4:	f003 0301 	and.w	r3, r3, #1
 80004a8:	b2db      	uxtb	r3, r3
 80004aa:	461a      	mov	r2, r3
 80004ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004b0:	4813      	ldr	r0, [pc, #76]	; (8000500 <set_mux_fr+0x68>)
 80004b2:	f002 fd5f 	bl	8002f74 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, value & 0b0010);
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	b2db      	uxtb	r3, r3
 80004ba:	f003 0302 	and.w	r3, r3, #2
 80004be:	b2db      	uxtb	r3, r3
 80004c0:	461a      	mov	r2, r3
 80004c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004c6:	480e      	ldr	r0, [pc, #56]	; (8000500 <set_mux_fr+0x68>)
 80004c8:	f002 fd54 	bl	8002f74 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, value & 0b0100);
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	b2db      	uxtb	r3, r3
 80004d0:	f003 0304 	and.w	r3, r3, #4
 80004d4:	b2db      	uxtb	r3, r3
 80004d6:	461a      	mov	r2, r3
 80004d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004dc:	4809      	ldr	r0, [pc, #36]	; (8000504 <set_mux_fr+0x6c>)
 80004de:	f002 fd49 	bl	8002f74 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, value & 0b1000);
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	b2db      	uxtb	r3, r3
 80004e6:	f003 0308 	and.w	r3, r3, #8
 80004ea:	b2db      	uxtb	r3, r3
 80004ec:	461a      	mov	r2, r3
 80004ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004f2:	4804      	ldr	r0, [pc, #16]	; (8000504 <set_mux_fr+0x6c>)
 80004f4:	f002 fd3e 	bl	8002f74 <HAL_GPIO_WritePin>
}
 80004f8:	bf00      	nop
 80004fa:	3708      	adds	r7, #8
 80004fc:	46bd      	mov	sp, r7
 80004fe:	bd80      	pop	{r7, pc}
 8000500:	40010c00 	.word	0x40010c00
 8000504:	40010800 	.word	0x40010800

08000508 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000508:	b5b0      	push	{r4, r5, r7, lr}
 800050a:	b098      	sub	sp, #96	; 0x60
 800050c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800050e:	f001 fc41 	bl	8001d94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000512:	f000 f8e1 	bl	80006d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000516:	f000 fbe9 	bl	8000cec <MX_GPIO_Init>
  MX_DMA_Init();
 800051a:	f000 fbb1 	bl	8000c80 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800051e:	f000 fb85 	bl	8000c2c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000522:	f000 f935 	bl	8000790 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000526:	f000 fa6b 	bl	8000a00 <MX_TIM2_Init>
  MX_TIM4_Init();
 800052a:	f000 fae7 	bl	8000afc <MX_TIM4_Init>
  MX_TIM1_Init();
 800052e:	f000 f9c7 	bl	80008c0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  //start ADC conversations
  HAL_ADC_Start_DMA(&hadc1, adc_value, 7);
 8000532:	2207      	movs	r2, #7
 8000534:	4957      	ldr	r1, [pc, #348]	; (8000694 <main+0x18c>)
 8000536:	4858      	ldr	r0, [pc, #352]	; (8000698 <main+0x190>)
 8000538:	f001 fd58 	bl	8001fec <HAL_ADC_Start_DMA>
  // Start UART interrupts
  /* When UART gets 6 bytes, it calls the function
   * HAL_UART_RxCpltCallback(
   *
   */
  HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 6);
 800053c:	2206      	movs	r2, #6
 800053e:	4957      	ldr	r1, [pc, #348]	; (800069c <main+0x194>)
 8000540:	4857      	ldr	r0, [pc, #348]	; (80006a0 <main+0x198>)
 8000542:	f004 fafd 	bl	8004b40 <HAL_UART_Receive_IT>
   *		TIM4->CCR1 = pwm_value;
   *		or
   *		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, pwm_value);
   *
   */
  HAL_TIM_Base_Start(&htim4);
 8000546:	4857      	ldr	r0, [pc, #348]	; (80006a4 <main+0x19c>)
 8000548:	f003 fa7e 	bl	8003a48 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim1);
 800054c:	4856      	ldr	r0, [pc, #344]	; (80006a8 <main+0x1a0>)
 800054e:	f003 fa7b 	bl	8003a48 <HAL_TIM_Base_Start>

  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);
 8000552:	2100      	movs	r1, #0
 8000554:	4853      	ldr	r0, [pc, #332]	; (80006a4 <main+0x19c>)
 8000556:	f003 fb6b 	bl	8003c30 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_2);
 800055a:	2104      	movs	r1, #4
 800055c:	4851      	ldr	r0, [pc, #324]	; (80006a4 <main+0x19c>)
 800055e:	f003 fb67 	bl	8003c30 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_3);
 8000562:	2108      	movs	r1, #8
 8000564:	484f      	ldr	r0, [pc, #316]	; (80006a4 <main+0x19c>)
 8000566:	f003 fb63 	bl	8003c30 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_4);
 800056a:	210c      	movs	r1, #12
 800056c:	484d      	ldr	r0, [pc, #308]	; (80006a4 <main+0x19c>)
 800056e:	f003 fb5f 	bl	8003c30 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8000572:	2100      	movs	r1, #0
 8000574:	484c      	ldr	r0, [pc, #304]	; (80006a8 <main+0x1a0>)
 8000576:	f003 fb5b 	bl	8003c30 <HAL_TIM_PWM_Start>


  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 10);
 800057a:	4b4a      	ldr	r3, [pc, #296]	; (80006a4 <main+0x19c>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	220a      	movs	r2, #10
 8000580:	635a      	str	r2, [r3, #52]	; 0x34
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 560);
 8000582:	4b48      	ldr	r3, [pc, #288]	; (80006a4 <main+0x19c>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	f44f 720c 	mov.w	r2, #560	; 0x230
 800058a:	639a      	str	r2, [r3, #56]	; 0x38
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 1080);
 800058c:	4b45      	ldr	r3, [pc, #276]	; (80006a4 <main+0x19c>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	f44f 6287 	mov.w	r2, #1080	; 0x438
 8000594:	63da      	str	r2, [r3, #60]	; 0x3c
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 2000);
 8000596:	4b43      	ldr	r3, [pc, #268]	; (80006a4 <main+0x19c>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800059e:	641a      	str	r2, [r3, #64]	; 0x40
  	__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 1560);
 80005a0:	4b41      	ldr	r3, [pc, #260]	; (80006a8 <main+0x1a0>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	f44f 62c3 	mov.w	r2, #1560	; 0x618
 80005a8:	635a      	str	r2, [r3, #52]	; 0x34
  // = {'\0'};
  long X = 0;
 80005aa:	2300      	movs	r3, #0
 80005ac:	65fb      	str	r3, [r7, #92]	; 0x5c

  int temp;

  struct led_channel_info led_channels[WS2812_NUM_CHANNELS];

      int ch, animation_state = 0;
 80005ae:	2300      	movs	r3, #0
 80005b0:	65bb      	str	r3, [r7, #88]	; 0x58
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80005b2:	b662      	cpsie	i

      __enable_irq();
      HAL_Delay(200);
 80005b4:	20c8      	movs	r0, #200	; 0xc8
 80005b6:	f001 fc1f 	bl	8001df8 <HAL_Delay>

      //INITIALIZE NEOPIXELS
      //channel 0
      led_channels[0].framebuffer = channel_framebuffers[0];
 80005ba:	4b3c      	ldr	r3, [pc, #240]	; (80006ac <main+0x1a4>)
 80005bc:	64bb      	str	r3, [r7, #72]	; 0x48
      led_channels[0].length = FRAMEBUFFER_SIZE * sizeof(struct pixel);
 80005be:	2348      	movs	r3, #72	; 0x48
 80005c0:	64fb      	str	r3, [r7, #76]	; 0x4c

      //channel1
      led_channels[1].framebuffer = channel_framebuffers[1];
 80005c2:	4b3b      	ldr	r3, [pc, #236]	; (80006b0 <main+0x1a8>)
 80005c4:	653b      	str	r3, [r7, #80]	; 0x50
      led_channels[1].length = FRAMEBUFFER2_SIZE * sizeof(struct pixel);
 80005c6:	2339      	movs	r3, #57	; 0x39
 80005c8:	657b      	str	r3, [r7, #84]	; 0x54

      HAL_Delay(200);
 80005ca:	20c8      	movs	r0, #200	; 0xc8
 80005cc:	f001 fc14 	bl	8001df8 <HAL_Delay>
      ws2812_init();
 80005d0:	f001 fb94 	bl	8001cfc <ws2812_init>
      HAL_Delay(200);
 80005d4:	20c8      	movs	r0, #200	; 0xc8
 80005d6:	f001 fc0f 	bl	8001df8 <HAL_Delay>
      // SETUP LED COLORS
      lightupLED(channel_framebuffers[0]);
 80005da:	4834      	ldr	r0, [pc, #208]	; (80006ac <main+0x1a4>)
 80005dc:	f7ff fdea 	bl	80001b4 <lightupLED>
      lightupLED2(channel_framebuffers[1]);
 80005e0:	4833      	ldr	r0, [pc, #204]	; (80006b0 <main+0x1a8>)
 80005e2:	f7ff fe74 	bl	80002ce <lightupLED2>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005e6:	b672      	cpsid	i

   	  __disable_irq();
   	  ws2812_refresh(led_channels, GPIOB);
 80005e8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80005ec:	4931      	ldr	r1, [pc, #196]	; (80006b4 <main+0x1ac>)
 80005ee:	4618      	mov	r0, r3
 80005f0:	f001 fa2a 	bl	8001a48 <ws2812_refresh>
  __ASM volatile ("cpsie i" : : : "memory");
 80005f4:	b662      	cpsie	i
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* definition and creation of pidTimer */
  osTimerDef(pidTimer, pid_timer);
 80005f6:	4b30      	ldr	r3, [pc, #192]	; (80006b8 <main+0x1b0>)
 80005f8:	643b      	str	r3, [r7, #64]	; 0x40
 80005fa:	2300      	movs	r3, #0
 80005fc:	647b      	str	r3, [r7, #68]	; 0x44
  pidTimerHandle = osTimerCreate(osTimer(pidTimer), osTimerPeriodic, NULL);
 80005fe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000602:	2200      	movs	r2, #0
 8000604:	2101      	movs	r1, #1
 8000606:	4618      	mov	r0, r3
 8000608:	f004 fe80 	bl	800530c <osTimerCreate>
 800060c:	4602      	mov	r2, r0
 800060e:	4b2b      	ldr	r3, [pc, #172]	; (80006bc <main+0x1b4>)
 8000610:	601a      	str	r2, [r3, #0]

  /* definition and creation of statusUpdate */
  osTimerDef(statusUpdate, status_update_timer);
 8000612:	4b2b      	ldr	r3, [pc, #172]	; (80006c0 <main+0x1b8>)
 8000614:	63bb      	str	r3, [r7, #56]	; 0x38
 8000616:	2300      	movs	r3, #0
 8000618:	63fb      	str	r3, [r7, #60]	; 0x3c
  statusUpdateHandle = osTimerCreate(osTimer(statusUpdate), osTimerPeriodic, NULL);
 800061a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800061e:	2200      	movs	r2, #0
 8000620:	2101      	movs	r1, #1
 8000622:	4618      	mov	r0, r3
 8000624:	f004 fe72 	bl	800530c <osTimerCreate>
 8000628:	4602      	mov	r2, r0
 800062a:	4b26      	ldr	r3, [pc, #152]	; (80006c4 <main+0x1bc>)
 800062c:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  // PID timer runs at 100hz
  osTimerStart(pidTimerHandle, 10);
 800062e:	4b23      	ldr	r3, [pc, #140]	; (80006bc <main+0x1b4>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	210a      	movs	r1, #10
 8000634:	4618      	mov	r0, r3
 8000636:	f004 fe9d 	bl	8005374 <osTimerStart>
  //status update timer runs at 100 hz
  osTimerStart(statusUpdateHandle, 10);
 800063a:	4b22      	ldr	r3, [pc, #136]	; (80006c4 <main+0x1bc>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	210a      	movs	r1, #10
 8000640:	4618      	mov	r0, r3
 8000642:	f004 fe97 	bl	8005374 <osTimerStart>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of adcreader */
  osThreadDef(adcreader, adc_reader_task, osPriorityNormal, 0, 128);
 8000646:	4b20      	ldr	r3, [pc, #128]	; (80006c8 <main+0x1c0>)
 8000648:	f107 041c 	add.w	r4, r7, #28
 800064c:	461d      	mov	r5, r3
 800064e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000650:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000652:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000656:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  adcreaderHandle = osThreadCreate(osThread(adcreader), NULL);
 800065a:	f107 031c 	add.w	r3, r7, #28
 800065e:	2100      	movs	r1, #0
 8000660:	4618      	mov	r0, r3
 8000662:	f004 fdf2 	bl	800524a <osThreadCreate>
 8000666:	4602      	mov	r2, r0
 8000668:	4b18      	ldr	r3, [pc, #96]	; (80006cc <main+0x1c4>)
 800066a:	601a      	str	r2, [r3, #0]

  /* definition and creation of serialreader */
  osThreadDef(serialreader, serial_reader_task, osPriorityNormal, 0, 128);
 800066c:	4b18      	ldr	r3, [pc, #96]	; (80006d0 <main+0x1c8>)
 800066e:	463c      	mov	r4, r7
 8000670:	461d      	mov	r5, r3
 8000672:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000674:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000676:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800067a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  serialreaderHandle = osThreadCreate(osThread(serialreader), NULL);
 800067e:	463b      	mov	r3, r7
 8000680:	2100      	movs	r1, #0
 8000682:	4618      	mov	r0, r3
 8000684:	f004 fde1 	bl	800524a <osThreadCreate>
 8000688:	4602      	mov	r2, r0
 800068a:	4b12      	ldr	r3, [pc, #72]	; (80006d4 <main+0x1cc>)
 800068c:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800068e:	f004 fdd5 	bl	800523c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000692:	e7fe      	b.n	8000692 <main+0x18a>
 8000694:	200016e4 	.word	0x200016e4
 8000698:	20001728 	.word	0x20001728
 800069c:	2000073c 	.word	0x2000073c
 80006a0:	20001760 	.word	0x20001760
 80006a4:	20001608 	.word	0x20001608
 80006a8:	20001808 	.word	0x20001808
 80006ac:	200018a0 	.word	0x200018a0
 80006b0:	200018e8 	.word	0x200018e8
 80006b4:	40010c00 	.word	0x40010c00
 80006b8:	08000f31 	.word	0x08000f31
 80006bc:	20001758 	.word	0x20001758
 80006c0:	08000f45 	.word	0x08000f45
 80006c4:	2000175c 	.word	0x2000175c
 80006c8:	0800840c 	.word	0x0800840c
 80006cc:	200016e0 	.word	0x200016e0
 80006d0:	08008438 	.word	0x08008438
 80006d4:	20001698 	.word	0x20001698

080006d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b094      	sub	sp, #80	; 0x50
 80006dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80006e2:	2228      	movs	r2, #40	; 0x28
 80006e4:	2100      	movs	r1, #0
 80006e6:	4618      	mov	r0, r3
 80006e8:	f007 fa6d 	bl	8007bc6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006ec:	f107 0314 	add.w	r3, r7, #20
 80006f0:	2200      	movs	r2, #0
 80006f2:	601a      	str	r2, [r3, #0]
 80006f4:	605a      	str	r2, [r3, #4]
 80006f6:	609a      	str	r2, [r3, #8]
 80006f8:	60da      	str	r2, [r3, #12]
 80006fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006fc:	1d3b      	adds	r3, r7, #4
 80006fe:	2200      	movs	r2, #0
 8000700:	601a      	str	r2, [r3, #0]
 8000702:	605a      	str	r2, [r3, #4]
 8000704:	609a      	str	r2, [r3, #8]
 8000706:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000708:	2301      	movs	r3, #1
 800070a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800070c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000710:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000712:	2300      	movs	r3, #0
 8000714:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000716:	2301      	movs	r3, #1
 8000718:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800071a:	2302      	movs	r3, #2
 800071c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800071e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000722:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL7;
 8000724:	f44f 13a0 	mov.w	r3, #1310720	; 0x140000
 8000728:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800072a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800072e:	4618      	mov	r0, r3
 8000730:	f002 fc38 	bl	8002fa4 <HAL_RCC_OscConfig>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800073a:	f000 fc99 	bl	8001070 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800073e:	230f      	movs	r3, #15
 8000740:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000742:	2302      	movs	r3, #2
 8000744:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000746:	2300      	movs	r3, #0
 8000748:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800074a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800074e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000750:	2300      	movs	r3, #0
 8000752:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000754:	f107 0314 	add.w	r3, r7, #20
 8000758:	2102      	movs	r1, #2
 800075a:	4618      	mov	r0, r3
 800075c:	f002 fea2 	bl	80034a4 <HAL_RCC_ClockConfig>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000766:	f000 fc83 	bl	8001070 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800076a:	2302      	movs	r3, #2
 800076c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 800076e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000772:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000774:	1d3b      	adds	r3, r7, #4
 8000776:	4618      	mov	r0, r3
 8000778:	f003 f860 	bl	800383c <HAL_RCCEx_PeriphCLKConfig>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000782:	f000 fc75 	bl	8001070 <Error_Handler>
  }
}
 8000786:	bf00      	nop
 8000788:	3750      	adds	r7, #80	; 0x50
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
	...

08000790 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b084      	sub	sp, #16
 8000794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000796:	1d3b      	adds	r3, r7, #4
 8000798:	2200      	movs	r2, #0
 800079a:	601a      	str	r2, [r3, #0]
 800079c:	605a      	str	r2, [r3, #4]
 800079e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80007a0:	4b45      	ldr	r3, [pc, #276]	; (80008b8 <MX_ADC1_Init+0x128>)
 80007a2:	4a46      	ldr	r2, [pc, #280]	; (80008bc <MX_ADC1_Init+0x12c>)
 80007a4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80007a6:	4b44      	ldr	r3, [pc, #272]	; (80008b8 <MX_ADC1_Init+0x128>)
 80007a8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80007ac:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80007ae:	4b42      	ldr	r3, [pc, #264]	; (80008b8 <MX_ADC1_Init+0x128>)
 80007b0:	2201      	movs	r2, #1
 80007b2:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007b4:	4b40      	ldr	r3, [pc, #256]	; (80008b8 <MX_ADC1_Init+0x128>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007ba:	4b3f      	ldr	r3, [pc, #252]	; (80008b8 <MX_ADC1_Init+0x128>)
 80007bc:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80007c0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007c2:	4b3d      	ldr	r3, [pc, #244]	; (80008b8 <MX_ADC1_Init+0x128>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 7;
 80007c8:	4b3b      	ldr	r3, [pc, #236]	; (80008b8 <MX_ADC1_Init+0x128>)
 80007ca:	2207      	movs	r2, #7
 80007cc:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007ce:	483a      	ldr	r0, [pc, #232]	; (80008b8 <MX_ADC1_Init+0x128>)
 80007d0:	f001 fb34 	bl	8001e3c <HAL_ADC_Init>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80007da:	f000 fc49 	bl	8001070 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80007de:	2300      	movs	r3, #0
 80007e0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007e2:	2301      	movs	r3, #1
 80007e4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 80007e6:	2304      	movs	r3, #4
 80007e8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007ea:	1d3b      	adds	r3, r7, #4
 80007ec:	4619      	mov	r1, r3
 80007ee:	4832      	ldr	r0, [pc, #200]	; (80008b8 <MX_ADC1_Init+0x128>)
 80007f0:	f001 fcf6 	bl	80021e0 <HAL_ADC_ConfigChannel>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d002      	beq.n	8000800 <MX_ADC1_Init+0x70>
  {https://www.nih.gov/news-events/news-releases/researchers-propose-humidity-masks-may-lessen-severity-covid-19
 80007fa:	bf00      	nop
    Error_Handler();
 80007fc:	f000 fc38 	bl	8001070 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000800:	2301      	movs	r3, #1
 8000802:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000804:	2302      	movs	r3, #2
 8000806:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000808:	1d3b      	adds	r3, r7, #4
 800080a:	4619      	mov	r1, r3
 800080c:	482a      	ldr	r0, [pc, #168]	; (80008b8 <MX_ADC1_Init+0x128>)
 800080e:	f001 fce7 	bl	80021e0 <HAL_ADC_ConfigChannel>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000818:	f000 fc2a 	bl	8001070 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800081c:	2302      	movs	r3, #2
 800081e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000820:	2303      	movs	r3, #3
 8000822:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8000824:	2305      	movs	r3, #5
 8000826:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000828:	1d3b      	adds	r3, r7, #4
 800082a:	4619      	mov	r1, r3
 800082c:	4822      	ldr	r0, [pc, #136]	; (80008b8 <MX_ADC1_Init+0x128>)
 800082e:	f001 fcd7 	bl	80021e0 <HAL_ADC_ConfigChannel>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d001      	beq.n	800083c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000838:	f000 fc1a 	bl	8001070 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800083c:	2303      	movs	r3, #3
 800083e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000840:	2304      	movs	r3, #4
 8000842:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 8000844:	2304      	movs	r3, #4
 8000846:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000848:	1d3b      	adds	r3, r7, #4
 800084a:	4619      	mov	r1, r3
 800084c:	481a      	ldr	r0, [pc, #104]	; (80008b8 <MX_ADC1_Init+0x128>)
 800084e:	f001 fcc7 	bl	80021e0 <HAL_ADC_ConfigChannel>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8000858:	f000 fc0a 	bl	8001070 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800085c:	2304      	movs	r3, #4
 800085e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000860:	2305      	movs	r3, #5
 8000862:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000864:	1d3b      	adds	r3, r7, #4
 8000866:	4619      	mov	r1, r3
 8000868:	4813      	ldr	r0, [pc, #76]	; (80008b8 <MX_ADC1_Init+0x128>)
 800086a:	f001 fcb9 	bl	80021e0 <HAL_ADC_ConfigChannel>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d001      	beq.n	8000878 <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 8000874:	f000 fbfc 	bl	8001070 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000878:	2307      	movs	r3, #7
 800087a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800087c:	2306      	movs	r3, #6
 800087e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000880:	1d3b      	adds	r3, r7, #4
 8000882:	4619      	mov	r1, r3
 8000884:	480c      	ldr	r0, [pc, #48]	; (80008b8 <MX_ADC1_Init+0x128>)
 8000886:	f001 fcab 	bl	80021e0 <HAL_ADC_ConfigChannel>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <MX_ADC1_Init+0x104>
  {
    Error_Handler();
 8000890:	f000 fbee 	bl	8001070 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000894:	2306      	movs	r3, #6
 8000896:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000898:	2307      	movs	r3, #7
 800089a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800089c:	1d3b      	adds	r3, r7, #4
 800089e:	4619      	mov	r1, r3
 80008a0:	4805      	ldr	r0, [pc, #20]	; (80008b8 <MX_ADC1_Init+0x128>)
 80008a2:	f001 fc9d 	bl	80021e0 <HAL_ADC_ConfigChannel>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <MX_ADC1_Init+0x120>
  {
    Error_Handler();
 80008ac:	f000 fbe0 	bl	8001070 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008b0:	bf00      	nop
 80008b2:	3710      	adds	r7, #16
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	20001728 	.word	0x20001728
 80008bc:	40012400 	.word	0x40012400

080008c0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b096      	sub	sp, #88	; 0x58
 80008c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008c6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80008ca:	2200      	movs	r2, #0
 80008cc:	601a      	str	r2, [r3, #0]
 80008ce:	605a      	str	r2, [r3, #4]
 80008d0:	609a      	str	r2, [r3, #8]
 80008d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008d4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80008d8:	2200      	movs	r2, #0
 80008da:	601a      	str	r2, [r3, #0]
 80008dc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008e2:	2200      	movs	r2, #0
 80008e4:	601a      	str	r2, [r3, #0]
 80008e6:	605a      	str	r2, [r3, #4]
 80008e8:	609a      	str	r2, [r3, #8]
 80008ea:	60da      	str	r2, [r3, #12]
 80008ec:	611a      	str	r2, [r3, #16]
 80008ee:	615a      	str	r2, [r3, #20]
 80008f0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80008f2:	1d3b      	adds	r3, r7, #4
 80008f4:	2220      	movs	r2, #32
 80008f6:	2100      	movs	r1, #0
 80008f8:	4618      	mov	r0, r3
 80008fa:	f007 f964 	bl	8007bc6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80008fe:	4b3e      	ldr	r3, [pc, #248]	; (80009f8 <MX_TIM1_Init+0x138>)
 8000900:	4a3e      	ldr	r2, [pc, #248]	; (80009fc <MX_TIM1_Init+0x13c>)
 8000902:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000904:	4b3c      	ldr	r3, [pc, #240]	; (80009f8 <MX_TIM1_Init+0x138>)
 8000906:	2200      	movs	r2, #0
 8000908:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800090a:	4b3b      	ldr	r3, [pc, #236]	; (80009f8 <MX_TIM1_Init+0x138>)
 800090c:	2200      	movs	r2, #0
 800090e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2799;
 8000910:	4b39      	ldr	r3, [pc, #228]	; (80009f8 <MX_TIM1_Init+0x138>)
 8000912:	f640 22ef 	movw	r2, #2799	; 0xaef
 8000916:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000918:	4b37      	ldr	r3, [pc, #220]	; (80009f8 <MX_TIM1_Init+0x138>)
 800091a:	2200      	movs	r2, #0
 800091c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800091e:	4b36      	ldr	r3, [pc, #216]	; (80009f8 <MX_TIM1_Init+0x138>)
 8000920:	2200      	movs	r2, #0
 8000922:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000924:	4b34      	ldr	r3, [pc, #208]	; (80009f8 <MX_TIM1_Init+0x138>)
 8000926:	2200      	movs	r2, #0
 8000928:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800092a:	4833      	ldr	r0, [pc, #204]	; (80009f8 <MX_TIM1_Init+0x138>)
 800092c:	f003 f83c 	bl	80039a8 <HAL_TIM_Base_Init>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000936:	f000 fb9b 	bl	8001070 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800093a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800093e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000940:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000944:	4619      	mov	r1, r3
 8000946:	482c      	ldr	r0, [pc, #176]	; (80009f8 <MX_TIM1_Init+0x138>)
 8000948:	f003 fbda 	bl	8004100 <HAL_TIM_ConfigClockSource>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000952:	f000 fb8d 	bl	8001070 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000956:	4828      	ldr	r0, [pc, #160]	; (80009f8 <MX_TIM1_Init+0x138>)
 8000958:	f003 f912 	bl	8003b80 <HAL_TIM_PWM_Init>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000962:	f000 fb85 	bl	8001070 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000966:	2300      	movs	r3, #0
 8000968:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800096a:	2300      	movs	r3, #0
 800096c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800096e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000972:	4619      	mov	r1, r3
 8000974:	4820      	ldr	r0, [pc, #128]	; (80009f8 <MX_TIM1_Init+0x138>)
 8000976:	f003 ff43 	bl	8004800 <HAL_TIMEx_MasterConfigSynchronization>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000980:	f000 fb76 	bl	8001070 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000984:	2360      	movs	r3, #96	; 0x60
 8000986:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8000988:	2300      	movs	r3, #0
 800098a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800098c:	2300      	movs	r3, #0
 800098e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000990:	2300      	movs	r3, #0
 8000992:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000994:	2300      	movs	r3, #0
 8000996:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000998:	2300      	movs	r3, #0
 800099a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800099c:	2300      	movs	r3, #0
 800099e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009a4:	2200      	movs	r2, #0
 80009a6:	4619      	mov	r1, r3
 80009a8:	4813      	ldr	r0, [pc, #76]	; (80009f8 <MX_TIM1_Init+0x138>)
 80009aa:	f003 faeb 	bl	8003f84 <HAL_TIM_PWM_ConfigChannel>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80009b4:	f000 fb5c 	bl	8001070 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80009b8:	2300      	movs	r3, #0
 80009ba:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80009bc:	2300      	movs	r3, #0
 80009be:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80009c0:	2300      	movs	r3, #0
 80009c2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80009c4:	2300      	movs	r3, #0
 80009c6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80009c8:	2300      	movs	r3, #0
 80009ca:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80009cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009d0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80009d2:	2300      	movs	r3, #0
 80009d4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80009d6:	1d3b      	adds	r3, r7, #4
 80009d8:	4619      	mov	r1, r3
 80009da:	4807      	ldr	r0, [pc, #28]	; (80009f8 <MX_TIM1_Init+0x138>)
 80009dc:	f003 ff6e 	bl	80048bc <HAL_TIMEx_ConfigBreakDeadTime>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80009e6:	f000 fb43 	bl	8001070 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80009ea:	4803      	ldr	r0, [pc, #12]	; (80009f8 <MX_TIM1_Init+0x138>)
 80009ec:	f000 fcb8 	bl	8001360 <HAL_TIM_MspPostInit>

}
 80009f0:	bf00      	nop
 80009f2:	3758      	adds	r7, #88	; 0x58
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	20001808 	.word	0x20001808
 80009fc:	40012c00 	.word	0x40012c00

08000a00 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b08e      	sub	sp, #56	; 0x38
 8000a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a06:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
 8000a0e:	605a      	str	r2, [r3, #4]
 8000a10:	609a      	str	r2, [r3, #8]
 8000a12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a14:	f107 0320 	add.w	r3, r7, #32
 8000a18:	2200      	movs	r2, #0
 8000a1a:	601a      	str	r2, [r3, #0]
 8000a1c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a1e:	1d3b      	adds	r3, r7, #4
 8000a20:	2200      	movs	r2, #0
 8000a22:	601a      	str	r2, [r3, #0]
 8000a24:	605a      	str	r2, [r3, #4]
 8000a26:	609a      	str	r2, [r3, #8]
 8000a28:	60da      	str	r2, [r3, #12]
 8000a2a:	611a      	str	r2, [r3, #16]
 8000a2c:	615a      	str	r2, [r3, #20]
 8000a2e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a30:	4b31      	ldr	r3, [pc, #196]	; (8000af8 <MX_TIM2_Init+0xf8>)
 8000a32:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000a36:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000a38:	4b2f      	ldr	r3, [pc, #188]	; (8000af8 <MX_TIM2_Init+0xf8>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a3e:	4b2e      	ldr	r3, [pc, #184]	; (8000af8 <MX_TIM2_Init+0xf8>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000a44:	4b2c      	ldr	r3, [pc, #176]	; (8000af8 <MX_TIM2_Init+0xf8>)
 8000a46:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000a4a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a4c:	4b2a      	ldr	r3, [pc, #168]	; (8000af8 <MX_TIM2_Init+0xf8>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a52:	4b29      	ldr	r3, [pc, #164]	; (8000af8 <MX_TIM2_Init+0xf8>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a58:	4827      	ldr	r0, [pc, #156]	; (8000af8 <MX_TIM2_Init+0xf8>)
 8000a5a:	f002 ffa5 	bl	80039a8 <HAL_TIM_Base_Init>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000a64:	f000 fb04 	bl	8001070 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a6c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a6e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a72:	4619      	mov	r1, r3
 8000a74:	4820      	ldr	r0, [pc, #128]	; (8000af8 <MX_TIM2_Init+0xf8>)
 8000a76:	f003 fb43 	bl	8004100 <HAL_TIM_ConfigClockSource>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000a80:	f000 faf6 	bl	8001070 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000a84:	481c      	ldr	r0, [pc, #112]	; (8000af8 <MX_TIM2_Init+0xf8>)
 8000a86:	f003 f87b 	bl	8003b80 <HAL_TIM_PWM_Init>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000a90:	f000 faee 	bl	8001070 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a94:	2300      	movs	r3, #0
 8000a96:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a9c:	f107 0320 	add.w	r3, r7, #32
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4815      	ldr	r0, [pc, #84]	; (8000af8 <MX_TIM2_Init+0xf8>)
 8000aa4:	f003 feac 	bl	8004800 <HAL_TIMEx_MasterConfigSynchronization>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000aae:	f000 fadf 	bl	8001070 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ab2:	2360      	movs	r3, #96	; 0x60
 8000ab4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000aba:	2300      	movs	r3, #0
 8000abc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ac2:	1d3b      	adds	r3, r7, #4
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	480b      	ldr	r0, [pc, #44]	; (8000af8 <MX_TIM2_Init+0xf8>)
 8000aca:	f003 fa5b 	bl	8003f84 <HAL_TIM_PWM_ConfigChannel>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d001      	beq.n	8000ad8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000ad4:	f000 facc 	bl	8001070 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ad8:	1d3b      	adds	r3, r7, #4
 8000ada:	2204      	movs	r2, #4
 8000adc:	4619      	mov	r1, r3
 8000ade:	4806      	ldr	r0, [pc, #24]	; (8000af8 <MX_TIM2_Init+0xf8>)
 8000ae0:	f003 fa50 	bl	8003f84 <HAL_TIM_PWM_ConfigChannel>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8000aea:	f000 fac1 	bl	8001070 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000aee:	bf00      	nop
 8000af0:	3738      	adds	r7, #56	; 0x38
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	20001858 	.word	0x20001858

08000afc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b08e      	sub	sp, #56	; 0x38
 8000b00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b02:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b06:	2200      	movs	r2, #0
 8000b08:	601a      	str	r2, [r3, #0]
 8000b0a:	605a      	str	r2, [r3, #4]
 8000b0c:	609a      	str	r2, [r3, #8]
 8000b0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b10:	f107 0320 	add.w	r3, r7, #32
 8000b14:	2200      	movs	r2, #0
 8000b16:	601a      	str	r2, [r3, #0]
 8000b18:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b1a:	1d3b      	adds	r3, r7, #4
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	601a      	str	r2, [r3, #0]
 8000b20:	605a      	str	r2, [r3, #4]
 8000b22:	609a      	str	r2, [r3, #8]
 8000b24:	60da      	str	r2, [r3, #12]
 8000b26:	611a      	str	r2, [r3, #16]
 8000b28:	615a      	str	r2, [r3, #20]
 8000b2a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000b2c:	4b3d      	ldr	r3, [pc, #244]	; (8000c24 <MX_TIM4_Init+0x128>)
 8000b2e:	4a3e      	ldr	r2, [pc, #248]	; (8000c28 <MX_TIM4_Init+0x12c>)
 8000b30:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000b32:	4b3c      	ldr	r3, [pc, #240]	; (8000c24 <MX_TIM4_Init+0x128>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b38:	4b3a      	ldr	r3, [pc, #232]	; (8000c24 <MX_TIM4_Init+0x128>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2799;
 8000b3e:	4b39      	ldr	r3, [pc, #228]	; (8000c24 <MX_TIM4_Init+0x128>)
 8000b40:	f640 22ef 	movw	r2, #2799	; 0xaef
 8000b44:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b46:	4b37      	ldr	r3, [pc, #220]	; (8000c24 <MX_TIM4_Init+0x128>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b4c:	4b35      	ldr	r3, [pc, #212]	; (8000c24 <MX_TIM4_Init+0x128>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000b52:	4834      	ldr	r0, [pc, #208]	; (8000c24 <MX_TIM4_Init+0x128>)
 8000b54:	f002 ff28 	bl	80039a8 <HAL_TIM_Base_Init>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8000b5e:	f000 fa87 	bl	8001070 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b66:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000b68:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	482d      	ldr	r0, [pc, #180]	; (8000c24 <MX_TIM4_Init+0x128>)
 8000b70:	f003 fac6 	bl	8004100 <HAL_TIM_ConfigClockSource>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000b7a:	f000 fa79 	bl	8001070 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000b7e:	4829      	ldr	r0, [pc, #164]	; (8000c24 <MX_TIM4_Init+0x128>)
 8000b80:	f002 fffe 	bl	8003b80 <HAL_TIM_PWM_Init>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d001      	beq.n	8000b8e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8000b8a:	f000 fa71 	bl	8001070 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b92:	2300      	movs	r3, #0
 8000b94:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000b96:	f107 0320 	add.w	r3, r7, #32
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	4821      	ldr	r0, [pc, #132]	; (8000c24 <MX_TIM4_Init+0x128>)
 8000b9e:	f003 fe2f 	bl	8004800 <HAL_TIMEx_MasterConfigSynchronization>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d001      	beq.n	8000bac <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000ba8:	f000 fa62 	bl	8001070 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bac:	2360      	movs	r3, #96	; 0x60
 8000bae:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bbc:	1d3b      	adds	r3, r7, #4
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	4818      	ldr	r0, [pc, #96]	; (8000c24 <MX_TIM4_Init+0x128>)
 8000bc4:	f003 f9de 	bl	8003f84 <HAL_TIM_PWM_ConfigChannel>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8000bce:	f000 fa4f 	bl	8001070 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000bd2:	1d3b      	adds	r3, r7, #4
 8000bd4:	2204      	movs	r2, #4
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	4812      	ldr	r0, [pc, #72]	; (8000c24 <MX_TIM4_Init+0x128>)
 8000bda:	f003 f9d3 	bl	8003f84 <HAL_TIM_PWM_ConfigChannel>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d001      	beq.n	8000be8 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8000be4:	f000 fa44 	bl	8001070 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000be8:	1d3b      	adds	r3, r7, #4
 8000bea:	2208      	movs	r2, #8
 8000bec:	4619      	mov	r1, r3
 8000bee:	480d      	ldr	r0, [pc, #52]	; (8000c24 <MX_TIM4_Init+0x128>)
 8000bf0:	f003 f9c8 	bl	8003f84 <HAL_TIM_PWM_ConfigChannel>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d001      	beq.n	8000bfe <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 8000bfa:	f000 fa39 	bl	8001070 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000bfe:	1d3b      	adds	r3, r7, #4
 8000c00:	220c      	movs	r2, #12
 8000c02:	4619      	mov	r1, r3
 8000c04:	4807      	ldr	r0, [pc, #28]	; (8000c24 <MX_TIM4_Init+0x128>)
 8000c06:	f003 f9bd 	bl	8003f84 <HAL_TIM_PWM_ConfigChannel>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d001      	beq.n	8000c14 <MX_TIM4_Init+0x118>
  {
    Error_Handler();
 8000c10:	f000 fa2e 	bl	8001070 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000c14:	4803      	ldr	r0, [pc, #12]	; (8000c24 <MX_TIM4_Init+0x128>)
 8000c16:	f000 fba3 	bl	8001360 <HAL_TIM_MspPostInit>

}
 8000c1a:	bf00      	nop
 8000c1c:	3738      	adds	r7, #56	; 0x38
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	20001608 	.word	0x20001608
 8000c28:	40000800 	.word	0x40000800

08000c2c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c30:	4b11      	ldr	r3, [pc, #68]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c32:	4a12      	ldr	r2, [pc, #72]	; (8000c7c <MX_USART1_UART_Init+0x50>)
 8000c34:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c36:	4b10      	ldr	r3, [pc, #64]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c38:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c3c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c3e:	4b0e      	ldr	r3, [pc, #56]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c44:	4b0c      	ldr	r3, [pc, #48]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c4a:	4b0b      	ldr	r3, [pc, #44]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c50:	4b09      	ldr	r3, [pc, #36]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c52:	220c      	movs	r2, #12
 8000c54:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c56:	4b08      	ldr	r3, [pc, #32]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c5c:	4b06      	ldr	r3, [pc, #24]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c62:	4805      	ldr	r0, [pc, #20]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c64:	f003 fe8d 	bl	8004982 <HAL_UART_Init>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000c6e:	f000 f9ff 	bl	8001070 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c72:	bf00      	nop
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	20001760 	.word	0x20001760
 8000c7c:	40013800 	.word	0x40013800

08000c80 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c86:	4b18      	ldr	r3, [pc, #96]	; (8000ce8 <MX_DMA_Init+0x68>)
 8000c88:	695b      	ldr	r3, [r3, #20]
 8000c8a:	4a17      	ldr	r2, [pc, #92]	; (8000ce8 <MX_DMA_Init+0x68>)
 8000c8c:	f043 0301 	orr.w	r3, r3, #1
 8000c90:	6153      	str	r3, [r2, #20]
 8000c92:	4b15      	ldr	r3, [pc, #84]	; (8000ce8 <MX_DMA_Init+0x68>)
 8000c94:	695b      	ldr	r3, [r3, #20]
 8000c96:	f003 0301 	and.w	r3, r3, #1
 8000c9a:	607b      	str	r3, [r7, #4]
 8000c9c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	2105      	movs	r1, #5
 8000ca2:	200b      	movs	r0, #11
 8000ca4:	f001 fd3b 	bl	800271e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000ca8:	200b      	movs	r0, #11
 8000caa:	f001 fd54 	bl	8002756 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8000cae:	2200      	movs	r2, #0
 8000cb0:	2105      	movs	r1, #5
 8000cb2:	200c      	movs	r0, #12
 8000cb4:	f001 fd33 	bl	800271e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000cb8:	200c      	movs	r0, #12
 8000cba:	f001 fd4c 	bl	8002756 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	2105      	movs	r1, #5
 8000cc2:	200f      	movs	r0, #15
 8000cc4:	f001 fd2b 	bl	800271e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000cc8:	200f      	movs	r0, #15
 8000cca:	f001 fd44 	bl	8002756 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8000cce:	2200      	movs	r2, #0
 8000cd0:	2105      	movs	r1, #5
 8000cd2:	2011      	movs	r0, #17
 8000cd4:	f001 fd23 	bl	800271e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000cd8:	2011      	movs	r0, #17
 8000cda:	f001 fd3c 	bl	8002756 <HAL_NVIC_EnableIRQ>

}
 8000cde:	bf00      	nop
 8000ce0:	3708      	adds	r7, #8
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	40021000 	.word	0x40021000

08000cec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b088      	sub	sp, #32
 8000cf0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf2:	f107 0310 	add.w	r3, r7, #16
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	601a      	str	r2, [r3, #0]
 8000cfa:	605a      	str	r2, [r3, #4]
 8000cfc:	609a      	str	r2, [r3, #8]
 8000cfe:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d00:	4b39      	ldr	r3, [pc, #228]	; (8000de8 <MX_GPIO_Init+0xfc>)
 8000d02:	699b      	ldr	r3, [r3, #24]
 8000d04:	4a38      	ldr	r2, [pc, #224]	; (8000de8 <MX_GPIO_Init+0xfc>)
 8000d06:	f043 0310 	orr.w	r3, r3, #16
 8000d0a:	6193      	str	r3, [r2, #24]
 8000d0c:	4b36      	ldr	r3, [pc, #216]	; (8000de8 <MX_GPIO_Init+0xfc>)
 8000d0e:	699b      	ldr	r3, [r3, #24]
 8000d10:	f003 0310 	and.w	r3, r3, #16
 8000d14:	60fb      	str	r3, [r7, #12]
 8000d16:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d18:	4b33      	ldr	r3, [pc, #204]	; (8000de8 <MX_GPIO_Init+0xfc>)
 8000d1a:	699b      	ldr	r3, [r3, #24]
 8000d1c:	4a32      	ldr	r2, [pc, #200]	; (8000de8 <MX_GPIO_Init+0xfc>)
 8000d1e:	f043 0320 	orr.w	r3, r3, #32
 8000d22:	6193      	str	r3, [r2, #24]
 8000d24:	4b30      	ldr	r3, [pc, #192]	; (8000de8 <MX_GPIO_Init+0xfc>)
 8000d26:	699b      	ldr	r3, [r3, #24]
 8000d28:	f003 0320 	and.w	r3, r3, #32
 8000d2c:	60bb      	str	r3, [r7, #8]
 8000d2e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d30:	4b2d      	ldr	r3, [pc, #180]	; (8000de8 <MX_GPIO_Init+0xfc>)
 8000d32:	699b      	ldr	r3, [r3, #24]
 8000d34:	4a2c      	ldr	r2, [pc, #176]	; (8000de8 <MX_GPIO_Init+0xfc>)
 8000d36:	f043 0304 	orr.w	r3, r3, #4
 8000d3a:	6193      	str	r3, [r2, #24]
 8000d3c:	4b2a      	ldr	r3, [pc, #168]	; (8000de8 <MX_GPIO_Init+0xfc>)
 8000d3e:	699b      	ldr	r3, [r3, #24]
 8000d40:	f003 0304 	and.w	r3, r3, #4
 8000d44:	607b      	str	r3, [r7, #4]
 8000d46:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d48:	4b27      	ldr	r3, [pc, #156]	; (8000de8 <MX_GPIO_Init+0xfc>)
 8000d4a:	699b      	ldr	r3, [r3, #24]
 8000d4c:	4a26      	ldr	r2, [pc, #152]	; (8000de8 <MX_GPIO_Init+0xfc>)
 8000d4e:	f043 0308 	orr.w	r3, r3, #8
 8000d52:	6193      	str	r3, [r2, #24]
 8000d54:	4b24      	ldr	r3, [pc, #144]	; (8000de8 <MX_GPIO_Init+0xfc>)
 8000d56:	699b      	ldr	r3, [r3, #24]
 8000d58:	f003 0308 	and.w	r3, r3, #8
 8000d5c:	603b      	str	r3, [r7, #0]
 8000d5e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000d60:	2200      	movs	r2, #0
 8000d62:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d66:	4821      	ldr	r0, [pc, #132]	; (8000dec <MX_GPIO_Init+0x100>)
 8000d68:	f002 f904 	bl	8002f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	f64f 413b 	movw	r1, #64571	; 0xfc3b
 8000d72:	481f      	ldr	r0, [pc, #124]	; (8000df0 <MX_GPIO_Init+0x104>)
 8000d74:	f002 f8fe 	bl	8002f74 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8000d78:	2200      	movs	r2, #0
 8000d7a:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8000d7e:	481d      	ldr	r0, [pc, #116]	; (8000df4 <MX_GPIO_Init+0x108>)
 8000d80:	f002 f8f8 	bl	8002f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000d84:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d88:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d92:	2302      	movs	r3, #2
 8000d94:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d96:	f107 0310 	add.w	r3, r7, #16
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	4813      	ldr	r0, [pc, #76]	; (8000dec <MX_GPIO_Init+0x100>)
 8000d9e:	f001 ff8f 	bl	8002cc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB11
                           PB12 PB13 PB14 PB15
                           PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8000da2:	f64f 433b 	movw	r3, #64571	; 0xfc3b
 8000da6:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000da8:	2301      	movs	r3, #1
 8000daa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dac:	2300      	movs	r3, #0
 8000dae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db0:	2302      	movs	r3, #2
 8000db2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000db4:	f107 0310 	add.w	r3, r7, #16
 8000db8:	4619      	mov	r1, r3
 8000dba:	480d      	ldr	r0, [pc, #52]	; (8000df0 <MX_GPIO_Init+0x104>)
 8000dbc:	f001 ff80 	bl	8002cc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000dc0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000dc4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dce:	2302      	movs	r3, #2
 8000dd0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dd2:	f107 0310 	add.w	r3, r7, #16
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4806      	ldr	r0, [pc, #24]	; (8000df4 <MX_GPIO_Init+0x108>)
 8000dda:	f001 ff71 	bl	8002cc0 <HAL_GPIO_Init>

}
 8000dde:	bf00      	nop
 8000de0:	3720      	adds	r7, #32
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	40021000 	.word	0x40021000
 8000dec:	40011000 	.word	0x40011000
 8000df0:	40010c00 	.word	0x40010c00
 8000df4:	40010800 	.word	0x40010800

08000df8 <adc_reader_task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_adc_reader_task */
void adc_reader_task(void const * argument)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {


	  for(int i=0;i<num_irsensors;i++)
 8000e00:	2300      	movs	r3, #0
 8000e02:	60fb      	str	r3, [r7, #12]
 8000e04:	e040      	b.n	8000e88 <adc_reader_task+0x90>
	  	  {
	  		  // set IR off
	  		  ir_led_off();
 8000e06:	f7ff faed 	bl	80003e4 <ir_led_off>

	  		  // select mux channel
	  		  set_mux_fl(i);
 8000e0a:	68f8      	ldr	r0, [r7, #12]
 8000e0c:	f7ff fb0e 	bl	800042c <set_mux_fl>
	  		  set_mux_fr(i);
 8000e10:	68f8      	ldr	r0, [r7, #12]
 8000e12:	f7ff fb41 	bl	8000498 <set_mux_fr>

	  		  //small delay
	  		  HAL_Delay(1);
 8000e16:	2001      	movs	r0, #1
 8000e18:	f000 ffee 	bl	8001df8 <HAL_Delay>

	  		  // get initial readings
	  		  data_fl_noise = adc_value[0];
 8000e1c:	4b1d      	ldr	r3, [pc, #116]	; (8000e94 <adc_reader_task+0x9c>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	461a      	mov	r2, r3
 8000e22:	4b1d      	ldr	r3, [pc, #116]	; (8000e98 <adc_reader_task+0xa0>)
 8000e24:	601a      	str	r2, [r3, #0]
	  		  data_fr_noise = adc_value[1];
 8000e26:	4b1b      	ldr	r3, [pc, #108]	; (8000e94 <adc_reader_task+0x9c>)
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	461a      	mov	r2, r3
 8000e2c:	4b1b      	ldr	r3, [pc, #108]	; (8000e9c <adc_reader_task+0xa4>)
 8000e2e:	601a      	str	r2, [r3, #0]

	  		  // set IR on
	  		  ir_led_on();
 8000e30:	f7ff facc 	bl	80003cc <ir_led_on>
	  		  //small delay
	  		  HAL_Delay(1);
 8000e34:	2001      	movs	r0, #1
 8000e36:	f000 ffdf 	bl	8001df8 <HAL_Delay>

	  		  // get second readings
	  		  data_fl = adc_value[0];
 8000e3a:	4b16      	ldr	r3, [pc, #88]	; (8000e94 <adc_reader_task+0x9c>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	461a      	mov	r2, r3
 8000e40:	4b17      	ldr	r3, [pc, #92]	; (8000ea0 <adc_reader_task+0xa8>)
 8000e42:	601a      	str	r2, [r3, #0]
	  		  data_fr = adc_value[1];
 8000e44:	4b13      	ldr	r3, [pc, #76]	; (8000e94 <adc_reader_task+0x9c>)
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	461a      	mov	r2, r3
 8000e4a:	4b16      	ldr	r3, [pc, #88]	; (8000ea4 <adc_reader_task+0xac>)
 8000e4c:	601a      	str	r2, [r3, #0]

	  		  //calculate the real value and set it in ir_data array
	  		  data_fl_real = -1*(data_fl - data_fl_noise);
 8000e4e:	4b12      	ldr	r3, [pc, #72]	; (8000e98 <adc_reader_task+0xa0>)
 8000e50:	681a      	ldr	r2, [r3, #0]
 8000e52:	4b13      	ldr	r3, [pc, #76]	; (8000ea0 <adc_reader_task+0xa8>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	1ad3      	subs	r3, r2, r3
 8000e58:	4a13      	ldr	r2, [pc, #76]	; (8000ea8 <adc_reader_task+0xb0>)
 8000e5a:	6013      	str	r3, [r2, #0]
	  		  data_fr_real = -1*(data_fr - data_fr_noise);
 8000e5c:	4b0f      	ldr	r3, [pc, #60]	; (8000e9c <adc_reader_task+0xa4>)
 8000e5e:	681a      	ldr	r2, [r3, #0]
 8000e60:	4b10      	ldr	r3, [pc, #64]	; (8000ea4 <adc_reader_task+0xac>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	4a11      	ldr	r2, [pc, #68]	; (8000eac <adc_reader_task+0xb4>)
 8000e68:	6013      	str	r3, [r2, #0]

	  		  irdata_fl[i] = data_fl_real;
 8000e6a:	4b0f      	ldr	r3, [pc, #60]	; (8000ea8 <adc_reader_task+0xb0>)
 8000e6c:	681a      	ldr	r2, [r3, #0]
 8000e6e:	4910      	ldr	r1, [pc, #64]	; (8000eb0 <adc_reader_task+0xb8>)
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  		  irdata_fr[i] = data_fr_real;
 8000e76:	4b0d      	ldr	r3, [pc, #52]	; (8000eac <adc_reader_task+0xb4>)
 8000e78:	681a      	ldr	r2, [r3, #0]
 8000e7a:	490e      	ldr	r1, [pc, #56]	; (8000eb4 <adc_reader_task+0xbc>)
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  for(int i=0;i<num_irsensors;i++)
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	3301      	adds	r3, #1
 8000e86:	60fb      	str	r3, [r7, #12]
 8000e88:	4b0b      	ldr	r3, [pc, #44]	; (8000eb8 <adc_reader_task+0xc0>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	68fa      	ldr	r2, [r7, #12]
 8000e8e:	429a      	cmp	r2, r3
 8000e90:	dbb9      	blt.n	8000e06 <adc_reader_task+0xe>
 8000e92:	e7b5      	b.n	8000e00 <adc_reader_task+0x8>
 8000e94:	200016e4 	.word	0x200016e4
 8000e98:	20001854 	.word	0x20001854
 8000e9c:	20001804 	.word	0x20001804
 8000ea0:	200015bc 	.word	0x200015bc
 8000ea4:	20001694 	.word	0x20001694
 8000ea8:	20001850 	.word	0x20001850
 8000eac:	20001604 	.word	0x20001604
 8000eb0:	20001700 	.word	0x20001700
 8000eb4:	20001930 	.word	0x20001930
 8000eb8:	20000000 	.word	0x20000000

08000ebc <serial_reader_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_serial_reader_task */
void serial_reader_task(void const * argument)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
	   * 	ccXXX -close finger with current hold
	   *    lfXXX - left finger position roll
	   *    rfXXX - right finger position roll
	   */
	//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "Serial READ \n", 1), 10);
	  if(UART1_rxBuffer[0]=='c')
 8000ec4:	4b15      	ldr	r3, [pc, #84]	; (8000f1c <serial_reader_task+0x60>)
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	2b63      	cmp	r3, #99	; 0x63
 8000eca:	d11d      	bne.n	8000f08 <serial_reader_task+0x4c>
	  {
		  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "Got C \n", 1), 10);
 8000ecc:	2201      	movs	r2, #1
 8000ece:	4914      	ldr	r1, [pc, #80]	; (8000f20 <serial_reader_task+0x64>)
 8000ed0:	4814      	ldr	r0, [pc, #80]	; (8000f24 <serial_reader_task+0x68>)
 8000ed2:	f006 fe81 	bl	8007bd8 <siprintf>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	b29a      	uxth	r2, r3
 8000eda:	230a      	movs	r3, #10
 8000edc:	4911      	ldr	r1, [pc, #68]	; (8000f24 <serial_reader_task+0x68>)
 8000ede:	4812      	ldr	r0, [pc, #72]	; (8000f28 <serial_reader_task+0x6c>)
 8000ee0:	f003 fd9c 	bl	8004a1c <HAL_UART_Transmit>
		  if(UART1_rxBuffer[1]=='c')
 8000ee4:	4b0d      	ldr	r3, [pc, #52]	; (8000f1c <serial_reader_task+0x60>)
 8000ee6:	785b      	ldrb	r3, [r3, #1]
 8000ee8:	2b63      	cmp	r3, #99	; 0x63
 8000eea:	d10b      	bne.n	8000f04 <serial_reader_task+0x48>
		  {HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "Got C2 \n", 1), 10);
 8000eec:	2201      	movs	r2, #1
 8000eee:	490f      	ldr	r1, [pc, #60]	; (8000f2c <serial_reader_task+0x70>)
 8000ef0:	480c      	ldr	r0, [pc, #48]	; (8000f24 <serial_reader_task+0x68>)
 8000ef2:	f006 fe71 	bl	8007bd8 <siprintf>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	b29a      	uxth	r2, r3
 8000efa:	230a      	movs	r3, #10
 8000efc:	4909      	ldr	r1, [pc, #36]	; (8000f24 <serial_reader_task+0x68>)
 8000efe:	480a      	ldr	r0, [pc, #40]	; (8000f28 <serial_reader_task+0x6c>)
 8000f00:	f003 fd8c 	bl	8004a1c <HAL_UART_Transmit>

		  }
		  clear_rxBuffer();
 8000f04:	f7ff fa7a 	bl	80003fc <clear_rxBuffer>
	  }
    osDelay(10);
 8000f08:	200a      	movs	r0, #10
 8000f0a:	f004 f9ea 	bl	80052e2 <osDelay>
    HAL_UART_Transmit(&huart1, UART1_rxBuffer, 6, 100);
 8000f0e:	2364      	movs	r3, #100	; 0x64
 8000f10:	2206      	movs	r2, #6
 8000f12:	4902      	ldr	r1, [pc, #8]	; (8000f1c <serial_reader_task+0x60>)
 8000f14:	4804      	ldr	r0, [pc, #16]	; (8000f28 <serial_reader_task+0x6c>)
 8000f16:	f003 fd81 	bl	8004a1c <HAL_UART_Transmit>
	  if(UART1_rxBuffer[0]=='c')
 8000f1a:	e7d3      	b.n	8000ec4 <serial_reader_task+0x8>
 8000f1c:	2000073c 	.word	0x2000073c
 8000f20:	08008454 	.word	0x08008454
 8000f24:	200017a0 	.word	0x200017a0
 8000f28:	20001760 	.word	0x20001760
 8000f2c:	0800845c 	.word	0x0800845c

08000f30 <pid_timer>:
  /* USER CODE END serial_reader_task */
}

/* pid_timer function */
void pid_timer(void const * argument)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b083      	sub	sp, #12
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
	//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "TIMER \n", 1), 10);
	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
	//HAL_GPIO_WritePin(GPIOB, , value & 0b0001);

  /* USER CODE END pid_timer */
}
 8000f38:	bf00      	nop
 8000f3a:	370c      	adds	r7, #12
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bc80      	pop	{r7}
 8000f40:	4770      	bx	lr
	...

08000f44 <status_update_timer>:

/* status_update_timer function */
void status_update_timer(void const * argument)
{
 8000f44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f46:	b0ad      	sub	sp, #180	; 0xb4
 8000f48:	af18      	add	r7, sp, #96	; 0x60
 8000f4a:	64f8      	str	r0, [r7, #76]	; 0x4c
	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
	//sprintf(MSG, "Data = %d \t %d  \t %d \t %d  \t%d  \t%d \t%d \t \r\n ",
	//		irdata_fr[0],irdata_fr[1], irdata_fr[2], irdata_fr[3], irdata_fr[4], irdata_fr[5], irdata_fr[6]);
	//sprintf(MSG,"Data = %d \t end \r\n", RX1_Char);

	sprintf(MSG, "%d \t%d \t%d \t%d \t%d \t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t \r\n",
 8000f4c:	4b3a      	ldr	r3, [pc, #232]	; (8001038 <status_update_timer+0xf4>)
 8000f4e:	689b      	ldr	r3, [r3, #8]
 8000f50:	64bb      	str	r3, [r7, #72]	; 0x48
 8000f52:	4b39      	ldr	r3, [pc, #228]	; (8001038 <status_update_timer+0xf4>)
 8000f54:	68d9      	ldr	r1, [r3, #12]
 8000f56:	6479      	str	r1, [r7, #68]	; 0x44
 8000f58:	4b37      	ldr	r3, [pc, #220]	; (8001038 <status_update_timer+0xf4>)
 8000f5a:	6918      	ldr	r0, [r3, #16]
 8000f5c:	6438      	str	r0, [r7, #64]	; 0x40
 8000f5e:	4b36      	ldr	r3, [pc, #216]	; (8001038 <status_update_timer+0xf4>)
 8000f60:	695c      	ldr	r4, [r3, #20]
 8000f62:	63fc      	str	r4, [r7, #60]	; 0x3c
 8000f64:	4b34      	ldr	r3, [pc, #208]	; (8001038 <status_update_timer+0xf4>)
 8000f66:	699d      	ldr	r5, [r3, #24]
 8000f68:	63bd      	str	r5, [r7, #56]	; 0x38
 8000f6a:	4b34      	ldr	r3, [pc, #208]	; (800103c <status_update_timer+0xf8>)
 8000f6c:	681e      	ldr	r6, [r3, #0]
 8000f6e:	637e      	str	r6, [r7, #52]	; 0x34
 8000f70:	4b32      	ldr	r3, [pc, #200]	; (800103c <status_update_timer+0xf8>)
 8000f72:	685a      	ldr	r2, [r3, #4]
 8000f74:	633a      	str	r2, [r7, #48]	; 0x30
 8000f76:	4b31      	ldr	r3, [pc, #196]	; (800103c <status_update_timer+0xf8>)
 8000f78:	6899      	ldr	r1, [r3, #8]
 8000f7a:	62f9      	str	r1, [r7, #44]	; 0x2c
 8000f7c:	4b2f      	ldr	r3, [pc, #188]	; (800103c <status_update_timer+0xf8>)
 8000f7e:	68db      	ldr	r3, [r3, #12]
 8000f80:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f82:	4b2e      	ldr	r3, [pc, #184]	; (800103c <status_update_timer+0xf8>)
 8000f84:	6918      	ldr	r0, [r3, #16]
 8000f86:	6278      	str	r0, [r7, #36]	; 0x24
 8000f88:	4b2c      	ldr	r3, [pc, #176]	; (800103c <status_update_timer+0xf8>)
 8000f8a:	695c      	ldr	r4, [r3, #20]
 8000f8c:	623c      	str	r4, [r7, #32]
 8000f8e:	4b2b      	ldr	r3, [pc, #172]	; (800103c <status_update_timer+0xf8>)
 8000f90:	699d      	ldr	r5, [r3, #24]
 8000f92:	61fd      	str	r5, [r7, #28]
 8000f94:	4b29      	ldr	r3, [pc, #164]	; (800103c <status_update_timer+0xf8>)
 8000f96:	69de      	ldr	r6, [r3, #28]
 8000f98:	61be      	str	r6, [r7, #24]
 8000f9a:	4b28      	ldr	r3, [pc, #160]	; (800103c <status_update_timer+0xf8>)
 8000f9c:	6a1a      	ldr	r2, [r3, #32]
 8000f9e:	617a      	str	r2, [r7, #20]
 8000fa0:	4b26      	ldr	r3, [pc, #152]	; (800103c <status_update_timer+0xf8>)
 8000fa2:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8000fa4:	6139      	str	r1, [r7, #16]
 8000fa6:	4b26      	ldr	r3, [pc, #152]	; (8001040 <status_update_timer+0xfc>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	60fb      	str	r3, [r7, #12]
 8000fac:	4b24      	ldr	r3, [pc, #144]	; (8001040 <status_update_timer+0xfc>)
 8000fae:	6858      	ldr	r0, [r3, #4]
 8000fb0:	60b8      	str	r0, [r7, #8]
 8000fb2:	4b23      	ldr	r3, [pc, #140]	; (8001040 <status_update_timer+0xfc>)
 8000fb4:	689c      	ldr	r4, [r3, #8]
 8000fb6:	607c      	str	r4, [r7, #4]
 8000fb8:	4b21      	ldr	r3, [pc, #132]	; (8001040 <status_update_timer+0xfc>)
 8000fba:	68de      	ldr	r6, [r3, #12]
 8000fbc:	4b20      	ldr	r3, [pc, #128]	; (8001040 <status_update_timer+0xfc>)
 8000fbe:	691d      	ldr	r5, [r3, #16]
 8000fc0:	4b1f      	ldr	r3, [pc, #124]	; (8001040 <status_update_timer+0xfc>)
 8000fc2:	695c      	ldr	r4, [r3, #20]
 8000fc4:	4b1e      	ldr	r3, [pc, #120]	; (8001040 <status_update_timer+0xfc>)
 8000fc6:	6998      	ldr	r0, [r3, #24]
 8000fc8:	4b1d      	ldr	r3, [pc, #116]	; (8001040 <status_update_timer+0xfc>)
 8000fca:	69d9      	ldr	r1, [r3, #28]
 8000fcc:	4b1c      	ldr	r3, [pc, #112]	; (8001040 <status_update_timer+0xfc>)
 8000fce:	6a1a      	ldr	r2, [r3, #32]
 8000fd0:	4b1b      	ldr	r3, [pc, #108]	; (8001040 <status_update_timer+0xfc>)
 8000fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fd4:	9316      	str	r3, [sp, #88]	; 0x58
 8000fd6:	9215      	str	r2, [sp, #84]	; 0x54
 8000fd8:	9114      	str	r1, [sp, #80]	; 0x50
 8000fda:	9013      	str	r0, [sp, #76]	; 0x4c
 8000fdc:	9412      	str	r4, [sp, #72]	; 0x48
 8000fde:	9511      	str	r5, [sp, #68]	; 0x44
 8000fe0:	9610      	str	r6, [sp, #64]	; 0x40
 8000fe2:	687c      	ldr	r4, [r7, #4]
 8000fe4:	940f      	str	r4, [sp, #60]	; 0x3c
 8000fe6:	68b8      	ldr	r0, [r7, #8]
 8000fe8:	900e      	str	r0, [sp, #56]	; 0x38
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	930d      	str	r3, [sp, #52]	; 0x34
 8000fee:	6939      	ldr	r1, [r7, #16]
 8000ff0:	910c      	str	r1, [sp, #48]	; 0x30
 8000ff2:	697a      	ldr	r2, [r7, #20]
 8000ff4:	920b      	str	r2, [sp, #44]	; 0x2c
 8000ff6:	69be      	ldr	r6, [r7, #24]
 8000ff8:	960a      	str	r6, [sp, #40]	; 0x28
 8000ffa:	69fd      	ldr	r5, [r7, #28]
 8000ffc:	9509      	str	r5, [sp, #36]	; 0x24
 8000ffe:	6a3c      	ldr	r4, [r7, #32]
 8001000:	9408      	str	r4, [sp, #32]
 8001002:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001004:	9007      	str	r0, [sp, #28]
 8001006:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001008:	9306      	str	r3, [sp, #24]
 800100a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800100c:	9105      	str	r1, [sp, #20]
 800100e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001010:	9204      	str	r2, [sp, #16]
 8001012:	6b7e      	ldr	r6, [r7, #52]	; 0x34
 8001014:	9603      	str	r6, [sp, #12]
 8001016:	6bbd      	ldr	r5, [r7, #56]	; 0x38
 8001018:	9502      	str	r5, [sp, #8]
 800101a:	6bfc      	ldr	r4, [r7, #60]	; 0x3c
 800101c:	9401      	str	r4, [sp, #4]
 800101e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001020:	9000      	str	r0, [sp, #0]
 8001022:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001024:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001026:	4907      	ldr	r1, [pc, #28]	; (8001044 <status_update_timer+0x100>)
 8001028:	4807      	ldr	r0, [pc, #28]	; (8001048 <status_update_timer+0x104>)
 800102a:	f006 fdd5 	bl	8007bd8 <siprintf>
				irdata_fl[0],irdata_fl[1], irdata_fl[2], irdata_fl[3], irdata_fl[4], irdata_fl[5], irdata_fl[6],irdata_fl[7],irdata_fl[8],irdata_fl[9]);
		  //sprintf(MSG, "Hello Dudes! COUNT = %d \r\n ",X);

	//HAL_UART_Transmit(&huart1, MSG, strlen(MSG), 600);
  /* USER CODE END status_update_timer */
}
 800102e:	bf00      	nop
 8001030:	3754      	adds	r7, #84	; 0x54
 8001032:	46bd      	mov	sp, r7
 8001034:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001036:	bf00      	nop
 8001038:	200016e4 	.word	0x200016e4
 800103c:	20001930 	.word	0x20001930
 8001040:	20001700 	.word	0x20001700
 8001044:	08008468 	.word	0x08008468
 8001048:	20001958 	.word	0x20001958

0800104c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a04      	ldr	r2, [pc, #16]	; (800106c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d101      	bne.n	8001062 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800105e:	f000 feaf 	bl	8001dc0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001062:	bf00      	nop
 8001064:	3708      	adds	r7, #8
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	40000400 	.word	0x40000400

08001070 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001074:	bf00      	nop
 8001076:	46bd      	mov	sp, r7
 8001078:	bc80      	pop	{r7}
 800107a:	4770      	bx	lr

0800107c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001082:	4b18      	ldr	r3, [pc, #96]	; (80010e4 <HAL_MspInit+0x68>)
 8001084:	699b      	ldr	r3, [r3, #24]
 8001086:	4a17      	ldr	r2, [pc, #92]	; (80010e4 <HAL_MspInit+0x68>)
 8001088:	f043 0301 	orr.w	r3, r3, #1
 800108c:	6193      	str	r3, [r2, #24]
 800108e:	4b15      	ldr	r3, [pc, #84]	; (80010e4 <HAL_MspInit+0x68>)
 8001090:	699b      	ldr	r3, [r3, #24]
 8001092:	f003 0301 	and.w	r3, r3, #1
 8001096:	60bb      	str	r3, [r7, #8]
 8001098:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800109a:	4b12      	ldr	r3, [pc, #72]	; (80010e4 <HAL_MspInit+0x68>)
 800109c:	69db      	ldr	r3, [r3, #28]
 800109e:	4a11      	ldr	r2, [pc, #68]	; (80010e4 <HAL_MspInit+0x68>)
 80010a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010a4:	61d3      	str	r3, [r2, #28]
 80010a6:	4b0f      	ldr	r3, [pc, #60]	; (80010e4 <HAL_MspInit+0x68>)
 80010a8:	69db      	ldr	r3, [r3, #28]
 80010aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ae:	607b      	str	r3, [r7, #4]
 80010b0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010b2:	2200      	movs	r2, #0
 80010b4:	210f      	movs	r1, #15
 80010b6:	f06f 0001 	mvn.w	r0, #1
 80010ba:	f001 fb30 	bl	800271e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80010be:	4b0a      	ldr	r3, [pc, #40]	; (80010e8 <HAL_MspInit+0x6c>)
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	60fb      	str	r3, [r7, #12]
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80010d2:	60fb      	str	r3, [r7, #12]
 80010d4:	4a04      	ldr	r2, [pc, #16]	; (80010e8 <HAL_MspInit+0x6c>)
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010da:	bf00      	nop
 80010dc:	3710      	adds	r7, #16
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40021000 	.word	0x40021000
 80010e8:	40010000 	.word	0x40010000

080010ec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b088      	sub	sp, #32
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f4:	f107 0310 	add.w	r3, r7, #16
 80010f8:	2200      	movs	r2, #0
 80010fa:	601a      	str	r2, [r3, #0]
 80010fc:	605a      	str	r2, [r3, #4]
 80010fe:	609a      	str	r2, [r3, #8]
 8001100:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4a28      	ldr	r2, [pc, #160]	; (80011a8 <HAL_ADC_MspInit+0xbc>)
 8001108:	4293      	cmp	r3, r2
 800110a:	d149      	bne.n	80011a0 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800110c:	4b27      	ldr	r3, [pc, #156]	; (80011ac <HAL_ADC_MspInit+0xc0>)
 800110e:	699b      	ldr	r3, [r3, #24]
 8001110:	4a26      	ldr	r2, [pc, #152]	; (80011ac <HAL_ADC_MspInit+0xc0>)
 8001112:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001116:	6193      	str	r3, [r2, #24]
 8001118:	4b24      	ldr	r3, [pc, #144]	; (80011ac <HAL_ADC_MspInit+0xc0>)
 800111a:	699b      	ldr	r3, [r3, #24]
 800111c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001120:	60fb      	str	r3, [r7, #12]
 8001122:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001124:	4b21      	ldr	r3, [pc, #132]	; (80011ac <HAL_ADC_MspInit+0xc0>)
 8001126:	699b      	ldr	r3, [r3, #24]
 8001128:	4a20      	ldr	r2, [pc, #128]	; (80011ac <HAL_ADC_MspInit+0xc0>)
 800112a:	f043 0304 	orr.w	r3, r3, #4
 800112e:	6193      	str	r3, [r2, #24]
 8001130:	4b1e      	ldr	r3, [pc, #120]	; (80011ac <HAL_ADC_MspInit+0xc0>)
 8001132:	699b      	ldr	r3, [r3, #24]
 8001134:	f003 0304 	and.w	r3, r3, #4
 8001138:	60bb      	str	r3, [r7, #8]
 800113a:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800113c:	23ff      	movs	r3, #255	; 0xff
 800113e:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001140:	2303      	movs	r3, #3
 8001142:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001144:	f107 0310 	add.w	r3, r7, #16
 8001148:	4619      	mov	r1, r3
 800114a:	4819      	ldr	r0, [pc, #100]	; (80011b0 <HAL_ADC_MspInit+0xc4>)
 800114c:	f001 fdb8 	bl	8002cc0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001150:	4b18      	ldr	r3, [pc, #96]	; (80011b4 <HAL_ADC_MspInit+0xc8>)
 8001152:	4a19      	ldr	r2, [pc, #100]	; (80011b8 <HAL_ADC_MspInit+0xcc>)
 8001154:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001156:	4b17      	ldr	r3, [pc, #92]	; (80011b4 <HAL_ADC_MspInit+0xc8>)
 8001158:	2200      	movs	r2, #0
 800115a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800115c:	4b15      	ldr	r3, [pc, #84]	; (80011b4 <HAL_ADC_MspInit+0xc8>)
 800115e:	2200      	movs	r2, #0
 8001160:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001162:	4b14      	ldr	r3, [pc, #80]	; (80011b4 <HAL_ADC_MspInit+0xc8>)
 8001164:	2280      	movs	r2, #128	; 0x80
 8001166:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001168:	4b12      	ldr	r3, [pc, #72]	; (80011b4 <HAL_ADC_MspInit+0xc8>)
 800116a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800116e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001170:	4b10      	ldr	r3, [pc, #64]	; (80011b4 <HAL_ADC_MspInit+0xc8>)
 8001172:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001176:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001178:	4b0e      	ldr	r3, [pc, #56]	; (80011b4 <HAL_ADC_MspInit+0xc8>)
 800117a:	2220      	movs	r2, #32
 800117c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800117e:	4b0d      	ldr	r3, [pc, #52]	; (80011b4 <HAL_ADC_MspInit+0xc8>)
 8001180:	2200      	movs	r2, #0
 8001182:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001184:	480b      	ldr	r0, [pc, #44]	; (80011b4 <HAL_ADC_MspInit+0xc8>)
 8001186:	f001 faf5 	bl	8002774 <HAL_DMA_Init>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8001190:	f7ff ff6e 	bl	8001070 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	4a07      	ldr	r2, [pc, #28]	; (80011b4 <HAL_ADC_MspInit+0xc8>)
 8001198:	621a      	str	r2, [r3, #32]
 800119a:	4a06      	ldr	r2, [pc, #24]	; (80011b4 <HAL_ADC_MspInit+0xc8>)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80011a0:	bf00      	nop
 80011a2:	3720      	adds	r7, #32
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	40012400 	.word	0x40012400
 80011ac:	40021000 	.word	0x40021000
 80011b0:	40010800 	.word	0x40010800
 80011b4:	200017c0 	.word	0x200017c0
 80011b8:	40020008 	.word	0x40020008

080011bc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b086      	sub	sp, #24
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a5c      	ldr	r2, [pc, #368]	; (800133c <HAL_TIM_Base_MspInit+0x180>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d10c      	bne.n	80011e8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80011ce:	4b5c      	ldr	r3, [pc, #368]	; (8001340 <HAL_TIM_Base_MspInit+0x184>)
 80011d0:	699b      	ldr	r3, [r3, #24]
 80011d2:	4a5b      	ldr	r2, [pc, #364]	; (8001340 <HAL_TIM_Base_MspInit+0x184>)
 80011d4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80011d8:	6193      	str	r3, [r2, #24]
 80011da:	4b59      	ldr	r3, [pc, #356]	; (8001340 <HAL_TIM_Base_MspInit+0x184>)
 80011dc:	699b      	ldr	r3, [r3, #24]
 80011de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80011e2:	617b      	str	r3, [r7, #20]
 80011e4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80011e6:	e0a4      	b.n	8001332 <HAL_TIM_Base_MspInit+0x176>
  else if(htim_base->Instance==TIM2)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011f0:	f040 808e 	bne.w	8001310 <HAL_TIM_Base_MspInit+0x154>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011f4:	4b52      	ldr	r3, [pc, #328]	; (8001340 <HAL_TIM_Base_MspInit+0x184>)
 80011f6:	69db      	ldr	r3, [r3, #28]
 80011f8:	4a51      	ldr	r2, [pc, #324]	; (8001340 <HAL_TIM_Base_MspInit+0x184>)
 80011fa:	f043 0301 	orr.w	r3, r3, #1
 80011fe:	61d3      	str	r3, [r2, #28]
 8001200:	4b4f      	ldr	r3, [pc, #316]	; (8001340 <HAL_TIM_Base_MspInit+0x184>)
 8001202:	69db      	ldr	r3, [r3, #28]
 8001204:	f003 0301 	and.w	r3, r3, #1
 8001208:	613b      	str	r3, [r7, #16]
 800120a:	693b      	ldr	r3, [r7, #16]
    hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 800120c:	4b4d      	ldr	r3, [pc, #308]	; (8001344 <HAL_TIM_Base_MspInit+0x188>)
 800120e:	4a4e      	ldr	r2, [pc, #312]	; (8001348 <HAL_TIM_Base_MspInit+0x18c>)
 8001210:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001212:	4b4c      	ldr	r3, [pc, #304]	; (8001344 <HAL_TIM_Base_MspInit+0x188>)
 8001214:	2210      	movs	r2, #16
 8001216:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8001218:	4b4a      	ldr	r3, [pc, #296]	; (8001344 <HAL_TIM_Base_MspInit+0x188>)
 800121a:	2200      	movs	r2, #0
 800121c:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_DISABLE;
 800121e:	4b49      	ldr	r3, [pc, #292]	; (8001344 <HAL_TIM_Base_MspInit+0x188>)
 8001220:	2200      	movs	r2, #0
 8001222:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001224:	4b47      	ldr	r3, [pc, #284]	; (8001344 <HAL_TIM_Base_MspInit+0x188>)
 8001226:	f44f 7280 	mov.w	r2, #256	; 0x100
 800122a:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800122c:	4b45      	ldr	r3, [pc, #276]	; (8001344 <HAL_TIM_Base_MspInit+0x188>)
 800122e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001232:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2_ch4.Init.Mode = DMA_CIRCULAR;
 8001234:	4b43      	ldr	r3, [pc, #268]	; (8001344 <HAL_TIM_Base_MspInit+0x188>)
 8001236:	2220      	movs	r2, #32
 8001238:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800123a:	4b42      	ldr	r3, [pc, #264]	; (8001344 <HAL_TIM_Base_MspInit+0x188>)
 800123c:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001240:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 8001242:	4840      	ldr	r0, [pc, #256]	; (8001344 <HAL_TIM_Base_MspInit+0x188>)
 8001244:	f001 fa96 	bl	8002774 <HAL_DMA_Init>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <HAL_TIM_Base_MspInit+0x96>
      Error_Handler();
 800124e:	f7ff ff0f 	bl	8001070 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4a3b      	ldr	r2, [pc, #236]	; (8001344 <HAL_TIM_Base_MspInit+0x188>)
 8001256:	629a      	str	r2, [r3, #40]	; 0x28
 8001258:	4a3a      	ldr	r2, [pc, #232]	; (8001344 <HAL_TIM_Base_MspInit+0x188>)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4a38      	ldr	r2, [pc, #224]	; (8001344 <HAL_TIM_Base_MspInit+0x188>)
 8001262:	631a      	str	r2, [r3, #48]	; 0x30
 8001264:	4a37      	ldr	r2, [pc, #220]	; (8001344 <HAL_TIM_Base_MspInit+0x188>)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 800126a:	4b38      	ldr	r3, [pc, #224]	; (800134c <HAL_TIM_Base_MspInit+0x190>)
 800126c:	4a38      	ldr	r2, [pc, #224]	; (8001350 <HAL_TIM_Base_MspInit+0x194>)
 800126e:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001270:	4b36      	ldr	r3, [pc, #216]	; (800134c <HAL_TIM_Base_MspInit+0x190>)
 8001272:	2210      	movs	r2, #16
 8001274:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001276:	4b35      	ldr	r3, [pc, #212]	; (800134c <HAL_TIM_Base_MspInit+0x190>)
 8001278:	2200      	movs	r2, #0
 800127a:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_DISABLE;
 800127c:	4b33      	ldr	r3, [pc, #204]	; (800134c <HAL_TIM_Base_MspInit+0x190>)
 800127e:	2200      	movs	r2, #0
 8001280:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001282:	4b32      	ldr	r3, [pc, #200]	; (800134c <HAL_TIM_Base_MspInit+0x190>)
 8001284:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001288:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800128a:	4b30      	ldr	r3, [pc, #192]	; (800134c <HAL_TIM_Base_MspInit+0x190>)
 800128c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001290:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8001292:	4b2e      	ldr	r3, [pc, #184]	; (800134c <HAL_TIM_Base_MspInit+0x190>)
 8001294:	2220      	movs	r2, #32
 8001296:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001298:	4b2c      	ldr	r3, [pc, #176]	; (800134c <HAL_TIM_Base_MspInit+0x190>)
 800129a:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800129e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 80012a0:	482a      	ldr	r0, [pc, #168]	; (800134c <HAL_TIM_Base_MspInit+0x190>)
 80012a2:	f001 fa67 	bl	8002774 <HAL_DMA_Init>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <HAL_TIM_Base_MspInit+0xf4>
      Error_Handler();
 80012ac:	f7ff fee0 	bl	8001070 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	4a26      	ldr	r2, [pc, #152]	; (800134c <HAL_TIM_Base_MspInit+0x190>)
 80012b4:	625a      	str	r2, [r3, #36]	; 0x24
 80012b6:	4a25      	ldr	r2, [pc, #148]	; (800134c <HAL_TIM_Base_MspInit+0x190>)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_tim2_up.Instance = DMA1_Channel2;
 80012bc:	4b25      	ldr	r3, [pc, #148]	; (8001354 <HAL_TIM_Base_MspInit+0x198>)
 80012be:	4a26      	ldr	r2, [pc, #152]	; (8001358 <HAL_TIM_Base_MspInit+0x19c>)
 80012c0:	601a      	str	r2, [r3, #0]
    hdma_tim2_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012c2:	4b24      	ldr	r3, [pc, #144]	; (8001354 <HAL_TIM_Base_MspInit+0x198>)
 80012c4:	2210      	movs	r2, #16
 80012c6:	605a      	str	r2, [r3, #4]
    hdma_tim2_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80012c8:	4b22      	ldr	r3, [pc, #136]	; (8001354 <HAL_TIM_Base_MspInit+0x198>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	609a      	str	r2, [r3, #8]
    hdma_tim2_up.Init.MemInc = DMA_MINC_DISABLE;
 80012ce:	4b21      	ldr	r3, [pc, #132]	; (8001354 <HAL_TIM_Base_MspInit+0x198>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	60da      	str	r2, [r3, #12]
    hdma_tim2_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80012d4:	4b1f      	ldr	r3, [pc, #124]	; (8001354 <HAL_TIM_Base_MspInit+0x198>)
 80012d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012da:	611a      	str	r2, [r3, #16]
    hdma_tim2_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80012dc:	4b1d      	ldr	r3, [pc, #116]	; (8001354 <HAL_TIM_Base_MspInit+0x198>)
 80012de:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80012e2:	615a      	str	r2, [r3, #20]
    hdma_tim2_up.Init.Mode = DMA_CIRCULAR;
 80012e4:	4b1b      	ldr	r3, [pc, #108]	; (8001354 <HAL_TIM_Base_MspInit+0x198>)
 80012e6:	2220      	movs	r2, #32
 80012e8:	619a      	str	r2, [r3, #24]
    hdma_tim2_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80012ea:	4b1a      	ldr	r3, [pc, #104]	; (8001354 <HAL_TIM_Base_MspInit+0x198>)
 80012ec:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80012f0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_up) != HAL_OK)
 80012f2:	4818      	ldr	r0, [pc, #96]	; (8001354 <HAL_TIM_Base_MspInit+0x198>)
 80012f4:	f001 fa3e 	bl	8002774 <HAL_DMA_Init>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <HAL_TIM_Base_MspInit+0x146>
      Error_Handler();
 80012fe:	f7ff feb7 	bl	8001070 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4a13      	ldr	r2, [pc, #76]	; (8001354 <HAL_TIM_Base_MspInit+0x198>)
 8001306:	621a      	str	r2, [r3, #32]
 8001308:	4a12      	ldr	r2, [pc, #72]	; (8001354 <HAL_TIM_Base_MspInit+0x198>)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	6253      	str	r3, [r2, #36]	; 0x24
}
 800130e:	e010      	b.n	8001332 <HAL_TIM_Base_MspInit+0x176>
  else if(htim_base->Instance==TIM4)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4a11      	ldr	r2, [pc, #68]	; (800135c <HAL_TIM_Base_MspInit+0x1a0>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d10b      	bne.n	8001332 <HAL_TIM_Base_MspInit+0x176>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800131a:	4b09      	ldr	r3, [pc, #36]	; (8001340 <HAL_TIM_Base_MspInit+0x184>)
 800131c:	69db      	ldr	r3, [r3, #28]
 800131e:	4a08      	ldr	r2, [pc, #32]	; (8001340 <HAL_TIM_Base_MspInit+0x184>)
 8001320:	f043 0304 	orr.w	r3, r3, #4
 8001324:	61d3      	str	r3, [r2, #28]
 8001326:	4b06      	ldr	r3, [pc, #24]	; (8001340 <HAL_TIM_Base_MspInit+0x184>)
 8001328:	69db      	ldr	r3, [r3, #28]
 800132a:	f003 0304 	and.w	r3, r3, #4
 800132e:	60fb      	str	r3, [r7, #12]
 8001330:	68fb      	ldr	r3, [r7, #12]
}
 8001332:	bf00      	nop
 8001334:	3718      	adds	r7, #24
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	40012c00 	.word	0x40012c00
 8001340:	40021000 	.word	0x40021000
 8001344:	2000169c 	.word	0x2000169c
 8001348:	40020080 	.word	0x40020080
 800134c:	200015c0 	.word	0x200015c0
 8001350:	40020058 	.word	0x40020058
 8001354:	20001650 	.word	0x20001650
 8001358:	4002001c 	.word	0x4002001c
 800135c:	40000800 	.word	0x40000800

08001360 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b088      	sub	sp, #32
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001368:	f107 0310 	add.w	r3, r7, #16
 800136c:	2200      	movs	r2, #0
 800136e:	601a      	str	r2, [r3, #0]
 8001370:	605a      	str	r2, [r3, #4]
 8001372:	609a      	str	r2, [r3, #8]
 8001374:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4a1f      	ldr	r2, [pc, #124]	; (80013f8 <HAL_TIM_MspPostInit+0x98>)
 800137c:	4293      	cmp	r3, r2
 800137e:	d119      	bne.n	80013b4 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001380:	4b1e      	ldr	r3, [pc, #120]	; (80013fc <HAL_TIM_MspPostInit+0x9c>)
 8001382:	699b      	ldr	r3, [r3, #24]
 8001384:	4a1d      	ldr	r2, [pc, #116]	; (80013fc <HAL_TIM_MspPostInit+0x9c>)
 8001386:	f043 0304 	orr.w	r3, r3, #4
 800138a:	6193      	str	r3, [r2, #24]
 800138c:	4b1b      	ldr	r3, [pc, #108]	; (80013fc <HAL_TIM_MspPostInit+0x9c>)
 800138e:	699b      	ldr	r3, [r3, #24]
 8001390:	f003 0304 	and.w	r3, r3, #4
 8001394:	60fb      	str	r3, [r7, #12]
 8001396:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001398:	f44f 7380 	mov.w	r3, #256	; 0x100
 800139c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800139e:	2302      	movs	r3, #2
 80013a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a2:	2302      	movs	r3, #2
 80013a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013a6:	f107 0310 	add.w	r3, r7, #16
 80013aa:	4619      	mov	r1, r3
 80013ac:	4814      	ldr	r0, [pc, #80]	; (8001400 <HAL_TIM_MspPostInit+0xa0>)
 80013ae:	f001 fc87 	bl	8002cc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80013b2:	e01d      	b.n	80013f0 <HAL_TIM_MspPostInit+0x90>
  else if(htim->Instance==TIM4)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a12      	ldr	r2, [pc, #72]	; (8001404 <HAL_TIM_MspPostInit+0xa4>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d118      	bne.n	80013f0 <HAL_TIM_MspPostInit+0x90>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013be:	4b0f      	ldr	r3, [pc, #60]	; (80013fc <HAL_TIM_MspPostInit+0x9c>)
 80013c0:	699b      	ldr	r3, [r3, #24]
 80013c2:	4a0e      	ldr	r2, [pc, #56]	; (80013fc <HAL_TIM_MspPostInit+0x9c>)
 80013c4:	f043 0308 	orr.w	r3, r3, #8
 80013c8:	6193      	str	r3, [r2, #24]
 80013ca:	4b0c      	ldr	r3, [pc, #48]	; (80013fc <HAL_TIM_MspPostInit+0x9c>)
 80013cc:	699b      	ldr	r3, [r3, #24]
 80013ce:	f003 0308 	and.w	r3, r3, #8
 80013d2:	60bb      	str	r3, [r7, #8]
 80013d4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80013d6:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80013da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013dc:	2302      	movs	r3, #2
 80013de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e0:	2302      	movs	r3, #2
 80013e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e4:	f107 0310 	add.w	r3, r7, #16
 80013e8:	4619      	mov	r1, r3
 80013ea:	4807      	ldr	r0, [pc, #28]	; (8001408 <HAL_TIM_MspPostInit+0xa8>)
 80013ec:	f001 fc68 	bl	8002cc0 <HAL_GPIO_Init>
}
 80013f0:	bf00      	nop
 80013f2:	3720      	adds	r7, #32
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	40012c00 	.word	0x40012c00
 80013fc:	40021000 	.word	0x40021000
 8001400:	40010800 	.word	0x40010800
 8001404:	40000800 	.word	0x40000800
 8001408:	40010c00 	.word	0x40010c00

0800140c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b088      	sub	sp, #32
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001414:	f107 0310 	add.w	r3, r7, #16
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	605a      	str	r2, [r3, #4]
 800141e:	609a      	str	r2, [r3, #8]
 8001420:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4a20      	ldr	r2, [pc, #128]	; (80014a8 <HAL_UART_MspInit+0x9c>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d139      	bne.n	80014a0 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800142c:	4b1f      	ldr	r3, [pc, #124]	; (80014ac <HAL_UART_MspInit+0xa0>)
 800142e:	699b      	ldr	r3, [r3, #24]
 8001430:	4a1e      	ldr	r2, [pc, #120]	; (80014ac <HAL_UART_MspInit+0xa0>)
 8001432:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001436:	6193      	str	r3, [r2, #24]
 8001438:	4b1c      	ldr	r3, [pc, #112]	; (80014ac <HAL_UART_MspInit+0xa0>)
 800143a:	699b      	ldr	r3, [r3, #24]
 800143c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001440:	60fb      	str	r3, [r7, #12]
 8001442:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001444:	4b19      	ldr	r3, [pc, #100]	; (80014ac <HAL_UART_MspInit+0xa0>)
 8001446:	699b      	ldr	r3, [r3, #24]
 8001448:	4a18      	ldr	r2, [pc, #96]	; (80014ac <HAL_UART_MspInit+0xa0>)
 800144a:	f043 0304 	orr.w	r3, r3, #4
 800144e:	6193      	str	r3, [r2, #24]
 8001450:	4b16      	ldr	r3, [pc, #88]	; (80014ac <HAL_UART_MspInit+0xa0>)
 8001452:	699b      	ldr	r3, [r3, #24]
 8001454:	f003 0304 	and.w	r3, r3, #4
 8001458:	60bb      	str	r3, [r7, #8]
 800145a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800145c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001460:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001462:	2302      	movs	r3, #2
 8001464:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001466:	2303      	movs	r3, #3
 8001468:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800146a:	f107 0310 	add.w	r3, r7, #16
 800146e:	4619      	mov	r1, r3
 8001470:	480f      	ldr	r0, [pc, #60]	; (80014b0 <HAL_UART_MspInit+0xa4>)
 8001472:	f001 fc25 	bl	8002cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001476:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800147a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800147c:	2300      	movs	r3, #0
 800147e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001480:	2300      	movs	r3, #0
 8001482:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001484:	f107 0310 	add.w	r3, r7, #16
 8001488:	4619      	mov	r1, r3
 800148a:	4809      	ldr	r0, [pc, #36]	; (80014b0 <HAL_UART_MspInit+0xa4>)
 800148c:	f001 fc18 	bl	8002cc0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001490:	2200      	movs	r2, #0
 8001492:	2105      	movs	r1, #5
 8001494:	2025      	movs	r0, #37	; 0x25
 8001496:	f001 f942 	bl	800271e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800149a:	2025      	movs	r0, #37	; 0x25
 800149c:	f001 f95b 	bl	8002756 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80014a0:	bf00      	nop
 80014a2:	3720      	adds	r7, #32
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40013800 	.word	0x40013800
 80014ac:	40021000 	.word	0x40021000
 80014b0:	40010800 	.word	0x40010800

080014b4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b08c      	sub	sp, #48	; 0x30
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80014bc:	2300      	movs	r3, #0
 80014be:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80014c0:	2300      	movs	r3, #0
 80014c2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0);
 80014c4:	2200      	movs	r2, #0
 80014c6:	6879      	ldr	r1, [r7, #4]
 80014c8:	201d      	movs	r0, #29
 80014ca:	f001 f928 	bl	800271e <HAL_NVIC_SetPriority>

  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80014ce:	201d      	movs	r0, #29
 80014d0:	f001 f941 	bl	8002756 <HAL_NVIC_EnableIRQ>
  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 80014d4:	4b1f      	ldr	r3, [pc, #124]	; (8001554 <HAL_InitTick+0xa0>)
 80014d6:	69db      	ldr	r3, [r3, #28]
 80014d8:	4a1e      	ldr	r2, [pc, #120]	; (8001554 <HAL_InitTick+0xa0>)
 80014da:	f043 0302 	orr.w	r3, r3, #2
 80014de:	61d3      	str	r3, [r2, #28]
 80014e0:	4b1c      	ldr	r3, [pc, #112]	; (8001554 <HAL_InitTick+0xa0>)
 80014e2:	69db      	ldr	r3, [r3, #28]
 80014e4:	f003 0302 	and.w	r3, r3, #2
 80014e8:	60fb      	str	r3, [r7, #12]
 80014ea:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80014ec:	f107 0210 	add.w	r2, r7, #16
 80014f0:	f107 0314 	add.w	r3, r7, #20
 80014f4:	4611      	mov	r1, r2
 80014f6:	4618      	mov	r0, r3
 80014f8:	f002 f952 	bl	80037a0 <HAL_RCC_GetClockConfig>

  /* Compute TIM3 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80014fc:	f002 f928 	bl	8003750 <HAL_RCC_GetPCLK1Freq>
 8001500:	4603      	mov	r3, r0
 8001502:	005b      	lsls	r3, r3, #1
 8001504:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001508:	4a13      	ldr	r2, [pc, #76]	; (8001558 <HAL_InitTick+0xa4>)
 800150a:	fba2 2303 	umull	r2, r3, r2, r3
 800150e:	0c9b      	lsrs	r3, r3, #18
 8001510:	3b01      	subs	r3, #1
 8001512:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8001514:	4b11      	ldr	r3, [pc, #68]	; (800155c <HAL_InitTick+0xa8>)
 8001516:	4a12      	ldr	r2, [pc, #72]	; (8001560 <HAL_InitTick+0xac>)
 8001518:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 800151a:	4b10      	ldr	r3, [pc, #64]	; (800155c <HAL_InitTick+0xa8>)
 800151c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001520:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8001522:	4a0e      	ldr	r2, [pc, #56]	; (800155c <HAL_InitTick+0xa8>)
 8001524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001526:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8001528:	4b0c      	ldr	r3, [pc, #48]	; (800155c <HAL_InitTick+0xa8>)
 800152a:	2200      	movs	r2, #0
 800152c:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800152e:	4b0b      	ldr	r3, [pc, #44]	; (800155c <HAL_InitTick+0xa8>)
 8001530:	2200      	movs	r2, #0
 8001532:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 8001534:	4809      	ldr	r0, [pc, #36]	; (800155c <HAL_InitTick+0xa8>)
 8001536:	f002 fa37 	bl	80039a8 <HAL_TIM_Base_Init>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d104      	bne.n	800154a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 8001540:	4806      	ldr	r0, [pc, #24]	; (800155c <HAL_InitTick+0xa8>)
 8001542:	f002 facb 	bl	8003adc <HAL_TIM_Base_Start_IT>
 8001546:	4603      	mov	r3, r0
 8001548:	e000      	b.n	800154c <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
}
 800154c:	4618      	mov	r0, r3
 800154e:	3730      	adds	r7, #48	; 0x30
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40021000 	.word	0x40021000
 8001558:	431bde83 	.word	0x431bde83
 800155c:	20001bb0 	.word	0x20001bb0
 8001560:	40000400 	.word	0x40000400

08001564 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001568:	bf00      	nop
 800156a:	46bd      	mov	sp, r7
 800156c:	bc80      	pop	{r7}
 800156e:	4770      	bx	lr

08001570 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001574:	e7fe      	b.n	8001574 <HardFault_Handler+0x4>

08001576 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001576:	b480      	push	{r7}
 8001578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800157a:	e7fe      	b.n	800157a <MemManage_Handler+0x4>

0800157c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001580:	e7fe      	b.n	8001580 <BusFault_Handler+0x4>

08001582 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001582:	b480      	push	{r7}
 8001584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001586:	e7fe      	b.n	8001586 <UsageFault_Handler+0x4>

08001588 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800158c:	bf00      	nop
 800158e:	46bd      	mov	sp, r7
 8001590:	bc80      	pop	{r7}
 8001592:	4770      	bx	lr

08001594 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001598:	4802      	ldr	r0, [pc, #8]	; (80015a4 <DMA1_Channel1_IRQHandler+0x10>)
 800159a:	f001 fa5d 	bl	8002a58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800159e:	bf00      	nop
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	200017c0 	.word	0x200017c0

080015a8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_up);
 80015ac:	4802      	ldr	r0, [pc, #8]	; (80015b8 <DMA1_Channel2_IRQHandler+0x10>)
 80015ae:	f001 fa53 	bl	8002a58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80015b2:	bf00      	nop
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	20001650 	.word	0x20001650

080015bc <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 80015c0:	4802      	ldr	r0, [pc, #8]	; (80015cc <DMA1_Channel5_IRQHandler+0x10>)
 80015c2:	f001 fa49 	bl	8002a58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80015c6:	bf00      	nop
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	200015c0 	.word	0x200015c0

080015d0 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2_ch4);
 80015d4:	4802      	ldr	r0, [pc, #8]	; (80015e0 <DMA1_Channel7_IRQHandler+0x10>)
 80015d6:	f001 fa3f 	bl	8002a58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80015da:	bf00      	nop
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	2000169c 	.word	0x2000169c

080015e4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80015e8:	4802      	ldr	r0, [pc, #8]	; (80015f4 <TIM3_IRQHandler+0x10>)
 80015ea:	f002 fbc3 	bl	8003d74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80015ee:	bf00      	nop
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	20001bb0 	.word	0x20001bb0

080015f8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80015fc:	4802      	ldr	r0, [pc, #8]	; (8001608 <USART1_IRQHandler+0x10>)
 80015fe:	f003 faf3 	bl	8004be8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001602:	bf00      	nop
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	20001760 	.word	0x20001760

0800160c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b086      	sub	sp, #24
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001614:	4a14      	ldr	r2, [pc, #80]	; (8001668 <_sbrk+0x5c>)
 8001616:	4b15      	ldr	r3, [pc, #84]	; (800166c <_sbrk+0x60>)
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001620:	4b13      	ldr	r3, [pc, #76]	; (8001670 <_sbrk+0x64>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d102      	bne.n	800162e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001628:	4b11      	ldr	r3, [pc, #68]	; (8001670 <_sbrk+0x64>)
 800162a:	4a12      	ldr	r2, [pc, #72]	; (8001674 <_sbrk+0x68>)
 800162c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800162e:	4b10      	ldr	r3, [pc, #64]	; (8001670 <_sbrk+0x64>)
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4413      	add	r3, r2
 8001636:	693a      	ldr	r2, [r7, #16]
 8001638:	429a      	cmp	r2, r3
 800163a:	d207      	bcs.n	800164c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800163c:	f006 fa8e 	bl	8007b5c <__errno>
 8001640:	4602      	mov	r2, r0
 8001642:	230c      	movs	r3, #12
 8001644:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001646:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800164a:	e009      	b.n	8001660 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800164c:	4b08      	ldr	r3, [pc, #32]	; (8001670 <_sbrk+0x64>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001652:	4b07      	ldr	r3, [pc, #28]	; (8001670 <_sbrk+0x64>)
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4413      	add	r3, r2
 800165a:	4a05      	ldr	r2, [pc, #20]	; (8001670 <_sbrk+0x64>)
 800165c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800165e:	68fb      	ldr	r3, [r7, #12]
}
 8001660:	4618      	mov	r0, r3
 8001662:	3718      	adds	r7, #24
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	20005000 	.word	0x20005000
 800166c:	00000400 	.word	0x00000400
 8001670:	20000744 	.word	0x20000744
 8001674:	20001d58 	.word	0x20001d58

08001678 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800167c:	bf00      	nop
 800167e:	46bd      	mov	sp, r7
 8001680:	bc80      	pop	{r7}
 8001682:	4770      	bx	lr

08001684 <ws2812_timer2_init>:
    WS2812_CH14_GPIO,
    WS2812_CH15_GPIO
};

static void ws2812_timer2_init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b08e      	sub	sp, #56	; 0x38
 8001688:	af00      	add	r7, sp, #0
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800168a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800168e:	2200      	movs	r2, #0
 8001690:	601a      	str	r2, [r3, #0]
 8001692:	605a      	str	r2, [r3, #4]
 8001694:	609a      	str	r2, [r3, #8]
 8001696:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001698:	f107 0320 	add.w	r3, r7, #32
 800169c:	2200      	movs	r2, #0
 800169e:	601a      	str	r2, [r3, #0]
 80016a0:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 80016a2:	1d3b      	adds	r3, r7, #4
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	609a      	str	r2, [r3, #8]
 80016ac:	60da      	str	r2, [r3, #12]
 80016ae:	611a      	str	r2, [r3, #16]
 80016b0:	615a      	str	r2, [r3, #20]
 80016b2:	619a      	str	r2, [r3, #24]

    htimer2.Instance = TIM2;
 80016b4:	4b25      	ldr	r3, [pc, #148]	; (800174c <ws2812_timer2_init+0xc8>)
 80016b6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016ba:	601a      	str	r2, [r3, #0]
    htimer2.Init.Prescaler = 0;
 80016bc:	4b23      	ldr	r3, [pc, #140]	; (800174c <ws2812_timer2_init+0xc8>)
 80016be:	2200      	movs	r2, #0
 80016c0:	605a      	str	r2, [r3, #4]
    htimer2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016c2:	4b22      	ldr	r3, [pc, #136]	; (800174c <ws2812_timer2_init+0xc8>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	609a      	str	r2, [r3, #8]
    htimer2.Init.Period = WS2812_TIMER_PERIOD;
 80016c8:	4b20      	ldr	r3, [pc, #128]	; (800174c <ws2812_timer2_init+0xc8>)
 80016ca:	2246      	movs	r2, #70	; 0x46
 80016cc:	60da      	str	r2, [r3, #12]

    htimer2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ce:	4b1f      	ldr	r3, [pc, #124]	; (800174c <ws2812_timer2_init+0xc8>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	611a      	str	r2, [r3, #16]
    htimer2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016d4:	4b1d      	ldr	r3, [pc, #116]	; (800174c <ws2812_timer2_init+0xc8>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	619a      	str	r2, [r3, #24]
    HAL_TIM_Base_Init(&htimer2);
 80016da:	481c      	ldr	r0, [pc, #112]	; (800174c <ws2812_timer2_init+0xc8>)
 80016dc:	f002 f964 	bl	80039a8 <HAL_TIM_Base_Init>

    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016e4:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_TIM_ConfigClockSource(&htimer2, &sClockSourceConfig);
 80016e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016ea:	4619      	mov	r1, r3
 80016ec:	4817      	ldr	r0, [pc, #92]	; (800174c <ws2812_timer2_init+0xc8>)
 80016ee:	f002 fd07 	bl	8004100 <HAL_TIM_ConfigClockSource>
    HAL_TIM_PWM_Init(&htimer2);
 80016f2:	4816      	ldr	r0, [pc, #88]	; (800174c <ws2812_timer2_init+0xc8>)
 80016f4:	f002 fa44 	bl	8003b80 <HAL_TIM_PWM_Init>
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016f8:	2300      	movs	r3, #0
 80016fa:	623b      	str	r3, [r7, #32]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016fc:	2300      	movs	r3, #0
 80016fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_TIMEx_MasterConfigSynchronization(&htimer2, &sMasterConfig);
 8001700:	f107 0320 	add.w	r3, r7, #32
 8001704:	4619      	mov	r1, r3
 8001706:	4811      	ldr	r0, [pc, #68]	; (800174c <ws2812_timer2_init+0xc8>)
 8001708:	f003 f87a 	bl	8004800 <HAL_TIMEx_MasterConfigSynchronization>

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800170c:	2360      	movs	r3, #96	; 0x60
 800170e:	607b      	str	r3, [r7, #4]

    sConfigOC.Pulse = WS2812_TIMER_PWM_CH1_TIME;
 8001710:	2316      	movs	r3, #22
 8001712:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001714:	2300      	movs	r3, #0
 8001716:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001718:	2300      	movs	r3, #0
 800171a:	617b      	str	r3, [r7, #20]
    HAL_TIM_PWM_ConfigChannel(&htimer2, &sConfigOC, TIM_CHANNEL_1);
 800171c:	1d3b      	adds	r3, r7, #4
 800171e:	2200      	movs	r2, #0
 8001720:	4619      	mov	r1, r3
 8001722:	480a      	ldr	r0, [pc, #40]	; (800174c <ws2812_timer2_init+0xc8>)
 8001724:	f002 fc2e 	bl	8003f84 <HAL_TIM_PWM_ConfigChannel>
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001728:	2360      	movs	r3, #96	; 0x60
 800172a:	607b      	str	r3, [r7, #4]

    sConfigOC.Pulse = WS2812_TIMER_PWM_CH2_TIME;
 800172c:	232c      	movs	r3, #44	; 0x2c
 800172e:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001730:	2300      	movs	r3, #0
 8001732:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001734:	2300      	movs	r3, #0
 8001736:	617b      	str	r3, [r7, #20]
    HAL_TIM_PWM_ConfigChannel(&htimer2, &sConfigOC, TIM_CHANNEL_2);
 8001738:	1d3b      	adds	r3, r7, #4
 800173a:	2204      	movs	r2, #4
 800173c:	4619      	mov	r1, r3
 800173e:	4803      	ldr	r0, [pc, #12]	; (800174c <ws2812_timer2_init+0xc8>)
 8001740:	f002 fc20 	bl	8003f84 <HAL_TIM_PWM_ConfigChannel>
}
 8001744:	bf00      	nop
 8001746:	3738      	adds	r7, #56	; 0x38
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	20001cc4 	.word	0x20001cc4

08001750 <ws2812_dma_start>:

static void ws2812_dma_start(GPIO_TypeDef *gpio_bank)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001758:	4b4c      	ldr	r3, [pc, #304]	; (800188c <ws2812_dma_start+0x13c>)
 800175a:	69db      	ldr	r3, [r3, #28]
 800175c:	4a4b      	ldr	r2, [pc, #300]	; (800188c <ws2812_dma_start+0x13c>)
 800175e:	f043 0301 	orr.w	r3, r3, #1
 8001762:	61d3      	str	r3, [r2, #28]
 8001764:	4b49      	ldr	r3, [pc, #292]	; (800188c <ws2812_dma_start+0x13c>)
 8001766:	69db      	ldr	r3, [r3, #28]
 8001768:	f003 0301 	and.w	r3, r3, #1
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_UP Init */
    hdma_tim2_update.Instance = DMA1_Channel2;
 8001770:	4b47      	ldr	r3, [pc, #284]	; (8001890 <ws2812_dma_start+0x140>)
 8001772:	4a48      	ldr	r2, [pc, #288]	; (8001894 <ws2812_dma_start+0x144>)
 8001774:	601a      	str	r2, [r3, #0]
    hdma_tim2_update.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001776:	4b46      	ldr	r3, [pc, #280]	; (8001890 <ws2812_dma_start+0x140>)
 8001778:	2210      	movs	r2, #16
 800177a:	605a      	str	r2, [r3, #4]
    hdma_tim2_update.Init.PeriphInc = DMA_PINC_DISABLE;
 800177c:	4b44      	ldr	r3, [pc, #272]	; (8001890 <ws2812_dma_start+0x140>)
 800177e:	2200      	movs	r2, #0
 8001780:	609a      	str	r2, [r3, #8]
    hdma_tim2_update.Init.MemInc = DMA_MINC_DISABLE;
 8001782:	4b43      	ldr	r3, [pc, #268]	; (8001890 <ws2812_dma_start+0x140>)
 8001784:	2200      	movs	r2, #0
 8001786:	60da      	str	r2, [r3, #12]
    hdma_tim2_update.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001788:	4b41      	ldr	r3, [pc, #260]	; (8001890 <ws2812_dma_start+0x140>)
 800178a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800178e:	611a      	str	r2, [r3, #16]
    hdma_tim2_update.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001790:	4b3f      	ldr	r3, [pc, #252]	; (8001890 <ws2812_dma_start+0x140>)
 8001792:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001796:	615a      	str	r2, [r3, #20]
    hdma_tim2_update.Init.Mode = DMA_CIRCULAR;
 8001798:	4b3d      	ldr	r3, [pc, #244]	; (8001890 <ws2812_dma_start+0x140>)
 800179a:	2220      	movs	r2, #32
 800179c:	619a      	str	r2, [r3, #24]
    hdma_tim2_update.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800179e:	4b3c      	ldr	r3, [pc, #240]	; (8001890 <ws2812_dma_start+0x140>)
 80017a0:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80017a4:	61da      	str	r2, [r3, #28]

    /* TIM2_CH1 Init */
    hdma_tim2_pwm_ch1.Instance = DMA1_Channel5;
 80017a6:	4b3c      	ldr	r3, [pc, #240]	; (8001898 <ws2812_dma_start+0x148>)
 80017a8:	4a3c      	ldr	r2, [pc, #240]	; (800189c <ws2812_dma_start+0x14c>)
 80017aa:	601a      	str	r2, [r3, #0]
    hdma_tim2_pwm_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017ac:	4b3a      	ldr	r3, [pc, #232]	; (8001898 <ws2812_dma_start+0x148>)
 80017ae:	2210      	movs	r2, #16
 80017b0:	605a      	str	r2, [r3, #4]
    hdma_tim2_pwm_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017b2:	4b39      	ldr	r3, [pc, #228]	; (8001898 <ws2812_dma_start+0x148>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	609a      	str	r2, [r3, #8]
    hdma_tim2_pwm_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80017b8:	4b37      	ldr	r3, [pc, #220]	; (8001898 <ws2812_dma_start+0x148>)
 80017ba:	2280      	movs	r2, #128	; 0x80
 80017bc:	60da      	str	r2, [r3, #12]
    hdma_tim2_pwm_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80017be:	4b36      	ldr	r3, [pc, #216]	; (8001898 <ws2812_dma_start+0x148>)
 80017c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017c4:	611a      	str	r2, [r3, #16]
    hdma_tim2_pwm_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017c6:	4b34      	ldr	r3, [pc, #208]	; (8001898 <ws2812_dma_start+0x148>)
 80017c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017cc:	615a      	str	r2, [r3, #20]
    hdma_tim2_pwm_ch1.Init.Mode = DMA_CIRCULAR;
 80017ce:	4b32      	ldr	r3, [pc, #200]	; (8001898 <ws2812_dma_start+0x148>)
 80017d0:	2220      	movs	r2, #32
 80017d2:	619a      	str	r2, [r3, #24]
    hdma_tim2_pwm_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80017d4:	4b30      	ldr	r3, [pc, #192]	; (8001898 <ws2812_dma_start+0x148>)
 80017d6:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80017da:	61da      	str	r2, [r3, #28]

    /* TIM2_CH2_CH4 Init */
    hdma_tim2_pwm_ch2.Instance = DMA1_Channel7;
 80017dc:	4b30      	ldr	r3, [pc, #192]	; (80018a0 <ws2812_dma_start+0x150>)
 80017de:	4a31      	ldr	r2, [pc, #196]	; (80018a4 <ws2812_dma_start+0x154>)
 80017e0:	601a      	str	r2, [r3, #0]
    hdma_tim2_pwm_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017e2:	4b2f      	ldr	r3, [pc, #188]	; (80018a0 <ws2812_dma_start+0x150>)
 80017e4:	2210      	movs	r2, #16
 80017e6:	605a      	str	r2, [r3, #4]
    hdma_tim2_pwm_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80017e8:	4b2d      	ldr	r3, [pc, #180]	; (80018a0 <ws2812_dma_start+0x150>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	609a      	str	r2, [r3, #8]
    hdma_tim2_pwm_ch2.Init.MemInc = DMA_MINC_DISABLE;
 80017ee:	4b2c      	ldr	r3, [pc, #176]	; (80018a0 <ws2812_dma_start+0x150>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	60da      	str	r2, [r3, #12]
    hdma_tim2_pwm_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80017f4:	4b2a      	ldr	r3, [pc, #168]	; (80018a0 <ws2812_dma_start+0x150>)
 80017f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017fa:	611a      	str	r2, [r3, #16]
    hdma_tim2_pwm_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017fc:	4b28      	ldr	r3, [pc, #160]	; (80018a0 <ws2812_dma_start+0x150>)
 80017fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001802:	615a      	str	r2, [r3, #20]
    hdma_tim2_pwm_ch2.Init.Mode = DMA_CIRCULAR;
 8001804:	4b26      	ldr	r3, [pc, #152]	; (80018a0 <ws2812_dma_start+0x150>)
 8001806:	2220      	movs	r2, #32
 8001808:	619a      	str	r2, [r3, #24]
    hdma_tim2_pwm_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800180a:	4b25      	ldr	r3, [pc, #148]	; (80018a0 <ws2812_dma_start+0x150>)
 800180c:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001810:	61da      	str	r2, [r3, #28]

    /* I don't know why, but making all DMAs run as long as the buffer size makes things more
     * efficient. Is it the extra full/half-done flags? Only the 2nd DMA needs to run for a given
     * size ...
     */
    HAL_DMA_Init(&hdma_tim2_update);
 8001812:	481f      	ldr	r0, [pc, #124]	; (8001890 <ws2812_dma_start+0x140>)
 8001814:	f000 ffae 	bl	8002774 <HAL_DMA_Init>
    HAL_DMA_Init(&hdma_tim2_pwm_ch1);
 8001818:	481f      	ldr	r0, [pc, #124]	; (8001898 <ws2812_dma_start+0x148>)
 800181a:	f000 ffab 	bl	8002774 <HAL_DMA_Init>
    HAL_DMA_Init(&hdma_tim2_pwm_ch2);
 800181e:	4820      	ldr	r0, [pc, #128]	; (80018a0 <ws2812_dma_start+0x150>)
 8001820:	f000 ffa8 	bl	8002774 <HAL_DMA_Init>

    HAL_DMA_Start(&hdma_tim2_update, (uint32_t)&ws2812_gpio_set_bits, (uint32_t)&gpio_bank->BSRR, DMA_BUFFER_SIZE);
 8001824:	4920      	ldr	r1, [pc, #128]	; (80018a8 <ws2812_dma_start+0x158>)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	3310      	adds	r3, #16
 800182a:	461a      	mov	r2, r3
 800182c:	2310      	movs	r3, #16
 800182e:	4818      	ldr	r0, [pc, #96]	; (8001890 <ws2812_dma_start+0x140>)
 8001830:	f000 fffa 	bl	8002828 <HAL_DMA_Start>
	HAL_DMA_Start(&hdma_tim2_pwm_ch1, (uint32_t)dma_buffer, (uint32_t) &gpio_bank->BRR, DMA_BUFFER_SIZE);
 8001834:	491d      	ldr	r1, [pc, #116]	; (80018ac <ws2812_dma_start+0x15c>)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	3314      	adds	r3, #20
 800183a:	461a      	mov	r2, r3
 800183c:	2310      	movs	r3, #16
 800183e:	4816      	ldr	r0, [pc, #88]	; (8001898 <ws2812_dma_start+0x148>)
 8001840:	f000 fff2 	bl	8002828 <HAL_DMA_Start>
    HAL_DMA_Start(&hdma_tim2_pwm_ch2, (uint32_t)&ws2812_gpio_set_bits, (uint32_t)&gpio_bank->BRR, DMA_BUFFER_SIZE);
 8001844:	4918      	ldr	r1, [pc, #96]	; (80018a8 <ws2812_dma_start+0x158>)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	3314      	adds	r3, #20
 800184a:	461a      	mov	r2, r3
 800184c:	2310      	movs	r3, #16
 800184e:	4814      	ldr	r0, [pc, #80]	; (80018a0 <ws2812_dma_start+0x150>)
 8001850:	f000 ffea 	bl	8002828 <HAL_DMA_Start>

	__HAL_TIM_ENABLE_DMA(&htimer2, TIM_DMA_UPDATE);
 8001854:	4b16      	ldr	r3, [pc, #88]	; (80018b0 <ws2812_dma_start+0x160>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	68da      	ldr	r2, [r3, #12]
 800185a:	4b15      	ldr	r3, [pc, #84]	; (80018b0 <ws2812_dma_start+0x160>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001862:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&htimer2, TIM_DMA_CC1);
 8001864:	4b12      	ldr	r3, [pc, #72]	; (80018b0 <ws2812_dma_start+0x160>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	68da      	ldr	r2, [r3, #12]
 800186a:	4b11      	ldr	r3, [pc, #68]	; (80018b0 <ws2812_dma_start+0x160>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001872:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&htimer2, TIM_DMA_CC2);
 8001874:	4b0e      	ldr	r3, [pc, #56]	; (80018b0 <ws2812_dma_start+0x160>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	68da      	ldr	r2, [r3, #12]
 800187a:	4b0d      	ldr	r3, [pc, #52]	; (80018b0 <ws2812_dma_start+0x160>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001882:	60da      	str	r2, [r3, #12]
}
 8001884:	bf00      	nop
 8001886:	3710      	adds	r7, #16
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	40021000 	.word	0x40021000
 8001890:	20001c80 	.word	0x20001c80
 8001894:	4002001c 	.word	0x4002001c
 8001898:	20001c3c 	.word	0x20001c3c
 800189c:	40020058 	.word	0x40020058
 80018a0:	20001bf8 	.word	0x20001bf8
 80018a4:	40020080 	.word	0x40020080
 80018a8:	20000748 	.word	0x20000748
 80018ac:	2000074c 	.word	0x2000074c
 80018b0:	20001cc4 	.word	0x20001cc4

080018b4 <get_channel_byte>:
        ch_val = get_channel_byte(channels + ch_num, pos);  \
        UNPACK_CHANNEL(gpio_num);                           \
    }

static inline uint8_t get_channel_byte(const struct led_channel_info *channel, int pos)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
 80018bc:	6039      	str	r1, [r7, #0]
    /* If all channels are the same length, we can skip the 'pos' range check, and speed up our
     * inner loop *substantially*
     */

    if (WS212_ALL_CHANNELS_SAME_LENGTH || (pos < channel->length))
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	683a      	ldr	r2, [r7, #0]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	da07      	bge.n	80018d8 <get_channel_byte+0x24>
        return channel->framebuffer[pos] ^ 0xff;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	4413      	add	r3, r2
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	43db      	mvns	r3, r3
 80018d4:	b2db      	uxtb	r3, r3
 80018d6:	e000      	b.n	80018da <get_channel_byte+0x26>

    return 0xff;
 80018d8:	23ff      	movs	r3, #255	; 0xff
}
 80018da:	4618      	mov	r0, r3
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	bc80      	pop	{r7}
 80018e2:	4770      	bx	lr

080018e4 <fill_dma_buffer>:

static void fill_dma_buffer(uint16_t *dest, int pos, const struct led_channel_info *channels)
{
 80018e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018e8:	b087      	sub	sp, #28
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	60f8      	str	r0, [r7, #12]
 80018ee:	60b9      	str	r1, [r7, #8]
 80018f0:	607a      	str	r2, [r7, #4]
    register uint16_t cur0 = 0, cur1 = 0, cur2 = 0, cur3 = 0, cur4 = 0, cur5 = 0, cur6 = 0, cur7 = 0;
 80018f2:	2300      	movs	r3, #0
 80018f4:	603b      	str	r3, [r7, #0]
 80018f6:	f04f 0b00 	mov.w	fp, #0
 80018fa:	2600      	movs	r6, #0
 80018fc:	2500      	movs	r5, #0
 80018fe:	2400      	movs	r4, #0
 8001900:	f04f 0a00 	mov.w	sl, #0
 8001904:	f04f 0900 	mov.w	r9, #0
 8001908:	f04f 0800 	mov.w	r8, #0
     * all the error checks, we don't have the headroom (at least, on an STM32F103 at 72MHz).
     *
     * If you want it to be fast, don't expect it to always be pretty.
     */
    uint8_t ch_val;
    HANDLE_CHANNEL( 0, WS2812_CH0_GPIO);
 800190c:	68b9      	ldr	r1, [r7, #8]
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	f7ff ffd0 	bl	80018b4 <get_channel_byte>
 8001914:	4603      	mov	r3, r0
 8001916:	75fb      	strb	r3, [r7, #23]
 8001918:	7df8      	ldrb	r0, [r7, #23]
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	469e      	mov	lr, r3
 800191e:	46dc      	mov	ip, fp
 8001920:	4651      	mov	r1, sl
 8001922:	464a      	mov	r2, r9
 8001924:	4643      	mov	r3, r8
 8001926:	4680      	mov	r8, r0
 8001928:	f3c8 10c0 	ubfx	r0, r8, #7, #1
 800192c:	f360 0e00 	bfi	lr, r0, #0, #1
 8001930:	f3c8 1080 	ubfx	r0, r8, #6, #1
 8001934:	f360 0c00 	bfi	ip, r0, #0, #1
 8001938:	f3c8 1040 	ubfx	r0, r8, #5, #1
 800193c:	f360 0600 	bfi	r6, r0, #0, #1
 8001940:	f3c8 1000 	ubfx	r0, r8, #4, #1
 8001944:	f360 0500 	bfi	r5, r0, #0, #1
 8001948:	f3c8 00c0 	ubfx	r0, r8, #3, #1
 800194c:	f360 0400 	bfi	r4, r0, #0, #1
 8001950:	f3c8 0080 	ubfx	r0, r8, #2, #1
 8001954:	f360 0100 	bfi	r1, r0, #0, #1
 8001958:	f3c8 0040 	ubfx	r0, r8, #1, #1
 800195c:	f360 0200 	bfi	r2, r0, #0, #1
 8001960:	f3c8 0000 	ubfx	r0, r8, #0, #1
 8001964:	f360 0300 	bfi	r3, r0, #0, #1
 8001968:	fa1f f08e 	uxth.w	r0, lr
 800196c:	6038      	str	r0, [r7, #0]
 800196e:	fa1f fb8c 	uxth.w	fp, ip
 8001972:	b2b6      	uxth	r6, r6
 8001974:	b2ad      	uxth	r5, r5
 8001976:	b2a4      	uxth	r4, r4
 8001978:	fa1f fa81 	uxth.w	sl, r1
 800197c:	fa1f f982 	uxth.w	r9, r2
 8001980:	fa1f f883 	uxth.w	r8, r3
    HANDLE_CHANNEL( 1, WS2812_CH1_GPIO);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	3308      	adds	r3, #8
 8001988:	68b9      	ldr	r1, [r7, #8]
 800198a:	4618      	mov	r0, r3
 800198c:	f7ff ff92 	bl	80018b4 <get_channel_byte>
 8001990:	4603      	mov	r3, r0
 8001992:	75fb      	strb	r3, [r7, #23]
 8001994:	7dfb      	ldrb	r3, [r7, #23]
 8001996:	4618      	mov	r0, r3
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	469e      	mov	lr, r3
 800199c:	46dc      	mov	ip, fp
 800199e:	4651      	mov	r1, sl
 80019a0:	464a      	mov	r2, r9
 80019a2:	4643      	mov	r3, r8
 80019a4:	4680      	mov	r8, r0
 80019a6:	f3c8 10c0 	ubfx	r0, r8, #7, #1
 80019aa:	f360 0e41 	bfi	lr, r0, #1, #1
 80019ae:	f3c8 1080 	ubfx	r0, r8, #6, #1
 80019b2:	f360 0c41 	bfi	ip, r0, #1, #1
 80019b6:	f3c8 1040 	ubfx	r0, r8, #5, #1
 80019ba:	f360 0641 	bfi	r6, r0, #1, #1
 80019be:	f3c8 1000 	ubfx	r0, r8, #4, #1
 80019c2:	f360 0541 	bfi	r5, r0, #1, #1
 80019c6:	f3c8 00c0 	ubfx	r0, r8, #3, #1
 80019ca:	f360 0441 	bfi	r4, r0, #1, #1
 80019ce:	f3c8 0080 	ubfx	r0, r8, #2, #1
 80019d2:	f360 0141 	bfi	r1, r0, #1, #1
 80019d6:	f3c8 0040 	ubfx	r0, r8, #1, #1
 80019da:	f360 0241 	bfi	r2, r0, #1, #1
 80019de:	f3c8 0000 	ubfx	r0, r8, #0, #1
 80019e2:	f360 0341 	bfi	r3, r0, #1, #1
 80019e6:	fa1f f08e 	uxth.w	r0, lr
 80019ea:	fa1f fb8c 	uxth.w	fp, ip
 80019ee:	b2b6      	uxth	r6, r6
 80019f0:	b2ad      	uxth	r5, r5
 80019f2:	b2a4      	uxth	r4, r4
 80019f4:	fa1f fa81 	uxth.w	sl, r1
 80019f8:	fa1f f982 	uxth.w	r9, r2
 80019fc:	fa1f f883 	uxth.w	r8, r3

    /*
     * Store the repacked bits in our DMA buffer, ready to be sent to the GPIO bit-reset register.
     * cur0-cur7 represents bits0 - bits7 of all our channels. Each bit within curX is one channel.
     */
    dest[0] = cur0;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	4602      	mov	r2, r0
 8001a04:	801a      	strh	r2, [r3, #0]
    dest[1] = cur1;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	3302      	adds	r3, #2
 8001a0a:	465a      	mov	r2, fp
 8001a0c:	801a      	strh	r2, [r3, #0]
    dest[2] = cur2;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	3304      	adds	r3, #4
 8001a12:	4632      	mov	r2, r6
 8001a14:	801a      	strh	r2, [r3, #0]
    dest[3] = cur3;
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	3306      	adds	r3, #6
 8001a1a:	462a      	mov	r2, r5
 8001a1c:	801a      	strh	r2, [r3, #0]
    dest[4] = cur4;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	3308      	adds	r3, #8
 8001a22:	4622      	mov	r2, r4
 8001a24:	801a      	strh	r2, [r3, #0]
    dest[5] = cur5;
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	330a      	adds	r3, #10
 8001a2a:	4652      	mov	r2, sl
 8001a2c:	801a      	strh	r2, [r3, #0]
    dest[6] = cur6;
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	330c      	adds	r3, #12
 8001a32:	464a      	mov	r2, r9
 8001a34:	801a      	strh	r2, [r3, #0]
    dest[7] = cur7;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	330e      	adds	r3, #14
 8001a3a:	4642      	mov	r2, r8
 8001a3c:	801a      	strh	r2, [r3, #0]
}
 8001a3e:	bf00      	nop
 8001a40:	371c      	adds	r7, #28
 8001a42:	46bd      	mov	sp, r7
 8001a44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001a48 <ws2812_refresh>:

void ws2812_refresh(const struct led_channel_info *channels, GPIO_TypeDef *gpio_bank)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b088      	sub	sp, #32
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	6039      	str	r1, [r7, #0]
    int cycles = 0;
 8001a52:	2300      	movs	r3, #0
 8001a54:	61fb      	str	r3, [r7, #28]
    int i;
    int pos = 0;
 8001a56:	2300      	movs	r3, #0
 8001a58:	617b      	str	r3, [r7, #20]
    int max_length = 0;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	613b      	str	r3, [r7, #16]

    /* This is what gets DMAed to the GPIO BSR / BSRR at the start/end of each bit cycle.
     * We will dynamically build this shortly
     */
    ws2812_gpio_set_bits = 0;
 8001a5e:	4b80      	ldr	r3, [pc, #512]	; (8001c60 <ws2812_refresh+0x218>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	801a      	strh	r2, [r3, #0]

    /* Pre-fill the DMA buffer, because we won't start filling things on-the-fly until the first
     * half has already been transferred.
     */
    for (i = 0; i < DMA_BUFFER_SIZE; i+= 8) {
 8001a64:	2300      	movs	r3, #0
 8001a66:	61bb      	str	r3, [r7, #24]
 8001a68:	e00e      	b.n	8001a88 <ws2812_refresh+0x40>
        fill_dma_buffer(dma_buffer + i, pos, channels);
 8001a6a:	69bb      	ldr	r3, [r7, #24]
 8001a6c:	005b      	lsls	r3, r3, #1
 8001a6e:	4a7d      	ldr	r2, [pc, #500]	; (8001c64 <ws2812_refresh+0x21c>)
 8001a70:	4413      	add	r3, r2
 8001a72:	687a      	ldr	r2, [r7, #4]
 8001a74:	6979      	ldr	r1, [r7, #20]
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7ff ff34 	bl	80018e4 <fill_dma_buffer>
        pos++;
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	3301      	adds	r3, #1
 8001a80:	617b      	str	r3, [r7, #20]
    for (i = 0; i < DMA_BUFFER_SIZE; i+= 8) {
 8001a82:	69bb      	ldr	r3, [r7, #24]
 8001a84:	3308      	adds	r3, #8
 8001a86:	61bb      	str	r3, [r7, #24]
 8001a88:	69bb      	ldr	r3, [r7, #24]
 8001a8a:	2b0f      	cmp	r3, #15
 8001a8c:	dded      	ble.n	8001a6a <ws2812_refresh+0x22>

    /* Go through the channel list, figure out which channels are used, and set up the GPIO set/
     * reset bit masks. While we're at it, find the length of the longest framebuffer, in case
     * they're of unequal length. This determines how many total bits we will clock out.
     */
    for (i = 0; i < WS2812_NUM_CHANNELS; i++) {
 8001a8e:	2300      	movs	r3, #0
 8001a90:	61bb      	str	r3, [r7, #24]
 8001a92:	e027      	b.n	8001ae4 <ws2812_refresh+0x9c>
        if (channels[i].length > max_length)
 8001a94:	69bb      	ldr	r3, [r7, #24]
 8001a96:	00db      	lsls	r3, r3, #3
 8001a98:	687a      	ldr	r2, [r7, #4]
 8001a9a:	4413      	add	r3, r2
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	693a      	ldr	r2, [r7, #16]
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	da05      	bge.n	8001ab0 <ws2812_refresh+0x68>
            max_length = channels[i].length;
 8001aa4:	69bb      	ldr	r3, [r7, #24]
 8001aa6:	00db      	lsls	r3, r3, #3
 8001aa8:	687a      	ldr	r2, [r7, #4]
 8001aaa:	4413      	add	r3, r2
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	613b      	str	r3, [r7, #16]

        if (channels[i].length != 0)
 8001ab0:	69bb      	ldr	r3, [r7, #24]
 8001ab2:	00db      	lsls	r3, r3, #3
 8001ab4:	687a      	ldr	r2, [r7, #4]
 8001ab6:	4413      	add	r3, r2
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d00f      	beq.n	8001ade <ws2812_refresh+0x96>
            ws2812_gpio_set_bits |= (1 << ws2812_channel_gpio_map[i]);
 8001abe:	4a6a      	ldr	r2, [pc, #424]	; (8001c68 <ws2812_refresh+0x220>)
 8001ac0:	69bb      	ldr	r3, [r7, #24]
 8001ac2:	4413      	add	r3, r2
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	461a      	mov	r2, r3
 8001ac8:	2301      	movs	r3, #1
 8001aca:	4093      	lsls	r3, r2
 8001acc:	b21a      	sxth	r2, r3
 8001ace:	4b64      	ldr	r3, [pc, #400]	; (8001c60 <ws2812_refresh+0x218>)
 8001ad0:	881b      	ldrh	r3, [r3, #0]
 8001ad2:	b21b      	sxth	r3, r3
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	b21b      	sxth	r3, r3
 8001ad8:	b29a      	uxth	r2, r3
 8001ada:	4b61      	ldr	r3, [pc, #388]	; (8001c60 <ws2812_refresh+0x218>)
 8001adc:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < WS2812_NUM_CHANNELS; i++) {
 8001ade:	69bb      	ldr	r3, [r7, #24]
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	61bb      	str	r3, [r7, #24]
 8001ae4:	69bb      	ldr	r3, [r7, #24]
 8001ae6:	2b01      	cmp	r3, #1
 8001ae8:	ddd4      	ble.n	8001a94 <ws2812_refresh+0x4c>
    }

    /* Give DMA time to finish out the current buffer, before turning it off, plus an extra blank pixel (24 bits) */
    max_length += DMA_BUFFER_SIZE / 8;
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	3302      	adds	r3, #2
 8001aee:	613b      	str	r3, [r7, #16]

    /* If per-channel range checks are enabled, add an extra "dummy" pixel to the end of our data stream.
     * This must only be done with range checks enabled, or we'll walk off the end of our framebuffers.
     */
#if !WS212_ALL_CHANNELS_SAME_LENGTH
    max_length += 3;
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	3303      	adds	r3, #3
 8001af4:	613b      	str	r3, [r7, #16]
#endif

    /* We're going to use our standard timer to generate the RESET pulse, so for now just run the
     * timer without any DMA.
     */
	__HAL_TIM_DISABLE_DMA(&htimer2, TIM_DMA_UPDATE);
 8001af6:	4b5d      	ldr	r3, [pc, #372]	; (8001c6c <ws2812_refresh+0x224>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	68da      	ldr	r2, [r3, #12]
 8001afc:	4b5b      	ldr	r3, [pc, #364]	; (8001c6c <ws2812_refresh+0x224>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001b04:	60da      	str	r2, [r3, #12]
	__HAL_TIM_DISABLE_DMA(&htimer2, TIM_DMA_CC1);
 8001b06:	4b59      	ldr	r3, [pc, #356]	; (8001c6c <ws2812_refresh+0x224>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	68da      	ldr	r2, [r3, #12]
 8001b0c:	4b57      	ldr	r3, [pc, #348]	; (8001c6c <ws2812_refresh+0x224>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001b14:	60da      	str	r2, [r3, #12]
	__HAL_TIM_DISABLE_DMA(&htimer2, TIM_DMA_CC2);
 8001b16:	4b55      	ldr	r3, [pc, #340]	; (8001c6c <ws2812_refresh+0x224>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	68da      	ldr	r2, [r3, #12]
 8001b1c:	4b53      	ldr	r3, [pc, #332]	; (8001c6c <ws2812_refresh+0x224>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001b24:	60da      	str	r2, [r3, #12]

    __HAL_TIM_DISABLE(&htimer2);
 8001b26:	4b51      	ldr	r3, [pc, #324]	; (8001c6c <ws2812_refresh+0x224>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	6a1a      	ldr	r2, [r3, #32]
 8001b2c:	f241 1311 	movw	r3, #4369	; 0x1111
 8001b30:	4013      	ands	r3, r2
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d10f      	bne.n	8001b56 <ws2812_refresh+0x10e>
 8001b36:	4b4d      	ldr	r3, [pc, #308]	; (8001c6c <ws2812_refresh+0x224>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	6a1a      	ldr	r2, [r3, #32]
 8001b3c:	f240 4344 	movw	r3, #1092	; 0x444
 8001b40:	4013      	ands	r3, r2
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d107      	bne.n	8001b56 <ws2812_refresh+0x10e>
 8001b46:	4b49      	ldr	r3, [pc, #292]	; (8001c6c <ws2812_refresh+0x224>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	4b47      	ldr	r3, [pc, #284]	; (8001c6c <ws2812_refresh+0x224>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f022 0201 	bic.w	r2, r2, #1
 8001b54:	601a      	str	r2, [r3, #0]

    /* Set all LED GPIOs to 0, to begin reset pulse */
    gpio_bank->BRR = ws2812_gpio_set_bits;
 8001b56:	4b42      	ldr	r3, [pc, #264]	; (8001c60 <ws2812_refresh+0x218>)
 8001b58:	881b      	ldrh	r3, [r3, #0]
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	615a      	str	r2, [r3, #20]

    __HAL_TIM_ENABLE(&htimer2);
 8001b60:	4b42      	ldr	r3, [pc, #264]	; (8001c6c <ws2812_refresh+0x224>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	4b41      	ldr	r3, [pc, #260]	; (8001c6c <ws2812_refresh+0x224>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f042 0201 	orr.w	r2, r2, #1
 8001b6e:	601a      	str	r2, [r3, #0]

    /* We know the timer overflows every 1.25uS (our bit-time interval). So rather than
     * reprogram the timer for 280uS (reset pulse duration) and back, we're gonna be lazy
     * and just count out ~225 update intervals
     */
    for (i = 0; i < 225; i++) {
 8001b70:	2300      	movs	r3, #0
 8001b72:	61bb      	str	r3, [r7, #24]
 8001b74:	e00f      	b.n	8001b96 <ws2812_refresh+0x14e>
        while (!__HAL_TIM_GET_FLAG(&htimer2, TIM_FLAG_UPDATE));
 8001b76:	bf00      	nop
 8001b78:	4b3c      	ldr	r3, [pc, #240]	; (8001c6c <ws2812_refresh+0x224>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	691b      	ldr	r3, [r3, #16]
 8001b7e:	f003 0301 	and.w	r3, r3, #1
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d1f8      	bne.n	8001b78 <ws2812_refresh+0x130>
        __HAL_TIM_CLEAR_FLAG(&htimer2, TIM_FLAG_UPDATE);
 8001b86:	4b39      	ldr	r3, [pc, #228]	; (8001c6c <ws2812_refresh+0x224>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f06f 0201 	mvn.w	r2, #1
 8001b8e:	611a      	str	r2, [r3, #16]
    for (i = 0; i < 225; i++) {
 8001b90:	69bb      	ldr	r3, [r7, #24]
 8001b92:	3301      	adds	r3, #1
 8001b94:	61bb      	str	r3, [r7, #24]
 8001b96:	69bb      	ldr	r3, [r7, #24]
 8001b98:	2be0      	cmp	r3, #224	; 0xe0
 8001b9a:	ddec      	ble.n	8001b76 <ws2812_refresh+0x12e>
    }

    /* Now that we're done with the RESET pulse, turn off the timer and prepare the DMA stuff */
    __HAL_TIM_DISABLE(&htimer2);
 8001b9c:	4b33      	ldr	r3, [pc, #204]	; (8001c6c <ws2812_refresh+0x224>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	6a1a      	ldr	r2, [r3, #32]
 8001ba2:	f241 1311 	movw	r3, #4369	; 0x1111
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d10f      	bne.n	8001bcc <ws2812_refresh+0x184>
 8001bac:	4b2f      	ldr	r3, [pc, #188]	; (8001c6c <ws2812_refresh+0x224>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	6a1a      	ldr	r2, [r3, #32]
 8001bb2:	f240 4344 	movw	r3, #1092	; 0x444
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d107      	bne.n	8001bcc <ws2812_refresh+0x184>
 8001bbc:	4b2b      	ldr	r3, [pc, #172]	; (8001c6c <ws2812_refresh+0x224>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	4b2a      	ldr	r3, [pc, #168]	; (8001c6c <ws2812_refresh+0x224>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f022 0201 	bic.w	r2, r2, #1
 8001bca:	601a      	str	r2, [r3, #0]
    ws2812_dma_start(gpio_bank);
 8001bcc:	6838      	ldr	r0, [r7, #0]
 8001bce:	f7ff fdbf 	bl	8001750 <ws2812_dma_start>

    /* We set the timer to juuust before the overflow condition, so that the UPDATE event happens
     * before the CH1 / CH2 match events. We want this so that the UPDATE event gives us a clean
     * starting "high" level for the first edge of the first bit.
     */
    __HAL_TIM_SET_COUNTER(&htimer2, __HAL_TIM_GET_AUTORELOAD(&htimer2) - 10);
 8001bd2:	4b26      	ldr	r3, [pc, #152]	; (8001c6c <ws2812_refresh+0x224>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bd8:	4b24      	ldr	r3, [pc, #144]	; (8001c6c <ws2812_refresh+0x224>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	3a0a      	subs	r2, #10
 8001bde:	625a      	str	r2, [r3, #36]	; 0x24

    /* Clear the DMA transfer status flags for the DMA we're using */
    DMA1->IFCR = (DMA_IFCR_CTCIF5 | DMA_IFCR_CHTIF5);
 8001be0:	4b23      	ldr	r3, [pc, #140]	; (8001c70 <ws2812_refresh+0x228>)
 8001be2:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8001be6:	605a      	str	r2, [r3, #4]

    /* Enable the timer.... and so it begins */
    __HAL_TIM_ENABLE(&htimer2);
 8001be8:	4b20      	ldr	r3, [pc, #128]	; (8001c6c <ws2812_refresh+0x224>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	4b1f      	ldr	r3, [pc, #124]	; (8001c6c <ws2812_refresh+0x224>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f042 0201 	orr.w	r2, r2, #1
 8001bf6:	601a      	str	r2, [r3, #0]

    while(1) {
        /* Wait for DMA full-transfer or half-transfer event. This tells us when to fill the next buffer */
        if (!(DMA1->ISR & (DMA_ISR_TCIF5 | DMA_ISR_HTIF5))) {
 8001bf8:	4b1d      	ldr	r3, [pc, #116]	; (8001c70 <ws2812_refresh+0x228>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d103      	bne.n	8001c0c <ws2812_refresh+0x1c4>
            cycles++;
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	3301      	adds	r3, #1
 8001c08:	61fb      	str	r3, [r7, #28]
            continue;
 8001c0a:	e027      	b.n	8001c5c <ws2812_refresh+0x214>
        }

        uint16_t *dest = dma_buffer;
 8001c0c:	4b15      	ldr	r3, [pc, #84]	; (8001c64 <ws2812_refresh+0x21c>)
 8001c0e:	60fb      	str	r3, [r7, #12]

        /* Figure out if we're filling the first half of the DMA buffer, or the second half */
        if (DMA1->ISR & DMA_ISR_TCIF5)
 8001c10:	4b17      	ldr	r3, [pc, #92]	; (8001c70 <ws2812_refresh+0x228>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d002      	beq.n	8001c22 <ws2812_refresh+0x1da>
            dest += DMA_BUFFER_FILL_SIZE;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	3310      	adds	r3, #16
 8001c20:	60fb      	str	r3, [r7, #12]

        /* Clear DMA event flags */
        DMA1->IFCR = (DMA_IFCR_CTCIF5 | DMA_IFCR_CHTIF5);
 8001c22:	4b13      	ldr	r3, [pc, #76]	; (8001c70 <ws2812_refresh+0x228>)
 8001c24:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8001c28:	605a      	str	r2, [r3, #4]

        /* Unpack one new byte from each channel, into eight words in our DMA buffer
         * Each 16-bit word in the DMA buffer contains to one bit of the output byte (from each channel)
         */
        for (i = 0; i < DMA_BUFFER_FILL_SIZE; i+= 8) {
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	61bb      	str	r3, [r7, #24]
 8001c2e:	e00e      	b.n	8001c4e <ws2812_refresh+0x206>
            fill_dma_buffer(dest + i, pos, channels);
 8001c30:	69bb      	ldr	r3, [r7, #24]
 8001c32:	005b      	lsls	r3, r3, #1
 8001c34:	68fa      	ldr	r2, [r7, #12]
 8001c36:	4413      	add	r3, r2
 8001c38:	687a      	ldr	r2, [r7, #4]
 8001c3a:	6979      	ldr	r1, [r7, #20]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f7ff fe51 	bl	80018e4 <fill_dma_buffer>
            pos++;
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	3301      	adds	r3, #1
 8001c46:	617b      	str	r3, [r7, #20]
        for (i = 0; i < DMA_BUFFER_FILL_SIZE; i+= 8) {
 8001c48:	69bb      	ldr	r3, [r7, #24]
 8001c4a:	3308      	adds	r3, #8
 8001c4c:	61bb      	str	r3, [r7, #24]
 8001c4e:	69bb      	ldr	r3, [r7, #24]
 8001c50:	2b07      	cmp	r3, #7
 8001c52:	dded      	ble.n	8001c30 <ws2812_refresh+0x1e8>
        }

        if (pos > max_length)
 8001c54:	697a      	ldr	r2, [r7, #20]
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	dc0b      	bgt.n	8001c74 <ws2812_refresh+0x22c>
    while(1) {
 8001c5c:	e7cc      	b.n	8001bf8 <ws2812_refresh+0x1b0>
 8001c5e:	bf00      	nop
 8001c60:	20000748 	.word	0x20000748
 8001c64:	2000074c 	.word	0x2000074c
 8001c68:	08008504 	.word	0x08008504
 8001c6c:	20001cc4 	.word	0x20001cc4
 8001c70:	40020000 	.word	0x40020000
            break;
 8001c74:	bf00      	nop
    }

    __HAL_TIM_DISABLE(&htimer2);
 8001c76:	4b1c      	ldr	r3, [pc, #112]	; (8001ce8 <ws2812_refresh+0x2a0>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	6a1a      	ldr	r2, [r3, #32]
 8001c7c:	f241 1311 	movw	r3, #4369	; 0x1111
 8001c80:	4013      	ands	r3, r2
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d10f      	bne.n	8001ca6 <ws2812_refresh+0x25e>
 8001c86:	4b18      	ldr	r3, [pc, #96]	; (8001ce8 <ws2812_refresh+0x2a0>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	6a1a      	ldr	r2, [r3, #32]
 8001c8c:	f240 4344 	movw	r3, #1092	; 0x444
 8001c90:	4013      	ands	r3, r2
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d107      	bne.n	8001ca6 <ws2812_refresh+0x25e>
 8001c96:	4b14      	ldr	r3, [pc, #80]	; (8001ce8 <ws2812_refresh+0x2a0>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	4b12      	ldr	r3, [pc, #72]	; (8001ce8 <ws2812_refresh+0x2a0>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f022 0201 	bic.w	r2, r2, #1
 8001ca4:	601a      	str	r2, [r3, #0]

    /* Set all LED GPIOs back to 0 */
    gpio_bank->BRR = ws2812_gpio_set_bits;
 8001ca6:	4b11      	ldr	r3, [pc, #68]	; (8001cec <ws2812_refresh+0x2a4>)
 8001ca8:	881b      	ldrh	r3, [r3, #0]
 8001caa:	461a      	mov	r2, r3
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	615a      	str	r2, [r3, #20]

	__HAL_DMA_DISABLE(&hdma_tim2_update);
 8001cb0:	4b0f      	ldr	r3, [pc, #60]	; (8001cf0 <ws2812_refresh+0x2a8>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	4b0e      	ldr	r3, [pc, #56]	; (8001cf0 <ws2812_refresh+0x2a8>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f022 0201 	bic.w	r2, r2, #1
 8001cbe:	601a      	str	r2, [r3, #0]
	__HAL_DMA_DISABLE(&hdma_tim2_pwm_ch1);
 8001cc0:	4b0c      	ldr	r3, [pc, #48]	; (8001cf4 <ws2812_refresh+0x2ac>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	4b0b      	ldr	r3, [pc, #44]	; (8001cf4 <ws2812_refresh+0x2ac>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f022 0201 	bic.w	r2, r2, #1
 8001cce:	601a      	str	r2, [r3, #0]
	__HAL_DMA_DISABLE(&hdma_tim2_pwm_ch2);
 8001cd0:	4b09      	ldr	r3, [pc, #36]	; (8001cf8 <ws2812_refresh+0x2b0>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	4b08      	ldr	r3, [pc, #32]	; (8001cf8 <ws2812_refresh+0x2b0>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f022 0201 	bic.w	r2, r2, #1
 8001cde:	601a      	str	r2, [r3, #0]
}
 8001ce0:	bf00      	nop
 8001ce2:	3720      	adds	r7, #32
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	20001cc4 	.word	0x20001cc4
 8001cec:	20000748 	.word	0x20000748
 8001cf0:	20001c80 	.word	0x20001c80
 8001cf4:	20001c3c 	.word	0x20001c3c
 8001cf8:	20001bf8 	.word	0x20001bf8

08001cfc <ws2812_init>:

void ws2812_init()
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
    /* DMA controller clock enable */
    __HAL_RCC_DMA1_CLK_ENABLE();
 8001d02:	4b10      	ldr	r3, [pc, #64]	; (8001d44 <ws2812_init+0x48>)
 8001d04:	695b      	ldr	r3, [r3, #20]
 8001d06:	4a0f      	ldr	r2, [pc, #60]	; (8001d44 <ws2812_init+0x48>)
 8001d08:	f043 0301 	orr.w	r3, r3, #1
 8001d0c:	6153      	str	r3, [r2, #20]
 8001d0e:	4b0d      	ldr	r3, [pc, #52]	; (8001d44 <ws2812_init+0x48>)
 8001d10:	695b      	ldr	r3, [r3, #20]
 8001d12:	f003 0301 	and.w	r3, r3, #1
 8001d16:	607b      	str	r3, [r7, #4]
 8001d18:	687b      	ldr	r3, [r7, #4]

    /* DMA interrupt init, not that we're using it... */
    HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	2100      	movs	r1, #0
 8001d1e:	200c      	movs	r0, #12
 8001d20:	f000 fcfd 	bl	800271e <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001d24:	2200      	movs	r2, #0
 8001d26:	2100      	movs	r1, #0
 8001d28:	200f      	movs	r0, #15
 8001d2a:	f000 fcf8 	bl	800271e <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001d2e:	2200      	movs	r2, #0
 8001d30:	2100      	movs	r1, #0
 8001d32:	2011      	movs	r0, #17
 8001d34:	f000 fcf3 	bl	800271e <HAL_NVIC_SetPriority>

    ws2812_timer2_init();
 8001d38:	f7ff fca4 	bl	8001684 <ws2812_timer2_init>
}
 8001d3c:	bf00      	nop
 8001d3e:	3708      	adds	r7, #8
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	40021000 	.word	0x40021000

08001d48 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001d48:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001d4a:	e003      	b.n	8001d54 <LoopCopyDataInit>

08001d4c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001d4c:	4b0b      	ldr	r3, [pc, #44]	; (8001d7c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001d4e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001d50:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001d52:	3104      	adds	r1, #4

08001d54 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001d54:	480a      	ldr	r0, [pc, #40]	; (8001d80 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001d56:	4b0b      	ldr	r3, [pc, #44]	; (8001d84 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001d58:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001d5a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001d5c:	d3f6      	bcc.n	8001d4c <CopyDataInit>
  ldr r2, =_sbss
 8001d5e:	4a0a      	ldr	r2, [pc, #40]	; (8001d88 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001d60:	e002      	b.n	8001d68 <LoopFillZerobss>

08001d62 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001d62:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001d64:	f842 3b04 	str.w	r3, [r2], #4

08001d68 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001d68:	4b08      	ldr	r3, [pc, #32]	; (8001d8c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001d6a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001d6c:	d3f9      	bcc.n	8001d62 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001d6e:	f7ff fc83 	bl	8001678 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d72:	f005 fef9 	bl	8007b68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001d76:	f7fe fbc7 	bl	8000508 <main>
  bx lr
 8001d7a:	4770      	bx	lr
  ldr r3, =_sidata
 8001d7c:	08008550 	.word	0x08008550
  ldr r0, =_sdata
 8001d80:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001d84:	20000078 	.word	0x20000078
  ldr r2, =_sbss
 8001d88:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 8001d8c:	20001d54 	.word	0x20001d54

08001d90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d90:	e7fe      	b.n	8001d90 <ADC1_2_IRQHandler>
	...

08001d94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d98:	4b08      	ldr	r3, [pc, #32]	; (8001dbc <HAL_Init+0x28>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a07      	ldr	r2, [pc, #28]	; (8001dbc <HAL_Init+0x28>)
 8001d9e:	f043 0310 	orr.w	r3, r3, #16
 8001da2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001da4:	2003      	movs	r0, #3
 8001da6:	f000 fcaf 	bl	8002708 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001daa:	2000      	movs	r0, #0
 8001dac:	f7ff fb82 	bl	80014b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001db0:	f7ff f964 	bl	800107c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001db4:	2300      	movs	r3, #0
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	40022000 	.word	0x40022000

08001dc0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dc4:	4b05      	ldr	r3, [pc, #20]	; (8001ddc <HAL_IncTick+0x1c>)
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	461a      	mov	r2, r3
 8001dca:	4b05      	ldr	r3, [pc, #20]	; (8001de0 <HAL_IncTick+0x20>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4413      	add	r3, r2
 8001dd0:	4a03      	ldr	r2, [pc, #12]	; (8001de0 <HAL_IncTick+0x20>)
 8001dd2:	6013      	str	r3, [r2, #0]
}
 8001dd4:	bf00      	nop
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bc80      	pop	{r7}
 8001dda:	4770      	bx	lr
 8001ddc:	2000000c 	.word	0x2000000c
 8001de0:	20001d0c 	.word	0x20001d0c

08001de4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  return uwTick;
 8001de8:	4b02      	ldr	r3, [pc, #8]	; (8001df4 <HAL_GetTick+0x10>)
 8001dea:	681b      	ldr	r3, [r3, #0]
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bc80      	pop	{r7}
 8001df2:	4770      	bx	lr
 8001df4:	20001d0c 	.word	0x20001d0c

08001df8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e00:	f7ff fff0 	bl	8001de4 <HAL_GetTick>
 8001e04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001e10:	d005      	beq.n	8001e1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e12:	4b09      	ldr	r3, [pc, #36]	; (8001e38 <HAL_Delay+0x40>)
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	461a      	mov	r2, r3
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	4413      	add	r3, r2
 8001e1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e1e:	bf00      	nop
 8001e20:	f7ff ffe0 	bl	8001de4 <HAL_GetTick>
 8001e24:	4602      	mov	r2, r0
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	68fa      	ldr	r2, [r7, #12]
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d8f7      	bhi.n	8001e20 <HAL_Delay+0x28>
  {
  }
}
 8001e30:	bf00      	nop
 8001e32:	3710      	adds	r7, #16
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	2000000c 	.word	0x2000000c

08001e3c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b086      	sub	sp, #24
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e44:	2300      	movs	r3, #0
 8001e46:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001e50:	2300      	movs	r3, #0
 8001e52:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d101      	bne.n	8001e5e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e0be      	b.n	8001fdc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d109      	bne.n	8001e80 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2200      	movs	r2, #0
 8001e76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e7a:	6878      	ldr	r0, [r7, #4]
 8001e7c:	f7ff f936 	bl	80010ec <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001e80:	6878      	ldr	r0, [r7, #4]
 8001e82:	f000 faf7 	bl	8002474 <ADC_ConversionStop_Disable>
 8001e86:	4603      	mov	r3, r0
 8001e88:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e8e:	f003 0310 	and.w	r3, r3, #16
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	f040 8099 	bne.w	8001fca <HAL_ADC_Init+0x18e>
 8001e98:	7dfb      	ldrb	r3, [r7, #23]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	f040 8095 	bne.w	8001fca <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ea4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001ea8:	f023 0302 	bic.w	r3, r3, #2
 8001eac:	f043 0202 	orr.w	r2, r3, #2
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ebc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	7b1b      	ldrb	r3, [r3, #12]
 8001ec2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ec4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ec6:	68ba      	ldr	r2, [r7, #8]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ed4:	d003      	beq.n	8001ede <HAL_ADC_Init+0xa2>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	2b01      	cmp	r3, #1
 8001edc:	d102      	bne.n	8001ee4 <HAL_ADC_Init+0xa8>
 8001ede:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ee2:	e000      	b.n	8001ee6 <HAL_ADC_Init+0xaa>
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	693a      	ldr	r2, [r7, #16]
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	7d1b      	ldrb	r3, [r3, #20]
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	d119      	bne.n	8001f28 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	7b1b      	ldrb	r3, [r3, #12]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d109      	bne.n	8001f10 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	699b      	ldr	r3, [r3, #24]
 8001f00:	3b01      	subs	r3, #1
 8001f02:	035a      	lsls	r2, r3, #13
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	4313      	orrs	r3, r2
 8001f08:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001f0c:	613b      	str	r3, [r7, #16]
 8001f0e:	e00b      	b.n	8001f28 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f14:	f043 0220 	orr.w	r2, r3, #32
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f20:	f043 0201 	orr.w	r2, r3, #1
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	693a      	ldr	r2, [r7, #16]
 8001f38:	430a      	orrs	r2, r1
 8001f3a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	689a      	ldr	r2, [r3, #8]
 8001f42:	4b28      	ldr	r3, [pc, #160]	; (8001fe4 <HAL_ADC_Init+0x1a8>)
 8001f44:	4013      	ands	r3, r2
 8001f46:	687a      	ldr	r2, [r7, #4]
 8001f48:	6812      	ldr	r2, [r2, #0]
 8001f4a:	68b9      	ldr	r1, [r7, #8]
 8001f4c:	430b      	orrs	r3, r1
 8001f4e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f58:	d003      	beq.n	8001f62 <HAL_ADC_Init+0x126>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d104      	bne.n	8001f6c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	691b      	ldr	r3, [r3, #16]
 8001f66:	3b01      	subs	r3, #1
 8001f68:	051b      	lsls	r3, r3, #20
 8001f6a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f72:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	68fa      	ldr	r2, [r7, #12]
 8001f7c:	430a      	orrs	r2, r1
 8001f7e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	689a      	ldr	r2, [r3, #8]
 8001f86:	4b18      	ldr	r3, [pc, #96]	; (8001fe8 <HAL_ADC_Init+0x1ac>)
 8001f88:	4013      	ands	r3, r2
 8001f8a:	68ba      	ldr	r2, [r7, #8]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d10b      	bne.n	8001fa8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2200      	movs	r2, #0
 8001f94:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f9a:	f023 0303 	bic.w	r3, r3, #3
 8001f9e:	f043 0201 	orr.w	r2, r3, #1
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001fa6:	e018      	b.n	8001fda <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fac:	f023 0312 	bic.w	r3, r3, #18
 8001fb0:	f043 0210 	orr.w	r2, r3, #16
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fbc:	f043 0201 	orr.w	r2, r3, #1
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001fc8:	e007      	b.n	8001fda <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fce:	f043 0210 	orr.w	r2, r3, #16
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001fda:	7dfb      	ldrb	r3, [r7, #23]
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3718      	adds	r7, #24
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	ffe1f7fd 	.word	0xffe1f7fd
 8001fe8:	ff1f0efe 	.word	0xff1f0efe

08001fec <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b086      	sub	sp, #24
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	60f8      	str	r0, [r7, #12]
 8001ff4:	60b9      	str	r1, [r7, #8]
 8001ff6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a64      	ldr	r2, [pc, #400]	; (8002194 <HAL_ADC_Start_DMA+0x1a8>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d004      	beq.n	8002010 <HAL_ADC_Start_DMA+0x24>
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a63      	ldr	r2, [pc, #396]	; (8002198 <HAL_ADC_Start_DMA+0x1ac>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d106      	bne.n	800201e <HAL_ADC_Start_DMA+0x32>
 8002010:	4b60      	ldr	r3, [pc, #384]	; (8002194 <HAL_ADC_Start_DMA+0x1a8>)
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002018:	2b00      	cmp	r3, #0
 800201a:	f040 80b3 	bne.w	8002184 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002024:	2b01      	cmp	r3, #1
 8002026:	d101      	bne.n	800202c <HAL_ADC_Start_DMA+0x40>
 8002028:	2302      	movs	r3, #2
 800202a:	e0ae      	b.n	800218a <HAL_ADC_Start_DMA+0x19e>
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	2201      	movs	r2, #1
 8002030:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002034:	68f8      	ldr	r0, [r7, #12]
 8002036:	f000 f9cb 	bl	80023d0 <ADC_Enable>
 800203a:	4603      	mov	r3, r0
 800203c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800203e:	7dfb      	ldrb	r3, [r7, #23]
 8002040:	2b00      	cmp	r3, #0
 8002042:	f040 809a 	bne.w	800217a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800204a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800204e:	f023 0301 	bic.w	r3, r3, #1
 8002052:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a4e      	ldr	r2, [pc, #312]	; (8002198 <HAL_ADC_Start_DMA+0x1ac>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d105      	bne.n	8002070 <HAL_ADC_Start_DMA+0x84>
 8002064:	4b4b      	ldr	r3, [pc, #300]	; (8002194 <HAL_ADC_Start_DMA+0x1a8>)
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800206c:	2b00      	cmp	r3, #0
 800206e:	d115      	bne.n	800209c <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002074:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002086:	2b00      	cmp	r3, #0
 8002088:	d026      	beq.n	80020d8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800208e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002092:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800209a:	e01d      	b.n	80020d8 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a39      	ldr	r2, [pc, #228]	; (8002194 <HAL_ADC_Start_DMA+0x1a8>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d004      	beq.n	80020bc <HAL_ADC_Start_DMA+0xd0>
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a38      	ldr	r2, [pc, #224]	; (8002198 <HAL_ADC_Start_DMA+0x1ac>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d10d      	bne.n	80020d8 <HAL_ADC_Start_DMA+0xec>
 80020bc:	4b35      	ldr	r3, [pc, #212]	; (8002194 <HAL_ADC_Start_DMA+0x1a8>)
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d007      	beq.n	80020d8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020cc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80020d0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d006      	beq.n	80020f2 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020e8:	f023 0206 	bic.w	r2, r3, #6
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	62da      	str	r2, [r3, #44]	; 0x2c
 80020f0:	e002      	b.n	80020f8 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	2200      	movs	r2, #0
 80020f6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	2200      	movs	r2, #0
 80020fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	6a1b      	ldr	r3, [r3, #32]
 8002104:	4a25      	ldr	r2, [pc, #148]	; (800219c <HAL_ADC_Start_DMA+0x1b0>)
 8002106:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	6a1b      	ldr	r3, [r3, #32]
 800210c:	4a24      	ldr	r2, [pc, #144]	; (80021a0 <HAL_ADC_Start_DMA+0x1b4>)
 800210e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	6a1b      	ldr	r3, [r3, #32]
 8002114:	4a23      	ldr	r2, [pc, #140]	; (80021a4 <HAL_ADC_Start_DMA+0x1b8>)
 8002116:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f06f 0202 	mvn.w	r2, #2
 8002120:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	689a      	ldr	r2, [r3, #8]
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002130:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	6a18      	ldr	r0, [r3, #32]
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	334c      	adds	r3, #76	; 0x4c
 800213c:	4619      	mov	r1, r3
 800213e:	68ba      	ldr	r2, [r7, #8]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f000 fbb3 	bl	80028ac <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002150:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002154:	d108      	bne.n	8002168 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	689a      	ldr	r2, [r3, #8]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002164:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002166:	e00f      	b.n	8002188 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	689a      	ldr	r2, [r3, #8]
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002176:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002178:	e006      	b.n	8002188 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	2200      	movs	r2, #0
 800217e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8002182:	e001      	b.n	8002188 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002184:	2301      	movs	r3, #1
 8002186:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002188:	7dfb      	ldrb	r3, [r7, #23]
}
 800218a:	4618      	mov	r0, r3
 800218c:	3718      	adds	r7, #24
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	40012400 	.word	0x40012400
 8002198:	40012800 	.word	0x40012800
 800219c:	080024e9 	.word	0x080024e9
 80021a0:	08002565 	.word	0x08002565
 80021a4:	08002581 	.word	0x08002581

080021a8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b083      	sub	sp, #12
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80021b0:	bf00      	nop
 80021b2:	370c      	adds	r7, #12
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bc80      	pop	{r7}
 80021b8:	4770      	bx	lr

080021ba <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80021ba:	b480      	push	{r7}
 80021bc:	b083      	sub	sp, #12
 80021be:	af00      	add	r7, sp, #0
 80021c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80021c2:	bf00      	nop
 80021c4:	370c      	adds	r7, #12
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bc80      	pop	{r7}
 80021ca:	4770      	bx	lr

080021cc <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b083      	sub	sp, #12
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80021d4:	bf00      	nop
 80021d6:	370c      	adds	r7, #12
 80021d8:	46bd      	mov	sp, r7
 80021da:	bc80      	pop	{r7}
 80021dc:	4770      	bx	lr
	...

080021e0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80021e0:	b480      	push	{r7}
 80021e2:	b085      	sub	sp, #20
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021ea:	2300      	movs	r3, #0
 80021ec:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80021ee:	2300      	movs	r3, #0
 80021f0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d101      	bne.n	8002200 <HAL_ADC_ConfigChannel+0x20>
 80021fc:	2302      	movs	r3, #2
 80021fe:	e0dc      	b.n	80023ba <HAL_ADC_ConfigChannel+0x1da>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2201      	movs	r2, #1
 8002204:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	2b06      	cmp	r3, #6
 800220e:	d81c      	bhi.n	800224a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	685a      	ldr	r2, [r3, #4]
 800221a:	4613      	mov	r3, r2
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	4413      	add	r3, r2
 8002220:	3b05      	subs	r3, #5
 8002222:	221f      	movs	r2, #31
 8002224:	fa02 f303 	lsl.w	r3, r2, r3
 8002228:	43db      	mvns	r3, r3
 800222a:	4019      	ands	r1, r3
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	6818      	ldr	r0, [r3, #0]
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	685a      	ldr	r2, [r3, #4]
 8002234:	4613      	mov	r3, r2
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	4413      	add	r3, r2
 800223a:	3b05      	subs	r3, #5
 800223c:	fa00 f203 	lsl.w	r2, r0, r3
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	430a      	orrs	r2, r1
 8002246:	635a      	str	r2, [r3, #52]	; 0x34
 8002248:	e03c      	b.n	80022c4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	2b0c      	cmp	r3, #12
 8002250:	d81c      	bhi.n	800228c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	685a      	ldr	r2, [r3, #4]
 800225c:	4613      	mov	r3, r2
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	4413      	add	r3, r2
 8002262:	3b23      	subs	r3, #35	; 0x23
 8002264:	221f      	movs	r2, #31
 8002266:	fa02 f303 	lsl.w	r3, r2, r3
 800226a:	43db      	mvns	r3, r3
 800226c:	4019      	ands	r1, r3
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	6818      	ldr	r0, [r3, #0]
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	685a      	ldr	r2, [r3, #4]
 8002276:	4613      	mov	r3, r2
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	4413      	add	r3, r2
 800227c:	3b23      	subs	r3, #35	; 0x23
 800227e:	fa00 f203 	lsl.w	r2, r0, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	430a      	orrs	r2, r1
 8002288:	631a      	str	r2, [r3, #48]	; 0x30
 800228a:	e01b      	b.n	80022c4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	685a      	ldr	r2, [r3, #4]
 8002296:	4613      	mov	r3, r2
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	4413      	add	r3, r2
 800229c:	3b41      	subs	r3, #65	; 0x41
 800229e:	221f      	movs	r2, #31
 80022a0:	fa02 f303 	lsl.w	r3, r2, r3
 80022a4:	43db      	mvns	r3, r3
 80022a6:	4019      	ands	r1, r3
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	6818      	ldr	r0, [r3, #0]
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	685a      	ldr	r2, [r3, #4]
 80022b0:	4613      	mov	r3, r2
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	4413      	add	r3, r2
 80022b6:	3b41      	subs	r3, #65	; 0x41
 80022b8:	fa00 f203 	lsl.w	r2, r0, r3
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	430a      	orrs	r2, r1
 80022c2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2b09      	cmp	r3, #9
 80022ca:	d91c      	bls.n	8002306 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	68d9      	ldr	r1, [r3, #12]
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	4613      	mov	r3, r2
 80022d8:	005b      	lsls	r3, r3, #1
 80022da:	4413      	add	r3, r2
 80022dc:	3b1e      	subs	r3, #30
 80022de:	2207      	movs	r2, #7
 80022e0:	fa02 f303 	lsl.w	r3, r2, r3
 80022e4:	43db      	mvns	r3, r3
 80022e6:	4019      	ands	r1, r3
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	6898      	ldr	r0, [r3, #8]
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	4613      	mov	r3, r2
 80022f2:	005b      	lsls	r3, r3, #1
 80022f4:	4413      	add	r3, r2
 80022f6:	3b1e      	subs	r3, #30
 80022f8:	fa00 f203 	lsl.w	r2, r0, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	430a      	orrs	r2, r1
 8002302:	60da      	str	r2, [r3, #12]
 8002304:	e019      	b.n	800233a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	6919      	ldr	r1, [r3, #16]
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	4613      	mov	r3, r2
 8002312:	005b      	lsls	r3, r3, #1
 8002314:	4413      	add	r3, r2
 8002316:	2207      	movs	r2, #7
 8002318:	fa02 f303 	lsl.w	r3, r2, r3
 800231c:	43db      	mvns	r3, r3
 800231e:	4019      	ands	r1, r3
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	6898      	ldr	r0, [r3, #8]
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	4613      	mov	r3, r2
 800232a:	005b      	lsls	r3, r3, #1
 800232c:	4413      	add	r3, r2
 800232e:	fa00 f203 	lsl.w	r2, r0, r3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	430a      	orrs	r2, r1
 8002338:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	2b10      	cmp	r3, #16
 8002340:	d003      	beq.n	800234a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002346:	2b11      	cmp	r3, #17
 8002348:	d132      	bne.n	80023b0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a1d      	ldr	r2, [pc, #116]	; (80023c4 <HAL_ADC_ConfigChannel+0x1e4>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d125      	bne.n	80023a0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d126      	bne.n	80023b0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	689a      	ldr	r2, [r3, #8]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002370:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	2b10      	cmp	r3, #16
 8002378:	d11a      	bne.n	80023b0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800237a:	4b13      	ldr	r3, [pc, #76]	; (80023c8 <HAL_ADC_ConfigChannel+0x1e8>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a13      	ldr	r2, [pc, #76]	; (80023cc <HAL_ADC_ConfigChannel+0x1ec>)
 8002380:	fba2 2303 	umull	r2, r3, r2, r3
 8002384:	0c9a      	lsrs	r2, r3, #18
 8002386:	4613      	mov	r3, r2
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	4413      	add	r3, r2
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002390:	e002      	b.n	8002398 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	3b01      	subs	r3, #1
 8002396:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d1f9      	bne.n	8002392 <HAL_ADC_ConfigChannel+0x1b2>
 800239e:	e007      	b.n	80023b0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023a4:	f043 0220 	orr.w	r2, r3, #32
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2200      	movs	r2, #0
 80023b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80023b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3714      	adds	r7, #20
 80023be:	46bd      	mov	sp, r7
 80023c0:	bc80      	pop	{r7}
 80023c2:	4770      	bx	lr
 80023c4:	40012400 	.word	0x40012400
 80023c8:	20000004 	.word	0x20000004
 80023cc:	431bde83 	.word	0x431bde83

080023d0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b084      	sub	sp, #16
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023d8:	2300      	movs	r3, #0
 80023da:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80023dc:	2300      	movs	r3, #0
 80023de:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	f003 0301 	and.w	r3, r3, #1
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d039      	beq.n	8002462 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	689a      	ldr	r2, [r3, #8]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f042 0201 	orr.w	r2, r2, #1
 80023fc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80023fe:	4b1b      	ldr	r3, [pc, #108]	; (800246c <ADC_Enable+0x9c>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a1b      	ldr	r2, [pc, #108]	; (8002470 <ADC_Enable+0xa0>)
 8002404:	fba2 2303 	umull	r2, r3, r2, r3
 8002408:	0c9b      	lsrs	r3, r3, #18
 800240a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800240c:	e002      	b.n	8002414 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	3b01      	subs	r3, #1
 8002412:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d1f9      	bne.n	800240e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800241a:	f7ff fce3 	bl	8001de4 <HAL_GetTick>
 800241e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002420:	e018      	b.n	8002454 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002422:	f7ff fcdf 	bl	8001de4 <HAL_GetTick>
 8002426:	4602      	mov	r2, r0
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	1ad3      	subs	r3, r2, r3
 800242c:	2b02      	cmp	r3, #2
 800242e:	d911      	bls.n	8002454 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002434:	f043 0210 	orr.w	r2, r3, #16
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002440:	f043 0201 	orr.w	r2, r3, #1
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2200      	movs	r2, #0
 800244c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	e007      	b.n	8002464 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	f003 0301 	and.w	r3, r3, #1
 800245e:	2b01      	cmp	r3, #1
 8002460:	d1df      	bne.n	8002422 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002462:	2300      	movs	r3, #0
}
 8002464:	4618      	mov	r0, r3
 8002466:	3710      	adds	r7, #16
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	20000004 	.word	0x20000004
 8002470:	431bde83 	.word	0x431bde83

08002474 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800247c:	2300      	movs	r3, #0
 800247e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	f003 0301 	and.w	r3, r3, #1
 800248a:	2b01      	cmp	r3, #1
 800248c:	d127      	bne.n	80024de <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	689a      	ldr	r2, [r3, #8]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f022 0201 	bic.w	r2, r2, #1
 800249c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800249e:	f7ff fca1 	bl	8001de4 <HAL_GetTick>
 80024a2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80024a4:	e014      	b.n	80024d0 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80024a6:	f7ff fc9d 	bl	8001de4 <HAL_GetTick>
 80024aa:	4602      	mov	r2, r0
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	2b02      	cmp	r3, #2
 80024b2:	d90d      	bls.n	80024d0 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024b8:	f043 0210 	orr.w	r2, r3, #16
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024c4:	f043 0201 	orr.w	r2, r3, #1
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	e007      	b.n	80024e0 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	f003 0301 	and.w	r3, r3, #1
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d0e3      	beq.n	80024a6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80024de:	2300      	movs	r3, #0
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3710      	adds	r7, #16
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}

080024e8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b084      	sub	sp, #16
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f4:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024fa:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d127      	bne.n	8002552 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002506:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002518:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800251c:	d115      	bne.n	800254a <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002522:	2b00      	cmp	r3, #0
 8002524:	d111      	bne.n	800254a <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800252a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002536:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d105      	bne.n	800254a <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002542:	f043 0201 	orr.w	r2, r3, #1
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800254a:	68f8      	ldr	r0, [r7, #12]
 800254c:	f7ff fe2c 	bl	80021a8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002550:	e004      	b.n	800255c <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	6a1b      	ldr	r3, [r3, #32]
 8002556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	4798      	blx	r3
}
 800255c:	bf00      	nop
 800255e:	3710      	adds	r7, #16
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}

08002564 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b084      	sub	sp, #16
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002570:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002572:	68f8      	ldr	r0, [r7, #12]
 8002574:	f7ff fe21 	bl	80021ba <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002578:	bf00      	nop
 800257a:	3710      	adds	r7, #16
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}

08002580 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b084      	sub	sp, #16
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800258c:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002592:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800259e:	f043 0204 	orr.w	r2, r3, #4
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80025a6:	68f8      	ldr	r0, [r7, #12]
 80025a8:	f7ff fe10 	bl	80021cc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80025ac:	bf00      	nop
 80025ae:	3710      	adds	r7, #16
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}

080025b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b085      	sub	sp, #20
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	f003 0307 	and.w	r3, r3, #7
 80025c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025c4:	4b0c      	ldr	r3, [pc, #48]	; (80025f8 <__NVIC_SetPriorityGrouping+0x44>)
 80025c6:	68db      	ldr	r3, [r3, #12]
 80025c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025ca:	68ba      	ldr	r2, [r7, #8]
 80025cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025d0:	4013      	ands	r3, r2
 80025d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025e6:	4a04      	ldr	r2, [pc, #16]	; (80025f8 <__NVIC_SetPriorityGrouping+0x44>)
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	60d3      	str	r3, [r2, #12]
}
 80025ec:	bf00      	nop
 80025ee:	3714      	adds	r7, #20
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bc80      	pop	{r7}
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop
 80025f8:	e000ed00 	.word	0xe000ed00

080025fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002600:	4b04      	ldr	r3, [pc, #16]	; (8002614 <__NVIC_GetPriorityGrouping+0x18>)
 8002602:	68db      	ldr	r3, [r3, #12]
 8002604:	0a1b      	lsrs	r3, r3, #8
 8002606:	f003 0307 	and.w	r3, r3, #7
}
 800260a:	4618      	mov	r0, r3
 800260c:	46bd      	mov	sp, r7
 800260e:	bc80      	pop	{r7}
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	e000ed00 	.word	0xe000ed00

08002618 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	4603      	mov	r3, r0
 8002620:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002626:	2b00      	cmp	r3, #0
 8002628:	db0b      	blt.n	8002642 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800262a:	79fb      	ldrb	r3, [r7, #7]
 800262c:	f003 021f 	and.w	r2, r3, #31
 8002630:	4906      	ldr	r1, [pc, #24]	; (800264c <__NVIC_EnableIRQ+0x34>)
 8002632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002636:	095b      	lsrs	r3, r3, #5
 8002638:	2001      	movs	r0, #1
 800263a:	fa00 f202 	lsl.w	r2, r0, r2
 800263e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002642:	bf00      	nop
 8002644:	370c      	adds	r7, #12
 8002646:	46bd      	mov	sp, r7
 8002648:	bc80      	pop	{r7}
 800264a:	4770      	bx	lr
 800264c:	e000e100 	.word	0xe000e100

08002650 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	4603      	mov	r3, r0
 8002658:	6039      	str	r1, [r7, #0]
 800265a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800265c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002660:	2b00      	cmp	r3, #0
 8002662:	db0a      	blt.n	800267a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	b2da      	uxtb	r2, r3
 8002668:	490c      	ldr	r1, [pc, #48]	; (800269c <__NVIC_SetPriority+0x4c>)
 800266a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800266e:	0112      	lsls	r2, r2, #4
 8002670:	b2d2      	uxtb	r2, r2
 8002672:	440b      	add	r3, r1
 8002674:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002678:	e00a      	b.n	8002690 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	b2da      	uxtb	r2, r3
 800267e:	4908      	ldr	r1, [pc, #32]	; (80026a0 <__NVIC_SetPriority+0x50>)
 8002680:	79fb      	ldrb	r3, [r7, #7]
 8002682:	f003 030f 	and.w	r3, r3, #15
 8002686:	3b04      	subs	r3, #4
 8002688:	0112      	lsls	r2, r2, #4
 800268a:	b2d2      	uxtb	r2, r2
 800268c:	440b      	add	r3, r1
 800268e:	761a      	strb	r2, [r3, #24]
}
 8002690:	bf00      	nop
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	bc80      	pop	{r7}
 8002698:	4770      	bx	lr
 800269a:	bf00      	nop
 800269c:	e000e100 	.word	0xe000e100
 80026a0:	e000ed00 	.word	0xe000ed00

080026a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b089      	sub	sp, #36	; 0x24
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	60f8      	str	r0, [r7, #12]
 80026ac:	60b9      	str	r1, [r7, #8]
 80026ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	f003 0307 	and.w	r3, r3, #7
 80026b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	f1c3 0307 	rsb	r3, r3, #7
 80026be:	2b04      	cmp	r3, #4
 80026c0:	bf28      	it	cs
 80026c2:	2304      	movcs	r3, #4
 80026c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026c6:	69fb      	ldr	r3, [r7, #28]
 80026c8:	3304      	adds	r3, #4
 80026ca:	2b06      	cmp	r3, #6
 80026cc:	d902      	bls.n	80026d4 <NVIC_EncodePriority+0x30>
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	3b03      	subs	r3, #3
 80026d2:	e000      	b.n	80026d6 <NVIC_EncodePriority+0x32>
 80026d4:	2300      	movs	r3, #0
 80026d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	fa02 f303 	lsl.w	r3, r2, r3
 80026e2:	43da      	mvns	r2, r3
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	401a      	ands	r2, r3
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026ec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	fa01 f303 	lsl.w	r3, r1, r3
 80026f6:	43d9      	mvns	r1, r3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026fc:	4313      	orrs	r3, r2
         );
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3724      	adds	r7, #36	; 0x24
 8002702:	46bd      	mov	sp, r7
 8002704:	bc80      	pop	{r7}
 8002706:	4770      	bx	lr

08002708 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f7ff ff4f 	bl	80025b4 <__NVIC_SetPriorityGrouping>
}
 8002716:	bf00      	nop
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}

0800271e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800271e:	b580      	push	{r7, lr}
 8002720:	b086      	sub	sp, #24
 8002722:	af00      	add	r7, sp, #0
 8002724:	4603      	mov	r3, r0
 8002726:	60b9      	str	r1, [r7, #8]
 8002728:	607a      	str	r2, [r7, #4]
 800272a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800272c:	2300      	movs	r3, #0
 800272e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002730:	f7ff ff64 	bl	80025fc <__NVIC_GetPriorityGrouping>
 8002734:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	68b9      	ldr	r1, [r7, #8]
 800273a:	6978      	ldr	r0, [r7, #20]
 800273c:	f7ff ffb2 	bl	80026a4 <NVIC_EncodePriority>
 8002740:	4602      	mov	r2, r0
 8002742:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002746:	4611      	mov	r1, r2
 8002748:	4618      	mov	r0, r3
 800274a:	f7ff ff81 	bl	8002650 <__NVIC_SetPriority>
}
 800274e:	bf00      	nop
 8002750:	3718      	adds	r7, #24
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}

08002756 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002756:	b580      	push	{r7, lr}
 8002758:	b082      	sub	sp, #8
 800275a:	af00      	add	r7, sp, #0
 800275c:	4603      	mov	r3, r0
 800275e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002764:	4618      	mov	r0, r3
 8002766:	f7ff ff57 	bl	8002618 <__NVIC_EnableIRQ>
}
 800276a:	bf00      	nop
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
	...

08002774 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002774:	b480      	push	{r7}
 8002776:	b085      	sub	sp, #20
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800277c:	2300      	movs	r3, #0
 800277e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d101      	bne.n	800278a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e043      	b.n	8002812 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	461a      	mov	r2, r3
 8002790:	4b22      	ldr	r3, [pc, #136]	; (800281c <HAL_DMA_Init+0xa8>)
 8002792:	4413      	add	r3, r2
 8002794:	4a22      	ldr	r2, [pc, #136]	; (8002820 <HAL_DMA_Init+0xac>)
 8002796:	fba2 2303 	umull	r2, r3, r2, r3
 800279a:	091b      	lsrs	r3, r3, #4
 800279c:	009a      	lsls	r2, r3, #2
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	4a1f      	ldr	r2, [pc, #124]	; (8002824 <HAL_DMA_Init+0xb0>)
 80027a6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2202      	movs	r2, #2
 80027ac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80027be:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80027c2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80027cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	68db      	ldr	r3, [r3, #12]
 80027d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	695b      	ldr	r3, [r3, #20]
 80027de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	69db      	ldr	r3, [r3, #28]
 80027ea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80027ec:	68fa      	ldr	r2, [r7, #12]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	68fa      	ldr	r2, [r7, #12]
 80027f8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2201      	movs	r2, #1
 8002804:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2200      	movs	r2, #0
 800280c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002810:	2300      	movs	r3, #0
}
 8002812:	4618      	mov	r0, r3
 8002814:	3714      	adds	r7, #20
 8002816:	46bd      	mov	sp, r7
 8002818:	bc80      	pop	{r7}
 800281a:	4770      	bx	lr
 800281c:	bffdfff8 	.word	0xbffdfff8
 8002820:	cccccccd 	.word	0xcccccccd
 8002824:	40020000 	.word	0x40020000

08002828 <HAL_DMA_Start>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b086      	sub	sp, #24
 800282c:	af00      	add	r7, sp, #0
 800282e:	60f8      	str	r0, [r7, #12]
 8002830:	60b9      	str	r1, [r7, #8]
 8002832:	607a      	str	r2, [r7, #4]
 8002834:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002836:	2300      	movs	r3, #0
 8002838:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002840:	2b01      	cmp	r3, #1
 8002842:	d101      	bne.n	8002848 <HAL_DMA_Start+0x20>
 8002844:	2302      	movs	r3, #2
 8002846:	e02d      	b.n	80028a4 <HAL_DMA_Start+0x7c>
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2201      	movs	r2, #1
 800284c:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002856:	2b01      	cmp	r3, #1
 8002858:	d11d      	bne.n	8002896 <HAL_DMA_Start+0x6e>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2202      	movs	r2, #2
 800285e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2200      	movs	r2, #0
 8002866:	639a      	str	r2, [r3, #56]	; 0x38
            
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f022 0201 	bic.w	r2, r2, #1
 8002876:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	687a      	ldr	r2, [r7, #4]
 800287c:	68b9      	ldr	r1, [r7, #8]
 800287e:	68f8      	ldr	r0, [r7, #12]
 8002880:	f000 f9f0 	bl	8002c64 <DMA_SetConfig>
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f042 0201 	orr.w	r2, r2, #1
 8002892:	601a      	str	r2, [r3, #0]
 8002894:	e005      	b.n	80028a2 <HAL_DMA_Start+0x7a>
  }
  else
  {
   /* Process Unlocked */
   __HAL_UNLOCK(hdma);  
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2200      	movs	r2, #0
 800289a:	f883 2020 	strb.w	r2, [r3, #32]
   status = HAL_BUSY;
 800289e:	2302      	movs	r3, #2
 80028a0:	75fb      	strb	r3, [r7, #23]
  }  
  return status;
 80028a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	3718      	adds	r7, #24
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}

080028ac <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b086      	sub	sp, #24
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	60b9      	str	r1, [r7, #8]
 80028b6:	607a      	str	r2, [r7, #4]
 80028b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028ba:	2300      	movs	r3, #0
 80028bc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d101      	bne.n	80028cc <HAL_DMA_Start_IT+0x20>
 80028c8:	2302      	movs	r3, #2
 80028ca:	e04a      	b.n	8002962 <HAL_DMA_Start_IT+0xb6>
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2201      	movs	r2, #1
 80028d0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d13a      	bne.n	8002954 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2202      	movs	r2, #2
 80028e2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2200      	movs	r2, #0
 80028ea:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f022 0201 	bic.w	r2, r2, #1
 80028fa:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	68b9      	ldr	r1, [r7, #8]
 8002902:	68f8      	ldr	r0, [r7, #12]
 8002904:	f000 f9ae 	bl	8002c64 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800290c:	2b00      	cmp	r3, #0
 800290e:	d008      	beq.n	8002922 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f042 020e 	orr.w	r2, r2, #14
 800291e:	601a      	str	r2, [r3, #0]
 8002920:	e00f      	b.n	8002942 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f022 0204 	bic.w	r2, r2, #4
 8002930:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f042 020a 	orr.w	r2, r2, #10
 8002940:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f042 0201 	orr.w	r2, r2, #1
 8002950:	601a      	str	r2, [r3, #0]
 8002952:	e005      	b.n	8002960 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	2200      	movs	r2, #0
 8002958:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800295c:	2302      	movs	r3, #2
 800295e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002960:	7dfb      	ldrb	r3, [r7, #23]
}
 8002962:	4618      	mov	r0, r3
 8002964:	3718      	adds	r7, #24
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
	...

0800296c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800296c:	b580      	push	{r7, lr}
 800296e:	b084      	sub	sp, #16
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002974:	2300      	movs	r3, #0
 8002976:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800297e:	2b02      	cmp	r3, #2
 8002980:	d005      	beq.n	800298e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2204      	movs	r2, #4
 8002986:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	73fb      	strb	r3, [r7, #15]
 800298c:	e051      	b.n	8002a32 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f022 020e 	bic.w	r2, r2, #14
 800299c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f022 0201 	bic.w	r2, r2, #1
 80029ac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a22      	ldr	r2, [pc, #136]	; (8002a3c <HAL_DMA_Abort_IT+0xd0>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d029      	beq.n	8002a0c <HAL_DMA_Abort_IT+0xa0>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a20      	ldr	r2, [pc, #128]	; (8002a40 <HAL_DMA_Abort_IT+0xd4>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d022      	beq.n	8002a08 <HAL_DMA_Abort_IT+0x9c>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a1f      	ldr	r2, [pc, #124]	; (8002a44 <HAL_DMA_Abort_IT+0xd8>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d01a      	beq.n	8002a02 <HAL_DMA_Abort_IT+0x96>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a1d      	ldr	r2, [pc, #116]	; (8002a48 <HAL_DMA_Abort_IT+0xdc>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d012      	beq.n	80029fc <HAL_DMA_Abort_IT+0x90>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a1c      	ldr	r2, [pc, #112]	; (8002a4c <HAL_DMA_Abort_IT+0xe0>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d00a      	beq.n	80029f6 <HAL_DMA_Abort_IT+0x8a>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a1a      	ldr	r2, [pc, #104]	; (8002a50 <HAL_DMA_Abort_IT+0xe4>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d102      	bne.n	80029f0 <HAL_DMA_Abort_IT+0x84>
 80029ea:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80029ee:	e00e      	b.n	8002a0e <HAL_DMA_Abort_IT+0xa2>
 80029f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80029f4:	e00b      	b.n	8002a0e <HAL_DMA_Abort_IT+0xa2>
 80029f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80029fa:	e008      	b.n	8002a0e <HAL_DMA_Abort_IT+0xa2>
 80029fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a00:	e005      	b.n	8002a0e <HAL_DMA_Abort_IT+0xa2>
 8002a02:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a06:	e002      	b.n	8002a0e <HAL_DMA_Abort_IT+0xa2>
 8002a08:	2310      	movs	r3, #16
 8002a0a:	e000      	b.n	8002a0e <HAL_DMA_Abort_IT+0xa2>
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	4a11      	ldr	r2, [pc, #68]	; (8002a54 <HAL_DMA_Abort_IT+0xe8>)
 8002a10:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2201      	movs	r2, #1
 8002a16:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d003      	beq.n	8002a32 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	4798      	blx	r3
    } 
  }
  return status;
 8002a32:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3710      	adds	r7, #16
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	40020008 	.word	0x40020008
 8002a40:	4002001c 	.word	0x4002001c
 8002a44:	40020030 	.word	0x40020030
 8002a48:	40020044 	.word	0x40020044
 8002a4c:	40020058 	.word	0x40020058
 8002a50:	4002006c 	.word	0x4002006c
 8002a54:	40020000 	.word	0x40020000

08002a58 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a74:	2204      	movs	r2, #4
 8002a76:	409a      	lsls	r2, r3
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d04f      	beq.n	8002b20 <HAL_DMA_IRQHandler+0xc8>
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	f003 0304 	and.w	r3, r3, #4
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d04a      	beq.n	8002b20 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0320 	and.w	r3, r3, #32
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d107      	bne.n	8002aa8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f022 0204 	bic.w	r2, r2, #4
 8002aa6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a66      	ldr	r2, [pc, #408]	; (8002c48 <HAL_DMA_IRQHandler+0x1f0>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d029      	beq.n	8002b06 <HAL_DMA_IRQHandler+0xae>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a65      	ldr	r2, [pc, #404]	; (8002c4c <HAL_DMA_IRQHandler+0x1f4>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d022      	beq.n	8002b02 <HAL_DMA_IRQHandler+0xaa>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a63      	ldr	r2, [pc, #396]	; (8002c50 <HAL_DMA_IRQHandler+0x1f8>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d01a      	beq.n	8002afc <HAL_DMA_IRQHandler+0xa4>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a62      	ldr	r2, [pc, #392]	; (8002c54 <HAL_DMA_IRQHandler+0x1fc>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d012      	beq.n	8002af6 <HAL_DMA_IRQHandler+0x9e>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a60      	ldr	r2, [pc, #384]	; (8002c58 <HAL_DMA_IRQHandler+0x200>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d00a      	beq.n	8002af0 <HAL_DMA_IRQHandler+0x98>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a5f      	ldr	r2, [pc, #380]	; (8002c5c <HAL_DMA_IRQHandler+0x204>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d102      	bne.n	8002aea <HAL_DMA_IRQHandler+0x92>
 8002ae4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002ae8:	e00e      	b.n	8002b08 <HAL_DMA_IRQHandler+0xb0>
 8002aea:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002aee:	e00b      	b.n	8002b08 <HAL_DMA_IRQHandler+0xb0>
 8002af0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002af4:	e008      	b.n	8002b08 <HAL_DMA_IRQHandler+0xb0>
 8002af6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002afa:	e005      	b.n	8002b08 <HAL_DMA_IRQHandler+0xb0>
 8002afc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b00:	e002      	b.n	8002b08 <HAL_DMA_IRQHandler+0xb0>
 8002b02:	2340      	movs	r3, #64	; 0x40
 8002b04:	e000      	b.n	8002b08 <HAL_DMA_IRQHandler+0xb0>
 8002b06:	2304      	movs	r3, #4
 8002b08:	4a55      	ldr	r2, [pc, #340]	; (8002c60 <HAL_DMA_IRQHandler+0x208>)
 8002b0a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	f000 8094 	beq.w	8002c3e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002b1e:	e08e      	b.n	8002c3e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b24:	2202      	movs	r2, #2
 8002b26:	409a      	lsls	r2, r3
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d056      	beq.n	8002bde <HAL_DMA_IRQHandler+0x186>
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	f003 0302 	and.w	r3, r3, #2
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d051      	beq.n	8002bde <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 0320 	and.w	r3, r3, #32
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d10b      	bne.n	8002b60 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f022 020a 	bic.w	r2, r2, #10
 8002b56:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a38      	ldr	r2, [pc, #224]	; (8002c48 <HAL_DMA_IRQHandler+0x1f0>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d029      	beq.n	8002bbe <HAL_DMA_IRQHandler+0x166>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a37      	ldr	r2, [pc, #220]	; (8002c4c <HAL_DMA_IRQHandler+0x1f4>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d022      	beq.n	8002bba <HAL_DMA_IRQHandler+0x162>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a35      	ldr	r2, [pc, #212]	; (8002c50 <HAL_DMA_IRQHandler+0x1f8>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d01a      	beq.n	8002bb4 <HAL_DMA_IRQHandler+0x15c>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a34      	ldr	r2, [pc, #208]	; (8002c54 <HAL_DMA_IRQHandler+0x1fc>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d012      	beq.n	8002bae <HAL_DMA_IRQHandler+0x156>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a32      	ldr	r2, [pc, #200]	; (8002c58 <HAL_DMA_IRQHandler+0x200>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d00a      	beq.n	8002ba8 <HAL_DMA_IRQHandler+0x150>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a31      	ldr	r2, [pc, #196]	; (8002c5c <HAL_DMA_IRQHandler+0x204>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d102      	bne.n	8002ba2 <HAL_DMA_IRQHandler+0x14a>
 8002b9c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002ba0:	e00e      	b.n	8002bc0 <HAL_DMA_IRQHandler+0x168>
 8002ba2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ba6:	e00b      	b.n	8002bc0 <HAL_DMA_IRQHandler+0x168>
 8002ba8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002bac:	e008      	b.n	8002bc0 <HAL_DMA_IRQHandler+0x168>
 8002bae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002bb2:	e005      	b.n	8002bc0 <HAL_DMA_IRQHandler+0x168>
 8002bb4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002bb8:	e002      	b.n	8002bc0 <HAL_DMA_IRQHandler+0x168>
 8002bba:	2320      	movs	r3, #32
 8002bbc:	e000      	b.n	8002bc0 <HAL_DMA_IRQHandler+0x168>
 8002bbe:	2302      	movs	r3, #2
 8002bc0:	4a27      	ldr	r2, [pc, #156]	; (8002c60 <HAL_DMA_IRQHandler+0x208>)
 8002bc2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d034      	beq.n	8002c3e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002bdc:	e02f      	b.n	8002c3e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be2:	2208      	movs	r2, #8
 8002be4:	409a      	lsls	r2, r3
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	4013      	ands	r3, r2
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d028      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x1e8>
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	f003 0308 	and.w	r3, r3, #8
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d023      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f022 020e 	bic.w	r2, r2, #14
 8002c06:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c10:	2101      	movs	r1, #1
 8002c12:	fa01 f202 	lsl.w	r2, r1, r2
 8002c16:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2201      	movs	r2, #1
 8002c22:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d004      	beq.n	8002c40 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3a:	6878      	ldr	r0, [r7, #4]
 8002c3c:	4798      	blx	r3
    }
  }
  return;
 8002c3e:	bf00      	nop
 8002c40:	bf00      	nop
}
 8002c42:	3710      	adds	r7, #16
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}
 8002c48:	40020008 	.word	0x40020008
 8002c4c:	4002001c 	.word	0x4002001c
 8002c50:	40020030 	.word	0x40020030
 8002c54:	40020044 	.word	0x40020044
 8002c58:	40020058 	.word	0x40020058
 8002c5c:	4002006c 	.word	0x4002006c
 8002c60:	40020000 	.word	0x40020000

08002c64 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b085      	sub	sp, #20
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	60f8      	str	r0, [r7, #12]
 8002c6c:	60b9      	str	r1, [r7, #8]
 8002c6e:	607a      	str	r2, [r7, #4]
 8002c70:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c7a:	2101      	movs	r1, #1
 8002c7c:	fa01 f202 	lsl.w	r2, r1, r2
 8002c80:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	683a      	ldr	r2, [r7, #0]
 8002c88:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	2b10      	cmp	r3, #16
 8002c90:	d108      	bne.n	8002ca4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	687a      	ldr	r2, [r7, #4]
 8002c98:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	68ba      	ldr	r2, [r7, #8]
 8002ca0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002ca2:	e007      	b.n	8002cb4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	68ba      	ldr	r2, [r7, #8]
 8002caa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	687a      	ldr	r2, [r7, #4]
 8002cb2:	60da      	str	r2, [r3, #12]
}
 8002cb4:	bf00      	nop
 8002cb6:	3714      	adds	r7, #20
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bc80      	pop	{r7}
 8002cbc:	4770      	bx	lr
	...

08002cc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b08b      	sub	sp, #44	; 0x2c
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cd2:	e127      	b.n	8002f24 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cdc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	69fa      	ldr	r2, [r7, #28]
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002ce8:	69ba      	ldr	r2, [r7, #24]
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	f040 8116 	bne.w	8002f1e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	2b12      	cmp	r3, #18
 8002cf8:	d034      	beq.n	8002d64 <HAL_GPIO_Init+0xa4>
 8002cfa:	2b12      	cmp	r3, #18
 8002cfc:	d80d      	bhi.n	8002d1a <HAL_GPIO_Init+0x5a>
 8002cfe:	2b02      	cmp	r3, #2
 8002d00:	d02b      	beq.n	8002d5a <HAL_GPIO_Init+0x9a>
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	d804      	bhi.n	8002d10 <HAL_GPIO_Init+0x50>
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d031      	beq.n	8002d6e <HAL_GPIO_Init+0xae>
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d01c      	beq.n	8002d48 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002d0e:	e048      	b.n	8002da2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002d10:	2b03      	cmp	r3, #3
 8002d12:	d043      	beq.n	8002d9c <HAL_GPIO_Init+0xdc>
 8002d14:	2b11      	cmp	r3, #17
 8002d16:	d01b      	beq.n	8002d50 <HAL_GPIO_Init+0x90>
          break;
 8002d18:	e043      	b.n	8002da2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002d1a:	4a89      	ldr	r2, [pc, #548]	; (8002f40 <HAL_GPIO_Init+0x280>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d026      	beq.n	8002d6e <HAL_GPIO_Init+0xae>
 8002d20:	4a87      	ldr	r2, [pc, #540]	; (8002f40 <HAL_GPIO_Init+0x280>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d806      	bhi.n	8002d34 <HAL_GPIO_Init+0x74>
 8002d26:	4a87      	ldr	r2, [pc, #540]	; (8002f44 <HAL_GPIO_Init+0x284>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d020      	beq.n	8002d6e <HAL_GPIO_Init+0xae>
 8002d2c:	4a86      	ldr	r2, [pc, #536]	; (8002f48 <HAL_GPIO_Init+0x288>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d01d      	beq.n	8002d6e <HAL_GPIO_Init+0xae>
          break;
 8002d32:	e036      	b.n	8002da2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002d34:	4a85      	ldr	r2, [pc, #532]	; (8002f4c <HAL_GPIO_Init+0x28c>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d019      	beq.n	8002d6e <HAL_GPIO_Init+0xae>
 8002d3a:	4a85      	ldr	r2, [pc, #532]	; (8002f50 <HAL_GPIO_Init+0x290>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d016      	beq.n	8002d6e <HAL_GPIO_Init+0xae>
 8002d40:	4a84      	ldr	r2, [pc, #528]	; (8002f54 <HAL_GPIO_Init+0x294>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d013      	beq.n	8002d6e <HAL_GPIO_Init+0xae>
          break;
 8002d46:	e02c      	b.n	8002da2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	623b      	str	r3, [r7, #32]
          break;
 8002d4e:	e028      	b.n	8002da2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	68db      	ldr	r3, [r3, #12]
 8002d54:	3304      	adds	r3, #4
 8002d56:	623b      	str	r3, [r7, #32]
          break;
 8002d58:	e023      	b.n	8002da2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	3308      	adds	r3, #8
 8002d60:	623b      	str	r3, [r7, #32]
          break;
 8002d62:	e01e      	b.n	8002da2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	330c      	adds	r3, #12
 8002d6a:	623b      	str	r3, [r7, #32]
          break;
 8002d6c:	e019      	b.n	8002da2 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d102      	bne.n	8002d7c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002d76:	2304      	movs	r3, #4
 8002d78:	623b      	str	r3, [r7, #32]
          break;
 8002d7a:	e012      	b.n	8002da2 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d105      	bne.n	8002d90 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d84:	2308      	movs	r3, #8
 8002d86:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	69fa      	ldr	r2, [r7, #28]
 8002d8c:	611a      	str	r2, [r3, #16]
          break;
 8002d8e:	e008      	b.n	8002da2 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d90:	2308      	movs	r3, #8
 8002d92:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	69fa      	ldr	r2, [r7, #28]
 8002d98:	615a      	str	r2, [r3, #20]
          break;
 8002d9a:	e002      	b.n	8002da2 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	623b      	str	r3, [r7, #32]
          break;
 8002da0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002da2:	69bb      	ldr	r3, [r7, #24]
 8002da4:	2bff      	cmp	r3, #255	; 0xff
 8002da6:	d801      	bhi.n	8002dac <HAL_GPIO_Init+0xec>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	e001      	b.n	8002db0 <HAL_GPIO_Init+0xf0>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	3304      	adds	r3, #4
 8002db0:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	2bff      	cmp	r3, #255	; 0xff
 8002db6:	d802      	bhi.n	8002dbe <HAL_GPIO_Init+0xfe>
 8002db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	e002      	b.n	8002dc4 <HAL_GPIO_Init+0x104>
 8002dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc0:	3b08      	subs	r3, #8
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	210f      	movs	r1, #15
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	fa01 f303 	lsl.w	r3, r1, r3
 8002dd2:	43db      	mvns	r3, r3
 8002dd4:	401a      	ands	r2, r3
 8002dd6:	6a39      	ldr	r1, [r7, #32]
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	fa01 f303 	lsl.w	r3, r1, r3
 8002dde:	431a      	orrs	r2, r3
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	f000 8096 	beq.w	8002f1e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002df2:	4b59      	ldr	r3, [pc, #356]	; (8002f58 <HAL_GPIO_Init+0x298>)
 8002df4:	699b      	ldr	r3, [r3, #24]
 8002df6:	4a58      	ldr	r2, [pc, #352]	; (8002f58 <HAL_GPIO_Init+0x298>)
 8002df8:	f043 0301 	orr.w	r3, r3, #1
 8002dfc:	6193      	str	r3, [r2, #24]
 8002dfe:	4b56      	ldr	r3, [pc, #344]	; (8002f58 <HAL_GPIO_Init+0x298>)
 8002e00:	699b      	ldr	r3, [r3, #24]
 8002e02:	f003 0301 	and.w	r3, r3, #1
 8002e06:	60bb      	str	r3, [r7, #8]
 8002e08:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002e0a:	4a54      	ldr	r2, [pc, #336]	; (8002f5c <HAL_GPIO_Init+0x29c>)
 8002e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e0e:	089b      	lsrs	r3, r3, #2
 8002e10:	3302      	adds	r3, #2
 8002e12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e16:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e1a:	f003 0303 	and.w	r3, r3, #3
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	220f      	movs	r2, #15
 8002e22:	fa02 f303 	lsl.w	r3, r2, r3
 8002e26:	43db      	mvns	r3, r3
 8002e28:	68fa      	ldr	r2, [r7, #12]
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4a4b      	ldr	r2, [pc, #300]	; (8002f60 <HAL_GPIO_Init+0x2a0>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d013      	beq.n	8002e5e <HAL_GPIO_Init+0x19e>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4a4a      	ldr	r2, [pc, #296]	; (8002f64 <HAL_GPIO_Init+0x2a4>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d00d      	beq.n	8002e5a <HAL_GPIO_Init+0x19a>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4a49      	ldr	r2, [pc, #292]	; (8002f68 <HAL_GPIO_Init+0x2a8>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d007      	beq.n	8002e56 <HAL_GPIO_Init+0x196>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	4a48      	ldr	r2, [pc, #288]	; (8002f6c <HAL_GPIO_Init+0x2ac>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d101      	bne.n	8002e52 <HAL_GPIO_Init+0x192>
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e006      	b.n	8002e60 <HAL_GPIO_Init+0x1a0>
 8002e52:	2304      	movs	r3, #4
 8002e54:	e004      	b.n	8002e60 <HAL_GPIO_Init+0x1a0>
 8002e56:	2302      	movs	r3, #2
 8002e58:	e002      	b.n	8002e60 <HAL_GPIO_Init+0x1a0>
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e000      	b.n	8002e60 <HAL_GPIO_Init+0x1a0>
 8002e5e:	2300      	movs	r3, #0
 8002e60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e62:	f002 0203 	and.w	r2, r2, #3
 8002e66:	0092      	lsls	r2, r2, #2
 8002e68:	4093      	lsls	r3, r2
 8002e6a:	68fa      	ldr	r2, [r7, #12]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002e70:	493a      	ldr	r1, [pc, #232]	; (8002f5c <HAL_GPIO_Init+0x29c>)
 8002e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e74:	089b      	lsrs	r3, r3, #2
 8002e76:	3302      	adds	r3, #2
 8002e78:	68fa      	ldr	r2, [r7, #12]
 8002e7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d006      	beq.n	8002e98 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002e8a:	4b39      	ldr	r3, [pc, #228]	; (8002f70 <HAL_GPIO_Init+0x2b0>)
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	4938      	ldr	r1, [pc, #224]	; (8002f70 <HAL_GPIO_Init+0x2b0>)
 8002e90:	69bb      	ldr	r3, [r7, #24]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	600b      	str	r3, [r1, #0]
 8002e96:	e006      	b.n	8002ea6 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e98:	4b35      	ldr	r3, [pc, #212]	; (8002f70 <HAL_GPIO_Init+0x2b0>)
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	69bb      	ldr	r3, [r7, #24]
 8002e9e:	43db      	mvns	r3, r3
 8002ea0:	4933      	ldr	r1, [pc, #204]	; (8002f70 <HAL_GPIO_Init+0x2b0>)
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d006      	beq.n	8002ec0 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002eb2:	4b2f      	ldr	r3, [pc, #188]	; (8002f70 <HAL_GPIO_Init+0x2b0>)
 8002eb4:	685a      	ldr	r2, [r3, #4]
 8002eb6:	492e      	ldr	r1, [pc, #184]	; (8002f70 <HAL_GPIO_Init+0x2b0>)
 8002eb8:	69bb      	ldr	r3, [r7, #24]
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	604b      	str	r3, [r1, #4]
 8002ebe:	e006      	b.n	8002ece <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002ec0:	4b2b      	ldr	r3, [pc, #172]	; (8002f70 <HAL_GPIO_Init+0x2b0>)
 8002ec2:	685a      	ldr	r2, [r3, #4]
 8002ec4:	69bb      	ldr	r3, [r7, #24]
 8002ec6:	43db      	mvns	r3, r3
 8002ec8:	4929      	ldr	r1, [pc, #164]	; (8002f70 <HAL_GPIO_Init+0x2b0>)
 8002eca:	4013      	ands	r3, r2
 8002ecc:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d006      	beq.n	8002ee8 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002eda:	4b25      	ldr	r3, [pc, #148]	; (8002f70 <HAL_GPIO_Init+0x2b0>)
 8002edc:	689a      	ldr	r2, [r3, #8]
 8002ede:	4924      	ldr	r1, [pc, #144]	; (8002f70 <HAL_GPIO_Init+0x2b0>)
 8002ee0:	69bb      	ldr	r3, [r7, #24]
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	608b      	str	r3, [r1, #8]
 8002ee6:	e006      	b.n	8002ef6 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002ee8:	4b21      	ldr	r3, [pc, #132]	; (8002f70 <HAL_GPIO_Init+0x2b0>)
 8002eea:	689a      	ldr	r2, [r3, #8]
 8002eec:	69bb      	ldr	r3, [r7, #24]
 8002eee:	43db      	mvns	r3, r3
 8002ef0:	491f      	ldr	r1, [pc, #124]	; (8002f70 <HAL_GPIO_Init+0x2b0>)
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d006      	beq.n	8002f10 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002f02:	4b1b      	ldr	r3, [pc, #108]	; (8002f70 <HAL_GPIO_Init+0x2b0>)
 8002f04:	68da      	ldr	r2, [r3, #12]
 8002f06:	491a      	ldr	r1, [pc, #104]	; (8002f70 <HAL_GPIO_Init+0x2b0>)
 8002f08:	69bb      	ldr	r3, [r7, #24]
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	60cb      	str	r3, [r1, #12]
 8002f0e:	e006      	b.n	8002f1e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002f10:	4b17      	ldr	r3, [pc, #92]	; (8002f70 <HAL_GPIO_Init+0x2b0>)
 8002f12:	68da      	ldr	r2, [r3, #12]
 8002f14:	69bb      	ldr	r3, [r7, #24]
 8002f16:	43db      	mvns	r3, r3
 8002f18:	4915      	ldr	r1, [pc, #84]	; (8002f70 <HAL_GPIO_Init+0x2b0>)
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f20:	3301      	adds	r3, #1
 8002f22:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f2a:	fa22 f303 	lsr.w	r3, r2, r3
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	f47f aed0 	bne.w	8002cd4 <HAL_GPIO_Init+0x14>
  }
}
 8002f34:	bf00      	nop
 8002f36:	372c      	adds	r7, #44	; 0x2c
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bc80      	pop	{r7}
 8002f3c:	4770      	bx	lr
 8002f3e:	bf00      	nop
 8002f40:	10210000 	.word	0x10210000
 8002f44:	10110000 	.word	0x10110000
 8002f48:	10120000 	.word	0x10120000
 8002f4c:	10310000 	.word	0x10310000
 8002f50:	10320000 	.word	0x10320000
 8002f54:	10220000 	.word	0x10220000
 8002f58:	40021000 	.word	0x40021000
 8002f5c:	40010000 	.word	0x40010000
 8002f60:	40010800 	.word	0x40010800
 8002f64:	40010c00 	.word	0x40010c00
 8002f68:	40011000 	.word	0x40011000
 8002f6c:	40011400 	.word	0x40011400
 8002f70:	40010400 	.word	0x40010400

08002f74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	807b      	strh	r3, [r7, #2]
 8002f80:	4613      	mov	r3, r2
 8002f82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f84:	787b      	ldrb	r3, [r7, #1]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d003      	beq.n	8002f92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f8a:	887a      	ldrh	r2, [r7, #2]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002f90:	e003      	b.n	8002f9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002f92:	887b      	ldrh	r3, [r7, #2]
 8002f94:	041a      	lsls	r2, r3, #16
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	611a      	str	r2, [r3, #16]
}
 8002f9a:	bf00      	nop
 8002f9c:	370c      	adds	r7, #12
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bc80      	pop	{r7}
 8002fa2:	4770      	bx	lr

08002fa4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b086      	sub	sp, #24
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d101      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e26c      	b.n	8003490 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0301 	and.w	r3, r3, #1
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	f000 8087 	beq.w	80030d2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fc4:	4b92      	ldr	r3, [pc, #584]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f003 030c 	and.w	r3, r3, #12
 8002fcc:	2b04      	cmp	r3, #4
 8002fce:	d00c      	beq.n	8002fea <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002fd0:	4b8f      	ldr	r3, [pc, #572]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f003 030c 	and.w	r3, r3, #12
 8002fd8:	2b08      	cmp	r3, #8
 8002fda:	d112      	bne.n	8003002 <HAL_RCC_OscConfig+0x5e>
 8002fdc:	4b8c      	ldr	r3, [pc, #560]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fe4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fe8:	d10b      	bne.n	8003002 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fea:	4b89      	ldr	r3, [pc, #548]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d06c      	beq.n	80030d0 <HAL_RCC_OscConfig+0x12c>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d168      	bne.n	80030d0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e246      	b.n	8003490 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800300a:	d106      	bne.n	800301a <HAL_RCC_OscConfig+0x76>
 800300c:	4b80      	ldr	r3, [pc, #512]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a7f      	ldr	r2, [pc, #508]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003012:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003016:	6013      	str	r3, [r2, #0]
 8003018:	e02e      	b.n	8003078 <HAL_RCC_OscConfig+0xd4>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d10c      	bne.n	800303c <HAL_RCC_OscConfig+0x98>
 8003022:	4b7b      	ldr	r3, [pc, #492]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a7a      	ldr	r2, [pc, #488]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003028:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800302c:	6013      	str	r3, [r2, #0]
 800302e:	4b78      	ldr	r3, [pc, #480]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a77      	ldr	r2, [pc, #476]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003034:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003038:	6013      	str	r3, [r2, #0]
 800303a:	e01d      	b.n	8003078 <HAL_RCC_OscConfig+0xd4>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003044:	d10c      	bne.n	8003060 <HAL_RCC_OscConfig+0xbc>
 8003046:	4b72      	ldr	r3, [pc, #456]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a71      	ldr	r2, [pc, #452]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 800304c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003050:	6013      	str	r3, [r2, #0]
 8003052:	4b6f      	ldr	r3, [pc, #444]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a6e      	ldr	r2, [pc, #440]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003058:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800305c:	6013      	str	r3, [r2, #0]
 800305e:	e00b      	b.n	8003078 <HAL_RCC_OscConfig+0xd4>
 8003060:	4b6b      	ldr	r3, [pc, #428]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a6a      	ldr	r2, [pc, #424]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003066:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800306a:	6013      	str	r3, [r2, #0]
 800306c:	4b68      	ldr	r3, [pc, #416]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a67      	ldr	r2, [pc, #412]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003072:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003076:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d013      	beq.n	80030a8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003080:	f7fe feb0 	bl	8001de4 <HAL_GetTick>
 8003084:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003086:	e008      	b.n	800309a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003088:	f7fe feac 	bl	8001de4 <HAL_GetTick>
 800308c:	4602      	mov	r2, r0
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	2b64      	cmp	r3, #100	; 0x64
 8003094:	d901      	bls.n	800309a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003096:	2303      	movs	r3, #3
 8003098:	e1fa      	b.n	8003490 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800309a:	4b5d      	ldr	r3, [pc, #372]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d0f0      	beq.n	8003088 <HAL_RCC_OscConfig+0xe4>
 80030a6:	e014      	b.n	80030d2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030a8:	f7fe fe9c 	bl	8001de4 <HAL_GetTick>
 80030ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030ae:	e008      	b.n	80030c2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030b0:	f7fe fe98 	bl	8001de4 <HAL_GetTick>
 80030b4:	4602      	mov	r2, r0
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	2b64      	cmp	r3, #100	; 0x64
 80030bc:	d901      	bls.n	80030c2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80030be:	2303      	movs	r3, #3
 80030c0:	e1e6      	b.n	8003490 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030c2:	4b53      	ldr	r3, [pc, #332]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d1f0      	bne.n	80030b0 <HAL_RCC_OscConfig+0x10c>
 80030ce:	e000      	b.n	80030d2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0302 	and.w	r3, r3, #2
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d063      	beq.n	80031a6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80030de:	4b4c      	ldr	r3, [pc, #304]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	f003 030c 	and.w	r3, r3, #12
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d00b      	beq.n	8003102 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80030ea:	4b49      	ldr	r3, [pc, #292]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f003 030c 	and.w	r3, r3, #12
 80030f2:	2b08      	cmp	r3, #8
 80030f4:	d11c      	bne.n	8003130 <HAL_RCC_OscConfig+0x18c>
 80030f6:	4b46      	ldr	r3, [pc, #280]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d116      	bne.n	8003130 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003102:	4b43      	ldr	r3, [pc, #268]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0302 	and.w	r3, r3, #2
 800310a:	2b00      	cmp	r3, #0
 800310c:	d005      	beq.n	800311a <HAL_RCC_OscConfig+0x176>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	691b      	ldr	r3, [r3, #16]
 8003112:	2b01      	cmp	r3, #1
 8003114:	d001      	beq.n	800311a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e1ba      	b.n	8003490 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800311a:	4b3d      	ldr	r3, [pc, #244]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	695b      	ldr	r3, [r3, #20]
 8003126:	00db      	lsls	r3, r3, #3
 8003128:	4939      	ldr	r1, [pc, #228]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 800312a:	4313      	orrs	r3, r2
 800312c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800312e:	e03a      	b.n	80031a6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	691b      	ldr	r3, [r3, #16]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d020      	beq.n	800317a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003138:	4b36      	ldr	r3, [pc, #216]	; (8003214 <HAL_RCC_OscConfig+0x270>)
 800313a:	2201      	movs	r2, #1
 800313c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800313e:	f7fe fe51 	bl	8001de4 <HAL_GetTick>
 8003142:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003144:	e008      	b.n	8003158 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003146:	f7fe fe4d 	bl	8001de4 <HAL_GetTick>
 800314a:	4602      	mov	r2, r0
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	1ad3      	subs	r3, r2, r3
 8003150:	2b02      	cmp	r3, #2
 8003152:	d901      	bls.n	8003158 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003154:	2303      	movs	r3, #3
 8003156:	e19b      	b.n	8003490 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003158:	4b2d      	ldr	r3, [pc, #180]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0302 	and.w	r3, r3, #2
 8003160:	2b00      	cmp	r3, #0
 8003162:	d0f0      	beq.n	8003146 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003164:	4b2a      	ldr	r3, [pc, #168]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	695b      	ldr	r3, [r3, #20]
 8003170:	00db      	lsls	r3, r3, #3
 8003172:	4927      	ldr	r1, [pc, #156]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 8003174:	4313      	orrs	r3, r2
 8003176:	600b      	str	r3, [r1, #0]
 8003178:	e015      	b.n	80031a6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800317a:	4b26      	ldr	r3, [pc, #152]	; (8003214 <HAL_RCC_OscConfig+0x270>)
 800317c:	2200      	movs	r2, #0
 800317e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003180:	f7fe fe30 	bl	8001de4 <HAL_GetTick>
 8003184:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003186:	e008      	b.n	800319a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003188:	f7fe fe2c 	bl	8001de4 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	2b02      	cmp	r3, #2
 8003194:	d901      	bls.n	800319a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e17a      	b.n	8003490 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800319a:	4b1d      	ldr	r3, [pc, #116]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 0302 	and.w	r3, r3, #2
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d1f0      	bne.n	8003188 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 0308 	and.w	r3, r3, #8
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d03a      	beq.n	8003228 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	699b      	ldr	r3, [r3, #24]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d019      	beq.n	80031ee <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031ba:	4b17      	ldr	r3, [pc, #92]	; (8003218 <HAL_RCC_OscConfig+0x274>)
 80031bc:	2201      	movs	r2, #1
 80031be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031c0:	f7fe fe10 	bl	8001de4 <HAL_GetTick>
 80031c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031c6:	e008      	b.n	80031da <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031c8:	f7fe fe0c 	bl	8001de4 <HAL_GetTick>
 80031cc:	4602      	mov	r2, r0
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	2b02      	cmp	r3, #2
 80031d4:	d901      	bls.n	80031da <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e15a      	b.n	8003490 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031da:	4b0d      	ldr	r3, [pc, #52]	; (8003210 <HAL_RCC_OscConfig+0x26c>)
 80031dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031de:	f003 0302 	and.w	r3, r3, #2
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d0f0      	beq.n	80031c8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80031e6:	2001      	movs	r0, #1
 80031e8:	f000 fb0a 	bl	8003800 <RCC_Delay>
 80031ec:	e01c      	b.n	8003228 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031ee:	4b0a      	ldr	r3, [pc, #40]	; (8003218 <HAL_RCC_OscConfig+0x274>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031f4:	f7fe fdf6 	bl	8001de4 <HAL_GetTick>
 80031f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031fa:	e00f      	b.n	800321c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031fc:	f7fe fdf2 	bl	8001de4 <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	2b02      	cmp	r3, #2
 8003208:	d908      	bls.n	800321c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800320a:	2303      	movs	r3, #3
 800320c:	e140      	b.n	8003490 <HAL_RCC_OscConfig+0x4ec>
 800320e:	bf00      	nop
 8003210:	40021000 	.word	0x40021000
 8003214:	42420000 	.word	0x42420000
 8003218:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800321c:	4b9e      	ldr	r3, [pc, #632]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 800321e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003220:	f003 0302 	and.w	r3, r3, #2
 8003224:	2b00      	cmp	r3, #0
 8003226:	d1e9      	bne.n	80031fc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f003 0304 	and.w	r3, r3, #4
 8003230:	2b00      	cmp	r3, #0
 8003232:	f000 80a6 	beq.w	8003382 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003236:	2300      	movs	r3, #0
 8003238:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800323a:	4b97      	ldr	r3, [pc, #604]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 800323c:	69db      	ldr	r3, [r3, #28]
 800323e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003242:	2b00      	cmp	r3, #0
 8003244:	d10d      	bne.n	8003262 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003246:	4b94      	ldr	r3, [pc, #592]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 8003248:	69db      	ldr	r3, [r3, #28]
 800324a:	4a93      	ldr	r2, [pc, #588]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 800324c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003250:	61d3      	str	r3, [r2, #28]
 8003252:	4b91      	ldr	r3, [pc, #580]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 8003254:	69db      	ldr	r3, [r3, #28]
 8003256:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800325a:	60bb      	str	r3, [r7, #8]
 800325c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800325e:	2301      	movs	r3, #1
 8003260:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003262:	4b8e      	ldr	r3, [pc, #568]	; (800349c <HAL_RCC_OscConfig+0x4f8>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800326a:	2b00      	cmp	r3, #0
 800326c:	d118      	bne.n	80032a0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800326e:	4b8b      	ldr	r3, [pc, #556]	; (800349c <HAL_RCC_OscConfig+0x4f8>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a8a      	ldr	r2, [pc, #552]	; (800349c <HAL_RCC_OscConfig+0x4f8>)
 8003274:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003278:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800327a:	f7fe fdb3 	bl	8001de4 <HAL_GetTick>
 800327e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003280:	e008      	b.n	8003294 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003282:	f7fe fdaf 	bl	8001de4 <HAL_GetTick>
 8003286:	4602      	mov	r2, r0
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	2b64      	cmp	r3, #100	; 0x64
 800328e:	d901      	bls.n	8003294 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003290:	2303      	movs	r3, #3
 8003292:	e0fd      	b.n	8003490 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003294:	4b81      	ldr	r3, [pc, #516]	; (800349c <HAL_RCC_OscConfig+0x4f8>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800329c:	2b00      	cmp	r3, #0
 800329e:	d0f0      	beq.n	8003282 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d106      	bne.n	80032b6 <HAL_RCC_OscConfig+0x312>
 80032a8:	4b7b      	ldr	r3, [pc, #492]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 80032aa:	6a1b      	ldr	r3, [r3, #32]
 80032ac:	4a7a      	ldr	r2, [pc, #488]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 80032ae:	f043 0301 	orr.w	r3, r3, #1
 80032b2:	6213      	str	r3, [r2, #32]
 80032b4:	e02d      	b.n	8003312 <HAL_RCC_OscConfig+0x36e>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	68db      	ldr	r3, [r3, #12]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d10c      	bne.n	80032d8 <HAL_RCC_OscConfig+0x334>
 80032be:	4b76      	ldr	r3, [pc, #472]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 80032c0:	6a1b      	ldr	r3, [r3, #32]
 80032c2:	4a75      	ldr	r2, [pc, #468]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 80032c4:	f023 0301 	bic.w	r3, r3, #1
 80032c8:	6213      	str	r3, [r2, #32]
 80032ca:	4b73      	ldr	r3, [pc, #460]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 80032cc:	6a1b      	ldr	r3, [r3, #32]
 80032ce:	4a72      	ldr	r2, [pc, #456]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 80032d0:	f023 0304 	bic.w	r3, r3, #4
 80032d4:	6213      	str	r3, [r2, #32]
 80032d6:	e01c      	b.n	8003312 <HAL_RCC_OscConfig+0x36e>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	2b05      	cmp	r3, #5
 80032de:	d10c      	bne.n	80032fa <HAL_RCC_OscConfig+0x356>
 80032e0:	4b6d      	ldr	r3, [pc, #436]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 80032e2:	6a1b      	ldr	r3, [r3, #32]
 80032e4:	4a6c      	ldr	r2, [pc, #432]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 80032e6:	f043 0304 	orr.w	r3, r3, #4
 80032ea:	6213      	str	r3, [r2, #32]
 80032ec:	4b6a      	ldr	r3, [pc, #424]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 80032ee:	6a1b      	ldr	r3, [r3, #32]
 80032f0:	4a69      	ldr	r2, [pc, #420]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 80032f2:	f043 0301 	orr.w	r3, r3, #1
 80032f6:	6213      	str	r3, [r2, #32]
 80032f8:	e00b      	b.n	8003312 <HAL_RCC_OscConfig+0x36e>
 80032fa:	4b67      	ldr	r3, [pc, #412]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 80032fc:	6a1b      	ldr	r3, [r3, #32]
 80032fe:	4a66      	ldr	r2, [pc, #408]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 8003300:	f023 0301 	bic.w	r3, r3, #1
 8003304:	6213      	str	r3, [r2, #32]
 8003306:	4b64      	ldr	r3, [pc, #400]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 8003308:	6a1b      	ldr	r3, [r3, #32]
 800330a:	4a63      	ldr	r2, [pc, #396]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 800330c:	f023 0304 	bic.w	r3, r3, #4
 8003310:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	68db      	ldr	r3, [r3, #12]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d015      	beq.n	8003346 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800331a:	f7fe fd63 	bl	8001de4 <HAL_GetTick>
 800331e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003320:	e00a      	b.n	8003338 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003322:	f7fe fd5f 	bl	8001de4 <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003330:	4293      	cmp	r3, r2
 8003332:	d901      	bls.n	8003338 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003334:	2303      	movs	r3, #3
 8003336:	e0ab      	b.n	8003490 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003338:	4b57      	ldr	r3, [pc, #348]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 800333a:	6a1b      	ldr	r3, [r3, #32]
 800333c:	f003 0302 	and.w	r3, r3, #2
 8003340:	2b00      	cmp	r3, #0
 8003342:	d0ee      	beq.n	8003322 <HAL_RCC_OscConfig+0x37e>
 8003344:	e014      	b.n	8003370 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003346:	f7fe fd4d 	bl	8001de4 <HAL_GetTick>
 800334a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800334c:	e00a      	b.n	8003364 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800334e:	f7fe fd49 	bl	8001de4 <HAL_GetTick>
 8003352:	4602      	mov	r2, r0
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	f241 3288 	movw	r2, #5000	; 0x1388
 800335c:	4293      	cmp	r3, r2
 800335e:	d901      	bls.n	8003364 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003360:	2303      	movs	r3, #3
 8003362:	e095      	b.n	8003490 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003364:	4b4c      	ldr	r3, [pc, #304]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 8003366:	6a1b      	ldr	r3, [r3, #32]
 8003368:	f003 0302 	and.w	r3, r3, #2
 800336c:	2b00      	cmp	r3, #0
 800336e:	d1ee      	bne.n	800334e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003370:	7dfb      	ldrb	r3, [r7, #23]
 8003372:	2b01      	cmp	r3, #1
 8003374:	d105      	bne.n	8003382 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003376:	4b48      	ldr	r3, [pc, #288]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 8003378:	69db      	ldr	r3, [r3, #28]
 800337a:	4a47      	ldr	r2, [pc, #284]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 800337c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003380:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	69db      	ldr	r3, [r3, #28]
 8003386:	2b00      	cmp	r3, #0
 8003388:	f000 8081 	beq.w	800348e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800338c:	4b42      	ldr	r3, [pc, #264]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	f003 030c 	and.w	r3, r3, #12
 8003394:	2b08      	cmp	r3, #8
 8003396:	d061      	beq.n	800345c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	69db      	ldr	r3, [r3, #28]
 800339c:	2b02      	cmp	r3, #2
 800339e:	d146      	bne.n	800342e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033a0:	4b3f      	ldr	r3, [pc, #252]	; (80034a0 <HAL_RCC_OscConfig+0x4fc>)
 80033a2:	2200      	movs	r2, #0
 80033a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033a6:	f7fe fd1d 	bl	8001de4 <HAL_GetTick>
 80033aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033ac:	e008      	b.n	80033c0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033ae:	f7fe fd19 	bl	8001de4 <HAL_GetTick>
 80033b2:	4602      	mov	r2, r0
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	1ad3      	subs	r3, r2, r3
 80033b8:	2b02      	cmp	r3, #2
 80033ba:	d901      	bls.n	80033c0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80033bc:	2303      	movs	r3, #3
 80033be:	e067      	b.n	8003490 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033c0:	4b35      	ldr	r3, [pc, #212]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d1f0      	bne.n	80033ae <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6a1b      	ldr	r3, [r3, #32]
 80033d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033d4:	d108      	bne.n	80033e8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80033d6:	4b30      	ldr	r3, [pc, #192]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	492d      	ldr	r1, [pc, #180]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 80033e4:	4313      	orrs	r3, r2
 80033e6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033e8:	4b2b      	ldr	r3, [pc, #172]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a19      	ldr	r1, [r3, #32]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f8:	430b      	orrs	r3, r1
 80033fa:	4927      	ldr	r1, [pc, #156]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 80033fc:	4313      	orrs	r3, r2
 80033fe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003400:	4b27      	ldr	r3, [pc, #156]	; (80034a0 <HAL_RCC_OscConfig+0x4fc>)
 8003402:	2201      	movs	r2, #1
 8003404:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003406:	f7fe fced 	bl	8001de4 <HAL_GetTick>
 800340a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800340c:	e008      	b.n	8003420 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800340e:	f7fe fce9 	bl	8001de4 <HAL_GetTick>
 8003412:	4602      	mov	r2, r0
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	1ad3      	subs	r3, r2, r3
 8003418:	2b02      	cmp	r3, #2
 800341a:	d901      	bls.n	8003420 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800341c:	2303      	movs	r3, #3
 800341e:	e037      	b.n	8003490 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003420:	4b1d      	ldr	r3, [pc, #116]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d0f0      	beq.n	800340e <HAL_RCC_OscConfig+0x46a>
 800342c:	e02f      	b.n	800348e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800342e:	4b1c      	ldr	r3, [pc, #112]	; (80034a0 <HAL_RCC_OscConfig+0x4fc>)
 8003430:	2200      	movs	r2, #0
 8003432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003434:	f7fe fcd6 	bl	8001de4 <HAL_GetTick>
 8003438:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800343a:	e008      	b.n	800344e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800343c:	f7fe fcd2 	bl	8001de4 <HAL_GetTick>
 8003440:	4602      	mov	r2, r0
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	2b02      	cmp	r3, #2
 8003448:	d901      	bls.n	800344e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e020      	b.n	8003490 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800344e:	4b12      	ldr	r3, [pc, #72]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003456:	2b00      	cmp	r3, #0
 8003458:	d1f0      	bne.n	800343c <HAL_RCC_OscConfig+0x498>
 800345a:	e018      	b.n	800348e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	69db      	ldr	r3, [r3, #28]
 8003460:	2b01      	cmp	r3, #1
 8003462:	d101      	bne.n	8003468 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e013      	b.n	8003490 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003468:	4b0b      	ldr	r3, [pc, #44]	; (8003498 <HAL_RCC_OscConfig+0x4f4>)
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6a1b      	ldr	r3, [r3, #32]
 8003478:	429a      	cmp	r2, r3
 800347a:	d106      	bne.n	800348a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003486:	429a      	cmp	r2, r3
 8003488:	d001      	beq.n	800348e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e000      	b.n	8003490 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800348e:	2300      	movs	r3, #0
}
 8003490:	4618      	mov	r0, r3
 8003492:	3718      	adds	r7, #24
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}
 8003498:	40021000 	.word	0x40021000
 800349c:	40007000 	.word	0x40007000
 80034a0:	42420060 	.word	0x42420060

080034a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b084      	sub	sp, #16
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d101      	bne.n	80034b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	e0d0      	b.n	800365a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034b8:	4b6a      	ldr	r3, [pc, #424]	; (8003664 <HAL_RCC_ClockConfig+0x1c0>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 0307 	and.w	r3, r3, #7
 80034c0:	683a      	ldr	r2, [r7, #0]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d910      	bls.n	80034e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034c6:	4b67      	ldr	r3, [pc, #412]	; (8003664 <HAL_RCC_ClockConfig+0x1c0>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f023 0207 	bic.w	r2, r3, #7
 80034ce:	4965      	ldr	r1, [pc, #404]	; (8003664 <HAL_RCC_ClockConfig+0x1c0>)
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034d6:	4b63      	ldr	r3, [pc, #396]	; (8003664 <HAL_RCC_ClockConfig+0x1c0>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0307 	and.w	r3, r3, #7
 80034de:	683a      	ldr	r2, [r7, #0]
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d001      	beq.n	80034e8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e0b8      	b.n	800365a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0302 	and.w	r3, r3, #2
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d020      	beq.n	8003536 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 0304 	and.w	r3, r3, #4
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d005      	beq.n	800350c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003500:	4b59      	ldr	r3, [pc, #356]	; (8003668 <HAL_RCC_ClockConfig+0x1c4>)
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	4a58      	ldr	r2, [pc, #352]	; (8003668 <HAL_RCC_ClockConfig+0x1c4>)
 8003506:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800350a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0308 	and.w	r3, r3, #8
 8003514:	2b00      	cmp	r3, #0
 8003516:	d005      	beq.n	8003524 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003518:	4b53      	ldr	r3, [pc, #332]	; (8003668 <HAL_RCC_ClockConfig+0x1c4>)
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	4a52      	ldr	r2, [pc, #328]	; (8003668 <HAL_RCC_ClockConfig+0x1c4>)
 800351e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003522:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003524:	4b50      	ldr	r3, [pc, #320]	; (8003668 <HAL_RCC_ClockConfig+0x1c4>)
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	494d      	ldr	r1, [pc, #308]	; (8003668 <HAL_RCC_ClockConfig+0x1c4>)
 8003532:	4313      	orrs	r3, r2
 8003534:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 0301 	and.w	r3, r3, #1
 800353e:	2b00      	cmp	r3, #0
 8003540:	d040      	beq.n	80035c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	2b01      	cmp	r3, #1
 8003548:	d107      	bne.n	800355a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800354a:	4b47      	ldr	r3, [pc, #284]	; (8003668 <HAL_RCC_ClockConfig+0x1c4>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d115      	bne.n	8003582 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	e07f      	b.n	800365a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	2b02      	cmp	r3, #2
 8003560:	d107      	bne.n	8003572 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003562:	4b41      	ldr	r3, [pc, #260]	; (8003668 <HAL_RCC_ClockConfig+0x1c4>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d109      	bne.n	8003582 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e073      	b.n	800365a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003572:	4b3d      	ldr	r3, [pc, #244]	; (8003668 <HAL_RCC_ClockConfig+0x1c4>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0302 	and.w	r3, r3, #2
 800357a:	2b00      	cmp	r3, #0
 800357c:	d101      	bne.n	8003582 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e06b      	b.n	800365a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003582:	4b39      	ldr	r3, [pc, #228]	; (8003668 <HAL_RCC_ClockConfig+0x1c4>)
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	f023 0203 	bic.w	r2, r3, #3
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	4936      	ldr	r1, [pc, #216]	; (8003668 <HAL_RCC_ClockConfig+0x1c4>)
 8003590:	4313      	orrs	r3, r2
 8003592:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003594:	f7fe fc26 	bl	8001de4 <HAL_GetTick>
 8003598:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800359a:	e00a      	b.n	80035b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800359c:	f7fe fc22 	bl	8001de4 <HAL_GetTick>
 80035a0:	4602      	mov	r2, r0
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	1ad3      	subs	r3, r2, r3
 80035a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d901      	bls.n	80035b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e053      	b.n	800365a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035b2:	4b2d      	ldr	r3, [pc, #180]	; (8003668 <HAL_RCC_ClockConfig+0x1c4>)
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	f003 020c 	and.w	r2, r3, #12
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d1eb      	bne.n	800359c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035c4:	4b27      	ldr	r3, [pc, #156]	; (8003664 <HAL_RCC_ClockConfig+0x1c0>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0307 	and.w	r3, r3, #7
 80035cc:	683a      	ldr	r2, [r7, #0]
 80035ce:	429a      	cmp	r2, r3
 80035d0:	d210      	bcs.n	80035f4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035d2:	4b24      	ldr	r3, [pc, #144]	; (8003664 <HAL_RCC_ClockConfig+0x1c0>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f023 0207 	bic.w	r2, r3, #7
 80035da:	4922      	ldr	r1, [pc, #136]	; (8003664 <HAL_RCC_ClockConfig+0x1c0>)
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	4313      	orrs	r3, r2
 80035e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035e2:	4b20      	ldr	r3, [pc, #128]	; (8003664 <HAL_RCC_ClockConfig+0x1c0>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 0307 	and.w	r3, r3, #7
 80035ea:	683a      	ldr	r2, [r7, #0]
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d001      	beq.n	80035f4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	e032      	b.n	800365a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 0304 	and.w	r3, r3, #4
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d008      	beq.n	8003612 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003600:	4b19      	ldr	r3, [pc, #100]	; (8003668 <HAL_RCC_ClockConfig+0x1c4>)
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	4916      	ldr	r1, [pc, #88]	; (8003668 <HAL_RCC_ClockConfig+0x1c4>)
 800360e:	4313      	orrs	r3, r2
 8003610:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0308 	and.w	r3, r3, #8
 800361a:	2b00      	cmp	r3, #0
 800361c:	d009      	beq.n	8003632 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800361e:	4b12      	ldr	r3, [pc, #72]	; (8003668 <HAL_RCC_ClockConfig+0x1c4>)
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	691b      	ldr	r3, [r3, #16]
 800362a:	00db      	lsls	r3, r3, #3
 800362c:	490e      	ldr	r1, [pc, #56]	; (8003668 <HAL_RCC_ClockConfig+0x1c4>)
 800362e:	4313      	orrs	r3, r2
 8003630:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003632:	f000 f821 	bl	8003678 <HAL_RCC_GetSysClockFreq>
 8003636:	4601      	mov	r1, r0
 8003638:	4b0b      	ldr	r3, [pc, #44]	; (8003668 <HAL_RCC_ClockConfig+0x1c4>)
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	091b      	lsrs	r3, r3, #4
 800363e:	f003 030f 	and.w	r3, r3, #15
 8003642:	4a0a      	ldr	r2, [pc, #40]	; (800366c <HAL_RCC_ClockConfig+0x1c8>)
 8003644:	5cd3      	ldrb	r3, [r2, r3]
 8003646:	fa21 f303 	lsr.w	r3, r1, r3
 800364a:	4a09      	ldr	r2, [pc, #36]	; (8003670 <HAL_RCC_ClockConfig+0x1cc>)
 800364c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800364e:	4b09      	ldr	r3, [pc, #36]	; (8003674 <HAL_RCC_ClockConfig+0x1d0>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4618      	mov	r0, r3
 8003654:	f7fd ff2e 	bl	80014b4 <HAL_InitTick>

  return HAL_OK;
 8003658:	2300      	movs	r3, #0
}
 800365a:	4618      	mov	r0, r3
 800365c:	3710      	adds	r7, #16
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop
 8003664:	40022000 	.word	0x40022000
 8003668:	40021000 	.word	0x40021000
 800366c:	080084ec 	.word	0x080084ec
 8003670:	20000004 	.word	0x20000004
 8003674:	20000008 	.word	0x20000008

08003678 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003678:	b490      	push	{r4, r7}
 800367a:	b08a      	sub	sp, #40	; 0x28
 800367c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800367e:	4b2a      	ldr	r3, [pc, #168]	; (8003728 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003680:	1d3c      	adds	r4, r7, #4
 8003682:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003684:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003688:	4b28      	ldr	r3, [pc, #160]	; (800372c <HAL_RCC_GetSysClockFreq+0xb4>)
 800368a:	881b      	ldrh	r3, [r3, #0]
 800368c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800368e:	2300      	movs	r3, #0
 8003690:	61fb      	str	r3, [r7, #28]
 8003692:	2300      	movs	r3, #0
 8003694:	61bb      	str	r3, [r7, #24]
 8003696:	2300      	movs	r3, #0
 8003698:	627b      	str	r3, [r7, #36]	; 0x24
 800369a:	2300      	movs	r3, #0
 800369c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800369e:	2300      	movs	r3, #0
 80036a0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80036a2:	4b23      	ldr	r3, [pc, #140]	; (8003730 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80036a8:	69fb      	ldr	r3, [r7, #28]
 80036aa:	f003 030c 	and.w	r3, r3, #12
 80036ae:	2b04      	cmp	r3, #4
 80036b0:	d002      	beq.n	80036b8 <HAL_RCC_GetSysClockFreq+0x40>
 80036b2:	2b08      	cmp	r3, #8
 80036b4:	d003      	beq.n	80036be <HAL_RCC_GetSysClockFreq+0x46>
 80036b6:	e02d      	b.n	8003714 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80036b8:	4b1e      	ldr	r3, [pc, #120]	; (8003734 <HAL_RCC_GetSysClockFreq+0xbc>)
 80036ba:	623b      	str	r3, [r7, #32]
      break;
 80036bc:	e02d      	b.n	800371a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	0c9b      	lsrs	r3, r3, #18
 80036c2:	f003 030f 	and.w	r3, r3, #15
 80036c6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80036ca:	4413      	add	r3, r2
 80036cc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80036d0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80036d2:	69fb      	ldr	r3, [r7, #28]
 80036d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d013      	beq.n	8003704 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80036dc:	4b14      	ldr	r3, [pc, #80]	; (8003730 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	0c5b      	lsrs	r3, r3, #17
 80036e2:	f003 0301 	and.w	r3, r3, #1
 80036e6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80036ea:	4413      	add	r3, r2
 80036ec:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80036f0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	4a0f      	ldr	r2, [pc, #60]	; (8003734 <HAL_RCC_GetSysClockFreq+0xbc>)
 80036f6:	fb02 f203 	mul.w	r2, r2, r3
 80036fa:	69bb      	ldr	r3, [r7, #24]
 80036fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003700:	627b      	str	r3, [r7, #36]	; 0x24
 8003702:	e004      	b.n	800370e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	4a0c      	ldr	r2, [pc, #48]	; (8003738 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003708:	fb02 f303 	mul.w	r3, r2, r3
 800370c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800370e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003710:	623b      	str	r3, [r7, #32]
      break;
 8003712:	e002      	b.n	800371a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003714:	4b07      	ldr	r3, [pc, #28]	; (8003734 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003716:	623b      	str	r3, [r7, #32]
      break;
 8003718:	bf00      	nop
    }
  }
  return sysclockfreq;
 800371a:	6a3b      	ldr	r3, [r7, #32]
}
 800371c:	4618      	mov	r0, r3
 800371e:	3728      	adds	r7, #40	; 0x28
 8003720:	46bd      	mov	sp, r7
 8003722:	bc90      	pop	{r4, r7}
 8003724:	4770      	bx	lr
 8003726:	bf00      	nop
 8003728:	080084bc 	.word	0x080084bc
 800372c:	080084cc 	.word	0x080084cc
 8003730:	40021000 	.word	0x40021000
 8003734:	007a1200 	.word	0x007a1200
 8003738:	003d0900 	.word	0x003d0900

0800373c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800373c:	b480      	push	{r7}
 800373e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003740:	4b02      	ldr	r3, [pc, #8]	; (800374c <HAL_RCC_GetHCLKFreq+0x10>)
 8003742:	681b      	ldr	r3, [r3, #0]
}
 8003744:	4618      	mov	r0, r3
 8003746:	46bd      	mov	sp, r7
 8003748:	bc80      	pop	{r7}
 800374a:	4770      	bx	lr
 800374c:	20000004 	.word	0x20000004

08003750 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003754:	f7ff fff2 	bl	800373c <HAL_RCC_GetHCLKFreq>
 8003758:	4601      	mov	r1, r0
 800375a:	4b05      	ldr	r3, [pc, #20]	; (8003770 <HAL_RCC_GetPCLK1Freq+0x20>)
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	0a1b      	lsrs	r3, r3, #8
 8003760:	f003 0307 	and.w	r3, r3, #7
 8003764:	4a03      	ldr	r2, [pc, #12]	; (8003774 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003766:	5cd3      	ldrb	r3, [r2, r3]
 8003768:	fa21 f303 	lsr.w	r3, r1, r3
}
 800376c:	4618      	mov	r0, r3
 800376e:	bd80      	pop	{r7, pc}
 8003770:	40021000 	.word	0x40021000
 8003774:	080084fc 	.word	0x080084fc

08003778 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800377c:	f7ff ffde 	bl	800373c <HAL_RCC_GetHCLKFreq>
 8003780:	4601      	mov	r1, r0
 8003782:	4b05      	ldr	r3, [pc, #20]	; (8003798 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	0adb      	lsrs	r3, r3, #11
 8003788:	f003 0307 	and.w	r3, r3, #7
 800378c:	4a03      	ldr	r2, [pc, #12]	; (800379c <HAL_RCC_GetPCLK2Freq+0x24>)
 800378e:	5cd3      	ldrb	r3, [r2, r3]
 8003790:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003794:	4618      	mov	r0, r3
 8003796:	bd80      	pop	{r7, pc}
 8003798:	40021000 	.word	0x40021000
 800379c:	080084fc 	.word	0x080084fc

080037a0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b083      	sub	sp, #12
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
 80037a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	220f      	movs	r2, #15
 80037ae:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80037b0:	4b11      	ldr	r3, [pc, #68]	; (80037f8 <HAL_RCC_GetClockConfig+0x58>)
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	f003 0203 	and.w	r2, r3, #3
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80037bc:	4b0e      	ldr	r3, [pc, #56]	; (80037f8 <HAL_RCC_GetClockConfig+0x58>)
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80037c8:	4b0b      	ldr	r3, [pc, #44]	; (80037f8 <HAL_RCC_GetClockConfig+0x58>)
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80037d4:	4b08      	ldr	r3, [pc, #32]	; (80037f8 <HAL_RCC_GetClockConfig+0x58>)
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	08db      	lsrs	r3, r3, #3
 80037da:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80037e2:	4b06      	ldr	r3, [pc, #24]	; (80037fc <HAL_RCC_GetClockConfig+0x5c>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0207 	and.w	r2, r3, #7
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80037ee:	bf00      	nop
 80037f0:	370c      	adds	r7, #12
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bc80      	pop	{r7}
 80037f6:	4770      	bx	lr
 80037f8:	40021000 	.word	0x40021000
 80037fc:	40022000 	.word	0x40022000

08003800 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003800:	b480      	push	{r7}
 8003802:	b085      	sub	sp, #20
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003808:	4b0a      	ldr	r3, [pc, #40]	; (8003834 <RCC_Delay+0x34>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a0a      	ldr	r2, [pc, #40]	; (8003838 <RCC_Delay+0x38>)
 800380e:	fba2 2303 	umull	r2, r3, r2, r3
 8003812:	0a5b      	lsrs	r3, r3, #9
 8003814:	687a      	ldr	r2, [r7, #4]
 8003816:	fb02 f303 	mul.w	r3, r2, r3
 800381a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800381c:	bf00      	nop
  }
  while (Delay --);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	1e5a      	subs	r2, r3, #1
 8003822:	60fa      	str	r2, [r7, #12]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d1f9      	bne.n	800381c <RCC_Delay+0x1c>
}
 8003828:	bf00      	nop
 800382a:	3714      	adds	r7, #20
 800382c:	46bd      	mov	sp, r7
 800382e:	bc80      	pop	{r7}
 8003830:	4770      	bx	lr
 8003832:	bf00      	nop
 8003834:	20000004 	.word	0x20000004
 8003838:	10624dd3 	.word	0x10624dd3

0800383c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b086      	sub	sp, #24
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003844:	2300      	movs	r3, #0
 8003846:	613b      	str	r3, [r7, #16]
 8003848:	2300      	movs	r3, #0
 800384a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0301 	and.w	r3, r3, #1
 8003854:	2b00      	cmp	r3, #0
 8003856:	d07d      	beq.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003858:	2300      	movs	r3, #0
 800385a:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800385c:	4b4f      	ldr	r3, [pc, #316]	; (800399c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800385e:	69db      	ldr	r3, [r3, #28]
 8003860:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d10d      	bne.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003868:	4b4c      	ldr	r3, [pc, #304]	; (800399c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800386a:	69db      	ldr	r3, [r3, #28]
 800386c:	4a4b      	ldr	r2, [pc, #300]	; (800399c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800386e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003872:	61d3      	str	r3, [r2, #28]
 8003874:	4b49      	ldr	r3, [pc, #292]	; (800399c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003876:	69db      	ldr	r3, [r3, #28]
 8003878:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800387c:	60bb      	str	r3, [r7, #8]
 800387e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003880:	2301      	movs	r3, #1
 8003882:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003884:	4b46      	ldr	r3, [pc, #280]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800388c:	2b00      	cmp	r3, #0
 800388e:	d118      	bne.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003890:	4b43      	ldr	r3, [pc, #268]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a42      	ldr	r2, [pc, #264]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003896:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800389a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800389c:	f7fe faa2 	bl	8001de4 <HAL_GetTick>
 80038a0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038a2:	e008      	b.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038a4:	f7fe fa9e 	bl	8001de4 <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	2b64      	cmp	r3, #100	; 0x64
 80038b0:	d901      	bls.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	e06d      	b.n	8003992 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038b6:	4b3a      	ldr	r3, [pc, #232]	; (80039a0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d0f0      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80038c2:	4b36      	ldr	r3, [pc, #216]	; (800399c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038c4:	6a1b      	ldr	r3, [r3, #32]
 80038c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038ca:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d02e      	beq.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038da:	68fa      	ldr	r2, [r7, #12]
 80038dc:	429a      	cmp	r2, r3
 80038de:	d027      	beq.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80038e0:	4b2e      	ldr	r3, [pc, #184]	; (800399c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038e2:	6a1b      	ldr	r3, [r3, #32]
 80038e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038e8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80038ea:	4b2e      	ldr	r3, [pc, #184]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80038ec:	2201      	movs	r2, #1
 80038ee:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80038f0:	4b2c      	ldr	r3, [pc, #176]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80038f2:	2200      	movs	r2, #0
 80038f4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80038f6:	4a29      	ldr	r2, [pc, #164]	; (800399c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f003 0301 	and.w	r3, r3, #1
 8003902:	2b00      	cmp	r3, #0
 8003904:	d014      	beq.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003906:	f7fe fa6d 	bl	8001de4 <HAL_GetTick>
 800390a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800390c:	e00a      	b.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800390e:	f7fe fa69 	bl	8001de4 <HAL_GetTick>
 8003912:	4602      	mov	r2, r0
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	1ad3      	subs	r3, r2, r3
 8003918:	f241 3288 	movw	r2, #5000	; 0x1388
 800391c:	4293      	cmp	r3, r2
 800391e:	d901      	bls.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003920:	2303      	movs	r3, #3
 8003922:	e036      	b.n	8003992 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003924:	4b1d      	ldr	r3, [pc, #116]	; (800399c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003926:	6a1b      	ldr	r3, [r3, #32]
 8003928:	f003 0302 	and.w	r3, r3, #2
 800392c:	2b00      	cmp	r3, #0
 800392e:	d0ee      	beq.n	800390e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003930:	4b1a      	ldr	r3, [pc, #104]	; (800399c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003932:	6a1b      	ldr	r3, [r3, #32]
 8003934:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	4917      	ldr	r1, [pc, #92]	; (800399c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800393e:	4313      	orrs	r3, r2
 8003940:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003942:	7dfb      	ldrb	r3, [r7, #23]
 8003944:	2b01      	cmp	r3, #1
 8003946:	d105      	bne.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003948:	4b14      	ldr	r3, [pc, #80]	; (800399c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800394a:	69db      	ldr	r3, [r3, #28]
 800394c:	4a13      	ldr	r2, [pc, #76]	; (800399c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800394e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003952:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 0302 	and.w	r3, r3, #2
 800395c:	2b00      	cmp	r3, #0
 800395e:	d008      	beq.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003960:	4b0e      	ldr	r3, [pc, #56]	; (800399c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	490b      	ldr	r1, [pc, #44]	; (800399c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800396e:	4313      	orrs	r3, r2
 8003970:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0310 	and.w	r3, r3, #16
 800397a:	2b00      	cmp	r3, #0
 800397c:	d008      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800397e:	4b07      	ldr	r3, [pc, #28]	; (800399c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	68db      	ldr	r3, [r3, #12]
 800398a:	4904      	ldr	r1, [pc, #16]	; (800399c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800398c:	4313      	orrs	r3, r2
 800398e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	3718      	adds	r7, #24
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	40021000 	.word	0x40021000
 80039a0:	40007000 	.word	0x40007000
 80039a4:	42420440 	.word	0x42420440

080039a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d101      	bne.n	80039ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e041      	b.n	8003a3e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d106      	bne.n	80039d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f7fd fbf4 	bl	80011bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2202      	movs	r2, #2
 80039d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	3304      	adds	r3, #4
 80039e4:	4619      	mov	r1, r3
 80039e6:	4610      	mov	r0, r2
 80039e8:	f000 fc66 	bl	80042b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2201      	movs	r2, #1
 80039f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2201      	movs	r2, #1
 80039f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2201      	movs	r2, #1
 8003a00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2201      	movs	r2, #1
 8003a08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2201      	movs	r2, #1
 8003a10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2201      	movs	r2, #1
 8003a18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2201      	movs	r2, #1
 8003a20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2201      	movs	r2, #1
 8003a28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2201      	movs	r2, #1
 8003a30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2201      	movs	r2, #1
 8003a38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a3c:	2300      	movs	r3, #0
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3708      	adds	r7, #8
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
	...

08003a48 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b085      	sub	sp, #20
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a56:	b2db      	uxtb	r3, r3
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d001      	beq.n	8003a60 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e032      	b.n	8003ac6 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2202      	movs	r2, #2
 8003a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a18      	ldr	r2, [pc, #96]	; (8003ad0 <HAL_TIM_Base_Start+0x88>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d00e      	beq.n	8003a90 <HAL_TIM_Base_Start+0x48>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a7a:	d009      	beq.n	8003a90 <HAL_TIM_Base_Start+0x48>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a14      	ldr	r2, [pc, #80]	; (8003ad4 <HAL_TIM_Base_Start+0x8c>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d004      	beq.n	8003a90 <HAL_TIM_Base_Start+0x48>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a13      	ldr	r2, [pc, #76]	; (8003ad8 <HAL_TIM_Base_Start+0x90>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d111      	bne.n	8003ab4 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	f003 0307 	and.w	r3, r3, #7
 8003a9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2b06      	cmp	r3, #6
 8003aa0:	d010      	beq.n	8003ac4 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f042 0201 	orr.w	r2, r2, #1
 8003ab0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ab2:	e007      	b.n	8003ac4 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f042 0201 	orr.w	r2, r2, #1
 8003ac2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ac4:	2300      	movs	r3, #0
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3714      	adds	r7, #20
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bc80      	pop	{r7}
 8003ace:	4770      	bx	lr
 8003ad0:	40012c00 	.word	0x40012c00
 8003ad4:	40000400 	.word	0x40000400
 8003ad8:	40000800 	.word	0x40000800

08003adc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b085      	sub	sp, #20
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d001      	beq.n	8003af4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e03a      	b.n	8003b6a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2202      	movs	r2, #2
 8003af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	68da      	ldr	r2, [r3, #12]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f042 0201 	orr.w	r2, r2, #1
 8003b0a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a18      	ldr	r2, [pc, #96]	; (8003b74 <HAL_TIM_Base_Start_IT+0x98>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d00e      	beq.n	8003b34 <HAL_TIM_Base_Start_IT+0x58>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b1e:	d009      	beq.n	8003b34 <HAL_TIM_Base_Start_IT+0x58>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a14      	ldr	r2, [pc, #80]	; (8003b78 <HAL_TIM_Base_Start_IT+0x9c>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d004      	beq.n	8003b34 <HAL_TIM_Base_Start_IT+0x58>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a13      	ldr	r2, [pc, #76]	; (8003b7c <HAL_TIM_Base_Start_IT+0xa0>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d111      	bne.n	8003b58 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	f003 0307 	and.w	r3, r3, #7
 8003b3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2b06      	cmp	r3, #6
 8003b44:	d010      	beq.n	8003b68 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f042 0201 	orr.w	r2, r2, #1
 8003b54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b56:	e007      	b.n	8003b68 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f042 0201 	orr.w	r2, r2, #1
 8003b66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b68:	2300      	movs	r3, #0
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3714      	adds	r7, #20
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bc80      	pop	{r7}
 8003b72:	4770      	bx	lr
 8003b74:	40012c00 	.word	0x40012c00
 8003b78:	40000400 	.word	0x40000400
 8003b7c:	40000800 	.word	0x40000800

08003b80 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b082      	sub	sp, #8
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d101      	bne.n	8003b92 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e041      	b.n	8003c16 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d106      	bne.n	8003bac <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	f000 f839 	bl	8003c1e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2202      	movs	r2, #2
 8003bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	3304      	adds	r3, #4
 8003bbc:	4619      	mov	r1, r3
 8003bbe:	4610      	mov	r0, r2
 8003bc0:	f000 fb7a 	bl	80042b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2201      	movs	r2, #1
 8003be8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2201      	movs	r2, #1
 8003bf0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2201      	movs	r2, #1
 8003c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c14:	2300      	movs	r3, #0
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3708      	adds	r7, #8
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}

08003c1e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003c1e:	b480      	push	{r7}
 8003c20:	b083      	sub	sp, #12
 8003c22:	af00      	add	r7, sp, #0
 8003c24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003c26:	bf00      	nop
 8003c28:	370c      	adds	r7, #12
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bc80      	pop	{r7}
 8003c2e:	4770      	bx	lr

08003c30 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
 8003c38:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d109      	bne.n	8003c54 <HAL_TIM_PWM_Start+0x24>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	bf14      	ite	ne
 8003c4c:	2301      	movne	r3, #1
 8003c4e:	2300      	moveq	r3, #0
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	e022      	b.n	8003c9a <HAL_TIM_PWM_Start+0x6a>
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	2b04      	cmp	r3, #4
 8003c58:	d109      	bne.n	8003c6e <HAL_TIM_PWM_Start+0x3e>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	bf14      	ite	ne
 8003c66:	2301      	movne	r3, #1
 8003c68:	2300      	moveq	r3, #0
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	e015      	b.n	8003c9a <HAL_TIM_PWM_Start+0x6a>
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	2b08      	cmp	r3, #8
 8003c72:	d109      	bne.n	8003c88 <HAL_TIM_PWM_Start+0x58>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c7a:	b2db      	uxtb	r3, r3
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	bf14      	ite	ne
 8003c80:	2301      	movne	r3, #1
 8003c82:	2300      	moveq	r3, #0
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	e008      	b.n	8003c9a <HAL_TIM_PWM_Start+0x6a>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	bf14      	ite	ne
 8003c94:	2301      	movne	r3, #1
 8003c96:	2300      	moveq	r3, #0
 8003c98:	b2db      	uxtb	r3, r3
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d001      	beq.n	8003ca2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e05e      	b.n	8003d60 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d104      	bne.n	8003cb2 <HAL_TIM_PWM_Start+0x82>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2202      	movs	r2, #2
 8003cac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003cb0:	e013      	b.n	8003cda <HAL_TIM_PWM_Start+0xaa>
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	2b04      	cmp	r3, #4
 8003cb6:	d104      	bne.n	8003cc2 <HAL_TIM_PWM_Start+0x92>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2202      	movs	r2, #2
 8003cbc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003cc0:	e00b      	b.n	8003cda <HAL_TIM_PWM_Start+0xaa>
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	2b08      	cmp	r3, #8
 8003cc6:	d104      	bne.n	8003cd2 <HAL_TIM_PWM_Start+0xa2>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2202      	movs	r2, #2
 8003ccc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003cd0:	e003      	b.n	8003cda <HAL_TIM_PWM_Start+0xaa>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2202      	movs	r2, #2
 8003cd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	6839      	ldr	r1, [r7, #0]
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f000 fd68 	bl	80047b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a1e      	ldr	r2, [pc, #120]	; (8003d68 <HAL_TIM_PWM_Start+0x138>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d107      	bne.n	8003d02 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003d00:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a18      	ldr	r2, [pc, #96]	; (8003d68 <HAL_TIM_PWM_Start+0x138>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d00e      	beq.n	8003d2a <HAL_TIM_PWM_Start+0xfa>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d14:	d009      	beq.n	8003d2a <HAL_TIM_PWM_Start+0xfa>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a14      	ldr	r2, [pc, #80]	; (8003d6c <HAL_TIM_PWM_Start+0x13c>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d004      	beq.n	8003d2a <HAL_TIM_PWM_Start+0xfa>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a12      	ldr	r2, [pc, #72]	; (8003d70 <HAL_TIM_PWM_Start+0x140>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d111      	bne.n	8003d4e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	f003 0307 	and.w	r3, r3, #7
 8003d34:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2b06      	cmp	r3, #6
 8003d3a:	d010      	beq.n	8003d5e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f042 0201 	orr.w	r2, r2, #1
 8003d4a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d4c:	e007      	b.n	8003d5e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f042 0201 	orr.w	r2, r2, #1
 8003d5c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d5e:	2300      	movs	r3, #0
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	3710      	adds	r7, #16
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}
 8003d68:	40012c00 	.word	0x40012c00
 8003d6c:	40000400 	.word	0x40000400
 8003d70:	40000800 	.word	0x40000800

08003d74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b082      	sub	sp, #8
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	691b      	ldr	r3, [r3, #16]
 8003d82:	f003 0302 	and.w	r3, r3, #2
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d122      	bne.n	8003dd0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	68db      	ldr	r3, [r3, #12]
 8003d90:	f003 0302 	and.w	r3, r3, #2
 8003d94:	2b02      	cmp	r3, #2
 8003d96:	d11b      	bne.n	8003dd0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f06f 0202 	mvn.w	r2, #2
 8003da0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2201      	movs	r2, #1
 8003da6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	699b      	ldr	r3, [r3, #24]
 8003dae:	f003 0303 	and.w	r3, r3, #3
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d003      	beq.n	8003dbe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	f000 fa62 	bl	8004280 <HAL_TIM_IC_CaptureCallback>
 8003dbc:	e005      	b.n	8003dca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f000 fa55 	bl	800426e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003dc4:	6878      	ldr	r0, [r7, #4]
 8003dc6:	f000 fa64 	bl	8004292 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	691b      	ldr	r3, [r3, #16]
 8003dd6:	f003 0304 	and.w	r3, r3, #4
 8003dda:	2b04      	cmp	r3, #4
 8003ddc:	d122      	bne.n	8003e24 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	f003 0304 	and.w	r3, r3, #4
 8003de8:	2b04      	cmp	r3, #4
 8003dea:	d11b      	bne.n	8003e24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f06f 0204 	mvn.w	r2, #4
 8003df4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2202      	movs	r2, #2
 8003dfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	699b      	ldr	r3, [r3, #24]
 8003e02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d003      	beq.n	8003e12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f000 fa38 	bl	8004280 <HAL_TIM_IC_CaptureCallback>
 8003e10:	e005      	b.n	8003e1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f000 fa2b 	bl	800426e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e18:	6878      	ldr	r0, [r7, #4]
 8003e1a:	f000 fa3a 	bl	8004292 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2200      	movs	r2, #0
 8003e22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	691b      	ldr	r3, [r3, #16]
 8003e2a:	f003 0308 	and.w	r3, r3, #8
 8003e2e:	2b08      	cmp	r3, #8
 8003e30:	d122      	bne.n	8003e78 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	f003 0308 	and.w	r3, r3, #8
 8003e3c:	2b08      	cmp	r3, #8
 8003e3e:	d11b      	bne.n	8003e78 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f06f 0208 	mvn.w	r2, #8
 8003e48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2204      	movs	r2, #4
 8003e4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	69db      	ldr	r3, [r3, #28]
 8003e56:	f003 0303 	and.w	r3, r3, #3
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d003      	beq.n	8003e66 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	f000 fa0e 	bl	8004280 <HAL_TIM_IC_CaptureCallback>
 8003e64:	e005      	b.n	8003e72 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f000 fa01 	bl	800426e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	f000 fa10 	bl	8004292 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2200      	movs	r2, #0
 8003e76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	691b      	ldr	r3, [r3, #16]
 8003e7e:	f003 0310 	and.w	r3, r3, #16
 8003e82:	2b10      	cmp	r3, #16
 8003e84:	d122      	bne.n	8003ecc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	f003 0310 	and.w	r3, r3, #16
 8003e90:	2b10      	cmp	r3, #16
 8003e92:	d11b      	bne.n	8003ecc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f06f 0210 	mvn.w	r2, #16
 8003e9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2208      	movs	r2, #8
 8003ea2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	69db      	ldr	r3, [r3, #28]
 8003eaa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d003      	beq.n	8003eba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	f000 f9e4 	bl	8004280 <HAL_TIM_IC_CaptureCallback>
 8003eb8:	e005      	b.n	8003ec6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f000 f9d7 	bl	800426e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	f000 f9e6 	bl	8004292 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	691b      	ldr	r3, [r3, #16]
 8003ed2:	f003 0301 	and.w	r3, r3, #1
 8003ed6:	2b01      	cmp	r3, #1
 8003ed8:	d10e      	bne.n	8003ef8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	68db      	ldr	r3, [r3, #12]
 8003ee0:	f003 0301 	and.w	r3, r3, #1
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d107      	bne.n	8003ef8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f06f 0201 	mvn.w	r2, #1
 8003ef0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f7fd f8aa 	bl	800104c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	691b      	ldr	r3, [r3, #16]
 8003efe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f02:	2b80      	cmp	r3, #128	; 0x80
 8003f04:	d10e      	bne.n	8003f24 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f10:	2b80      	cmp	r3, #128	; 0x80
 8003f12:	d107      	bne.n	8003f24 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003f1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f000 fd26 	bl	8004970 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	691b      	ldr	r3, [r3, #16]
 8003f2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f2e:	2b40      	cmp	r3, #64	; 0x40
 8003f30:	d10e      	bne.n	8003f50 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	68db      	ldr	r3, [r3, #12]
 8003f38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f3c:	2b40      	cmp	r3, #64	; 0x40
 8003f3e:	d107      	bne.n	8003f50 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003f48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f000 f9aa 	bl	80042a4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	691b      	ldr	r3, [r3, #16]
 8003f56:	f003 0320 	and.w	r3, r3, #32
 8003f5a:	2b20      	cmp	r3, #32
 8003f5c:	d10e      	bne.n	8003f7c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	68db      	ldr	r3, [r3, #12]
 8003f64:	f003 0320 	and.w	r3, r3, #32
 8003f68:	2b20      	cmp	r3, #32
 8003f6a:	d107      	bne.n	8003f7c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f06f 0220 	mvn.w	r2, #32
 8003f74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f000 fcf1 	bl	800495e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003f7c:	bf00      	nop
 8003f7e:	3708      	adds	r7, #8
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}

08003f84 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	60b9      	str	r1, [r7, #8]
 8003f8e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d101      	bne.n	8003f9e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003f9a:	2302      	movs	r3, #2
 8003f9c:	e0ac      	b.n	80040f8 <HAL_TIM_PWM_ConfigChannel+0x174>
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2b0c      	cmp	r3, #12
 8003faa:	f200 809f 	bhi.w	80040ec <HAL_TIM_PWM_ConfigChannel+0x168>
 8003fae:	a201      	add	r2, pc, #4	; (adr r2, 8003fb4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fb4:	08003fe9 	.word	0x08003fe9
 8003fb8:	080040ed 	.word	0x080040ed
 8003fbc:	080040ed 	.word	0x080040ed
 8003fc0:	080040ed 	.word	0x080040ed
 8003fc4:	08004029 	.word	0x08004029
 8003fc8:	080040ed 	.word	0x080040ed
 8003fcc:	080040ed 	.word	0x080040ed
 8003fd0:	080040ed 	.word	0x080040ed
 8003fd4:	0800406b 	.word	0x0800406b
 8003fd8:	080040ed 	.word	0x080040ed
 8003fdc:	080040ed 	.word	0x080040ed
 8003fe0:	080040ed 	.word	0x080040ed
 8003fe4:	080040ab 	.word	0x080040ab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	68b9      	ldr	r1, [r7, #8]
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f000 f9c4 	bl	800437c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	699a      	ldr	r2, [r3, #24]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f042 0208 	orr.w	r2, r2, #8
 8004002:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	699a      	ldr	r2, [r3, #24]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f022 0204 	bic.w	r2, r2, #4
 8004012:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	6999      	ldr	r1, [r3, #24]
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	691a      	ldr	r2, [r3, #16]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	430a      	orrs	r2, r1
 8004024:	619a      	str	r2, [r3, #24]
      break;
 8004026:	e062      	b.n	80040ee <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	68b9      	ldr	r1, [r7, #8]
 800402e:	4618      	mov	r0, r3
 8004030:	f000 fa0a 	bl	8004448 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	699a      	ldr	r2, [r3, #24]
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004042:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	699a      	ldr	r2, [r3, #24]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004052:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	6999      	ldr	r1, [r3, #24]
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	691b      	ldr	r3, [r3, #16]
 800405e:	021a      	lsls	r2, r3, #8
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	430a      	orrs	r2, r1
 8004066:	619a      	str	r2, [r3, #24]
      break;
 8004068:	e041      	b.n	80040ee <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	68b9      	ldr	r1, [r7, #8]
 8004070:	4618      	mov	r0, r3
 8004072:	f000 fa53 	bl	800451c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	69da      	ldr	r2, [r3, #28]
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f042 0208 	orr.w	r2, r2, #8
 8004084:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	69da      	ldr	r2, [r3, #28]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f022 0204 	bic.w	r2, r2, #4
 8004094:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	69d9      	ldr	r1, [r3, #28]
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	691a      	ldr	r2, [r3, #16]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	430a      	orrs	r2, r1
 80040a6:	61da      	str	r2, [r3, #28]
      break;
 80040a8:	e021      	b.n	80040ee <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	68b9      	ldr	r1, [r7, #8]
 80040b0:	4618      	mov	r0, r3
 80040b2:	f000 fa9d 	bl	80045f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	69da      	ldr	r2, [r3, #28]
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	69da      	ldr	r2, [r3, #28]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	69d9      	ldr	r1, [r3, #28]
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	691b      	ldr	r3, [r3, #16]
 80040e0:	021a      	lsls	r2, r3, #8
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	430a      	orrs	r2, r1
 80040e8:	61da      	str	r2, [r3, #28]
      break;
 80040ea:	e000      	b.n	80040ee <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80040ec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2200      	movs	r2, #0
 80040f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80040f6:	2300      	movs	r3, #0
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	3710      	adds	r7, #16
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}

08004100 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b084      	sub	sp, #16
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
 8004108:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004110:	2b01      	cmp	r3, #1
 8004112:	d101      	bne.n	8004118 <HAL_TIM_ConfigClockSource+0x18>
 8004114:	2302      	movs	r3, #2
 8004116:	e0a6      	b.n	8004266 <HAL_TIM_ConfigClockSource+0x166>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2201      	movs	r2, #1
 800411c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2202      	movs	r2, #2
 8004124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004136:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800413e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	68fa      	ldr	r2, [r7, #12]
 8004146:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	2b40      	cmp	r3, #64	; 0x40
 800414e:	d067      	beq.n	8004220 <HAL_TIM_ConfigClockSource+0x120>
 8004150:	2b40      	cmp	r3, #64	; 0x40
 8004152:	d80b      	bhi.n	800416c <HAL_TIM_ConfigClockSource+0x6c>
 8004154:	2b10      	cmp	r3, #16
 8004156:	d073      	beq.n	8004240 <HAL_TIM_ConfigClockSource+0x140>
 8004158:	2b10      	cmp	r3, #16
 800415a:	d802      	bhi.n	8004162 <HAL_TIM_ConfigClockSource+0x62>
 800415c:	2b00      	cmp	r3, #0
 800415e:	d06f      	beq.n	8004240 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004160:	e078      	b.n	8004254 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004162:	2b20      	cmp	r3, #32
 8004164:	d06c      	beq.n	8004240 <HAL_TIM_ConfigClockSource+0x140>
 8004166:	2b30      	cmp	r3, #48	; 0x30
 8004168:	d06a      	beq.n	8004240 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800416a:	e073      	b.n	8004254 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800416c:	2b70      	cmp	r3, #112	; 0x70
 800416e:	d00d      	beq.n	800418c <HAL_TIM_ConfigClockSource+0x8c>
 8004170:	2b70      	cmp	r3, #112	; 0x70
 8004172:	d804      	bhi.n	800417e <HAL_TIM_ConfigClockSource+0x7e>
 8004174:	2b50      	cmp	r3, #80	; 0x50
 8004176:	d033      	beq.n	80041e0 <HAL_TIM_ConfigClockSource+0xe0>
 8004178:	2b60      	cmp	r3, #96	; 0x60
 800417a:	d041      	beq.n	8004200 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800417c:	e06a      	b.n	8004254 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800417e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004182:	d066      	beq.n	8004252 <HAL_TIM_ConfigClockSource+0x152>
 8004184:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004188:	d017      	beq.n	80041ba <HAL_TIM_ConfigClockSource+0xba>
      break;
 800418a:	e063      	b.n	8004254 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6818      	ldr	r0, [r3, #0]
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	6899      	ldr	r1, [r3, #8]
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	685a      	ldr	r2, [r3, #4]
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	68db      	ldr	r3, [r3, #12]
 800419c:	f000 faed 	bl	800477a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80041ae:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	68fa      	ldr	r2, [r7, #12]
 80041b6:	609a      	str	r2, [r3, #8]
      break;
 80041b8:	e04c      	b.n	8004254 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6818      	ldr	r0, [r3, #0]
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	6899      	ldr	r1, [r3, #8]
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	685a      	ldr	r2, [r3, #4]
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	f000 fad6 	bl	800477a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	689a      	ldr	r2, [r3, #8]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80041dc:	609a      	str	r2, [r3, #8]
      break;
 80041de:	e039      	b.n	8004254 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6818      	ldr	r0, [r3, #0]
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	6859      	ldr	r1, [r3, #4]
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	461a      	mov	r2, r3
 80041ee:	f000 fa4d 	bl	800468c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	2150      	movs	r1, #80	; 0x50
 80041f8:	4618      	mov	r0, r3
 80041fa:	f000 faa4 	bl	8004746 <TIM_ITRx_SetConfig>
      break;
 80041fe:	e029      	b.n	8004254 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6818      	ldr	r0, [r3, #0]
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	6859      	ldr	r1, [r3, #4]
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	461a      	mov	r2, r3
 800420e:	f000 fa6b 	bl	80046e8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	2160      	movs	r1, #96	; 0x60
 8004218:	4618      	mov	r0, r3
 800421a:	f000 fa94 	bl	8004746 <TIM_ITRx_SetConfig>
      break;
 800421e:	e019      	b.n	8004254 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6818      	ldr	r0, [r3, #0]
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	6859      	ldr	r1, [r3, #4]
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	461a      	mov	r2, r3
 800422e:	f000 fa2d 	bl	800468c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	2140      	movs	r1, #64	; 0x40
 8004238:	4618      	mov	r0, r3
 800423a:	f000 fa84 	bl	8004746 <TIM_ITRx_SetConfig>
      break;
 800423e:	e009      	b.n	8004254 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4619      	mov	r1, r3
 800424a:	4610      	mov	r0, r2
 800424c:	f000 fa7b 	bl	8004746 <TIM_ITRx_SetConfig>
        break;
 8004250:	e000      	b.n	8004254 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004252:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2201      	movs	r2, #1
 8004258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004264:	2300      	movs	r3, #0
}
 8004266:	4618      	mov	r0, r3
 8004268:	3710      	adds	r7, #16
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}

0800426e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800426e:	b480      	push	{r7}
 8004270:	b083      	sub	sp, #12
 8004272:	af00      	add	r7, sp, #0
 8004274:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004276:	bf00      	nop
 8004278:	370c      	adds	r7, #12
 800427a:	46bd      	mov	sp, r7
 800427c:	bc80      	pop	{r7}
 800427e:	4770      	bx	lr

08004280 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004280:	b480      	push	{r7}
 8004282:	b083      	sub	sp, #12
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004288:	bf00      	nop
 800428a:	370c      	adds	r7, #12
 800428c:	46bd      	mov	sp, r7
 800428e:	bc80      	pop	{r7}
 8004290:	4770      	bx	lr

08004292 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004292:	b480      	push	{r7}
 8004294:	b083      	sub	sp, #12
 8004296:	af00      	add	r7, sp, #0
 8004298:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800429a:	bf00      	nop
 800429c:	370c      	adds	r7, #12
 800429e:	46bd      	mov	sp, r7
 80042a0:	bc80      	pop	{r7}
 80042a2:	4770      	bx	lr

080042a4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b083      	sub	sp, #12
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80042ac:	bf00      	nop
 80042ae:	370c      	adds	r7, #12
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bc80      	pop	{r7}
 80042b4:	4770      	bx	lr
	...

080042b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b085      	sub	sp, #20
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
 80042c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	4a29      	ldr	r2, [pc, #164]	; (8004370 <TIM_Base_SetConfig+0xb8>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d00b      	beq.n	80042e8 <TIM_Base_SetConfig+0x30>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042d6:	d007      	beq.n	80042e8 <TIM_Base_SetConfig+0x30>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	4a26      	ldr	r2, [pc, #152]	; (8004374 <TIM_Base_SetConfig+0xbc>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d003      	beq.n	80042e8 <TIM_Base_SetConfig+0x30>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	4a25      	ldr	r2, [pc, #148]	; (8004378 <TIM_Base_SetConfig+0xc0>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d108      	bne.n	80042fa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	68fa      	ldr	r2, [r7, #12]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	4a1c      	ldr	r2, [pc, #112]	; (8004370 <TIM_Base_SetConfig+0xb8>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d00b      	beq.n	800431a <TIM_Base_SetConfig+0x62>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004308:	d007      	beq.n	800431a <TIM_Base_SetConfig+0x62>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a19      	ldr	r2, [pc, #100]	; (8004374 <TIM_Base_SetConfig+0xbc>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d003      	beq.n	800431a <TIM_Base_SetConfig+0x62>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a18      	ldr	r2, [pc, #96]	; (8004378 <TIM_Base_SetConfig+0xc0>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d108      	bne.n	800432c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004320:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	68db      	ldr	r3, [r3, #12]
 8004326:	68fa      	ldr	r2, [r7, #12]
 8004328:	4313      	orrs	r3, r2
 800432a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	695b      	ldr	r3, [r3, #20]
 8004336:	4313      	orrs	r3, r2
 8004338:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	68fa      	ldr	r2, [r7, #12]
 800433e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	689a      	ldr	r2, [r3, #8]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	4a07      	ldr	r2, [pc, #28]	; (8004370 <TIM_Base_SetConfig+0xb8>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d103      	bne.n	8004360 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	691a      	ldr	r2, [r3, #16]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	615a      	str	r2, [r3, #20]
}
 8004366:	bf00      	nop
 8004368:	3714      	adds	r7, #20
 800436a:	46bd      	mov	sp, r7
 800436c:	bc80      	pop	{r7}
 800436e:	4770      	bx	lr
 8004370:	40012c00 	.word	0x40012c00
 8004374:	40000400 	.word	0x40000400
 8004378:	40000800 	.word	0x40000800

0800437c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800437c:	b480      	push	{r7}
 800437e:	b087      	sub	sp, #28
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
 8004384:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a1b      	ldr	r3, [r3, #32]
 800438a:	f023 0201 	bic.w	r2, r3, #1
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6a1b      	ldr	r3, [r3, #32]
 8004396:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	699b      	ldr	r3, [r3, #24]
 80043a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f023 0303 	bic.w	r3, r3, #3
 80043b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68fa      	ldr	r2, [r7, #12]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	f023 0302 	bic.w	r3, r3, #2
 80043c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	697a      	ldr	r2, [r7, #20]
 80043cc:	4313      	orrs	r3, r2
 80043ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	4a1c      	ldr	r2, [pc, #112]	; (8004444 <TIM_OC1_SetConfig+0xc8>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d10c      	bne.n	80043f2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	f023 0308 	bic.w	r3, r3, #8
 80043de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	697a      	ldr	r2, [r7, #20]
 80043e6:	4313      	orrs	r3, r2
 80043e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	f023 0304 	bic.w	r3, r3, #4
 80043f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	4a13      	ldr	r2, [pc, #76]	; (8004444 <TIM_OC1_SetConfig+0xc8>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d111      	bne.n	800441e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004400:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004408:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	695b      	ldr	r3, [r3, #20]
 800440e:	693a      	ldr	r2, [r7, #16]
 8004410:	4313      	orrs	r3, r2
 8004412:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	699b      	ldr	r3, [r3, #24]
 8004418:	693a      	ldr	r2, [r7, #16]
 800441a:	4313      	orrs	r3, r2
 800441c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	693a      	ldr	r2, [r7, #16]
 8004422:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	68fa      	ldr	r2, [r7, #12]
 8004428:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	685a      	ldr	r2, [r3, #4]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	697a      	ldr	r2, [r7, #20]
 8004436:	621a      	str	r2, [r3, #32]
}
 8004438:	bf00      	nop
 800443a:	371c      	adds	r7, #28
 800443c:	46bd      	mov	sp, r7
 800443e:	bc80      	pop	{r7}
 8004440:	4770      	bx	lr
 8004442:	bf00      	nop
 8004444:	40012c00 	.word	0x40012c00

08004448 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004448:	b480      	push	{r7}
 800444a:	b087      	sub	sp, #28
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
 8004450:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6a1b      	ldr	r3, [r3, #32]
 8004456:	f023 0210 	bic.w	r2, r3, #16
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6a1b      	ldr	r3, [r3, #32]
 8004462:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	699b      	ldr	r3, [r3, #24]
 800446e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004476:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800447e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	021b      	lsls	r3, r3, #8
 8004486:	68fa      	ldr	r2, [r7, #12]
 8004488:	4313      	orrs	r3, r2
 800448a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	f023 0320 	bic.w	r3, r3, #32
 8004492:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	011b      	lsls	r3, r3, #4
 800449a:	697a      	ldr	r2, [r7, #20]
 800449c:	4313      	orrs	r3, r2
 800449e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	4a1d      	ldr	r2, [pc, #116]	; (8004518 <TIM_OC2_SetConfig+0xd0>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d10d      	bne.n	80044c4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80044ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	68db      	ldr	r3, [r3, #12]
 80044b4:	011b      	lsls	r3, r3, #4
 80044b6:	697a      	ldr	r2, [r7, #20]
 80044b8:	4313      	orrs	r3, r2
 80044ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80044c2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	4a14      	ldr	r2, [pc, #80]	; (8004518 <TIM_OC2_SetConfig+0xd0>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d113      	bne.n	80044f4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80044d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80044da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	695b      	ldr	r3, [r3, #20]
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	693a      	ldr	r2, [r7, #16]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	699b      	ldr	r3, [r3, #24]
 80044ec:	009b      	lsls	r3, r3, #2
 80044ee:	693a      	ldr	r2, [r7, #16]
 80044f0:	4313      	orrs	r3, r2
 80044f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	693a      	ldr	r2, [r7, #16]
 80044f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	68fa      	ldr	r2, [r7, #12]
 80044fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	685a      	ldr	r2, [r3, #4]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	697a      	ldr	r2, [r7, #20]
 800450c:	621a      	str	r2, [r3, #32]
}
 800450e:	bf00      	nop
 8004510:	371c      	adds	r7, #28
 8004512:	46bd      	mov	sp, r7
 8004514:	bc80      	pop	{r7}
 8004516:	4770      	bx	lr
 8004518:	40012c00 	.word	0x40012c00

0800451c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800451c:	b480      	push	{r7}
 800451e:	b087      	sub	sp, #28
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
 8004524:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6a1b      	ldr	r3, [r3, #32]
 800452a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a1b      	ldr	r3, [r3, #32]
 8004536:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	69db      	ldr	r3, [r3, #28]
 8004542:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800454a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	f023 0303 	bic.w	r3, r3, #3
 8004552:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	68fa      	ldr	r2, [r7, #12]
 800455a:	4313      	orrs	r3, r2
 800455c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004564:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	021b      	lsls	r3, r3, #8
 800456c:	697a      	ldr	r2, [r7, #20]
 800456e:	4313      	orrs	r3, r2
 8004570:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	4a1d      	ldr	r2, [pc, #116]	; (80045ec <TIM_OC3_SetConfig+0xd0>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d10d      	bne.n	8004596 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004580:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	68db      	ldr	r3, [r3, #12]
 8004586:	021b      	lsls	r3, r3, #8
 8004588:	697a      	ldr	r2, [r7, #20]
 800458a:	4313      	orrs	r3, r2
 800458c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004594:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	4a14      	ldr	r2, [pc, #80]	; (80045ec <TIM_OC3_SetConfig+0xd0>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d113      	bne.n	80045c6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80045a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80045ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	695b      	ldr	r3, [r3, #20]
 80045b2:	011b      	lsls	r3, r3, #4
 80045b4:	693a      	ldr	r2, [r7, #16]
 80045b6:	4313      	orrs	r3, r2
 80045b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	699b      	ldr	r3, [r3, #24]
 80045be:	011b      	lsls	r3, r3, #4
 80045c0:	693a      	ldr	r2, [r7, #16]
 80045c2:	4313      	orrs	r3, r2
 80045c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	693a      	ldr	r2, [r7, #16]
 80045ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	68fa      	ldr	r2, [r7, #12]
 80045d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	685a      	ldr	r2, [r3, #4]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	697a      	ldr	r2, [r7, #20]
 80045de:	621a      	str	r2, [r3, #32]
}
 80045e0:	bf00      	nop
 80045e2:	371c      	adds	r7, #28
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bc80      	pop	{r7}
 80045e8:	4770      	bx	lr
 80045ea:	bf00      	nop
 80045ec:	40012c00 	.word	0x40012c00

080045f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b087      	sub	sp, #28
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
 80045f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6a1b      	ldr	r3, [r3, #32]
 80045fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6a1b      	ldr	r3, [r3, #32]
 800460a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	69db      	ldr	r3, [r3, #28]
 8004616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800461e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004626:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	021b      	lsls	r3, r3, #8
 800462e:	68fa      	ldr	r2, [r7, #12]
 8004630:	4313      	orrs	r3, r2
 8004632:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800463a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	689b      	ldr	r3, [r3, #8]
 8004640:	031b      	lsls	r3, r3, #12
 8004642:	693a      	ldr	r2, [r7, #16]
 8004644:	4313      	orrs	r3, r2
 8004646:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	4a0f      	ldr	r2, [pc, #60]	; (8004688 <TIM_OC4_SetConfig+0x98>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d109      	bne.n	8004664 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004656:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	695b      	ldr	r3, [r3, #20]
 800465c:	019b      	lsls	r3, r3, #6
 800465e:	697a      	ldr	r2, [r7, #20]
 8004660:	4313      	orrs	r3, r2
 8004662:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	697a      	ldr	r2, [r7, #20]
 8004668:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	68fa      	ldr	r2, [r7, #12]
 800466e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	685a      	ldr	r2, [r3, #4]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	693a      	ldr	r2, [r7, #16]
 800467c:	621a      	str	r2, [r3, #32]
}
 800467e:	bf00      	nop
 8004680:	371c      	adds	r7, #28
 8004682:	46bd      	mov	sp, r7
 8004684:	bc80      	pop	{r7}
 8004686:	4770      	bx	lr
 8004688:	40012c00 	.word	0x40012c00

0800468c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800468c:	b480      	push	{r7}
 800468e:	b087      	sub	sp, #28
 8004690:	af00      	add	r7, sp, #0
 8004692:	60f8      	str	r0, [r7, #12]
 8004694:	60b9      	str	r1, [r7, #8]
 8004696:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	6a1b      	ldr	r3, [r3, #32]
 800469c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	6a1b      	ldr	r3, [r3, #32]
 80046a2:	f023 0201 	bic.w	r2, r3, #1
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	699b      	ldr	r3, [r3, #24]
 80046ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80046b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	011b      	lsls	r3, r3, #4
 80046bc:	693a      	ldr	r2, [r7, #16]
 80046be:	4313      	orrs	r3, r2
 80046c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	f023 030a 	bic.w	r3, r3, #10
 80046c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80046ca:	697a      	ldr	r2, [r7, #20]
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	4313      	orrs	r3, r2
 80046d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	693a      	ldr	r2, [r7, #16]
 80046d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	697a      	ldr	r2, [r7, #20]
 80046dc:	621a      	str	r2, [r3, #32]
}
 80046de:	bf00      	nop
 80046e0:	371c      	adds	r7, #28
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bc80      	pop	{r7}
 80046e6:	4770      	bx	lr

080046e8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b087      	sub	sp, #28
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	60b9      	str	r1, [r7, #8]
 80046f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	6a1b      	ldr	r3, [r3, #32]
 80046f8:	f023 0210 	bic.w	r2, r3, #16
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	699b      	ldr	r3, [r3, #24]
 8004704:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	6a1b      	ldr	r3, [r3, #32]
 800470a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004712:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	031b      	lsls	r3, r3, #12
 8004718:	697a      	ldr	r2, [r7, #20]
 800471a:	4313      	orrs	r3, r2
 800471c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004724:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	011b      	lsls	r3, r3, #4
 800472a:	693a      	ldr	r2, [r7, #16]
 800472c:	4313      	orrs	r3, r2
 800472e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	697a      	ldr	r2, [r7, #20]
 8004734:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	693a      	ldr	r2, [r7, #16]
 800473a:	621a      	str	r2, [r3, #32]
}
 800473c:	bf00      	nop
 800473e:	371c      	adds	r7, #28
 8004740:	46bd      	mov	sp, r7
 8004742:	bc80      	pop	{r7}
 8004744:	4770      	bx	lr

08004746 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004746:	b480      	push	{r7}
 8004748:	b085      	sub	sp, #20
 800474a:	af00      	add	r7, sp, #0
 800474c:	6078      	str	r0, [r7, #4]
 800474e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800475c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800475e:	683a      	ldr	r2, [r7, #0]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	4313      	orrs	r3, r2
 8004764:	f043 0307 	orr.w	r3, r3, #7
 8004768:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	68fa      	ldr	r2, [r7, #12]
 800476e:	609a      	str	r2, [r3, #8]
}
 8004770:	bf00      	nop
 8004772:	3714      	adds	r7, #20
 8004774:	46bd      	mov	sp, r7
 8004776:	bc80      	pop	{r7}
 8004778:	4770      	bx	lr

0800477a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800477a:	b480      	push	{r7}
 800477c:	b087      	sub	sp, #28
 800477e:	af00      	add	r7, sp, #0
 8004780:	60f8      	str	r0, [r7, #12]
 8004782:	60b9      	str	r1, [r7, #8]
 8004784:	607a      	str	r2, [r7, #4]
 8004786:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004794:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	021a      	lsls	r2, r3, #8
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	431a      	orrs	r2, r3
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	4313      	orrs	r3, r2
 80047a2:	697a      	ldr	r2, [r7, #20]
 80047a4:	4313      	orrs	r3, r2
 80047a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	697a      	ldr	r2, [r7, #20]
 80047ac:	609a      	str	r2, [r3, #8]
}
 80047ae:	bf00      	nop
 80047b0:	371c      	adds	r7, #28
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bc80      	pop	{r7}
 80047b6:	4770      	bx	lr

080047b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b087      	sub	sp, #28
 80047bc:	af00      	add	r7, sp, #0
 80047be:	60f8      	str	r0, [r7, #12]
 80047c0:	60b9      	str	r1, [r7, #8]
 80047c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	f003 031f 	and.w	r3, r3, #31
 80047ca:	2201      	movs	r2, #1
 80047cc:	fa02 f303 	lsl.w	r3, r2, r3
 80047d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6a1a      	ldr	r2, [r3, #32]
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	43db      	mvns	r3, r3
 80047da:	401a      	ands	r2, r3
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	6a1a      	ldr	r2, [r3, #32]
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	f003 031f 	and.w	r3, r3, #31
 80047ea:	6879      	ldr	r1, [r7, #4]
 80047ec:	fa01 f303 	lsl.w	r3, r1, r3
 80047f0:	431a      	orrs	r2, r3
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	621a      	str	r2, [r3, #32]
}
 80047f6:	bf00      	nop
 80047f8:	371c      	adds	r7, #28
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bc80      	pop	{r7}
 80047fe:	4770      	bx	lr

08004800 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004800:	b480      	push	{r7}
 8004802:	b085      	sub	sp, #20
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
 8004808:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004810:	2b01      	cmp	r3, #1
 8004812:	d101      	bne.n	8004818 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004814:	2302      	movs	r3, #2
 8004816:	e046      	b.n	80048a6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2201      	movs	r2, #1
 800481c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2202      	movs	r2, #2
 8004824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800483e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	68fa      	ldr	r2, [r7, #12]
 8004846:	4313      	orrs	r3, r2
 8004848:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	68fa      	ldr	r2, [r7, #12]
 8004850:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a16      	ldr	r2, [pc, #88]	; (80048b0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d00e      	beq.n	800487a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004864:	d009      	beq.n	800487a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a12      	ldr	r2, [pc, #72]	; (80048b4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d004      	beq.n	800487a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a10      	ldr	r2, [pc, #64]	; (80048b8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d10c      	bne.n	8004894 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004880:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	68ba      	ldr	r2, [r7, #8]
 8004888:	4313      	orrs	r3, r2
 800488a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	68ba      	ldr	r2, [r7, #8]
 8004892:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2201      	movs	r2, #1
 8004898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2200      	movs	r2, #0
 80048a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80048a4:	2300      	movs	r3, #0
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3714      	adds	r7, #20
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bc80      	pop	{r7}
 80048ae:	4770      	bx	lr
 80048b0:	40012c00 	.word	0x40012c00
 80048b4:	40000400 	.word	0x40000400
 80048b8:	40000800 	.word	0x40000800

080048bc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80048bc:	b480      	push	{r7}
 80048be:	b085      	sub	sp, #20
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80048c6:	2300      	movs	r3, #0
 80048c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d101      	bne.n	80048d8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80048d4:	2302      	movs	r3, #2
 80048d6:	e03d      	b.n	8004954 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	68db      	ldr	r3, [r3, #12]
 80048ea:	4313      	orrs	r3, r2
 80048ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	4313      	orrs	r3, r2
 8004908:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4313      	orrs	r3, r2
 8004916:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	691b      	ldr	r3, [r3, #16]
 8004922:	4313      	orrs	r3, r2
 8004924:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	695b      	ldr	r3, [r3, #20]
 8004930:	4313      	orrs	r3, r2
 8004932:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	69db      	ldr	r3, [r3, #28]
 800493e:	4313      	orrs	r3, r2
 8004940:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	68fa      	ldr	r2, [r7, #12]
 8004948:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2200      	movs	r2, #0
 800494e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004952:	2300      	movs	r3, #0
}
 8004954:	4618      	mov	r0, r3
 8004956:	3714      	adds	r7, #20
 8004958:	46bd      	mov	sp, r7
 800495a:	bc80      	pop	{r7}
 800495c:	4770      	bx	lr

0800495e <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800495e:	b480      	push	{r7}
 8004960:	b083      	sub	sp, #12
 8004962:	af00      	add	r7, sp, #0
 8004964:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004966:	bf00      	nop
 8004968:	370c      	adds	r7, #12
 800496a:	46bd      	mov	sp, r7
 800496c:	bc80      	pop	{r7}
 800496e:	4770      	bx	lr

08004970 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004970:	b480      	push	{r7}
 8004972:	b083      	sub	sp, #12
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004978:	bf00      	nop
 800497a:	370c      	adds	r7, #12
 800497c:	46bd      	mov	sp, r7
 800497e:	bc80      	pop	{r7}
 8004980:	4770      	bx	lr

08004982 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004982:	b580      	push	{r7, lr}
 8004984:	b082      	sub	sp, #8
 8004986:	af00      	add	r7, sp, #0
 8004988:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d101      	bne.n	8004994 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e03f      	b.n	8004a14 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800499a:	b2db      	uxtb	r3, r3
 800499c:	2b00      	cmp	r3, #0
 800499e:	d106      	bne.n	80049ae <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f7fc fd2f 	bl	800140c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2224      	movs	r2, #36	; 0x24
 80049b2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	68da      	ldr	r2, [r3, #12]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80049c4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f000 fb82 	bl	80050d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	691a      	ldr	r2, [r3, #16]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80049da:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	695a      	ldr	r2, [r3, #20]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80049ea:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	68da      	ldr	r2, [r3, #12]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80049fa:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2200      	movs	r2, #0
 8004a00:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2220      	movs	r2, #32
 8004a06:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2220      	movs	r2, #32
 8004a0e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004a12:	2300      	movs	r3, #0
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3708      	adds	r7, #8
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}

08004a1c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b08a      	sub	sp, #40	; 0x28
 8004a20:	af02      	add	r7, sp, #8
 8004a22:	60f8      	str	r0, [r7, #12]
 8004a24:	60b9      	str	r1, [r7, #8]
 8004a26:	603b      	str	r3, [r7, #0]
 8004a28:	4613      	mov	r3, r2
 8004a2a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	2b20      	cmp	r3, #32
 8004a3a:	d17c      	bne.n	8004b36 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d002      	beq.n	8004a48 <HAL_UART_Transmit+0x2c>
 8004a42:	88fb      	ldrh	r3, [r7, #6]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d101      	bne.n	8004a4c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e075      	b.n	8004b38 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004a52:	2b01      	cmp	r3, #1
 8004a54:	d101      	bne.n	8004a5a <HAL_UART_Transmit+0x3e>
 8004a56:	2302      	movs	r3, #2
 8004a58:	e06e      	b.n	8004b38 <HAL_UART_Transmit+0x11c>
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2200      	movs	r2, #0
 8004a66:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2221      	movs	r2, #33	; 0x21
 8004a6c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004a70:	f7fd f9b8 	bl	8001de4 <HAL_GetTick>
 8004a74:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	88fa      	ldrh	r2, [r7, #6]
 8004a7a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	88fa      	ldrh	r2, [r7, #6]
 8004a80:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a8a:	d108      	bne.n	8004a9e <HAL_UART_Transmit+0x82>
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	691b      	ldr	r3, [r3, #16]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d104      	bne.n	8004a9e <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004a94:	2300      	movs	r3, #0
 8004a96:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	61bb      	str	r3, [r7, #24]
 8004a9c:	e003      	b.n	8004aa6 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8004aae:	e02a      	b.n	8004b06 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	9300      	str	r3, [sp, #0]
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	2180      	movs	r1, #128	; 0x80
 8004aba:	68f8      	ldr	r0, [r7, #12]
 8004abc:	f000 f9a6 	bl	8004e0c <UART_WaitOnFlagUntilTimeout>
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d001      	beq.n	8004aca <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004ac6:	2303      	movs	r3, #3
 8004ac8:	e036      	b.n	8004b38 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d10b      	bne.n	8004ae8 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ad0:	69bb      	ldr	r3, [r7, #24]
 8004ad2:	881b      	ldrh	r3, [r3, #0]
 8004ad4:	461a      	mov	r2, r3
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ade:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004ae0:	69bb      	ldr	r3, [r7, #24]
 8004ae2:	3302      	adds	r3, #2
 8004ae4:	61bb      	str	r3, [r7, #24]
 8004ae6:	e007      	b.n	8004af8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004ae8:	69fb      	ldr	r3, [r7, #28]
 8004aea:	781a      	ldrb	r2, [r3, #0]
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004af2:	69fb      	ldr	r3, [r7, #28]
 8004af4:	3301      	adds	r3, #1
 8004af6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004afc:	b29b      	uxth	r3, r3
 8004afe:	3b01      	subs	r3, #1
 8004b00:	b29a      	uxth	r2, r3
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d1cf      	bne.n	8004ab0 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	9300      	str	r3, [sp, #0]
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	2200      	movs	r2, #0
 8004b18:	2140      	movs	r1, #64	; 0x40
 8004b1a:	68f8      	ldr	r0, [r7, #12]
 8004b1c:	f000 f976 	bl	8004e0c <UART_WaitOnFlagUntilTimeout>
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d001      	beq.n	8004b2a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	e006      	b.n	8004b38 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2220      	movs	r2, #32
 8004b2e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8004b32:	2300      	movs	r3, #0
 8004b34:	e000      	b.n	8004b38 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004b36:	2302      	movs	r3, #2
  }
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	3720      	adds	r7, #32
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bd80      	pop	{r7, pc}

08004b40 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b085      	sub	sp, #20
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	60f8      	str	r0, [r7, #12]
 8004b48:	60b9      	str	r1, [r7, #8]
 8004b4a:	4613      	mov	r3, r2
 8004b4c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	2b20      	cmp	r3, #32
 8004b58:	d140      	bne.n	8004bdc <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d002      	beq.n	8004b66 <HAL_UART_Receive_IT+0x26>
 8004b60:	88fb      	ldrh	r3, [r7, #6]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d101      	bne.n	8004b6a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004b66:	2301      	movs	r3, #1
 8004b68:	e039      	b.n	8004bde <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	d101      	bne.n	8004b78 <HAL_UART_Receive_IT+0x38>
 8004b74:	2302      	movs	r3, #2
 8004b76:	e032      	b.n	8004bde <HAL_UART_Receive_IT+0x9e>
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	68ba      	ldr	r2, [r7, #8]
 8004b84:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	88fa      	ldrh	r2, [r7, #6]
 8004b8a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	88fa      	ldrh	r2, [r7, #6]
 8004b90:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2200      	movs	r2, #0
 8004b96:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2222      	movs	r2, #34	; 0x22
 8004b9c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	68da      	ldr	r2, [r3, #12]
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bb6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	695a      	ldr	r2, [r3, #20]
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f042 0201 	orr.w	r2, r2, #1
 8004bc6:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	68da      	ldr	r2, [r3, #12]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f042 0220 	orr.w	r2, r2, #32
 8004bd6:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	e000      	b.n	8004bde <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004bdc:	2302      	movs	r3, #2
  }
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	3714      	adds	r7, #20
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bc80      	pop	{r7}
 8004be6:	4770      	bx	lr

08004be8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b088      	sub	sp, #32
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	695b      	ldr	r3, [r3, #20]
 8004c06:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004c10:	69fb      	ldr	r3, [r7, #28]
 8004c12:	f003 030f 	and.w	r3, r3, #15
 8004c16:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d10d      	bne.n	8004c3a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c1e:	69fb      	ldr	r3, [r7, #28]
 8004c20:	f003 0320 	and.w	r3, r3, #32
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d008      	beq.n	8004c3a <HAL_UART_IRQHandler+0x52>
 8004c28:	69bb      	ldr	r3, [r7, #24]
 8004c2a:	f003 0320 	and.w	r3, r3, #32
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d003      	beq.n	8004c3a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004c32:	6878      	ldr	r0, [r7, #4]
 8004c34:	f000 f9cc 	bl	8004fd0 <UART_Receive_IT>
      return;
 8004c38:	e0d1      	b.n	8004dde <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	f000 80b0 	beq.w	8004da2 <HAL_UART_IRQHandler+0x1ba>
 8004c42:	697b      	ldr	r3, [r7, #20]
 8004c44:	f003 0301 	and.w	r3, r3, #1
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d105      	bne.n	8004c58 <HAL_UART_IRQHandler+0x70>
 8004c4c:	69bb      	ldr	r3, [r7, #24]
 8004c4e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	f000 80a5 	beq.w	8004da2 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	f003 0301 	and.w	r3, r3, #1
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d00a      	beq.n	8004c78 <HAL_UART_IRQHandler+0x90>
 8004c62:	69bb      	ldr	r3, [r7, #24]
 8004c64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d005      	beq.n	8004c78 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c70:	f043 0201 	orr.w	r2, r3, #1
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c78:	69fb      	ldr	r3, [r7, #28]
 8004c7a:	f003 0304 	and.w	r3, r3, #4
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d00a      	beq.n	8004c98 <HAL_UART_IRQHandler+0xb0>
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	f003 0301 	and.w	r3, r3, #1
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d005      	beq.n	8004c98 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c90:	f043 0202 	orr.w	r2, r3, #2
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c98:	69fb      	ldr	r3, [r7, #28]
 8004c9a:	f003 0302 	and.w	r3, r3, #2
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d00a      	beq.n	8004cb8 <HAL_UART_IRQHandler+0xd0>
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	f003 0301 	and.w	r3, r3, #1
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d005      	beq.n	8004cb8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cb0:	f043 0204 	orr.w	r2, r3, #4
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004cb8:	69fb      	ldr	r3, [r7, #28]
 8004cba:	f003 0308 	and.w	r3, r3, #8
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d00f      	beq.n	8004ce2 <HAL_UART_IRQHandler+0xfa>
 8004cc2:	69bb      	ldr	r3, [r7, #24]
 8004cc4:	f003 0320 	and.w	r3, r3, #32
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d104      	bne.n	8004cd6 <HAL_UART_IRQHandler+0xee>
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	f003 0301 	and.w	r3, r3, #1
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d005      	beq.n	8004ce2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cda:	f043 0208 	orr.w	r2, r3, #8
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d078      	beq.n	8004ddc <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004cea:	69fb      	ldr	r3, [r7, #28]
 8004cec:	f003 0320 	and.w	r3, r3, #32
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d007      	beq.n	8004d04 <HAL_UART_IRQHandler+0x11c>
 8004cf4:	69bb      	ldr	r3, [r7, #24]
 8004cf6:	f003 0320 	and.w	r3, r3, #32
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d002      	beq.n	8004d04 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	f000 f966 	bl	8004fd0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	695b      	ldr	r3, [r3, #20]
 8004d0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	bf14      	ite	ne
 8004d12:	2301      	movne	r3, #1
 8004d14:	2300      	moveq	r3, #0
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d1e:	f003 0308 	and.w	r3, r3, #8
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d102      	bne.n	8004d2c <HAL_UART_IRQHandler+0x144>
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d031      	beq.n	8004d90 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f000 f8b7 	bl	8004ea0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	695b      	ldr	r3, [r3, #20]
 8004d38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d023      	beq.n	8004d88 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	695a      	ldr	r2, [r3, #20]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d4e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d013      	beq.n	8004d80 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d5c:	4a21      	ldr	r2, [pc, #132]	; (8004de4 <HAL_UART_IRQHandler+0x1fc>)
 8004d5e:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d64:	4618      	mov	r0, r3
 8004d66:	f7fd fe01 	bl	800296c <HAL_DMA_Abort_IT>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d016      	beq.n	8004d9e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d76:	687a      	ldr	r2, [r7, #4]
 8004d78:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004d7a:	4610      	mov	r0, r2
 8004d7c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d7e:	e00e      	b.n	8004d9e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f000 f83a 	bl	8004dfa <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d86:	e00a      	b.n	8004d9e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f000 f836 	bl	8004dfa <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d8e:	e006      	b.n	8004d9e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004d90:	6878      	ldr	r0, [r7, #4]
 8004d92:	f000 f832 	bl	8004dfa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004d9c:	e01e      	b.n	8004ddc <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d9e:	bf00      	nop
    return;
 8004da0:	e01c      	b.n	8004ddc <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004da2:	69fb      	ldr	r3, [r7, #28]
 8004da4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d008      	beq.n	8004dbe <HAL_UART_IRQHandler+0x1d6>
 8004dac:	69bb      	ldr	r3, [r7, #24]
 8004dae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d003      	beq.n	8004dbe <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8004db6:	6878      	ldr	r0, [r7, #4]
 8004db8:	f000 f8a3 	bl	8004f02 <UART_Transmit_IT>
    return;
 8004dbc:	e00f      	b.n	8004dde <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004dbe:	69fb      	ldr	r3, [r7, #28]
 8004dc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d00a      	beq.n	8004dde <HAL_UART_IRQHandler+0x1f6>
 8004dc8:	69bb      	ldr	r3, [r7, #24]
 8004dca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d005      	beq.n	8004dde <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f000 f8e4 	bl	8004fa0 <UART_EndTransmit_IT>
    return;
 8004dd8:	bf00      	nop
 8004dda:	e000      	b.n	8004dde <HAL_UART_IRQHandler+0x1f6>
    return;
 8004ddc:	bf00      	nop
  }
}
 8004dde:	3720      	adds	r7, #32
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	08004edb 	.word	0x08004edb

08004de8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b083      	sub	sp, #12
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004df0:	bf00      	nop
 8004df2:	370c      	adds	r7, #12
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bc80      	pop	{r7}
 8004df8:	4770      	bx	lr

08004dfa <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004dfa:	b480      	push	{r7}
 8004dfc:	b083      	sub	sp, #12
 8004dfe:	af00      	add	r7, sp, #0
 8004e00:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004e02:	bf00      	nop
 8004e04:	370c      	adds	r7, #12
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bc80      	pop	{r7}
 8004e0a:	4770      	bx	lr

08004e0c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b084      	sub	sp, #16
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	60f8      	str	r0, [r7, #12]
 8004e14:	60b9      	str	r1, [r7, #8]
 8004e16:	603b      	str	r3, [r7, #0]
 8004e18:	4613      	mov	r3, r2
 8004e1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e1c:	e02c      	b.n	8004e78 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e1e:	69bb      	ldr	r3, [r7, #24]
 8004e20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004e24:	d028      	beq.n	8004e78 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004e26:	69bb      	ldr	r3, [r7, #24]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d007      	beq.n	8004e3c <UART_WaitOnFlagUntilTimeout+0x30>
 8004e2c:	f7fc ffda 	bl	8001de4 <HAL_GetTick>
 8004e30:	4602      	mov	r2, r0
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	1ad3      	subs	r3, r2, r3
 8004e36:	69ba      	ldr	r2, [r7, #24]
 8004e38:	429a      	cmp	r2, r3
 8004e3a:	d21d      	bcs.n	8004e78 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	68da      	ldr	r2, [r3, #12]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004e4a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	695a      	ldr	r2, [r3, #20]
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f022 0201 	bic.w	r2, r2, #1
 8004e5a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2220      	movs	r2, #32
 8004e60:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2220      	movs	r2, #32
 8004e68:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004e74:	2303      	movs	r3, #3
 8004e76:	e00f      	b.n	8004e98 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	4013      	ands	r3, r2
 8004e82:	68ba      	ldr	r2, [r7, #8]
 8004e84:	429a      	cmp	r2, r3
 8004e86:	bf0c      	ite	eq
 8004e88:	2301      	moveq	r3, #1
 8004e8a:	2300      	movne	r3, #0
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	461a      	mov	r2, r3
 8004e90:	79fb      	ldrb	r3, [r7, #7]
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d0c3      	beq.n	8004e1e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004e96:	2300      	movs	r3, #0
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3710      	adds	r7, #16
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b083      	sub	sp, #12
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	68da      	ldr	r2, [r3, #12]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004eb6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	695a      	ldr	r2, [r3, #20]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f022 0201 	bic.w	r2, r2, #1
 8004ec6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2220      	movs	r2, #32
 8004ecc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004ed0:	bf00      	nop
 8004ed2:	370c      	adds	r7, #12
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bc80      	pop	{r7}
 8004ed8:	4770      	bx	lr

08004eda <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004eda:	b580      	push	{r7, lr}
 8004edc:	b084      	sub	sp, #16
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ee6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2200      	movs	r2, #0
 8004eec:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004ef4:	68f8      	ldr	r0, [r7, #12]
 8004ef6:	f7ff ff80 	bl	8004dfa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004efa:	bf00      	nop
 8004efc:	3710      	adds	r7, #16
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}

08004f02 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004f02:	b480      	push	{r7}
 8004f04:	b085      	sub	sp, #20
 8004f06:	af00      	add	r7, sp, #0
 8004f08:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004f10:	b2db      	uxtb	r3, r3
 8004f12:	2b21      	cmp	r3, #33	; 0x21
 8004f14:	d13e      	bne.n	8004f94 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	689b      	ldr	r3, [r3, #8]
 8004f1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f1e:	d114      	bne.n	8004f4a <UART_Transmit_IT+0x48>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	691b      	ldr	r3, [r3, #16]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d110      	bne.n	8004f4a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6a1b      	ldr	r3, [r3, #32]
 8004f2c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	881b      	ldrh	r3, [r3, #0]
 8004f32:	461a      	mov	r2, r3
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f3c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6a1b      	ldr	r3, [r3, #32]
 8004f42:	1c9a      	adds	r2, r3, #2
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	621a      	str	r2, [r3, #32]
 8004f48:	e008      	b.n	8004f5c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6a1b      	ldr	r3, [r3, #32]
 8004f4e:	1c59      	adds	r1, r3, #1
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	6211      	str	r1, [r2, #32]
 8004f54:	781a      	ldrb	r2, [r3, #0]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	3b01      	subs	r3, #1
 8004f64:	b29b      	uxth	r3, r3
 8004f66:	687a      	ldr	r2, [r7, #4]
 8004f68:	4619      	mov	r1, r3
 8004f6a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d10f      	bne.n	8004f90 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	68da      	ldr	r2, [r3, #12]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f7e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	68da      	ldr	r2, [r3, #12]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f8e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004f90:	2300      	movs	r3, #0
 8004f92:	e000      	b.n	8004f96 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004f94:	2302      	movs	r3, #2
  }
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3714      	adds	r7, #20
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bc80      	pop	{r7}
 8004f9e:	4770      	bx	lr

08004fa0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b082      	sub	sp, #8
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	68da      	ldr	r2, [r3, #12]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fb6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2220      	movs	r2, #32
 8004fbc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f7ff ff11 	bl	8004de8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004fc6:	2300      	movs	r3, #0
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	3708      	adds	r7, #8
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}

08004fd0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b084      	sub	sp, #16
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004fde:	b2db      	uxtb	r3, r3
 8004fe0:	2b22      	cmp	r3, #34	; 0x22
 8004fe2:	d170      	bne.n	80050c6 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	689b      	ldr	r3, [r3, #8]
 8004fe8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fec:	d117      	bne.n	800501e <UART_Receive_IT+0x4e>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	691b      	ldr	r3, [r3, #16]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d113      	bne.n	800501e <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ffe:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	b29b      	uxth	r3, r3
 8005008:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800500c:	b29a      	uxth	r2, r3
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005016:	1c9a      	adds	r2, r3, #2
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	629a      	str	r2, [r3, #40]	; 0x28
 800501c:	e026      	b.n	800506c <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005022:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8005024:	2300      	movs	r3, #0
 8005026:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005030:	d007      	beq.n	8005042 <UART_Receive_IT+0x72>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d10a      	bne.n	8005050 <UART_Receive_IT+0x80>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	691b      	ldr	r3, [r3, #16]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d106      	bne.n	8005050 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	b2da      	uxtb	r2, r3
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	701a      	strb	r2, [r3, #0]
 800504e:	e008      	b.n	8005062 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	b2db      	uxtb	r3, r3
 8005058:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800505c:	b2da      	uxtb	r2, r3
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005066:	1c5a      	adds	r2, r3, #1
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005070:	b29b      	uxth	r3, r3
 8005072:	3b01      	subs	r3, #1
 8005074:	b29b      	uxth	r3, r3
 8005076:	687a      	ldr	r2, [r7, #4]
 8005078:	4619      	mov	r1, r3
 800507a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800507c:	2b00      	cmp	r3, #0
 800507e:	d120      	bne.n	80050c2 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	68da      	ldr	r2, [r3, #12]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f022 0220 	bic.w	r2, r2, #32
 800508e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	68da      	ldr	r2, [r3, #12]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800509e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	695a      	ldr	r2, [r3, #20]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f022 0201 	bic.w	r2, r2, #1
 80050ae:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2220      	movs	r2, #32
 80050b4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80050b8:	6878      	ldr	r0, [r7, #4]
 80050ba:	f7fb f975 	bl	80003a8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80050be:	2300      	movs	r3, #0
 80050c0:	e002      	b.n	80050c8 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 80050c2:	2300      	movs	r3, #0
 80050c4:	e000      	b.n	80050c8 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 80050c6:	2302      	movs	r3, #2
  }
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3710      	adds	r7, #16
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}

080050d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	691b      	ldr	r3, [r3, #16]
 80050de:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	68da      	ldr	r2, [r3, #12]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	430a      	orrs	r2, r1
 80050ec:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	689a      	ldr	r2, [r3, #8]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	691b      	ldr	r3, [r3, #16]
 80050f6:	431a      	orrs	r2, r3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	695b      	ldr	r3, [r3, #20]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	68db      	ldr	r3, [r3, #12]
 8005106:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800510a:	f023 030c 	bic.w	r3, r3, #12
 800510e:	687a      	ldr	r2, [r7, #4]
 8005110:	6812      	ldr	r2, [r2, #0]
 8005112:	68b9      	ldr	r1, [r7, #8]
 8005114:	430b      	orrs	r3, r1
 8005116:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	695b      	ldr	r3, [r3, #20]
 800511e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	699a      	ldr	r2, [r3, #24]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	430a      	orrs	r2, r1
 800512c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a2c      	ldr	r2, [pc, #176]	; (80051e4 <UART_SetConfig+0x114>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d103      	bne.n	8005140 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005138:	f7fe fb1e 	bl	8003778 <HAL_RCC_GetPCLK2Freq>
 800513c:	60f8      	str	r0, [r7, #12]
 800513e:	e002      	b.n	8005146 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005140:	f7fe fb06 	bl	8003750 <HAL_RCC_GetPCLK1Freq>
 8005144:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005146:	68fa      	ldr	r2, [r7, #12]
 8005148:	4613      	mov	r3, r2
 800514a:	009b      	lsls	r3, r3, #2
 800514c:	4413      	add	r3, r2
 800514e:	009a      	lsls	r2, r3, #2
 8005150:	441a      	add	r2, r3
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	009b      	lsls	r3, r3, #2
 8005158:	fbb2 f3f3 	udiv	r3, r2, r3
 800515c:	4a22      	ldr	r2, [pc, #136]	; (80051e8 <UART_SetConfig+0x118>)
 800515e:	fba2 2303 	umull	r2, r3, r2, r3
 8005162:	095b      	lsrs	r3, r3, #5
 8005164:	0119      	lsls	r1, r3, #4
 8005166:	68fa      	ldr	r2, [r7, #12]
 8005168:	4613      	mov	r3, r2
 800516a:	009b      	lsls	r3, r3, #2
 800516c:	4413      	add	r3, r2
 800516e:	009a      	lsls	r2, r3, #2
 8005170:	441a      	add	r2, r3
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	009b      	lsls	r3, r3, #2
 8005178:	fbb2 f2f3 	udiv	r2, r2, r3
 800517c:	4b1a      	ldr	r3, [pc, #104]	; (80051e8 <UART_SetConfig+0x118>)
 800517e:	fba3 0302 	umull	r0, r3, r3, r2
 8005182:	095b      	lsrs	r3, r3, #5
 8005184:	2064      	movs	r0, #100	; 0x64
 8005186:	fb00 f303 	mul.w	r3, r0, r3
 800518a:	1ad3      	subs	r3, r2, r3
 800518c:	011b      	lsls	r3, r3, #4
 800518e:	3332      	adds	r3, #50	; 0x32
 8005190:	4a15      	ldr	r2, [pc, #84]	; (80051e8 <UART_SetConfig+0x118>)
 8005192:	fba2 2303 	umull	r2, r3, r2, r3
 8005196:	095b      	lsrs	r3, r3, #5
 8005198:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800519c:	4419      	add	r1, r3
 800519e:	68fa      	ldr	r2, [r7, #12]
 80051a0:	4613      	mov	r3, r2
 80051a2:	009b      	lsls	r3, r3, #2
 80051a4:	4413      	add	r3, r2
 80051a6:	009a      	lsls	r2, r3, #2
 80051a8:	441a      	add	r2, r3
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	009b      	lsls	r3, r3, #2
 80051b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80051b4:	4b0c      	ldr	r3, [pc, #48]	; (80051e8 <UART_SetConfig+0x118>)
 80051b6:	fba3 0302 	umull	r0, r3, r3, r2
 80051ba:	095b      	lsrs	r3, r3, #5
 80051bc:	2064      	movs	r0, #100	; 0x64
 80051be:	fb00 f303 	mul.w	r3, r0, r3
 80051c2:	1ad3      	subs	r3, r2, r3
 80051c4:	011b      	lsls	r3, r3, #4
 80051c6:	3332      	adds	r3, #50	; 0x32
 80051c8:	4a07      	ldr	r2, [pc, #28]	; (80051e8 <UART_SetConfig+0x118>)
 80051ca:	fba2 2303 	umull	r2, r3, r2, r3
 80051ce:	095b      	lsrs	r3, r3, #5
 80051d0:	f003 020f 	and.w	r2, r3, #15
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	440a      	add	r2, r1
 80051da:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80051dc:	bf00      	nop
 80051de:	3710      	adds	r7, #16
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}
 80051e4:	40013800 	.word	0x40013800
 80051e8:	51eb851f 	.word	0x51eb851f

080051ec <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b085      	sub	sp, #20
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	4603      	mov	r3, r0
 80051f4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80051f6:	2300      	movs	r3, #0
 80051f8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80051fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051fe:	2b84      	cmp	r3, #132	; 0x84
 8005200:	d005      	beq.n	800520e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005202:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	4413      	add	r3, r2
 800520a:	3303      	adds	r3, #3
 800520c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800520e:	68fb      	ldr	r3, [r7, #12]
}
 8005210:	4618      	mov	r0, r3
 8005212:	3714      	adds	r7, #20
 8005214:	46bd      	mov	sp, r7
 8005216:	bc80      	pop	{r7}
 8005218:	4770      	bx	lr

0800521a <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800521a:	b480      	push	{r7}
 800521c:	b083      	sub	sp, #12
 800521e:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005220:	f3ef 8305 	mrs	r3, IPSR
 8005224:	607b      	str	r3, [r7, #4]
  return(result);
 8005226:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8005228:	2b00      	cmp	r3, #0
 800522a:	bf14      	ite	ne
 800522c:	2301      	movne	r3, #1
 800522e:	2300      	moveq	r3, #0
 8005230:	b2db      	uxtb	r3, r3
}
 8005232:	4618      	mov	r0, r3
 8005234:	370c      	adds	r7, #12
 8005236:	46bd      	mov	sp, r7
 8005238:	bc80      	pop	{r7}
 800523a:	4770      	bx	lr

0800523c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005240:	f001 f818 	bl	8006274 <vTaskStartScheduler>
  
  return osOK;
 8005244:	2300      	movs	r3, #0
}
 8005246:	4618      	mov	r0, r3
 8005248:	bd80      	pop	{r7, pc}

0800524a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800524a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800524c:	b089      	sub	sp, #36	; 0x24
 800524e:	af04      	add	r7, sp, #16
 8005250:	6078      	str	r0, [r7, #4]
 8005252:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	695b      	ldr	r3, [r3, #20]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d020      	beq.n	800529e <osThreadCreate+0x54>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	699b      	ldr	r3, [r3, #24]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d01c      	beq.n	800529e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	685c      	ldr	r4, [r3, #4]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681d      	ldr	r5, [r3, #0]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	691e      	ldr	r6, [r3, #16]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005276:	4618      	mov	r0, r3
 8005278:	f7ff ffb8 	bl	80051ec <makeFreeRtosPriority>
 800527c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	695b      	ldr	r3, [r3, #20]
 8005282:	687a      	ldr	r2, [r7, #4]
 8005284:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005286:	9202      	str	r2, [sp, #8]
 8005288:	9301      	str	r3, [sp, #4]
 800528a:	9100      	str	r1, [sp, #0]
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	4632      	mov	r2, r6
 8005290:	4629      	mov	r1, r5
 8005292:	4620      	mov	r0, r4
 8005294:	f000 fe34 	bl	8005f00 <xTaskCreateStatic>
 8005298:	4603      	mov	r3, r0
 800529a:	60fb      	str	r3, [r7, #12]
 800529c:	e01c      	b.n	80052d8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	685c      	ldr	r4, [r3, #4]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80052aa:	b29e      	uxth	r6, r3
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80052b2:	4618      	mov	r0, r3
 80052b4:	f7ff ff9a 	bl	80051ec <makeFreeRtosPriority>
 80052b8:	4602      	mov	r2, r0
 80052ba:	f107 030c 	add.w	r3, r7, #12
 80052be:	9301      	str	r3, [sp, #4]
 80052c0:	9200      	str	r2, [sp, #0]
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	4632      	mov	r2, r6
 80052c6:	4629      	mov	r1, r5
 80052c8:	4620      	mov	r0, r4
 80052ca:	f000 fe72 	bl	8005fb2 <xTaskCreate>
 80052ce:	4603      	mov	r3, r0
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d001      	beq.n	80052d8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80052d4:	2300      	movs	r3, #0
 80052d6:	e000      	b.n	80052da <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80052d8:	68fb      	ldr	r3, [r7, #12]
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3714      	adds	r7, #20
 80052de:	46bd      	mov	sp, r7
 80052e0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080052e2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80052e2:	b580      	push	{r7, lr}
 80052e4:	b084      	sub	sp, #16
 80052e6:	af00      	add	r7, sp, #0
 80052e8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d001      	beq.n	80052f8 <osDelay+0x16>
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	e000      	b.n	80052fa <osDelay+0x18>
 80052f8:	2301      	movs	r3, #1
 80052fa:	4618      	mov	r0, r3
 80052fc:	f000 ff86 	bl	800620c <vTaskDelay>
  
  return osOK;
 8005300:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005302:	4618      	mov	r0, r3
 8005304:	3710      	adds	r7, #16
 8005306:	46bd      	mov	sp, r7
 8005308:	bd80      	pop	{r7, pc}
	...

0800530c <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b086      	sub	sp, #24
 8005310:	af02      	add	r7, sp, #8
 8005312:	60f8      	str	r0, [r7, #12]
 8005314:	460b      	mov	r3, r1
 8005316:	607a      	str	r2, [r7, #4]
 8005318:	72fb      	strb	r3, [r7, #11]
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d013      	beq.n	800534a <osTimerCreate+0x3e>
    return xTimerCreateStatic((const char *)"",
 8005322:	7afb      	ldrb	r3, [r7, #11]
 8005324:	2b01      	cmp	r3, #1
 8005326:	d101      	bne.n	800532c <osTimerCreate+0x20>
 8005328:	2101      	movs	r1, #1
 800532a:	e000      	b.n	800532e <osTimerCreate+0x22>
 800532c:	2100      	movs	r1, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer,
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
                      (StaticTimer_t *)timer_def->controlblock);
 8005332:	68fa      	ldr	r2, [r7, #12]
 8005334:	6852      	ldr	r2, [r2, #4]
    return xTimerCreateStatic((const char *)"",
 8005336:	9201      	str	r2, [sp, #4]
 8005338:	9300      	str	r3, [sp, #0]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	460a      	mov	r2, r1
 800533e:	2101      	movs	r1, #1
 8005340:	480b      	ldr	r0, [pc, #44]	; (8005370 <osTimerCreate+0x64>)
 8005342:	f001 fd42 	bl	8006dca <xTimerCreateStatic>
 8005346:	4603      	mov	r3, r0
 8005348:	e00e      	b.n	8005368 <osTimerCreate+0x5c>
  }
  else {
    return xTimerCreate((const char *)"",
 800534a:	7afb      	ldrb	r3, [r7, #11]
 800534c:	2b01      	cmp	r3, #1
 800534e:	d101      	bne.n	8005354 <osTimerCreate+0x48>
 8005350:	2201      	movs	r2, #1
 8005352:	e000      	b.n	8005356 <osTimerCreate+0x4a>
 8005354:	2200      	movs	r2, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
    return xTimerCreate((const char *)"",
 800535a:	9300      	str	r3, [sp, #0]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2101      	movs	r1, #1
 8005360:	4803      	ldr	r0, [pc, #12]	; (8005370 <osTimerCreate+0x64>)
 8005362:	f001 fd11 	bl	8006d88 <xTimerCreate>
 8005366:	4603      	mov	r3, r0
#endif

#else 
	return NULL;
#endif
}
 8005368:	4618      	mov	r0, r3
 800536a:	3710      	adds	r7, #16
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}
 8005370:	080084d0 	.word	0x080084d0

08005374 <osTimerStart>:
* @param  millisec      time delay value of the timer.
* @retval  status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osTimerStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osTimerStart (osTimerId timer_id, uint32_t millisec)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b088      	sub	sp, #32
 8005378:	af02      	add	r7, sp, #8
 800537a:	6078      	str	r0, [r7, #4]
 800537c:	6039      	str	r1, [r7, #0]
  osStatus result = osOK;
 800537e:	2300      	movs	r3, #0
 8005380:	617b      	str	r3, [r7, #20]
#if (configUSE_TIMERS == 1)  
  portBASE_TYPE taskWoken = pdFALSE;
 8005382:	2300      	movs	r3, #0
 8005384:	60fb      	str	r3, [r7, #12]
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	613b      	str	r3, [r7, #16]

  if (ticks == 0)
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d101      	bne.n	8005394 <osTimerStart+0x20>
    ticks = 1;
 8005390:	2301      	movs	r3, #1
 8005392:	613b      	str	r3, [r7, #16]
    
  if (inHandlerMode()) 
 8005394:	f7ff ff41 	bl	800521a <inHandlerMode>
 8005398:	4603      	mov	r3, r0
 800539a:	2b00      	cmp	r3, #0
 800539c:	d01b      	beq.n	80053d6 <osTimerStart+0x62>
  {
    if (xTimerChangePeriodFromISR(timer_id, ticks, &taskWoken) != pdPASS)
 800539e:	f107 020c 	add.w	r2, r7, #12
 80053a2:	2300      	movs	r3, #0
 80053a4:	9300      	str	r3, [sp, #0]
 80053a6:	4613      	mov	r3, r2
 80053a8:	693a      	ldr	r2, [r7, #16]
 80053aa:	2109      	movs	r1, #9
 80053ac:	6878      	ldr	r0, [r7, #4]
 80053ae:	f001 fd79 	bl	8006ea4 <xTimerGenericCommand>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	d002      	beq.n	80053be <osTimerStart+0x4a>
    {
      result = osErrorOS;
 80053b8:	23ff      	movs	r3, #255	; 0xff
 80053ba:	617b      	str	r3, [r7, #20]
 80053bc:	e018      	b.n	80053f0 <osTimerStart+0x7c>
    }
    else
    {
      portEND_SWITCHING_ISR(taskWoken);     
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d015      	beq.n	80053f0 <osTimerStart+0x7c>
 80053c4:	4b0d      	ldr	r3, [pc, #52]	; (80053fc <osTimerStart+0x88>)
 80053c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053ca:	601a      	str	r2, [r3, #0]
 80053cc:	f3bf 8f4f 	dsb	sy
 80053d0:	f3bf 8f6f 	isb	sy
 80053d4:	e00c      	b.n	80053f0 <osTimerStart+0x7c>
    }
  }
  else 
  {
    if (xTimerChangePeriod(timer_id, ticks, 0) != pdPASS)
 80053d6:	2300      	movs	r3, #0
 80053d8:	9300      	str	r3, [sp, #0]
 80053da:	2300      	movs	r3, #0
 80053dc:	693a      	ldr	r2, [r7, #16]
 80053de:	2104      	movs	r1, #4
 80053e0:	6878      	ldr	r0, [r7, #4]
 80053e2:	f001 fd5f 	bl	8006ea4 <xTimerGenericCommand>
 80053e6:	4603      	mov	r3, r0
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d001      	beq.n	80053f0 <osTimerStart+0x7c>
      result = osErrorOS;
 80053ec:	23ff      	movs	r3, #255	; 0xff
 80053ee:	617b      	str	r3, [r7, #20]
  }

#else 
  result = osErrorOS;
#endif
  return result;
 80053f0:	697b      	ldr	r3, [r7, #20]
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3718      	adds	r7, #24
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	bf00      	nop
 80053fc:	e000ed04 	.word	0xe000ed04

08005400 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	f103 0208 	add.w	r2, r3, #8
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005418:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	f103 0208 	add.w	r2, r3, #8
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	f103 0208 	add.w	r2, r3, #8
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2200      	movs	r2, #0
 8005432:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005434:	bf00      	nop
 8005436:	370c      	adds	r7, #12
 8005438:	46bd      	mov	sp, r7
 800543a:	bc80      	pop	{r7}
 800543c:	4770      	bx	lr

0800543e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800543e:	b480      	push	{r7}
 8005440:	b083      	sub	sp, #12
 8005442:	af00      	add	r7, sp, #0
 8005444:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800544c:	bf00      	nop
 800544e:	370c      	adds	r7, #12
 8005450:	46bd      	mov	sp, r7
 8005452:	bc80      	pop	{r7}
 8005454:	4770      	bx	lr

08005456 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005456:	b480      	push	{r7}
 8005458:	b085      	sub	sp, #20
 800545a:	af00      	add	r7, sp, #0
 800545c:	6078      	str	r0, [r7, #4]
 800545e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	68fa      	ldr	r2, [r7, #12]
 800546a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	689a      	ldr	r2, [r3, #8]
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	683a      	ldr	r2, [r7, #0]
 800547a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	683a      	ldr	r2, [r7, #0]
 8005480:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	687a      	ldr	r2, [r7, #4]
 8005486:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	1c5a      	adds	r2, r3, #1
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	601a      	str	r2, [r3, #0]
}
 8005492:	bf00      	nop
 8005494:	3714      	adds	r7, #20
 8005496:	46bd      	mov	sp, r7
 8005498:	bc80      	pop	{r7}
 800549a:	4770      	bx	lr

0800549c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800549c:	b480      	push	{r7}
 800549e:	b085      	sub	sp, #20
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
 80054a4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80054b2:	d103      	bne.n	80054bc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	691b      	ldr	r3, [r3, #16]
 80054b8:	60fb      	str	r3, [r7, #12]
 80054ba:	e00c      	b.n	80054d6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	3308      	adds	r3, #8
 80054c0:	60fb      	str	r3, [r7, #12]
 80054c2:	e002      	b.n	80054ca <vListInsert+0x2e>
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	60fb      	str	r3, [r7, #12]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	68ba      	ldr	r2, [r7, #8]
 80054d2:	429a      	cmp	r2, r3
 80054d4:	d2f6      	bcs.n	80054c4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	685a      	ldr	r2, [r3, #4]
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	683a      	ldr	r2, [r7, #0]
 80054e4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	68fa      	ldr	r2, [r7, #12]
 80054ea:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	683a      	ldr	r2, [r7, #0]
 80054f0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	687a      	ldr	r2, [r7, #4]
 80054f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	1c5a      	adds	r2, r3, #1
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	601a      	str	r2, [r3, #0]
}
 8005502:	bf00      	nop
 8005504:	3714      	adds	r7, #20
 8005506:	46bd      	mov	sp, r7
 8005508:	bc80      	pop	{r7}
 800550a:	4770      	bx	lr

0800550c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800550c:	b480      	push	{r7}
 800550e:	b085      	sub	sp, #20
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	691b      	ldr	r3, [r3, #16]
 8005518:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	687a      	ldr	r2, [r7, #4]
 8005520:	6892      	ldr	r2, [r2, #8]
 8005522:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	687a      	ldr	r2, [r7, #4]
 800552a:	6852      	ldr	r2, [r2, #4]
 800552c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	687a      	ldr	r2, [r7, #4]
 8005534:	429a      	cmp	r2, r3
 8005536:	d103      	bne.n	8005540 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	689a      	ldr	r2, [r3, #8]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2200      	movs	r2, #0
 8005544:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	1e5a      	subs	r2, r3, #1
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
}
 8005554:	4618      	mov	r0, r3
 8005556:	3714      	adds	r7, #20
 8005558:	46bd      	mov	sp, r7
 800555a:	bc80      	pop	{r7}
 800555c:	4770      	bx	lr
	...

08005560 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b084      	sub	sp, #16
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
 8005568:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d109      	bne.n	8005588 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005578:	f383 8811 	msr	BASEPRI, r3
 800557c:	f3bf 8f6f 	isb	sy
 8005580:	f3bf 8f4f 	dsb	sy
 8005584:	60bb      	str	r3, [r7, #8]
 8005586:	e7fe      	b.n	8005586 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8005588:	f002 f81e 	bl	80075c8 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005594:	68f9      	ldr	r1, [r7, #12]
 8005596:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005598:	fb01 f303 	mul.w	r3, r1, r3
 800559c:	441a      	add	r2, r3
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2200      	movs	r2, #0
 80055a6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055b8:	3b01      	subs	r3, #1
 80055ba:	68f9      	ldr	r1, [r7, #12]
 80055bc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80055be:	fb01 f303 	mul.w	r3, r1, r3
 80055c2:	441a      	add	r2, r3
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	22ff      	movs	r2, #255	; 0xff
 80055cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	22ff      	movs	r2, #255	; 0xff
 80055d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d114      	bne.n	8005608 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	691b      	ldr	r3, [r3, #16]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d01a      	beq.n	800561c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	3310      	adds	r3, #16
 80055ea:	4618      	mov	r0, r3
 80055ec:	f001 f8c2 	bl	8006774 <xTaskRemoveFromEventList>
 80055f0:	4603      	mov	r3, r0
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d012      	beq.n	800561c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80055f6:	4b0d      	ldr	r3, [pc, #52]	; (800562c <xQueueGenericReset+0xcc>)
 80055f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055fc:	601a      	str	r2, [r3, #0]
 80055fe:	f3bf 8f4f 	dsb	sy
 8005602:	f3bf 8f6f 	isb	sy
 8005606:	e009      	b.n	800561c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	3310      	adds	r3, #16
 800560c:	4618      	mov	r0, r3
 800560e:	f7ff fef7 	bl	8005400 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	3324      	adds	r3, #36	; 0x24
 8005616:	4618      	mov	r0, r3
 8005618:	f7ff fef2 	bl	8005400 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800561c:	f002 f802 	bl	8007624 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005620:	2301      	movs	r3, #1
}
 8005622:	4618      	mov	r0, r3
 8005624:	3710      	adds	r7, #16
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}
 800562a:	bf00      	nop
 800562c:	e000ed04 	.word	0xe000ed04

08005630 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005630:	b580      	push	{r7, lr}
 8005632:	b08e      	sub	sp, #56	; 0x38
 8005634:	af02      	add	r7, sp, #8
 8005636:	60f8      	str	r0, [r7, #12]
 8005638:	60b9      	str	r1, [r7, #8]
 800563a:	607a      	str	r2, [r7, #4]
 800563c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d109      	bne.n	8005658 <xQueueGenericCreateStatic+0x28>
 8005644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005648:	f383 8811 	msr	BASEPRI, r3
 800564c:	f3bf 8f6f 	isb	sy
 8005650:	f3bf 8f4f 	dsb	sy
 8005654:	62bb      	str	r3, [r7, #40]	; 0x28
 8005656:	e7fe      	b.n	8005656 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d109      	bne.n	8005672 <xQueueGenericCreateStatic+0x42>
 800565e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005662:	f383 8811 	msr	BASEPRI, r3
 8005666:	f3bf 8f6f 	isb	sy
 800566a:	f3bf 8f4f 	dsb	sy
 800566e:	627b      	str	r3, [r7, #36]	; 0x24
 8005670:	e7fe      	b.n	8005670 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d002      	beq.n	800567e <xQueueGenericCreateStatic+0x4e>
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d001      	beq.n	8005682 <xQueueGenericCreateStatic+0x52>
 800567e:	2301      	movs	r3, #1
 8005680:	e000      	b.n	8005684 <xQueueGenericCreateStatic+0x54>
 8005682:	2300      	movs	r3, #0
 8005684:	2b00      	cmp	r3, #0
 8005686:	d109      	bne.n	800569c <xQueueGenericCreateStatic+0x6c>
 8005688:	f04f 0350 	mov.w	r3, #80	; 0x50
 800568c:	f383 8811 	msr	BASEPRI, r3
 8005690:	f3bf 8f6f 	isb	sy
 8005694:	f3bf 8f4f 	dsb	sy
 8005698:	623b      	str	r3, [r7, #32]
 800569a:	e7fe      	b.n	800569a <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d102      	bne.n	80056a8 <xQueueGenericCreateStatic+0x78>
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d101      	bne.n	80056ac <xQueueGenericCreateStatic+0x7c>
 80056a8:	2301      	movs	r3, #1
 80056aa:	e000      	b.n	80056ae <xQueueGenericCreateStatic+0x7e>
 80056ac:	2300      	movs	r3, #0
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d109      	bne.n	80056c6 <xQueueGenericCreateStatic+0x96>
 80056b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056b6:	f383 8811 	msr	BASEPRI, r3
 80056ba:	f3bf 8f6f 	isb	sy
 80056be:	f3bf 8f4f 	dsb	sy
 80056c2:	61fb      	str	r3, [r7, #28]
 80056c4:	e7fe      	b.n	80056c4 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80056c6:	2348      	movs	r3, #72	; 0x48
 80056c8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	2b48      	cmp	r3, #72	; 0x48
 80056ce:	d009      	beq.n	80056e4 <xQueueGenericCreateStatic+0xb4>
 80056d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056d4:	f383 8811 	msr	BASEPRI, r3
 80056d8:	f3bf 8f6f 	isb	sy
 80056dc:	f3bf 8f4f 	dsb	sy
 80056e0:	61bb      	str	r3, [r7, #24]
 80056e2:	e7fe      	b.n	80056e2 <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80056e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d00d      	beq.n	800570a <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80056ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056f0:	2201      	movs	r2, #1
 80056f2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80056f6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80056fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056fc:	9300      	str	r3, [sp, #0]
 80056fe:	4613      	mov	r3, r2
 8005700:	687a      	ldr	r2, [r7, #4]
 8005702:	68b9      	ldr	r1, [r7, #8]
 8005704:	68f8      	ldr	r0, [r7, #12]
 8005706:	f000 f805 	bl	8005714 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800570a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800570c:	4618      	mov	r0, r3
 800570e:	3730      	adds	r7, #48	; 0x30
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}

08005714 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b084      	sub	sp, #16
 8005718:	af00      	add	r7, sp, #0
 800571a:	60f8      	str	r0, [r7, #12]
 800571c:	60b9      	str	r1, [r7, #8]
 800571e:	607a      	str	r2, [r7, #4]
 8005720:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d103      	bne.n	8005730 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005728:	69bb      	ldr	r3, [r7, #24]
 800572a:	69ba      	ldr	r2, [r7, #24]
 800572c:	601a      	str	r2, [r3, #0]
 800572e:	e002      	b.n	8005736 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005730:	69bb      	ldr	r3, [r7, #24]
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005736:	69bb      	ldr	r3, [r7, #24]
 8005738:	68fa      	ldr	r2, [r7, #12]
 800573a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800573c:	69bb      	ldr	r3, [r7, #24]
 800573e:	68ba      	ldr	r2, [r7, #8]
 8005740:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005742:	2101      	movs	r1, #1
 8005744:	69b8      	ldr	r0, [r7, #24]
 8005746:	f7ff ff0b 	bl	8005560 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800574a:	bf00      	nop
 800574c:	3710      	adds	r7, #16
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}
	...

08005754 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b08e      	sub	sp, #56	; 0x38
 8005758:	af00      	add	r7, sp, #0
 800575a:	60f8      	str	r0, [r7, #12]
 800575c:	60b9      	str	r1, [r7, #8]
 800575e:	607a      	str	r2, [r7, #4]
 8005760:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005762:	2300      	movs	r3, #0
 8005764:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800576a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800576c:	2b00      	cmp	r3, #0
 800576e:	d109      	bne.n	8005784 <xQueueGenericSend+0x30>
 8005770:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005774:	f383 8811 	msr	BASEPRI, r3
 8005778:	f3bf 8f6f 	isb	sy
 800577c:	f3bf 8f4f 	dsb	sy
 8005780:	62bb      	str	r3, [r7, #40]	; 0x28
 8005782:	e7fe      	b.n	8005782 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d103      	bne.n	8005792 <xQueueGenericSend+0x3e>
 800578a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800578c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800578e:	2b00      	cmp	r3, #0
 8005790:	d101      	bne.n	8005796 <xQueueGenericSend+0x42>
 8005792:	2301      	movs	r3, #1
 8005794:	e000      	b.n	8005798 <xQueueGenericSend+0x44>
 8005796:	2300      	movs	r3, #0
 8005798:	2b00      	cmp	r3, #0
 800579a:	d109      	bne.n	80057b0 <xQueueGenericSend+0x5c>
 800579c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057a0:	f383 8811 	msr	BASEPRI, r3
 80057a4:	f3bf 8f6f 	isb	sy
 80057a8:	f3bf 8f4f 	dsb	sy
 80057ac:	627b      	str	r3, [r7, #36]	; 0x24
 80057ae:	e7fe      	b.n	80057ae <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	2b02      	cmp	r3, #2
 80057b4:	d103      	bne.n	80057be <xQueueGenericSend+0x6a>
 80057b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	d101      	bne.n	80057c2 <xQueueGenericSend+0x6e>
 80057be:	2301      	movs	r3, #1
 80057c0:	e000      	b.n	80057c4 <xQueueGenericSend+0x70>
 80057c2:	2300      	movs	r3, #0
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d109      	bne.n	80057dc <xQueueGenericSend+0x88>
 80057c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057cc:	f383 8811 	msr	BASEPRI, r3
 80057d0:	f3bf 8f6f 	isb	sy
 80057d4:	f3bf 8f4f 	dsb	sy
 80057d8:	623b      	str	r3, [r7, #32]
 80057da:	e7fe      	b.n	80057da <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80057dc:	f001 f984 	bl	8006ae8 <xTaskGetSchedulerState>
 80057e0:	4603      	mov	r3, r0
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d102      	bne.n	80057ec <xQueueGenericSend+0x98>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d101      	bne.n	80057f0 <xQueueGenericSend+0x9c>
 80057ec:	2301      	movs	r3, #1
 80057ee:	e000      	b.n	80057f2 <xQueueGenericSend+0x9e>
 80057f0:	2300      	movs	r3, #0
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d109      	bne.n	800580a <xQueueGenericSend+0xb6>
 80057f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057fa:	f383 8811 	msr	BASEPRI, r3
 80057fe:	f3bf 8f6f 	isb	sy
 8005802:	f3bf 8f4f 	dsb	sy
 8005806:	61fb      	str	r3, [r7, #28]
 8005808:	e7fe      	b.n	8005808 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800580a:	f001 fedd 	bl	80075c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800580e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005810:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005814:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005816:	429a      	cmp	r2, r3
 8005818:	d302      	bcc.n	8005820 <xQueueGenericSend+0xcc>
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	2b02      	cmp	r3, #2
 800581e:	d129      	bne.n	8005874 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005820:	683a      	ldr	r2, [r7, #0]
 8005822:	68b9      	ldr	r1, [r7, #8]
 8005824:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005826:	f000 f9ff 	bl	8005c28 <prvCopyDataToQueue>
 800582a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800582c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800582e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005830:	2b00      	cmp	r3, #0
 8005832:	d010      	beq.n	8005856 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005836:	3324      	adds	r3, #36	; 0x24
 8005838:	4618      	mov	r0, r3
 800583a:	f000 ff9b 	bl	8006774 <xTaskRemoveFromEventList>
 800583e:	4603      	mov	r3, r0
 8005840:	2b00      	cmp	r3, #0
 8005842:	d013      	beq.n	800586c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005844:	4b3f      	ldr	r3, [pc, #252]	; (8005944 <xQueueGenericSend+0x1f0>)
 8005846:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800584a:	601a      	str	r2, [r3, #0]
 800584c:	f3bf 8f4f 	dsb	sy
 8005850:	f3bf 8f6f 	isb	sy
 8005854:	e00a      	b.n	800586c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005858:	2b00      	cmp	r3, #0
 800585a:	d007      	beq.n	800586c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800585c:	4b39      	ldr	r3, [pc, #228]	; (8005944 <xQueueGenericSend+0x1f0>)
 800585e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005862:	601a      	str	r2, [r3, #0]
 8005864:	f3bf 8f4f 	dsb	sy
 8005868:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800586c:	f001 feda 	bl	8007624 <vPortExitCritical>
				return pdPASS;
 8005870:	2301      	movs	r3, #1
 8005872:	e063      	b.n	800593c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d103      	bne.n	8005882 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800587a:	f001 fed3 	bl	8007624 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800587e:	2300      	movs	r3, #0
 8005880:	e05c      	b.n	800593c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005882:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005884:	2b00      	cmp	r3, #0
 8005886:	d106      	bne.n	8005896 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005888:	f107 0314 	add.w	r3, r7, #20
 800588c:	4618      	mov	r0, r3
 800588e:	f000 ffd3 	bl	8006838 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005892:	2301      	movs	r3, #1
 8005894:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005896:	f001 fec5 	bl	8007624 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800589a:	f000 fd4f 	bl	800633c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800589e:	f001 fe93 	bl	80075c8 <vPortEnterCritical>
 80058a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80058a8:	b25b      	sxtb	r3, r3
 80058aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80058ae:	d103      	bne.n	80058b8 <xQueueGenericSend+0x164>
 80058b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058b2:	2200      	movs	r2, #0
 80058b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80058b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80058be:	b25b      	sxtb	r3, r3
 80058c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80058c4:	d103      	bne.n	80058ce <xQueueGenericSend+0x17a>
 80058c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058c8:	2200      	movs	r2, #0
 80058ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80058ce:	f001 fea9 	bl	8007624 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80058d2:	1d3a      	adds	r2, r7, #4
 80058d4:	f107 0314 	add.w	r3, r7, #20
 80058d8:	4611      	mov	r1, r2
 80058da:	4618      	mov	r0, r3
 80058dc:	f000 ffc2 	bl	8006864 <xTaskCheckForTimeOut>
 80058e0:	4603      	mov	r3, r0
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d124      	bne.n	8005930 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80058e6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80058e8:	f000 fa96 	bl	8005e18 <prvIsQueueFull>
 80058ec:	4603      	mov	r3, r0
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d018      	beq.n	8005924 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80058f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058f4:	3310      	adds	r3, #16
 80058f6:	687a      	ldr	r2, [r7, #4]
 80058f8:	4611      	mov	r1, r2
 80058fa:	4618      	mov	r0, r3
 80058fc:	f000 feec 	bl	80066d8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005900:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005902:	f000 fa21 	bl	8005d48 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005906:	f000 fd27 	bl	8006358 <xTaskResumeAll>
 800590a:	4603      	mov	r3, r0
 800590c:	2b00      	cmp	r3, #0
 800590e:	f47f af7c 	bne.w	800580a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8005912:	4b0c      	ldr	r3, [pc, #48]	; (8005944 <xQueueGenericSend+0x1f0>)
 8005914:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005918:	601a      	str	r2, [r3, #0]
 800591a:	f3bf 8f4f 	dsb	sy
 800591e:	f3bf 8f6f 	isb	sy
 8005922:	e772      	b.n	800580a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005924:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005926:	f000 fa0f 	bl	8005d48 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800592a:	f000 fd15 	bl	8006358 <xTaskResumeAll>
 800592e:	e76c      	b.n	800580a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005930:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005932:	f000 fa09 	bl	8005d48 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005936:	f000 fd0f 	bl	8006358 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800593a:	2300      	movs	r3, #0
		}
	}
}
 800593c:	4618      	mov	r0, r3
 800593e:	3738      	adds	r7, #56	; 0x38
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}
 8005944:	e000ed04 	.word	0xe000ed04

08005948 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b08e      	sub	sp, #56	; 0x38
 800594c:	af00      	add	r7, sp, #0
 800594e:	60f8      	str	r0, [r7, #12]
 8005950:	60b9      	str	r1, [r7, #8]
 8005952:	607a      	str	r2, [r7, #4]
 8005954:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800595a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800595c:	2b00      	cmp	r3, #0
 800595e:	d109      	bne.n	8005974 <xQueueGenericSendFromISR+0x2c>
 8005960:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005964:	f383 8811 	msr	BASEPRI, r3
 8005968:	f3bf 8f6f 	isb	sy
 800596c:	f3bf 8f4f 	dsb	sy
 8005970:	627b      	str	r3, [r7, #36]	; 0x24
 8005972:	e7fe      	b.n	8005972 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d103      	bne.n	8005982 <xQueueGenericSendFromISR+0x3a>
 800597a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800597c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800597e:	2b00      	cmp	r3, #0
 8005980:	d101      	bne.n	8005986 <xQueueGenericSendFromISR+0x3e>
 8005982:	2301      	movs	r3, #1
 8005984:	e000      	b.n	8005988 <xQueueGenericSendFromISR+0x40>
 8005986:	2300      	movs	r3, #0
 8005988:	2b00      	cmp	r3, #0
 800598a:	d109      	bne.n	80059a0 <xQueueGenericSendFromISR+0x58>
 800598c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005990:	f383 8811 	msr	BASEPRI, r3
 8005994:	f3bf 8f6f 	isb	sy
 8005998:	f3bf 8f4f 	dsb	sy
 800599c:	623b      	str	r3, [r7, #32]
 800599e:	e7fe      	b.n	800599e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	2b02      	cmp	r3, #2
 80059a4:	d103      	bne.n	80059ae <xQueueGenericSendFromISR+0x66>
 80059a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059aa:	2b01      	cmp	r3, #1
 80059ac:	d101      	bne.n	80059b2 <xQueueGenericSendFromISR+0x6a>
 80059ae:	2301      	movs	r3, #1
 80059b0:	e000      	b.n	80059b4 <xQueueGenericSendFromISR+0x6c>
 80059b2:	2300      	movs	r3, #0
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d109      	bne.n	80059cc <xQueueGenericSendFromISR+0x84>
 80059b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059bc:	f383 8811 	msr	BASEPRI, r3
 80059c0:	f3bf 8f6f 	isb	sy
 80059c4:	f3bf 8f4f 	dsb	sy
 80059c8:	61fb      	str	r3, [r7, #28]
 80059ca:	e7fe      	b.n	80059ca <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80059cc:	f001 feb6 	bl	800773c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80059d0:	f3ef 8211 	mrs	r2, BASEPRI
 80059d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059d8:	f383 8811 	msr	BASEPRI, r3
 80059dc:	f3bf 8f6f 	isb	sy
 80059e0:	f3bf 8f4f 	dsb	sy
 80059e4:	61ba      	str	r2, [r7, #24]
 80059e6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80059e8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80059ea:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80059ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80059f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d302      	bcc.n	80059fe <xQueueGenericSendFromISR+0xb6>
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	2b02      	cmp	r3, #2
 80059fc:	d12c      	bne.n	8005a58 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80059fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a00:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005a04:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005a08:	683a      	ldr	r2, [r7, #0]
 8005a0a:	68b9      	ldr	r1, [r7, #8]
 8005a0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005a0e:	f000 f90b 	bl	8005c28 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005a12:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8005a16:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a1a:	d112      	bne.n	8005a42 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005a1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d016      	beq.n	8005a52 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005a24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a26:	3324      	adds	r3, #36	; 0x24
 8005a28:	4618      	mov	r0, r3
 8005a2a:	f000 fea3 	bl	8006774 <xTaskRemoveFromEventList>
 8005a2e:	4603      	mov	r3, r0
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d00e      	beq.n	8005a52 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d00b      	beq.n	8005a52 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2201      	movs	r2, #1
 8005a3e:	601a      	str	r2, [r3, #0]
 8005a40:	e007      	b.n	8005a52 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005a42:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005a46:	3301      	adds	r3, #1
 8005a48:	b2db      	uxtb	r3, r3
 8005a4a:	b25a      	sxtb	r2, r3
 8005a4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005a52:	2301      	movs	r3, #1
 8005a54:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8005a56:	e001      	b.n	8005a5c <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	637b      	str	r3, [r7, #52]	; 0x34
 8005a5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a5e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005a66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3738      	adds	r7, #56	; 0x38
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}

08005a70 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b08c      	sub	sp, #48	; 0x30
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	60f8      	str	r0, [r7, #12]
 8005a78:	60b9      	str	r1, [r7, #8]
 8005a7a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d109      	bne.n	8005a9e <xQueueReceive+0x2e>
	__asm volatile
 8005a8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a8e:	f383 8811 	msr	BASEPRI, r3
 8005a92:	f3bf 8f6f 	isb	sy
 8005a96:	f3bf 8f4f 	dsb	sy
 8005a9a:	623b      	str	r3, [r7, #32]
 8005a9c:	e7fe      	b.n	8005a9c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d103      	bne.n	8005aac <xQueueReceive+0x3c>
 8005aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d101      	bne.n	8005ab0 <xQueueReceive+0x40>
 8005aac:	2301      	movs	r3, #1
 8005aae:	e000      	b.n	8005ab2 <xQueueReceive+0x42>
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d109      	bne.n	8005aca <xQueueReceive+0x5a>
 8005ab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005aba:	f383 8811 	msr	BASEPRI, r3
 8005abe:	f3bf 8f6f 	isb	sy
 8005ac2:	f3bf 8f4f 	dsb	sy
 8005ac6:	61fb      	str	r3, [r7, #28]
 8005ac8:	e7fe      	b.n	8005ac8 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005aca:	f001 f80d 	bl	8006ae8 <xTaskGetSchedulerState>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d102      	bne.n	8005ada <xQueueReceive+0x6a>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d101      	bne.n	8005ade <xQueueReceive+0x6e>
 8005ada:	2301      	movs	r3, #1
 8005adc:	e000      	b.n	8005ae0 <xQueueReceive+0x70>
 8005ade:	2300      	movs	r3, #0
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d109      	bne.n	8005af8 <xQueueReceive+0x88>
 8005ae4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ae8:	f383 8811 	msr	BASEPRI, r3
 8005aec:	f3bf 8f6f 	isb	sy
 8005af0:	f3bf 8f4f 	dsb	sy
 8005af4:	61bb      	str	r3, [r7, #24]
 8005af6:	e7fe      	b.n	8005af6 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8005af8:	f001 fd66 	bl	80075c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005afe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b00:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d01f      	beq.n	8005b48 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005b08:	68b9      	ldr	r1, [r7, #8]
 8005b0a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005b0c:	f000 f8f6 	bl	8005cfc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b12:	1e5a      	subs	r2, r3, #1
 8005b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b16:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b1a:	691b      	ldr	r3, [r3, #16]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d00f      	beq.n	8005b40 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b22:	3310      	adds	r3, #16
 8005b24:	4618      	mov	r0, r3
 8005b26:	f000 fe25 	bl	8006774 <xTaskRemoveFromEventList>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d007      	beq.n	8005b40 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005b30:	4b3c      	ldr	r3, [pc, #240]	; (8005c24 <xQueueReceive+0x1b4>)
 8005b32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b36:	601a      	str	r2, [r3, #0]
 8005b38:	f3bf 8f4f 	dsb	sy
 8005b3c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005b40:	f001 fd70 	bl	8007624 <vPortExitCritical>
				return pdPASS;
 8005b44:	2301      	movs	r3, #1
 8005b46:	e069      	b.n	8005c1c <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d103      	bne.n	8005b56 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005b4e:	f001 fd69 	bl	8007624 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005b52:	2300      	movs	r3, #0
 8005b54:	e062      	b.n	8005c1c <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005b56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d106      	bne.n	8005b6a <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005b5c:	f107 0310 	add.w	r3, r7, #16
 8005b60:	4618      	mov	r0, r3
 8005b62:	f000 fe69 	bl	8006838 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005b66:	2301      	movs	r3, #1
 8005b68:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005b6a:	f001 fd5b 	bl	8007624 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005b6e:	f000 fbe5 	bl	800633c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005b72:	f001 fd29 	bl	80075c8 <vPortEnterCritical>
 8005b76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b78:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005b7c:	b25b      	sxtb	r3, r3
 8005b7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005b82:	d103      	bne.n	8005b8c <xQueueReceive+0x11c>
 8005b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b86:	2200      	movs	r2, #0
 8005b88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b8e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005b92:	b25b      	sxtb	r3, r3
 8005b94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005b98:	d103      	bne.n	8005ba2 <xQueueReceive+0x132>
 8005b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005ba2:	f001 fd3f 	bl	8007624 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005ba6:	1d3a      	adds	r2, r7, #4
 8005ba8:	f107 0310 	add.w	r3, r7, #16
 8005bac:	4611      	mov	r1, r2
 8005bae:	4618      	mov	r0, r3
 8005bb0:	f000 fe58 	bl	8006864 <xTaskCheckForTimeOut>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d123      	bne.n	8005c02 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005bba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005bbc:	f000 f916 	bl	8005dec <prvIsQueueEmpty>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d017      	beq.n	8005bf6 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bc8:	3324      	adds	r3, #36	; 0x24
 8005bca:	687a      	ldr	r2, [r7, #4]
 8005bcc:	4611      	mov	r1, r2
 8005bce:	4618      	mov	r0, r3
 8005bd0:	f000 fd82 	bl	80066d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005bd4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005bd6:	f000 f8b7 	bl	8005d48 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005bda:	f000 fbbd 	bl	8006358 <xTaskResumeAll>
 8005bde:	4603      	mov	r3, r0
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d189      	bne.n	8005af8 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8005be4:	4b0f      	ldr	r3, [pc, #60]	; (8005c24 <xQueueReceive+0x1b4>)
 8005be6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bea:	601a      	str	r2, [r3, #0]
 8005bec:	f3bf 8f4f 	dsb	sy
 8005bf0:	f3bf 8f6f 	isb	sy
 8005bf4:	e780      	b.n	8005af8 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005bf6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005bf8:	f000 f8a6 	bl	8005d48 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005bfc:	f000 fbac 	bl	8006358 <xTaskResumeAll>
 8005c00:	e77a      	b.n	8005af8 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005c02:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005c04:	f000 f8a0 	bl	8005d48 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005c08:	f000 fba6 	bl	8006358 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005c0c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005c0e:	f000 f8ed 	bl	8005dec <prvIsQueueEmpty>
 8005c12:	4603      	mov	r3, r0
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	f43f af6f 	beq.w	8005af8 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005c1a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	3730      	adds	r7, #48	; 0x30
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}
 8005c24:	e000ed04 	.word	0xe000ed04

08005c28 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b086      	sub	sp, #24
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	60f8      	str	r0, [r7, #12]
 8005c30:	60b9      	str	r1, [r7, #8]
 8005c32:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005c34:	2300      	movs	r3, #0
 8005c36:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c3c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d10d      	bne.n	8005c62 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d14d      	bne.n	8005cea <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	4618      	mov	r0, r3
 8005c54:	f000 ff66 	bl	8006b24 <xTaskPriorityDisinherit>
 8005c58:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	605a      	str	r2, [r3, #4]
 8005c60:	e043      	b.n	8005cea <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d119      	bne.n	8005c9c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6898      	ldr	r0, [r3, #8]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c70:	461a      	mov	r2, r3
 8005c72:	68b9      	ldr	r1, [r7, #8]
 8005c74:	f001 ff9c 	bl	8007bb0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	689a      	ldr	r2, [r3, #8]
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c80:	441a      	add	r2, r3
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	689a      	ldr	r2, [r3, #8]
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	429a      	cmp	r2, r3
 8005c90:	d32b      	bcc.n	8005cea <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	609a      	str	r2, [r3, #8]
 8005c9a:	e026      	b.n	8005cea <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	68d8      	ldr	r0, [r3, #12]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ca4:	461a      	mov	r2, r3
 8005ca6:	68b9      	ldr	r1, [r7, #8]
 8005ca8:	f001 ff82 	bl	8007bb0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	68da      	ldr	r2, [r3, #12]
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cb4:	425b      	negs	r3, r3
 8005cb6:	441a      	add	r2, r3
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	68da      	ldr	r2, [r3, #12]
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	d207      	bcs.n	8005cd8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	685a      	ldr	r2, [r3, #4]
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cd0:	425b      	negs	r3, r3
 8005cd2:	441a      	add	r2, r3
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2b02      	cmp	r3, #2
 8005cdc:	d105      	bne.n	8005cea <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d002      	beq.n	8005cea <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005ce4:	693b      	ldr	r3, [r7, #16]
 8005ce6:	3b01      	subs	r3, #1
 8005ce8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	1c5a      	adds	r2, r3, #1
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005cf2:	697b      	ldr	r3, [r7, #20]
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	3718      	adds	r7, #24
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bd80      	pop	{r7, pc}

08005cfc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b082      	sub	sp, #8
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
 8005d04:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d018      	beq.n	8005d40 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	68da      	ldr	r2, [r3, #12]
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d16:	441a      	add	r2, r3
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	68da      	ldr	r2, [r3, #12]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d303      	bcc.n	8005d30 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681a      	ldr	r2, [r3, #0]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	68d9      	ldr	r1, [r3, #12]
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d38:	461a      	mov	r2, r3
 8005d3a:	6838      	ldr	r0, [r7, #0]
 8005d3c:	f001 ff38 	bl	8007bb0 <memcpy>
	}
}
 8005d40:	bf00      	nop
 8005d42:	3708      	adds	r7, #8
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd80      	pop	{r7, pc}

08005d48 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b084      	sub	sp, #16
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005d50:	f001 fc3a 	bl	80075c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005d5a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005d5c:	e011      	b.n	8005d82 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d012      	beq.n	8005d8c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	3324      	adds	r3, #36	; 0x24
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	f000 fd02 	bl	8006774 <xTaskRemoveFromEventList>
 8005d70:	4603      	mov	r3, r0
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d001      	beq.n	8005d7a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005d76:	f000 fdd5 	bl	8006924 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005d7a:	7bfb      	ldrb	r3, [r7, #15]
 8005d7c:	3b01      	subs	r3, #1
 8005d7e:	b2db      	uxtb	r3, r3
 8005d80:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005d82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	dce9      	bgt.n	8005d5e <prvUnlockQueue+0x16>
 8005d8a:	e000      	b.n	8005d8e <prvUnlockQueue+0x46>
					break;
 8005d8c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	22ff      	movs	r2, #255	; 0xff
 8005d92:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005d96:	f001 fc45 	bl	8007624 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005d9a:	f001 fc15 	bl	80075c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005da4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005da6:	e011      	b.n	8005dcc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	691b      	ldr	r3, [r3, #16]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d012      	beq.n	8005dd6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	3310      	adds	r3, #16
 8005db4:	4618      	mov	r0, r3
 8005db6:	f000 fcdd 	bl	8006774 <xTaskRemoveFromEventList>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d001      	beq.n	8005dc4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005dc0:	f000 fdb0 	bl	8006924 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005dc4:	7bbb      	ldrb	r3, [r7, #14]
 8005dc6:	3b01      	subs	r3, #1
 8005dc8:	b2db      	uxtb	r3, r3
 8005dca:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005dcc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	dce9      	bgt.n	8005da8 <prvUnlockQueue+0x60>
 8005dd4:	e000      	b.n	8005dd8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005dd6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	22ff      	movs	r2, #255	; 0xff
 8005ddc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005de0:	f001 fc20 	bl	8007624 <vPortExitCritical>
}
 8005de4:	bf00      	nop
 8005de6:	3710      	adds	r7, #16
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bd80      	pop	{r7, pc}

08005dec <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b084      	sub	sp, #16
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005df4:	f001 fbe8 	bl	80075c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d102      	bne.n	8005e06 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005e00:	2301      	movs	r3, #1
 8005e02:	60fb      	str	r3, [r7, #12]
 8005e04:	e001      	b.n	8005e0a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005e06:	2300      	movs	r3, #0
 8005e08:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005e0a:	f001 fc0b 	bl	8007624 <vPortExitCritical>

	return xReturn;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	3710      	adds	r7, #16
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}

08005e18 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b084      	sub	sp, #16
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005e20:	f001 fbd2 	bl	80075c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d102      	bne.n	8005e36 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005e30:	2301      	movs	r3, #1
 8005e32:	60fb      	str	r3, [r7, #12]
 8005e34:	e001      	b.n	8005e3a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005e36:	2300      	movs	r3, #0
 8005e38:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005e3a:	f001 fbf3 	bl	8007624 <vPortExitCritical>

	return xReturn;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	3710      	adds	r7, #16
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}

08005e48 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005e48:	b480      	push	{r7}
 8005e4a:	b085      	sub	sp, #20
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
 8005e50:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005e52:	2300      	movs	r3, #0
 8005e54:	60fb      	str	r3, [r7, #12]
 8005e56:	e014      	b.n	8005e82 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005e58:	4a0e      	ldr	r2, [pc, #56]	; (8005e94 <vQueueAddToRegistry+0x4c>)
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d10b      	bne.n	8005e7c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005e64:	490b      	ldr	r1, [pc, #44]	; (8005e94 <vQueueAddToRegistry+0x4c>)
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	683a      	ldr	r2, [r7, #0]
 8005e6a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005e6e:	4a09      	ldr	r2, [pc, #36]	; (8005e94 <vQueueAddToRegistry+0x4c>)
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	00db      	lsls	r3, r3, #3
 8005e74:	4413      	add	r3, r2
 8005e76:	687a      	ldr	r2, [r7, #4]
 8005e78:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005e7a:	e005      	b.n	8005e88 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	3301      	adds	r3, #1
 8005e80:	60fb      	str	r3, [r7, #12]
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	2b07      	cmp	r3, #7
 8005e86:	d9e7      	bls.n	8005e58 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005e88:	bf00      	nop
 8005e8a:	3714      	adds	r7, #20
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bc80      	pop	{r7}
 8005e90:	4770      	bx	lr
 8005e92:	bf00      	nop
 8005e94:	20001d10 	.word	0x20001d10

08005e98 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b086      	sub	sp, #24
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	60f8      	str	r0, [r7, #12]
 8005ea0:	60b9      	str	r1, [r7, #8]
 8005ea2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005ea8:	f001 fb8e 	bl	80075c8 <vPortEnterCritical>
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005eb2:	b25b      	sxtb	r3, r3
 8005eb4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005eb8:	d103      	bne.n	8005ec2 <vQueueWaitForMessageRestricted+0x2a>
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005ec8:	b25b      	sxtb	r3, r3
 8005eca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ece:	d103      	bne.n	8005ed8 <vQueueWaitForMessageRestricted+0x40>
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005ed8:	f001 fba4 	bl	8007624 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d106      	bne.n	8005ef2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	3324      	adds	r3, #36	; 0x24
 8005ee8:	687a      	ldr	r2, [r7, #4]
 8005eea:	68b9      	ldr	r1, [r7, #8]
 8005eec:	4618      	mov	r0, r3
 8005eee:	f000 fc17 	bl	8006720 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005ef2:	6978      	ldr	r0, [r7, #20]
 8005ef4:	f7ff ff28 	bl	8005d48 <prvUnlockQueue>
	}
 8005ef8:	bf00      	nop
 8005efa:	3718      	adds	r7, #24
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd80      	pop	{r7, pc}

08005f00 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b08e      	sub	sp, #56	; 0x38
 8005f04:	af04      	add	r7, sp, #16
 8005f06:	60f8      	str	r0, [r7, #12]
 8005f08:	60b9      	str	r1, [r7, #8]
 8005f0a:	607a      	str	r2, [r7, #4]
 8005f0c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005f0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d109      	bne.n	8005f28 <xTaskCreateStatic+0x28>
 8005f14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f18:	f383 8811 	msr	BASEPRI, r3
 8005f1c:	f3bf 8f6f 	isb	sy
 8005f20:	f3bf 8f4f 	dsb	sy
 8005f24:	623b      	str	r3, [r7, #32]
 8005f26:	e7fe      	b.n	8005f26 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8005f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d109      	bne.n	8005f42 <xTaskCreateStatic+0x42>
 8005f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f32:	f383 8811 	msr	BASEPRI, r3
 8005f36:	f3bf 8f6f 	isb	sy
 8005f3a:	f3bf 8f4f 	dsb	sy
 8005f3e:	61fb      	str	r3, [r7, #28]
 8005f40:	e7fe      	b.n	8005f40 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005f42:	2354      	movs	r3, #84	; 0x54
 8005f44:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	2b54      	cmp	r3, #84	; 0x54
 8005f4a:	d009      	beq.n	8005f60 <xTaskCreateStatic+0x60>
 8005f4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f50:	f383 8811 	msr	BASEPRI, r3
 8005f54:	f3bf 8f6f 	isb	sy
 8005f58:	f3bf 8f4f 	dsb	sy
 8005f5c:	61bb      	str	r3, [r7, #24]
 8005f5e:	e7fe      	b.n	8005f5e <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005f60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d01e      	beq.n	8005fa4 <xTaskCreateStatic+0xa4>
 8005f66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d01b      	beq.n	8005fa4 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005f6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f6e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f72:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005f74:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f78:	2202      	movs	r2, #2
 8005f7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005f7e:	2300      	movs	r3, #0
 8005f80:	9303      	str	r3, [sp, #12]
 8005f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f84:	9302      	str	r3, [sp, #8]
 8005f86:	f107 0314 	add.w	r3, r7, #20
 8005f8a:	9301      	str	r3, [sp, #4]
 8005f8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f8e:	9300      	str	r3, [sp, #0]
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	687a      	ldr	r2, [r7, #4]
 8005f94:	68b9      	ldr	r1, [r7, #8]
 8005f96:	68f8      	ldr	r0, [r7, #12]
 8005f98:	f000 f850 	bl	800603c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005f9c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005f9e:	f000 f8cb 	bl	8006138 <prvAddNewTaskToReadyList>
 8005fa2:	e001      	b.n	8005fa8 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005fa8:	697b      	ldr	r3, [r7, #20]
	}
 8005faa:	4618      	mov	r0, r3
 8005fac:	3728      	adds	r7, #40	; 0x28
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}

08005fb2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005fb2:	b580      	push	{r7, lr}
 8005fb4:	b08c      	sub	sp, #48	; 0x30
 8005fb6:	af04      	add	r7, sp, #16
 8005fb8:	60f8      	str	r0, [r7, #12]
 8005fba:	60b9      	str	r1, [r7, #8]
 8005fbc:	603b      	str	r3, [r7, #0]
 8005fbe:	4613      	mov	r3, r2
 8005fc0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fc2:	88fb      	ldrh	r3, [r7, #6]
 8005fc4:	009b      	lsls	r3, r3, #2
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f001 fbf4 	bl	80077b4 <pvPortMalloc>
 8005fcc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d00e      	beq.n	8005ff2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005fd4:	2054      	movs	r0, #84	; 0x54
 8005fd6:	f001 fbed 	bl	80077b4 <pvPortMalloc>
 8005fda:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005fdc:	69fb      	ldr	r3, [r7, #28]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d003      	beq.n	8005fea <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005fe2:	69fb      	ldr	r3, [r7, #28]
 8005fe4:	697a      	ldr	r2, [r7, #20]
 8005fe6:	631a      	str	r2, [r3, #48]	; 0x30
 8005fe8:	e005      	b.n	8005ff6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005fea:	6978      	ldr	r0, [r7, #20]
 8005fec:	f001 fca4 	bl	8007938 <vPortFree>
 8005ff0:	e001      	b.n	8005ff6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005ff6:	69fb      	ldr	r3, [r7, #28]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d017      	beq.n	800602c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005ffc:	69fb      	ldr	r3, [r7, #28]
 8005ffe:	2200      	movs	r2, #0
 8006000:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006004:	88fa      	ldrh	r2, [r7, #6]
 8006006:	2300      	movs	r3, #0
 8006008:	9303      	str	r3, [sp, #12]
 800600a:	69fb      	ldr	r3, [r7, #28]
 800600c:	9302      	str	r3, [sp, #8]
 800600e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006010:	9301      	str	r3, [sp, #4]
 8006012:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006014:	9300      	str	r3, [sp, #0]
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	68b9      	ldr	r1, [r7, #8]
 800601a:	68f8      	ldr	r0, [r7, #12]
 800601c:	f000 f80e 	bl	800603c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006020:	69f8      	ldr	r0, [r7, #28]
 8006022:	f000 f889 	bl	8006138 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006026:	2301      	movs	r3, #1
 8006028:	61bb      	str	r3, [r7, #24]
 800602a:	e002      	b.n	8006032 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800602c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006030:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006032:	69bb      	ldr	r3, [r7, #24]
	}
 8006034:	4618      	mov	r0, r3
 8006036:	3720      	adds	r7, #32
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}

0800603c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b088      	sub	sp, #32
 8006040:	af00      	add	r7, sp, #0
 8006042:	60f8      	str	r0, [r7, #12]
 8006044:	60b9      	str	r1, [r7, #8]
 8006046:	607a      	str	r2, [r7, #4]
 8006048:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800604a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800604c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006054:	3b01      	subs	r3, #1
 8006056:	009b      	lsls	r3, r3, #2
 8006058:	4413      	add	r3, r2
 800605a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800605c:	69bb      	ldr	r3, [r7, #24]
 800605e:	f023 0307 	bic.w	r3, r3, #7
 8006062:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006064:	69bb      	ldr	r3, [r7, #24]
 8006066:	f003 0307 	and.w	r3, r3, #7
 800606a:	2b00      	cmp	r3, #0
 800606c:	d009      	beq.n	8006082 <prvInitialiseNewTask+0x46>
 800606e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006072:	f383 8811 	msr	BASEPRI, r3
 8006076:	f3bf 8f6f 	isb	sy
 800607a:	f3bf 8f4f 	dsb	sy
 800607e:	617b      	str	r3, [r7, #20]
 8006080:	e7fe      	b.n	8006080 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006082:	2300      	movs	r3, #0
 8006084:	61fb      	str	r3, [r7, #28]
 8006086:	e012      	b.n	80060ae <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006088:	68ba      	ldr	r2, [r7, #8]
 800608a:	69fb      	ldr	r3, [r7, #28]
 800608c:	4413      	add	r3, r2
 800608e:	7819      	ldrb	r1, [r3, #0]
 8006090:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006092:	69fb      	ldr	r3, [r7, #28]
 8006094:	4413      	add	r3, r2
 8006096:	3334      	adds	r3, #52	; 0x34
 8006098:	460a      	mov	r2, r1
 800609a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800609c:	68ba      	ldr	r2, [r7, #8]
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	4413      	add	r3, r2
 80060a2:	781b      	ldrb	r3, [r3, #0]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d006      	beq.n	80060b6 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80060a8:	69fb      	ldr	r3, [r7, #28]
 80060aa:	3301      	adds	r3, #1
 80060ac:	61fb      	str	r3, [r7, #28]
 80060ae:	69fb      	ldr	r3, [r7, #28]
 80060b0:	2b0f      	cmp	r3, #15
 80060b2:	d9e9      	bls.n	8006088 <prvInitialiseNewTask+0x4c>
 80060b4:	e000      	b.n	80060b8 <prvInitialiseNewTask+0x7c>
		{
			break;
 80060b6:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80060b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060ba:	2200      	movs	r2, #0
 80060bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80060c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060c2:	2b06      	cmp	r3, #6
 80060c4:	d901      	bls.n	80060ca <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80060c6:	2306      	movs	r3, #6
 80060c8:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80060ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80060ce:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80060d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80060d4:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80060d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060d8:	2200      	movs	r2, #0
 80060da:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80060dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060de:	3304      	adds	r3, #4
 80060e0:	4618      	mov	r0, r3
 80060e2:	f7ff f9ac 	bl	800543e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80060e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060e8:	3318      	adds	r3, #24
 80060ea:	4618      	mov	r0, r3
 80060ec:	f7ff f9a7 	bl	800543e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80060f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060f4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060f8:	f1c3 0207 	rsb	r2, r3, #7
 80060fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060fe:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006102:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006104:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006108:	2200      	movs	r2, #0
 800610a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800610c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800610e:	2200      	movs	r2, #0
 8006110:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006114:	683a      	ldr	r2, [r7, #0]
 8006116:	68f9      	ldr	r1, [r7, #12]
 8006118:	69b8      	ldr	r0, [r7, #24]
 800611a:	f001 f96b 	bl	80073f4 <pxPortInitialiseStack>
 800611e:	4602      	mov	r2, r0
 8006120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006122:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8006124:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006126:	2b00      	cmp	r3, #0
 8006128:	d002      	beq.n	8006130 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800612a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800612c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800612e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006130:	bf00      	nop
 8006132:	3720      	adds	r7, #32
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}

08006138 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b082      	sub	sp, #8
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006140:	f001 fa42 	bl	80075c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006144:	4b2a      	ldr	r3, [pc, #168]	; (80061f0 <prvAddNewTaskToReadyList+0xb8>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	3301      	adds	r3, #1
 800614a:	4a29      	ldr	r2, [pc, #164]	; (80061f0 <prvAddNewTaskToReadyList+0xb8>)
 800614c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800614e:	4b29      	ldr	r3, [pc, #164]	; (80061f4 <prvAddNewTaskToReadyList+0xbc>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d109      	bne.n	800616a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006156:	4a27      	ldr	r2, [pc, #156]	; (80061f4 <prvAddNewTaskToReadyList+0xbc>)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800615c:	4b24      	ldr	r3, [pc, #144]	; (80061f0 <prvAddNewTaskToReadyList+0xb8>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	2b01      	cmp	r3, #1
 8006162:	d110      	bne.n	8006186 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006164:	f000 fc02 	bl	800696c <prvInitialiseTaskLists>
 8006168:	e00d      	b.n	8006186 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800616a:	4b23      	ldr	r3, [pc, #140]	; (80061f8 <prvAddNewTaskToReadyList+0xc0>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d109      	bne.n	8006186 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006172:	4b20      	ldr	r3, [pc, #128]	; (80061f4 <prvAddNewTaskToReadyList+0xbc>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800617c:	429a      	cmp	r2, r3
 800617e:	d802      	bhi.n	8006186 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006180:	4a1c      	ldr	r2, [pc, #112]	; (80061f4 <prvAddNewTaskToReadyList+0xbc>)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006186:	4b1d      	ldr	r3, [pc, #116]	; (80061fc <prvAddNewTaskToReadyList+0xc4>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	3301      	adds	r3, #1
 800618c:	4a1b      	ldr	r2, [pc, #108]	; (80061fc <prvAddNewTaskToReadyList+0xc4>)
 800618e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006194:	2201      	movs	r2, #1
 8006196:	409a      	lsls	r2, r3
 8006198:	4b19      	ldr	r3, [pc, #100]	; (8006200 <prvAddNewTaskToReadyList+0xc8>)
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4313      	orrs	r3, r2
 800619e:	4a18      	ldr	r2, [pc, #96]	; (8006200 <prvAddNewTaskToReadyList+0xc8>)
 80061a0:	6013      	str	r3, [r2, #0]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061a6:	4613      	mov	r3, r2
 80061a8:	009b      	lsls	r3, r3, #2
 80061aa:	4413      	add	r3, r2
 80061ac:	009b      	lsls	r3, r3, #2
 80061ae:	4a15      	ldr	r2, [pc, #84]	; (8006204 <prvAddNewTaskToReadyList+0xcc>)
 80061b0:	441a      	add	r2, r3
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	3304      	adds	r3, #4
 80061b6:	4619      	mov	r1, r3
 80061b8:	4610      	mov	r0, r2
 80061ba:	f7ff f94c 	bl	8005456 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80061be:	f001 fa31 	bl	8007624 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80061c2:	4b0d      	ldr	r3, [pc, #52]	; (80061f8 <prvAddNewTaskToReadyList+0xc0>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d00e      	beq.n	80061e8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80061ca:	4b0a      	ldr	r3, [pc, #40]	; (80061f4 <prvAddNewTaskToReadyList+0xbc>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061d4:	429a      	cmp	r2, r3
 80061d6:	d207      	bcs.n	80061e8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80061d8:	4b0b      	ldr	r3, [pc, #44]	; (8006208 <prvAddNewTaskToReadyList+0xd0>)
 80061da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061de:	601a      	str	r2, [r3, #0]
 80061e0:	f3bf 8f4f 	dsb	sy
 80061e4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80061e8:	bf00      	nop
 80061ea:	3708      	adds	r7, #8
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}
 80061f0:	2000086c 	.word	0x2000086c
 80061f4:	2000076c 	.word	0x2000076c
 80061f8:	20000878 	.word	0x20000878
 80061fc:	20000888 	.word	0x20000888
 8006200:	20000874 	.word	0x20000874
 8006204:	20000770 	.word	0x20000770
 8006208:	e000ed04 	.word	0xe000ed04

0800620c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800620c:	b580      	push	{r7, lr}
 800620e:	b084      	sub	sp, #16
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006214:	2300      	movs	r3, #0
 8006216:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d016      	beq.n	800624c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800621e:	4b13      	ldr	r3, [pc, #76]	; (800626c <vTaskDelay+0x60>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d009      	beq.n	800623a <vTaskDelay+0x2e>
 8006226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800622a:	f383 8811 	msr	BASEPRI, r3
 800622e:	f3bf 8f6f 	isb	sy
 8006232:	f3bf 8f4f 	dsb	sy
 8006236:	60bb      	str	r3, [r7, #8]
 8006238:	e7fe      	b.n	8006238 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800623a:	f000 f87f 	bl	800633c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800623e:	2100      	movs	r1, #0
 8006240:	6878      	ldr	r0, [r7, #4]
 8006242:	f000 fcf3 	bl	8006c2c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006246:	f000 f887 	bl	8006358 <xTaskResumeAll>
 800624a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d107      	bne.n	8006262 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8006252:	4b07      	ldr	r3, [pc, #28]	; (8006270 <vTaskDelay+0x64>)
 8006254:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006258:	601a      	str	r2, [r3, #0]
 800625a:	f3bf 8f4f 	dsb	sy
 800625e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006262:	bf00      	nop
 8006264:	3710      	adds	r7, #16
 8006266:	46bd      	mov	sp, r7
 8006268:	bd80      	pop	{r7, pc}
 800626a:	bf00      	nop
 800626c:	20000894 	.word	0x20000894
 8006270:	e000ed04 	.word	0xe000ed04

08006274 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b08a      	sub	sp, #40	; 0x28
 8006278:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800627a:	2300      	movs	r3, #0
 800627c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800627e:	2300      	movs	r3, #0
 8006280:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006282:	463a      	mov	r2, r7
 8006284:	1d39      	adds	r1, r7, #4
 8006286:	f107 0308 	add.w	r3, r7, #8
 800628a:	4618      	mov	r0, r3
 800628c:	f7f9 ff60 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006290:	6839      	ldr	r1, [r7, #0]
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	68ba      	ldr	r2, [r7, #8]
 8006296:	9202      	str	r2, [sp, #8]
 8006298:	9301      	str	r3, [sp, #4]
 800629a:	2300      	movs	r3, #0
 800629c:	9300      	str	r3, [sp, #0]
 800629e:	2300      	movs	r3, #0
 80062a0:	460a      	mov	r2, r1
 80062a2:	4920      	ldr	r1, [pc, #128]	; (8006324 <vTaskStartScheduler+0xb0>)
 80062a4:	4820      	ldr	r0, [pc, #128]	; (8006328 <vTaskStartScheduler+0xb4>)
 80062a6:	f7ff fe2b 	bl	8005f00 <xTaskCreateStatic>
 80062aa:	4602      	mov	r2, r0
 80062ac:	4b1f      	ldr	r3, [pc, #124]	; (800632c <vTaskStartScheduler+0xb8>)
 80062ae:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80062b0:	4b1e      	ldr	r3, [pc, #120]	; (800632c <vTaskStartScheduler+0xb8>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d002      	beq.n	80062be <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80062b8:	2301      	movs	r3, #1
 80062ba:	617b      	str	r3, [r7, #20]
 80062bc:	e001      	b.n	80062c2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80062be:	2300      	movs	r3, #0
 80062c0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	2b01      	cmp	r3, #1
 80062c6:	d102      	bne.n	80062ce <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80062c8:	f000 fd16 	bl	8006cf8 <xTimerCreateTimerTask>
 80062cc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	2b01      	cmp	r3, #1
 80062d2:	d115      	bne.n	8006300 <vTaskStartScheduler+0x8c>
 80062d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062d8:	f383 8811 	msr	BASEPRI, r3
 80062dc:	f3bf 8f6f 	isb	sy
 80062e0:	f3bf 8f4f 	dsb	sy
 80062e4:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80062e6:	4b12      	ldr	r3, [pc, #72]	; (8006330 <vTaskStartScheduler+0xbc>)
 80062e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80062ec:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80062ee:	4b11      	ldr	r3, [pc, #68]	; (8006334 <vTaskStartScheduler+0xc0>)
 80062f0:	2201      	movs	r2, #1
 80062f2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80062f4:	4b10      	ldr	r3, [pc, #64]	; (8006338 <vTaskStartScheduler+0xc4>)
 80062f6:	2200      	movs	r2, #0
 80062f8:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80062fa:	f001 f8f5 	bl	80074e8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80062fe:	e00d      	b.n	800631c <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006306:	d109      	bne.n	800631c <vTaskStartScheduler+0xa8>
 8006308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800630c:	f383 8811 	msr	BASEPRI, r3
 8006310:	f3bf 8f6f 	isb	sy
 8006314:	f3bf 8f4f 	dsb	sy
 8006318:	60fb      	str	r3, [r7, #12]
 800631a:	e7fe      	b.n	800631a <vTaskStartScheduler+0xa6>
}
 800631c:	bf00      	nop
 800631e:	3718      	adds	r7, #24
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}
 8006324:	080084d4 	.word	0x080084d4
 8006328:	0800693d 	.word	0x0800693d
 800632c:	20000890 	.word	0x20000890
 8006330:	2000088c 	.word	0x2000088c
 8006334:	20000878 	.word	0x20000878
 8006338:	20000870 	.word	0x20000870

0800633c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800633c:	b480      	push	{r7}
 800633e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006340:	4b04      	ldr	r3, [pc, #16]	; (8006354 <vTaskSuspendAll+0x18>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	3301      	adds	r3, #1
 8006346:	4a03      	ldr	r2, [pc, #12]	; (8006354 <vTaskSuspendAll+0x18>)
 8006348:	6013      	str	r3, [r2, #0]
}
 800634a:	bf00      	nop
 800634c:	46bd      	mov	sp, r7
 800634e:	bc80      	pop	{r7}
 8006350:	4770      	bx	lr
 8006352:	bf00      	nop
 8006354:	20000894 	.word	0x20000894

08006358 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b084      	sub	sp, #16
 800635c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800635e:	2300      	movs	r3, #0
 8006360:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006362:	2300      	movs	r3, #0
 8006364:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006366:	4b41      	ldr	r3, [pc, #260]	; (800646c <xTaskResumeAll+0x114>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d109      	bne.n	8006382 <xTaskResumeAll+0x2a>
 800636e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006372:	f383 8811 	msr	BASEPRI, r3
 8006376:	f3bf 8f6f 	isb	sy
 800637a:	f3bf 8f4f 	dsb	sy
 800637e:	603b      	str	r3, [r7, #0]
 8006380:	e7fe      	b.n	8006380 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006382:	f001 f921 	bl	80075c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006386:	4b39      	ldr	r3, [pc, #228]	; (800646c <xTaskResumeAll+0x114>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	3b01      	subs	r3, #1
 800638c:	4a37      	ldr	r2, [pc, #220]	; (800646c <xTaskResumeAll+0x114>)
 800638e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006390:	4b36      	ldr	r3, [pc, #216]	; (800646c <xTaskResumeAll+0x114>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d161      	bne.n	800645c <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006398:	4b35      	ldr	r3, [pc, #212]	; (8006470 <xTaskResumeAll+0x118>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d05d      	beq.n	800645c <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80063a0:	e02e      	b.n	8006400 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80063a2:	4b34      	ldr	r3, [pc, #208]	; (8006474 <xTaskResumeAll+0x11c>)
 80063a4:	68db      	ldr	r3, [r3, #12]
 80063a6:	68db      	ldr	r3, [r3, #12]
 80063a8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	3318      	adds	r3, #24
 80063ae:	4618      	mov	r0, r3
 80063b0:	f7ff f8ac 	bl	800550c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	3304      	adds	r3, #4
 80063b8:	4618      	mov	r0, r3
 80063ba:	f7ff f8a7 	bl	800550c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063c2:	2201      	movs	r2, #1
 80063c4:	409a      	lsls	r2, r3
 80063c6:	4b2c      	ldr	r3, [pc, #176]	; (8006478 <xTaskResumeAll+0x120>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4313      	orrs	r3, r2
 80063cc:	4a2a      	ldr	r2, [pc, #168]	; (8006478 <xTaskResumeAll+0x120>)
 80063ce:	6013      	str	r3, [r2, #0]
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063d4:	4613      	mov	r3, r2
 80063d6:	009b      	lsls	r3, r3, #2
 80063d8:	4413      	add	r3, r2
 80063da:	009b      	lsls	r3, r3, #2
 80063dc:	4a27      	ldr	r2, [pc, #156]	; (800647c <xTaskResumeAll+0x124>)
 80063de:	441a      	add	r2, r3
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	3304      	adds	r3, #4
 80063e4:	4619      	mov	r1, r3
 80063e6:	4610      	mov	r0, r2
 80063e8:	f7ff f835 	bl	8005456 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063f0:	4b23      	ldr	r3, [pc, #140]	; (8006480 <xTaskResumeAll+0x128>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063f6:	429a      	cmp	r2, r3
 80063f8:	d302      	bcc.n	8006400 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 80063fa:	4b22      	ldr	r3, [pc, #136]	; (8006484 <xTaskResumeAll+0x12c>)
 80063fc:	2201      	movs	r2, #1
 80063fe:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006400:	4b1c      	ldr	r3, [pc, #112]	; (8006474 <xTaskResumeAll+0x11c>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d1cc      	bne.n	80063a2 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d001      	beq.n	8006412 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800640e:	f000 fb47 	bl	8006aa0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006412:	4b1d      	ldr	r3, [pc, #116]	; (8006488 <xTaskResumeAll+0x130>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d010      	beq.n	8006440 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800641e:	f000 f845 	bl	80064ac <xTaskIncrementTick>
 8006422:	4603      	mov	r3, r0
 8006424:	2b00      	cmp	r3, #0
 8006426:	d002      	beq.n	800642e <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8006428:	4b16      	ldr	r3, [pc, #88]	; (8006484 <xTaskResumeAll+0x12c>)
 800642a:	2201      	movs	r2, #1
 800642c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	3b01      	subs	r3, #1
 8006432:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d1f1      	bne.n	800641e <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800643a:	4b13      	ldr	r3, [pc, #76]	; (8006488 <xTaskResumeAll+0x130>)
 800643c:	2200      	movs	r2, #0
 800643e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006440:	4b10      	ldr	r3, [pc, #64]	; (8006484 <xTaskResumeAll+0x12c>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d009      	beq.n	800645c <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006448:	2301      	movs	r3, #1
 800644a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800644c:	4b0f      	ldr	r3, [pc, #60]	; (800648c <xTaskResumeAll+0x134>)
 800644e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006452:	601a      	str	r2, [r3, #0]
 8006454:	f3bf 8f4f 	dsb	sy
 8006458:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800645c:	f001 f8e2 	bl	8007624 <vPortExitCritical>

	return xAlreadyYielded;
 8006460:	68bb      	ldr	r3, [r7, #8]
}
 8006462:	4618      	mov	r0, r3
 8006464:	3710      	adds	r7, #16
 8006466:	46bd      	mov	sp, r7
 8006468:	bd80      	pop	{r7, pc}
 800646a:	bf00      	nop
 800646c:	20000894 	.word	0x20000894
 8006470:	2000086c 	.word	0x2000086c
 8006474:	2000082c 	.word	0x2000082c
 8006478:	20000874 	.word	0x20000874
 800647c:	20000770 	.word	0x20000770
 8006480:	2000076c 	.word	0x2000076c
 8006484:	20000880 	.word	0x20000880
 8006488:	2000087c 	.word	0x2000087c
 800648c:	e000ed04 	.word	0xe000ed04

08006490 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006490:	b480      	push	{r7}
 8006492:	b083      	sub	sp, #12
 8006494:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006496:	4b04      	ldr	r3, [pc, #16]	; (80064a8 <xTaskGetTickCount+0x18>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800649c:	687b      	ldr	r3, [r7, #4]
}
 800649e:	4618      	mov	r0, r3
 80064a0:	370c      	adds	r7, #12
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bc80      	pop	{r7}
 80064a6:	4770      	bx	lr
 80064a8:	20000870 	.word	0x20000870

080064ac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b086      	sub	sp, #24
 80064b0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80064b2:	2300      	movs	r3, #0
 80064b4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80064b6:	4b50      	ldr	r3, [pc, #320]	; (80065f8 <xTaskIncrementTick+0x14c>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	f040 808c 	bne.w	80065d8 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80064c0:	4b4e      	ldr	r3, [pc, #312]	; (80065fc <xTaskIncrementTick+0x150>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	3301      	adds	r3, #1
 80064c6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80064c8:	4a4c      	ldr	r2, [pc, #304]	; (80065fc <xTaskIncrementTick+0x150>)
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d11f      	bne.n	8006514 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80064d4:	4b4a      	ldr	r3, [pc, #296]	; (8006600 <xTaskIncrementTick+0x154>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d009      	beq.n	80064f2 <xTaskIncrementTick+0x46>
 80064de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064e2:	f383 8811 	msr	BASEPRI, r3
 80064e6:	f3bf 8f6f 	isb	sy
 80064ea:	f3bf 8f4f 	dsb	sy
 80064ee:	603b      	str	r3, [r7, #0]
 80064f0:	e7fe      	b.n	80064f0 <xTaskIncrementTick+0x44>
 80064f2:	4b43      	ldr	r3, [pc, #268]	; (8006600 <xTaskIncrementTick+0x154>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	60fb      	str	r3, [r7, #12]
 80064f8:	4b42      	ldr	r3, [pc, #264]	; (8006604 <xTaskIncrementTick+0x158>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4a40      	ldr	r2, [pc, #256]	; (8006600 <xTaskIncrementTick+0x154>)
 80064fe:	6013      	str	r3, [r2, #0]
 8006500:	4a40      	ldr	r2, [pc, #256]	; (8006604 <xTaskIncrementTick+0x158>)
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	6013      	str	r3, [r2, #0]
 8006506:	4b40      	ldr	r3, [pc, #256]	; (8006608 <xTaskIncrementTick+0x15c>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	3301      	adds	r3, #1
 800650c:	4a3e      	ldr	r2, [pc, #248]	; (8006608 <xTaskIncrementTick+0x15c>)
 800650e:	6013      	str	r3, [r2, #0]
 8006510:	f000 fac6 	bl	8006aa0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006514:	4b3d      	ldr	r3, [pc, #244]	; (800660c <xTaskIncrementTick+0x160>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	693a      	ldr	r2, [r7, #16]
 800651a:	429a      	cmp	r2, r3
 800651c:	d34d      	bcc.n	80065ba <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800651e:	4b38      	ldr	r3, [pc, #224]	; (8006600 <xTaskIncrementTick+0x154>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d101      	bne.n	800652c <xTaskIncrementTick+0x80>
 8006528:	2301      	movs	r3, #1
 800652a:	e000      	b.n	800652e <xTaskIncrementTick+0x82>
 800652c:	2300      	movs	r3, #0
 800652e:	2b00      	cmp	r3, #0
 8006530:	d004      	beq.n	800653c <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006532:	4b36      	ldr	r3, [pc, #216]	; (800660c <xTaskIncrementTick+0x160>)
 8006534:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006538:	601a      	str	r2, [r3, #0]
					break;
 800653a:	e03e      	b.n	80065ba <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800653c:	4b30      	ldr	r3, [pc, #192]	; (8006600 <xTaskIncrementTick+0x154>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	68db      	ldr	r3, [r3, #12]
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800654c:	693a      	ldr	r2, [r7, #16]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	429a      	cmp	r2, r3
 8006552:	d203      	bcs.n	800655c <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006554:	4a2d      	ldr	r2, [pc, #180]	; (800660c <xTaskIncrementTick+0x160>)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6013      	str	r3, [r2, #0]
						break;
 800655a:	e02e      	b.n	80065ba <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	3304      	adds	r3, #4
 8006560:	4618      	mov	r0, r3
 8006562:	f7fe ffd3 	bl	800550c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800656a:	2b00      	cmp	r3, #0
 800656c:	d004      	beq.n	8006578 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	3318      	adds	r3, #24
 8006572:	4618      	mov	r0, r3
 8006574:	f7fe ffca 	bl	800550c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800657c:	2201      	movs	r2, #1
 800657e:	409a      	lsls	r2, r3
 8006580:	4b23      	ldr	r3, [pc, #140]	; (8006610 <xTaskIncrementTick+0x164>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4313      	orrs	r3, r2
 8006586:	4a22      	ldr	r2, [pc, #136]	; (8006610 <xTaskIncrementTick+0x164>)
 8006588:	6013      	str	r3, [r2, #0]
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800658e:	4613      	mov	r3, r2
 8006590:	009b      	lsls	r3, r3, #2
 8006592:	4413      	add	r3, r2
 8006594:	009b      	lsls	r3, r3, #2
 8006596:	4a1f      	ldr	r2, [pc, #124]	; (8006614 <xTaskIncrementTick+0x168>)
 8006598:	441a      	add	r2, r3
 800659a:	68bb      	ldr	r3, [r7, #8]
 800659c:	3304      	adds	r3, #4
 800659e:	4619      	mov	r1, r3
 80065a0:	4610      	mov	r0, r2
 80065a2:	f7fe ff58 	bl	8005456 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065aa:	4b1b      	ldr	r3, [pc, #108]	; (8006618 <xTaskIncrementTick+0x16c>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d3b4      	bcc.n	800651e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80065b4:	2301      	movs	r3, #1
 80065b6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80065b8:	e7b1      	b.n	800651e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80065ba:	4b17      	ldr	r3, [pc, #92]	; (8006618 <xTaskIncrementTick+0x16c>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065c0:	4914      	ldr	r1, [pc, #80]	; (8006614 <xTaskIncrementTick+0x168>)
 80065c2:	4613      	mov	r3, r2
 80065c4:	009b      	lsls	r3, r3, #2
 80065c6:	4413      	add	r3, r2
 80065c8:	009b      	lsls	r3, r3, #2
 80065ca:	440b      	add	r3, r1
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	d907      	bls.n	80065e2 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 80065d2:	2301      	movs	r3, #1
 80065d4:	617b      	str	r3, [r7, #20]
 80065d6:	e004      	b.n	80065e2 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80065d8:	4b10      	ldr	r3, [pc, #64]	; (800661c <xTaskIncrementTick+0x170>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	3301      	adds	r3, #1
 80065de:	4a0f      	ldr	r2, [pc, #60]	; (800661c <xTaskIncrementTick+0x170>)
 80065e0:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80065e2:	4b0f      	ldr	r3, [pc, #60]	; (8006620 <xTaskIncrementTick+0x174>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d001      	beq.n	80065ee <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 80065ea:	2301      	movs	r3, #1
 80065ec:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80065ee:	697b      	ldr	r3, [r7, #20]
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3718      	adds	r7, #24
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}
 80065f8:	20000894 	.word	0x20000894
 80065fc:	20000870 	.word	0x20000870
 8006600:	20000824 	.word	0x20000824
 8006604:	20000828 	.word	0x20000828
 8006608:	20000884 	.word	0x20000884
 800660c:	2000088c 	.word	0x2000088c
 8006610:	20000874 	.word	0x20000874
 8006614:	20000770 	.word	0x20000770
 8006618:	2000076c 	.word	0x2000076c
 800661c:	2000087c 	.word	0x2000087c
 8006620:	20000880 	.word	0x20000880

08006624 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006624:	b480      	push	{r7}
 8006626:	b087      	sub	sp, #28
 8006628:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800662a:	4b26      	ldr	r3, [pc, #152]	; (80066c4 <vTaskSwitchContext+0xa0>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d003      	beq.n	800663a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006632:	4b25      	ldr	r3, [pc, #148]	; (80066c8 <vTaskSwitchContext+0xa4>)
 8006634:	2201      	movs	r2, #1
 8006636:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006638:	e03e      	b.n	80066b8 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800663a:	4b23      	ldr	r3, [pc, #140]	; (80066c8 <vTaskSwitchContext+0xa4>)
 800663c:	2200      	movs	r2, #0
 800663e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8006640:	4b22      	ldr	r3, [pc, #136]	; (80066cc <vTaskSwitchContext+0xa8>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	fab3 f383 	clz	r3, r3
 800664c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800664e:	7afb      	ldrb	r3, [r7, #11]
 8006650:	f1c3 031f 	rsb	r3, r3, #31
 8006654:	617b      	str	r3, [r7, #20]
 8006656:	491e      	ldr	r1, [pc, #120]	; (80066d0 <vTaskSwitchContext+0xac>)
 8006658:	697a      	ldr	r2, [r7, #20]
 800665a:	4613      	mov	r3, r2
 800665c:	009b      	lsls	r3, r3, #2
 800665e:	4413      	add	r3, r2
 8006660:	009b      	lsls	r3, r3, #2
 8006662:	440b      	add	r3, r1
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d109      	bne.n	800667e <vTaskSwitchContext+0x5a>
	__asm volatile
 800666a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800666e:	f383 8811 	msr	BASEPRI, r3
 8006672:	f3bf 8f6f 	isb	sy
 8006676:	f3bf 8f4f 	dsb	sy
 800667a:	607b      	str	r3, [r7, #4]
 800667c:	e7fe      	b.n	800667c <vTaskSwitchContext+0x58>
 800667e:	697a      	ldr	r2, [r7, #20]
 8006680:	4613      	mov	r3, r2
 8006682:	009b      	lsls	r3, r3, #2
 8006684:	4413      	add	r3, r2
 8006686:	009b      	lsls	r3, r3, #2
 8006688:	4a11      	ldr	r2, [pc, #68]	; (80066d0 <vTaskSwitchContext+0xac>)
 800668a:	4413      	add	r3, r2
 800668c:	613b      	str	r3, [r7, #16]
 800668e:	693b      	ldr	r3, [r7, #16]
 8006690:	685b      	ldr	r3, [r3, #4]
 8006692:	685a      	ldr	r2, [r3, #4]
 8006694:	693b      	ldr	r3, [r7, #16]
 8006696:	605a      	str	r2, [r3, #4]
 8006698:	693b      	ldr	r3, [r7, #16]
 800669a:	685a      	ldr	r2, [r3, #4]
 800669c:	693b      	ldr	r3, [r7, #16]
 800669e:	3308      	adds	r3, #8
 80066a0:	429a      	cmp	r2, r3
 80066a2:	d104      	bne.n	80066ae <vTaskSwitchContext+0x8a>
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	685b      	ldr	r3, [r3, #4]
 80066a8:	685a      	ldr	r2, [r3, #4]
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	605a      	str	r2, [r3, #4]
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	685b      	ldr	r3, [r3, #4]
 80066b2:	68db      	ldr	r3, [r3, #12]
 80066b4:	4a07      	ldr	r2, [pc, #28]	; (80066d4 <vTaskSwitchContext+0xb0>)
 80066b6:	6013      	str	r3, [r2, #0]
}
 80066b8:	bf00      	nop
 80066ba:	371c      	adds	r7, #28
 80066bc:	46bd      	mov	sp, r7
 80066be:	bc80      	pop	{r7}
 80066c0:	4770      	bx	lr
 80066c2:	bf00      	nop
 80066c4:	20000894 	.word	0x20000894
 80066c8:	20000880 	.word	0x20000880
 80066cc:	20000874 	.word	0x20000874
 80066d0:	20000770 	.word	0x20000770
 80066d4:	2000076c 	.word	0x2000076c

080066d8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b084      	sub	sp, #16
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
 80066e0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d109      	bne.n	80066fc <vTaskPlaceOnEventList+0x24>
 80066e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066ec:	f383 8811 	msr	BASEPRI, r3
 80066f0:	f3bf 8f6f 	isb	sy
 80066f4:	f3bf 8f4f 	dsb	sy
 80066f8:	60fb      	str	r3, [r7, #12]
 80066fa:	e7fe      	b.n	80066fa <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80066fc:	4b07      	ldr	r3, [pc, #28]	; (800671c <vTaskPlaceOnEventList+0x44>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	3318      	adds	r3, #24
 8006702:	4619      	mov	r1, r3
 8006704:	6878      	ldr	r0, [r7, #4]
 8006706:	f7fe fec9 	bl	800549c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800670a:	2101      	movs	r1, #1
 800670c:	6838      	ldr	r0, [r7, #0]
 800670e:	f000 fa8d 	bl	8006c2c <prvAddCurrentTaskToDelayedList>
}
 8006712:	bf00      	nop
 8006714:	3710      	adds	r7, #16
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}
 800671a:	bf00      	nop
 800671c:	2000076c 	.word	0x2000076c

08006720 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006720:	b580      	push	{r7, lr}
 8006722:	b086      	sub	sp, #24
 8006724:	af00      	add	r7, sp, #0
 8006726:	60f8      	str	r0, [r7, #12]
 8006728:	60b9      	str	r1, [r7, #8]
 800672a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d109      	bne.n	8006746 <vTaskPlaceOnEventListRestricted+0x26>
 8006732:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006736:	f383 8811 	msr	BASEPRI, r3
 800673a:	f3bf 8f6f 	isb	sy
 800673e:	f3bf 8f4f 	dsb	sy
 8006742:	617b      	str	r3, [r7, #20]
 8006744:	e7fe      	b.n	8006744 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006746:	4b0a      	ldr	r3, [pc, #40]	; (8006770 <vTaskPlaceOnEventListRestricted+0x50>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	3318      	adds	r3, #24
 800674c:	4619      	mov	r1, r3
 800674e:	68f8      	ldr	r0, [r7, #12]
 8006750:	f7fe fe81 	bl	8005456 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d002      	beq.n	8006760 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800675a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800675e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006760:	6879      	ldr	r1, [r7, #4]
 8006762:	68b8      	ldr	r0, [r7, #8]
 8006764:	f000 fa62 	bl	8006c2c <prvAddCurrentTaskToDelayedList>
	}
 8006768:	bf00      	nop
 800676a:	3718      	adds	r7, #24
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}
 8006770:	2000076c 	.word	0x2000076c

08006774 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b086      	sub	sp, #24
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	68db      	ldr	r3, [r3, #12]
 8006780:	68db      	ldr	r3, [r3, #12]
 8006782:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006784:	693b      	ldr	r3, [r7, #16]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d109      	bne.n	800679e <xTaskRemoveFromEventList+0x2a>
 800678a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800678e:	f383 8811 	msr	BASEPRI, r3
 8006792:	f3bf 8f6f 	isb	sy
 8006796:	f3bf 8f4f 	dsb	sy
 800679a:	60fb      	str	r3, [r7, #12]
 800679c:	e7fe      	b.n	800679c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800679e:	693b      	ldr	r3, [r7, #16]
 80067a0:	3318      	adds	r3, #24
 80067a2:	4618      	mov	r0, r3
 80067a4:	f7fe feb2 	bl	800550c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80067a8:	4b1d      	ldr	r3, [pc, #116]	; (8006820 <xTaskRemoveFromEventList+0xac>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d11c      	bne.n	80067ea <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	3304      	adds	r3, #4
 80067b4:	4618      	mov	r0, r3
 80067b6:	f7fe fea9 	bl	800550c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80067ba:	693b      	ldr	r3, [r7, #16]
 80067bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067be:	2201      	movs	r2, #1
 80067c0:	409a      	lsls	r2, r3
 80067c2:	4b18      	ldr	r3, [pc, #96]	; (8006824 <xTaskRemoveFromEventList+0xb0>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4313      	orrs	r3, r2
 80067c8:	4a16      	ldr	r2, [pc, #88]	; (8006824 <xTaskRemoveFromEventList+0xb0>)
 80067ca:	6013      	str	r3, [r2, #0]
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067d0:	4613      	mov	r3, r2
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	4413      	add	r3, r2
 80067d6:	009b      	lsls	r3, r3, #2
 80067d8:	4a13      	ldr	r2, [pc, #76]	; (8006828 <xTaskRemoveFromEventList+0xb4>)
 80067da:	441a      	add	r2, r3
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	3304      	adds	r3, #4
 80067e0:	4619      	mov	r1, r3
 80067e2:	4610      	mov	r0, r2
 80067e4:	f7fe fe37 	bl	8005456 <vListInsertEnd>
 80067e8:	e005      	b.n	80067f6 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	3318      	adds	r3, #24
 80067ee:	4619      	mov	r1, r3
 80067f0:	480e      	ldr	r0, [pc, #56]	; (800682c <xTaskRemoveFromEventList+0xb8>)
 80067f2:	f7fe fe30 	bl	8005456 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80067f6:	693b      	ldr	r3, [r7, #16]
 80067f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067fa:	4b0d      	ldr	r3, [pc, #52]	; (8006830 <xTaskRemoveFromEventList+0xbc>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006800:	429a      	cmp	r2, r3
 8006802:	d905      	bls.n	8006810 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006804:	2301      	movs	r3, #1
 8006806:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006808:	4b0a      	ldr	r3, [pc, #40]	; (8006834 <xTaskRemoveFromEventList+0xc0>)
 800680a:	2201      	movs	r2, #1
 800680c:	601a      	str	r2, [r3, #0]
 800680e:	e001      	b.n	8006814 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8006810:	2300      	movs	r3, #0
 8006812:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8006814:	697b      	ldr	r3, [r7, #20]
}
 8006816:	4618      	mov	r0, r3
 8006818:	3718      	adds	r7, #24
 800681a:	46bd      	mov	sp, r7
 800681c:	bd80      	pop	{r7, pc}
 800681e:	bf00      	nop
 8006820:	20000894 	.word	0x20000894
 8006824:	20000874 	.word	0x20000874
 8006828:	20000770 	.word	0x20000770
 800682c:	2000082c 	.word	0x2000082c
 8006830:	2000076c 	.word	0x2000076c
 8006834:	20000880 	.word	0x20000880

08006838 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006838:	b480      	push	{r7}
 800683a:	b083      	sub	sp, #12
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006840:	4b06      	ldr	r3, [pc, #24]	; (800685c <vTaskInternalSetTimeOutState+0x24>)
 8006842:	681a      	ldr	r2, [r3, #0]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006848:	4b05      	ldr	r3, [pc, #20]	; (8006860 <vTaskInternalSetTimeOutState+0x28>)
 800684a:	681a      	ldr	r2, [r3, #0]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	605a      	str	r2, [r3, #4]
}
 8006850:	bf00      	nop
 8006852:	370c      	adds	r7, #12
 8006854:	46bd      	mov	sp, r7
 8006856:	bc80      	pop	{r7}
 8006858:	4770      	bx	lr
 800685a:	bf00      	nop
 800685c:	20000884 	.word	0x20000884
 8006860:	20000870 	.word	0x20000870

08006864 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b088      	sub	sp, #32
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
 800686c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d109      	bne.n	8006888 <xTaskCheckForTimeOut+0x24>
 8006874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006878:	f383 8811 	msr	BASEPRI, r3
 800687c:	f3bf 8f6f 	isb	sy
 8006880:	f3bf 8f4f 	dsb	sy
 8006884:	613b      	str	r3, [r7, #16]
 8006886:	e7fe      	b.n	8006886 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d109      	bne.n	80068a2 <xTaskCheckForTimeOut+0x3e>
 800688e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006892:	f383 8811 	msr	BASEPRI, r3
 8006896:	f3bf 8f6f 	isb	sy
 800689a:	f3bf 8f4f 	dsb	sy
 800689e:	60fb      	str	r3, [r7, #12]
 80068a0:	e7fe      	b.n	80068a0 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80068a2:	f000 fe91 	bl	80075c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80068a6:	4b1d      	ldr	r3, [pc, #116]	; (800691c <xTaskCheckForTimeOut+0xb8>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	69ba      	ldr	r2, [r7, #24]
 80068b2:	1ad3      	subs	r3, r2, r3
 80068b4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80068be:	d102      	bne.n	80068c6 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80068c0:	2300      	movs	r3, #0
 80068c2:	61fb      	str	r3, [r7, #28]
 80068c4:	e023      	b.n	800690e <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681a      	ldr	r2, [r3, #0]
 80068ca:	4b15      	ldr	r3, [pc, #84]	; (8006920 <xTaskCheckForTimeOut+0xbc>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	429a      	cmp	r2, r3
 80068d0:	d007      	beq.n	80068e2 <xTaskCheckForTimeOut+0x7e>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	69ba      	ldr	r2, [r7, #24]
 80068d8:	429a      	cmp	r2, r3
 80068da:	d302      	bcc.n	80068e2 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80068dc:	2301      	movs	r3, #1
 80068de:	61fb      	str	r3, [r7, #28]
 80068e0:	e015      	b.n	800690e <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	697a      	ldr	r2, [r7, #20]
 80068e8:	429a      	cmp	r2, r3
 80068ea:	d20b      	bcs.n	8006904 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	681a      	ldr	r2, [r3, #0]
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	1ad2      	subs	r2, r2, r3
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	f7ff ff9d 	bl	8006838 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80068fe:	2300      	movs	r3, #0
 8006900:	61fb      	str	r3, [r7, #28]
 8006902:	e004      	b.n	800690e <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	2200      	movs	r2, #0
 8006908:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800690a:	2301      	movs	r3, #1
 800690c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800690e:	f000 fe89 	bl	8007624 <vPortExitCritical>

	return xReturn;
 8006912:	69fb      	ldr	r3, [r7, #28]
}
 8006914:	4618      	mov	r0, r3
 8006916:	3720      	adds	r7, #32
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}
 800691c:	20000870 	.word	0x20000870
 8006920:	20000884 	.word	0x20000884

08006924 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006924:	b480      	push	{r7}
 8006926:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006928:	4b03      	ldr	r3, [pc, #12]	; (8006938 <vTaskMissedYield+0x14>)
 800692a:	2201      	movs	r2, #1
 800692c:	601a      	str	r2, [r3, #0]
}
 800692e:	bf00      	nop
 8006930:	46bd      	mov	sp, r7
 8006932:	bc80      	pop	{r7}
 8006934:	4770      	bx	lr
 8006936:	bf00      	nop
 8006938:	20000880 	.word	0x20000880

0800693c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b082      	sub	sp, #8
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006944:	f000 f852 	bl	80069ec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006948:	4b06      	ldr	r3, [pc, #24]	; (8006964 <prvIdleTask+0x28>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	2b01      	cmp	r3, #1
 800694e:	d9f9      	bls.n	8006944 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006950:	4b05      	ldr	r3, [pc, #20]	; (8006968 <prvIdleTask+0x2c>)
 8006952:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006956:	601a      	str	r2, [r3, #0]
 8006958:	f3bf 8f4f 	dsb	sy
 800695c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006960:	e7f0      	b.n	8006944 <prvIdleTask+0x8>
 8006962:	bf00      	nop
 8006964:	20000770 	.word	0x20000770
 8006968:	e000ed04 	.word	0xe000ed04

0800696c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b082      	sub	sp, #8
 8006970:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006972:	2300      	movs	r3, #0
 8006974:	607b      	str	r3, [r7, #4]
 8006976:	e00c      	b.n	8006992 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006978:	687a      	ldr	r2, [r7, #4]
 800697a:	4613      	mov	r3, r2
 800697c:	009b      	lsls	r3, r3, #2
 800697e:	4413      	add	r3, r2
 8006980:	009b      	lsls	r3, r3, #2
 8006982:	4a12      	ldr	r2, [pc, #72]	; (80069cc <prvInitialiseTaskLists+0x60>)
 8006984:	4413      	add	r3, r2
 8006986:	4618      	mov	r0, r3
 8006988:	f7fe fd3a 	bl	8005400 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	3301      	adds	r3, #1
 8006990:	607b      	str	r3, [r7, #4]
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2b06      	cmp	r3, #6
 8006996:	d9ef      	bls.n	8006978 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006998:	480d      	ldr	r0, [pc, #52]	; (80069d0 <prvInitialiseTaskLists+0x64>)
 800699a:	f7fe fd31 	bl	8005400 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800699e:	480d      	ldr	r0, [pc, #52]	; (80069d4 <prvInitialiseTaskLists+0x68>)
 80069a0:	f7fe fd2e 	bl	8005400 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80069a4:	480c      	ldr	r0, [pc, #48]	; (80069d8 <prvInitialiseTaskLists+0x6c>)
 80069a6:	f7fe fd2b 	bl	8005400 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80069aa:	480c      	ldr	r0, [pc, #48]	; (80069dc <prvInitialiseTaskLists+0x70>)
 80069ac:	f7fe fd28 	bl	8005400 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80069b0:	480b      	ldr	r0, [pc, #44]	; (80069e0 <prvInitialiseTaskLists+0x74>)
 80069b2:	f7fe fd25 	bl	8005400 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80069b6:	4b0b      	ldr	r3, [pc, #44]	; (80069e4 <prvInitialiseTaskLists+0x78>)
 80069b8:	4a05      	ldr	r2, [pc, #20]	; (80069d0 <prvInitialiseTaskLists+0x64>)
 80069ba:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80069bc:	4b0a      	ldr	r3, [pc, #40]	; (80069e8 <prvInitialiseTaskLists+0x7c>)
 80069be:	4a05      	ldr	r2, [pc, #20]	; (80069d4 <prvInitialiseTaskLists+0x68>)
 80069c0:	601a      	str	r2, [r3, #0]
}
 80069c2:	bf00      	nop
 80069c4:	3708      	adds	r7, #8
 80069c6:	46bd      	mov	sp, r7
 80069c8:	bd80      	pop	{r7, pc}
 80069ca:	bf00      	nop
 80069cc:	20000770 	.word	0x20000770
 80069d0:	200007fc 	.word	0x200007fc
 80069d4:	20000810 	.word	0x20000810
 80069d8:	2000082c 	.word	0x2000082c
 80069dc:	20000840 	.word	0x20000840
 80069e0:	20000858 	.word	0x20000858
 80069e4:	20000824 	.word	0x20000824
 80069e8:	20000828 	.word	0x20000828

080069ec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b082      	sub	sp, #8
 80069f0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80069f2:	e019      	b.n	8006a28 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80069f4:	f000 fde8 	bl	80075c8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80069f8:	4b0f      	ldr	r3, [pc, #60]	; (8006a38 <prvCheckTasksWaitingTermination+0x4c>)
 80069fa:	68db      	ldr	r3, [r3, #12]
 80069fc:	68db      	ldr	r3, [r3, #12]
 80069fe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	3304      	adds	r3, #4
 8006a04:	4618      	mov	r0, r3
 8006a06:	f7fe fd81 	bl	800550c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006a0a:	4b0c      	ldr	r3, [pc, #48]	; (8006a3c <prvCheckTasksWaitingTermination+0x50>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	3b01      	subs	r3, #1
 8006a10:	4a0a      	ldr	r2, [pc, #40]	; (8006a3c <prvCheckTasksWaitingTermination+0x50>)
 8006a12:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006a14:	4b0a      	ldr	r3, [pc, #40]	; (8006a40 <prvCheckTasksWaitingTermination+0x54>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	3b01      	subs	r3, #1
 8006a1a:	4a09      	ldr	r2, [pc, #36]	; (8006a40 <prvCheckTasksWaitingTermination+0x54>)
 8006a1c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006a1e:	f000 fe01 	bl	8007624 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006a22:	6878      	ldr	r0, [r7, #4]
 8006a24:	f000 f80e 	bl	8006a44 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006a28:	4b05      	ldr	r3, [pc, #20]	; (8006a40 <prvCheckTasksWaitingTermination+0x54>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d1e1      	bne.n	80069f4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006a30:	bf00      	nop
 8006a32:	3708      	adds	r7, #8
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd80      	pop	{r7, pc}
 8006a38:	20000840 	.word	0x20000840
 8006a3c:	2000086c 	.word	0x2000086c
 8006a40:	20000854 	.word	0x20000854

08006a44 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b084      	sub	sp, #16
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d108      	bne.n	8006a68 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f000 ff6c 	bl	8007938 <vPortFree>
				vPortFree( pxTCB );
 8006a60:	6878      	ldr	r0, [r7, #4]
 8006a62:	f000 ff69 	bl	8007938 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006a66:	e017      	b.n	8006a98 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006a6e:	2b01      	cmp	r3, #1
 8006a70:	d103      	bne.n	8006a7a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f000 ff60 	bl	8007938 <vPortFree>
	}
 8006a78:	e00e      	b.n	8006a98 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006a80:	2b02      	cmp	r3, #2
 8006a82:	d009      	beq.n	8006a98 <prvDeleteTCB+0x54>
 8006a84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a88:	f383 8811 	msr	BASEPRI, r3
 8006a8c:	f3bf 8f6f 	isb	sy
 8006a90:	f3bf 8f4f 	dsb	sy
 8006a94:	60fb      	str	r3, [r7, #12]
 8006a96:	e7fe      	b.n	8006a96 <prvDeleteTCB+0x52>
	}
 8006a98:	bf00      	nop
 8006a9a:	3710      	adds	r7, #16
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bd80      	pop	{r7, pc}

08006aa0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b083      	sub	sp, #12
 8006aa4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006aa6:	4b0e      	ldr	r3, [pc, #56]	; (8006ae0 <prvResetNextTaskUnblockTime+0x40>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d101      	bne.n	8006ab4 <prvResetNextTaskUnblockTime+0x14>
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	e000      	b.n	8006ab6 <prvResetNextTaskUnblockTime+0x16>
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d004      	beq.n	8006ac4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006aba:	4b0a      	ldr	r3, [pc, #40]	; (8006ae4 <prvResetNextTaskUnblockTime+0x44>)
 8006abc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006ac0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006ac2:	e008      	b.n	8006ad6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006ac4:	4b06      	ldr	r3, [pc, #24]	; (8006ae0 <prvResetNextTaskUnblockTime+0x40>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	68db      	ldr	r3, [r3, #12]
 8006aca:	68db      	ldr	r3, [r3, #12]
 8006acc:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	4a04      	ldr	r2, [pc, #16]	; (8006ae4 <prvResetNextTaskUnblockTime+0x44>)
 8006ad4:	6013      	str	r3, [r2, #0]
}
 8006ad6:	bf00      	nop
 8006ad8:	370c      	adds	r7, #12
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bc80      	pop	{r7}
 8006ade:	4770      	bx	lr
 8006ae0:	20000824 	.word	0x20000824
 8006ae4:	2000088c 	.word	0x2000088c

08006ae8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006ae8:	b480      	push	{r7}
 8006aea:	b083      	sub	sp, #12
 8006aec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006aee:	4b0b      	ldr	r3, [pc, #44]	; (8006b1c <xTaskGetSchedulerState+0x34>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d102      	bne.n	8006afc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006af6:	2301      	movs	r3, #1
 8006af8:	607b      	str	r3, [r7, #4]
 8006afa:	e008      	b.n	8006b0e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006afc:	4b08      	ldr	r3, [pc, #32]	; (8006b20 <xTaskGetSchedulerState+0x38>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d102      	bne.n	8006b0a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006b04:	2302      	movs	r3, #2
 8006b06:	607b      	str	r3, [r7, #4]
 8006b08:	e001      	b.n	8006b0e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006b0e:	687b      	ldr	r3, [r7, #4]
	}
 8006b10:	4618      	mov	r0, r3
 8006b12:	370c      	adds	r7, #12
 8006b14:	46bd      	mov	sp, r7
 8006b16:	bc80      	pop	{r7}
 8006b18:	4770      	bx	lr
 8006b1a:	bf00      	nop
 8006b1c:	20000878 	.word	0x20000878
 8006b20:	20000894 	.word	0x20000894

08006b24 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b086      	sub	sp, #24
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006b30:	2300      	movs	r3, #0
 8006b32:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d06c      	beq.n	8006c14 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006b3a:	4b39      	ldr	r3, [pc, #228]	; (8006c20 <xTaskPriorityDisinherit+0xfc>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	693a      	ldr	r2, [r7, #16]
 8006b40:	429a      	cmp	r2, r3
 8006b42:	d009      	beq.n	8006b58 <xTaskPriorityDisinherit+0x34>
 8006b44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b48:	f383 8811 	msr	BASEPRI, r3
 8006b4c:	f3bf 8f6f 	isb	sy
 8006b50:	f3bf 8f4f 	dsb	sy
 8006b54:	60fb      	str	r3, [r7, #12]
 8006b56:	e7fe      	b.n	8006b56 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d109      	bne.n	8006b74 <xTaskPriorityDisinherit+0x50>
 8006b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b64:	f383 8811 	msr	BASEPRI, r3
 8006b68:	f3bf 8f6f 	isb	sy
 8006b6c:	f3bf 8f4f 	dsb	sy
 8006b70:	60bb      	str	r3, [r7, #8]
 8006b72:	e7fe      	b.n	8006b72 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8006b74:	693b      	ldr	r3, [r7, #16]
 8006b76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b78:	1e5a      	subs	r2, r3, #1
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006b7e:	693b      	ldr	r3, [r7, #16]
 8006b80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b86:	429a      	cmp	r2, r3
 8006b88:	d044      	beq.n	8006c14 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d140      	bne.n	8006c14 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	3304      	adds	r3, #4
 8006b96:	4618      	mov	r0, r3
 8006b98:	f7fe fcb8 	bl	800550c <uxListRemove>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d115      	bne.n	8006bce <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ba6:	491f      	ldr	r1, [pc, #124]	; (8006c24 <xTaskPriorityDisinherit+0x100>)
 8006ba8:	4613      	mov	r3, r2
 8006baa:	009b      	lsls	r3, r3, #2
 8006bac:	4413      	add	r3, r2
 8006bae:	009b      	lsls	r3, r3, #2
 8006bb0:	440b      	add	r3, r1
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d10a      	bne.n	8006bce <xTaskPriorityDisinherit+0xaa>
 8006bb8:	693b      	ldr	r3, [r7, #16]
 8006bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8006bc2:	43da      	mvns	r2, r3
 8006bc4:	4b18      	ldr	r3, [pc, #96]	; (8006c28 <xTaskPriorityDisinherit+0x104>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4013      	ands	r3, r2
 8006bca:	4a17      	ldr	r2, [pc, #92]	; (8006c28 <xTaskPriorityDisinherit+0x104>)
 8006bcc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006bd2:	693b      	ldr	r3, [r7, #16]
 8006bd4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bda:	f1c3 0207 	rsb	r2, r3, #7
 8006bde:	693b      	ldr	r3, [r7, #16]
 8006be0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006be2:	693b      	ldr	r3, [r7, #16]
 8006be4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006be6:	2201      	movs	r2, #1
 8006be8:	409a      	lsls	r2, r3
 8006bea:	4b0f      	ldr	r3, [pc, #60]	; (8006c28 <xTaskPriorityDisinherit+0x104>)
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	4a0d      	ldr	r2, [pc, #52]	; (8006c28 <xTaskPriorityDisinherit+0x104>)
 8006bf2:	6013      	str	r3, [r2, #0]
 8006bf4:	693b      	ldr	r3, [r7, #16]
 8006bf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bf8:	4613      	mov	r3, r2
 8006bfa:	009b      	lsls	r3, r3, #2
 8006bfc:	4413      	add	r3, r2
 8006bfe:	009b      	lsls	r3, r3, #2
 8006c00:	4a08      	ldr	r2, [pc, #32]	; (8006c24 <xTaskPriorityDisinherit+0x100>)
 8006c02:	441a      	add	r2, r3
 8006c04:	693b      	ldr	r3, [r7, #16]
 8006c06:	3304      	adds	r3, #4
 8006c08:	4619      	mov	r1, r3
 8006c0a:	4610      	mov	r0, r2
 8006c0c:	f7fe fc23 	bl	8005456 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006c10:	2301      	movs	r3, #1
 8006c12:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006c14:	697b      	ldr	r3, [r7, #20]
	}
 8006c16:	4618      	mov	r0, r3
 8006c18:	3718      	adds	r7, #24
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	bd80      	pop	{r7, pc}
 8006c1e:	bf00      	nop
 8006c20:	2000076c 	.word	0x2000076c
 8006c24:	20000770 	.word	0x20000770
 8006c28:	20000874 	.word	0x20000874

08006c2c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b084      	sub	sp, #16
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
 8006c34:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006c36:	4b29      	ldr	r3, [pc, #164]	; (8006cdc <prvAddCurrentTaskToDelayedList+0xb0>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006c3c:	4b28      	ldr	r3, [pc, #160]	; (8006ce0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	3304      	adds	r3, #4
 8006c42:	4618      	mov	r0, r3
 8006c44:	f7fe fc62 	bl	800550c <uxListRemove>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d10b      	bne.n	8006c66 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8006c4e:	4b24      	ldr	r3, [pc, #144]	; (8006ce0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c54:	2201      	movs	r2, #1
 8006c56:	fa02 f303 	lsl.w	r3, r2, r3
 8006c5a:	43da      	mvns	r2, r3
 8006c5c:	4b21      	ldr	r3, [pc, #132]	; (8006ce4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	4013      	ands	r3, r2
 8006c62:	4a20      	ldr	r2, [pc, #128]	; (8006ce4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006c64:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006c6c:	d10a      	bne.n	8006c84 <prvAddCurrentTaskToDelayedList+0x58>
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d007      	beq.n	8006c84 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006c74:	4b1a      	ldr	r3, [pc, #104]	; (8006ce0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	3304      	adds	r3, #4
 8006c7a:	4619      	mov	r1, r3
 8006c7c:	481a      	ldr	r0, [pc, #104]	; (8006ce8 <prvAddCurrentTaskToDelayedList+0xbc>)
 8006c7e:	f7fe fbea 	bl	8005456 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006c82:	e026      	b.n	8006cd2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006c84:	68fa      	ldr	r2, [r7, #12]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	4413      	add	r3, r2
 8006c8a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006c8c:	4b14      	ldr	r3, [pc, #80]	; (8006ce0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	68ba      	ldr	r2, [r7, #8]
 8006c92:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006c94:	68ba      	ldr	r2, [r7, #8]
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	429a      	cmp	r2, r3
 8006c9a:	d209      	bcs.n	8006cb0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006c9c:	4b13      	ldr	r3, [pc, #76]	; (8006cec <prvAddCurrentTaskToDelayedList+0xc0>)
 8006c9e:	681a      	ldr	r2, [r3, #0]
 8006ca0:	4b0f      	ldr	r3, [pc, #60]	; (8006ce0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	3304      	adds	r3, #4
 8006ca6:	4619      	mov	r1, r3
 8006ca8:	4610      	mov	r0, r2
 8006caa:	f7fe fbf7 	bl	800549c <vListInsert>
}
 8006cae:	e010      	b.n	8006cd2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006cb0:	4b0f      	ldr	r3, [pc, #60]	; (8006cf0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	4b0a      	ldr	r3, [pc, #40]	; (8006ce0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	3304      	adds	r3, #4
 8006cba:	4619      	mov	r1, r3
 8006cbc:	4610      	mov	r0, r2
 8006cbe:	f7fe fbed 	bl	800549c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006cc2:	4b0c      	ldr	r3, [pc, #48]	; (8006cf4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	68ba      	ldr	r2, [r7, #8]
 8006cc8:	429a      	cmp	r2, r3
 8006cca:	d202      	bcs.n	8006cd2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006ccc:	4a09      	ldr	r2, [pc, #36]	; (8006cf4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	6013      	str	r3, [r2, #0]
}
 8006cd2:	bf00      	nop
 8006cd4:	3710      	adds	r7, #16
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}
 8006cda:	bf00      	nop
 8006cdc:	20000870 	.word	0x20000870
 8006ce0:	2000076c 	.word	0x2000076c
 8006ce4:	20000874 	.word	0x20000874
 8006ce8:	20000858 	.word	0x20000858
 8006cec:	20000828 	.word	0x20000828
 8006cf0:	20000824 	.word	0x20000824
 8006cf4:	2000088c 	.word	0x2000088c

08006cf8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b08a      	sub	sp, #40	; 0x28
 8006cfc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006d02:	f000 fb37 	bl	8007374 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006d06:	4b1c      	ldr	r3, [pc, #112]	; (8006d78 <xTimerCreateTimerTask+0x80>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d021      	beq.n	8006d52 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006d0e:	2300      	movs	r3, #0
 8006d10:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006d12:	2300      	movs	r3, #0
 8006d14:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006d16:	1d3a      	adds	r2, r7, #4
 8006d18:	f107 0108 	add.w	r1, r7, #8
 8006d1c:	f107 030c 	add.w	r3, r7, #12
 8006d20:	4618      	mov	r0, r3
 8006d22:	f7f9 fa2d 	bl	8000180 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006d26:	6879      	ldr	r1, [r7, #4]
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	68fa      	ldr	r2, [r7, #12]
 8006d2c:	9202      	str	r2, [sp, #8]
 8006d2e:	9301      	str	r3, [sp, #4]
 8006d30:	2305      	movs	r3, #5
 8006d32:	9300      	str	r3, [sp, #0]
 8006d34:	2300      	movs	r3, #0
 8006d36:	460a      	mov	r2, r1
 8006d38:	4910      	ldr	r1, [pc, #64]	; (8006d7c <xTimerCreateTimerTask+0x84>)
 8006d3a:	4811      	ldr	r0, [pc, #68]	; (8006d80 <xTimerCreateTimerTask+0x88>)
 8006d3c:	f7ff f8e0 	bl	8005f00 <xTaskCreateStatic>
 8006d40:	4602      	mov	r2, r0
 8006d42:	4b10      	ldr	r3, [pc, #64]	; (8006d84 <xTimerCreateTimerTask+0x8c>)
 8006d44:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006d46:	4b0f      	ldr	r3, [pc, #60]	; (8006d84 <xTimerCreateTimerTask+0x8c>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d001      	beq.n	8006d52 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d109      	bne.n	8006d6c <xTimerCreateTimerTask+0x74>
 8006d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d5c:	f383 8811 	msr	BASEPRI, r3
 8006d60:	f3bf 8f6f 	isb	sy
 8006d64:	f3bf 8f4f 	dsb	sy
 8006d68:	613b      	str	r3, [r7, #16]
 8006d6a:	e7fe      	b.n	8006d6a <xTimerCreateTimerTask+0x72>
	return xReturn;
 8006d6c:	697b      	ldr	r3, [r7, #20]
}
 8006d6e:	4618      	mov	r0, r3
 8006d70:	3718      	adds	r7, #24
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}
 8006d76:	bf00      	nop
 8006d78:	200008c8 	.word	0x200008c8
 8006d7c:	080084dc 	.word	0x080084dc
 8006d80:	08006fbd 	.word	0x08006fbd
 8006d84:	200008cc 	.word	0x200008cc

08006d88 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b088      	sub	sp, #32
 8006d8c:	af02      	add	r7, sp, #8
 8006d8e:	60f8      	str	r0, [r7, #12]
 8006d90:	60b9      	str	r1, [r7, #8]
 8006d92:	607a      	str	r2, [r7, #4]
 8006d94:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 8006d96:	202c      	movs	r0, #44	; 0x2c
 8006d98:	f000 fd0c 	bl	80077b4 <pvPortMalloc>
 8006d9c:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d00d      	beq.n	8006dc0 <xTimerCreate+0x38>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8006da4:	697b      	ldr	r3, [r7, #20]
 8006da6:	9301      	str	r3, [sp, #4]
 8006da8:	6a3b      	ldr	r3, [r7, #32]
 8006daa:	9300      	str	r3, [sp, #0]
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	68b9      	ldr	r1, [r7, #8]
 8006db2:	68f8      	ldr	r0, [r7, #12]
 8006db4:	f000 f844 	bl	8006e40 <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 8006dc0:	697b      	ldr	r3, [r7, #20]
	}
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	3718      	adds	r7, #24
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bd80      	pop	{r7, pc}

08006dca <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8006dca:	b580      	push	{r7, lr}
 8006dcc:	b08a      	sub	sp, #40	; 0x28
 8006dce:	af02      	add	r7, sp, #8
 8006dd0:	60f8      	str	r0, [r7, #12]
 8006dd2:	60b9      	str	r1, [r7, #8]
 8006dd4:	607a      	str	r2, [r7, #4]
 8006dd6:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8006dd8:	232c      	movs	r3, #44	; 0x2c
 8006dda:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8006ddc:	693b      	ldr	r3, [r7, #16]
 8006dde:	2b2c      	cmp	r3, #44	; 0x2c
 8006de0:	d009      	beq.n	8006df6 <xTimerCreateStatic+0x2c>
 8006de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006de6:	f383 8811 	msr	BASEPRI, r3
 8006dea:	f3bf 8f6f 	isb	sy
 8006dee:	f3bf 8f4f 	dsb	sy
 8006df2:	61bb      	str	r3, [r7, #24]
 8006df4:	e7fe      	b.n	8006df4 <xTimerCreateStatic+0x2a>
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8006df6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d109      	bne.n	8006e10 <xTimerCreateStatic+0x46>
 8006dfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e00:	f383 8811 	msr	BASEPRI, r3
 8006e04:	f3bf 8f6f 	isb	sy
 8006e08:	f3bf 8f4f 	dsb	sy
 8006e0c:	617b      	str	r3, [r7, #20]
 8006e0e:	e7fe      	b.n	8006e0e <xTimerCreateStatic+0x44>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006e10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e12:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8006e14:	69fb      	ldr	r3, [r7, #28]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d00d      	beq.n	8006e36 <xTimerCreateStatic+0x6c>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8006e1a:	69fb      	ldr	r3, [r7, #28]
 8006e1c:	9301      	str	r3, [sp, #4]
 8006e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e20:	9300      	str	r3, [sp, #0]
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	687a      	ldr	r2, [r7, #4]
 8006e26:	68b9      	ldr	r1, [r7, #8]
 8006e28:	68f8      	ldr	r0, [r7, #12]
 8006e2a:	f000 f809 	bl	8006e40 <prvInitialiseNewTimer>

			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically so note this
				timer was created statically in case it is later deleted. */
				pxNewTimer->ucStaticallyAllocated = pdTRUE;
 8006e2e:	69fb      	ldr	r3, [r7, #28]
 8006e30:	2201      	movs	r2, #1
 8006e32:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
		}

		return pxNewTimer;
 8006e36:	69fb      	ldr	r3, [r7, #28]
	}
 8006e38:	4618      	mov	r0, r3
 8006e3a:	3720      	adds	r7, #32
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	bd80      	pop	{r7, pc}

08006e40 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b086      	sub	sp, #24
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	60f8      	str	r0, [r7, #12]
 8006e48:	60b9      	str	r1, [r7, #8]
 8006e4a:	607a      	str	r2, [r7, #4]
 8006e4c:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d109      	bne.n	8006e68 <prvInitialiseNewTimer+0x28>
 8006e54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e58:	f383 8811 	msr	BASEPRI, r3
 8006e5c:	f3bf 8f6f 	isb	sy
 8006e60:	f3bf 8f4f 	dsb	sy
 8006e64:	617b      	str	r3, [r7, #20]
 8006e66:	e7fe      	b.n	8006e66 <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
 8006e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d015      	beq.n	8006e9a <prvInitialiseNewTimer+0x5a>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8006e6e:	f000 fa81 	bl	8007374 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8006e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e74:	68fa      	ldr	r2, [r7, #12]
 8006e76:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8006e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e7a:	68ba      	ldr	r2, [r7, #8]
 8006e7c:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 8006e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e80:	687a      	ldr	r2, [r7, #4]
 8006e82:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 8006e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e86:	683a      	ldr	r2, [r7, #0]
 8006e88:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8006e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e8c:	6a3a      	ldr	r2, [r7, #32]
 8006e8e:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8006e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e92:	3304      	adds	r3, #4
 8006e94:	4618      	mov	r0, r3
 8006e96:	f7fe fad2 	bl	800543e <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8006e9a:	bf00      	nop
 8006e9c:	3718      	adds	r7, #24
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}
	...

08006ea4 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b08a      	sub	sp, #40	; 0x28
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	60f8      	str	r0, [r7, #12]
 8006eac:	60b9      	str	r1, [r7, #8]
 8006eae:	607a      	str	r2, [r7, #4]
 8006eb0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d109      	bne.n	8006ed0 <xTimerGenericCommand+0x2c>
 8006ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ec0:	f383 8811 	msr	BASEPRI, r3
 8006ec4:	f3bf 8f6f 	isb	sy
 8006ec8:	f3bf 8f4f 	dsb	sy
 8006ecc:	623b      	str	r3, [r7, #32]
 8006ece:	e7fe      	b.n	8006ece <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006ed0:	4b19      	ldr	r3, [pc, #100]	; (8006f38 <xTimerGenericCommand+0x94>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d02a      	beq.n	8006f2e <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	2b05      	cmp	r3, #5
 8006ee8:	dc18      	bgt.n	8006f1c <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006eea:	f7ff fdfd 	bl	8006ae8 <xTaskGetSchedulerState>
 8006eee:	4603      	mov	r3, r0
 8006ef0:	2b02      	cmp	r3, #2
 8006ef2:	d109      	bne.n	8006f08 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006ef4:	4b10      	ldr	r3, [pc, #64]	; (8006f38 <xTimerGenericCommand+0x94>)
 8006ef6:	6818      	ldr	r0, [r3, #0]
 8006ef8:	f107 0114 	add.w	r1, r7, #20
 8006efc:	2300      	movs	r3, #0
 8006efe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f00:	f7fe fc28 	bl	8005754 <xQueueGenericSend>
 8006f04:	6278      	str	r0, [r7, #36]	; 0x24
 8006f06:	e012      	b.n	8006f2e <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006f08:	4b0b      	ldr	r3, [pc, #44]	; (8006f38 <xTimerGenericCommand+0x94>)
 8006f0a:	6818      	ldr	r0, [r3, #0]
 8006f0c:	f107 0114 	add.w	r1, r7, #20
 8006f10:	2300      	movs	r3, #0
 8006f12:	2200      	movs	r2, #0
 8006f14:	f7fe fc1e 	bl	8005754 <xQueueGenericSend>
 8006f18:	6278      	str	r0, [r7, #36]	; 0x24
 8006f1a:	e008      	b.n	8006f2e <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006f1c:	4b06      	ldr	r3, [pc, #24]	; (8006f38 <xTimerGenericCommand+0x94>)
 8006f1e:	6818      	ldr	r0, [r3, #0]
 8006f20:	f107 0114 	add.w	r1, r7, #20
 8006f24:	2300      	movs	r3, #0
 8006f26:	683a      	ldr	r2, [r7, #0]
 8006f28:	f7fe fd0e 	bl	8005948 <xQueueGenericSendFromISR>
 8006f2c:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006f30:	4618      	mov	r0, r3
 8006f32:	3728      	adds	r7, #40	; 0x28
 8006f34:	46bd      	mov	sp, r7
 8006f36:	bd80      	pop	{r7, pc}
 8006f38:	200008c8 	.word	0x200008c8

08006f3c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b088      	sub	sp, #32
 8006f40:	af02      	add	r7, sp, #8
 8006f42:	6078      	str	r0, [r7, #4]
 8006f44:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006f46:	4b1c      	ldr	r3, [pc, #112]	; (8006fb8 <prvProcessExpiredTimer+0x7c>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	68db      	ldr	r3, [r3, #12]
 8006f4c:	68db      	ldr	r3, [r3, #12]
 8006f4e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	3304      	adds	r3, #4
 8006f54:	4618      	mov	r0, r3
 8006f56:	f7fe fad9 	bl	800550c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	69db      	ldr	r3, [r3, #28]
 8006f5e:	2b01      	cmp	r3, #1
 8006f60:	d121      	bne.n	8006fa6 <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	699a      	ldr	r2, [r3, #24]
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	18d1      	adds	r1, r2, r3
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	683a      	ldr	r2, [r7, #0]
 8006f6e:	6978      	ldr	r0, [r7, #20]
 8006f70:	f000 f8c8 	bl	8007104 <prvInsertTimerInActiveList>
 8006f74:	4603      	mov	r3, r0
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d015      	beq.n	8006fa6 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	9300      	str	r3, [sp, #0]
 8006f7e:	2300      	movs	r3, #0
 8006f80:	687a      	ldr	r2, [r7, #4]
 8006f82:	2100      	movs	r1, #0
 8006f84:	6978      	ldr	r0, [r7, #20]
 8006f86:	f7ff ff8d 	bl	8006ea4 <xTimerGenericCommand>
 8006f8a:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006f8c:	693b      	ldr	r3, [r7, #16]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d109      	bne.n	8006fa6 <prvProcessExpiredTimer+0x6a>
 8006f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f96:	f383 8811 	msr	BASEPRI, r3
 8006f9a:	f3bf 8f6f 	isb	sy
 8006f9e:	f3bf 8f4f 	dsb	sy
 8006fa2:	60fb      	str	r3, [r7, #12]
 8006fa4:	e7fe      	b.n	8006fa4 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006faa:	6978      	ldr	r0, [r7, #20]
 8006fac:	4798      	blx	r3
}
 8006fae:	bf00      	nop
 8006fb0:	3718      	adds	r7, #24
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}
 8006fb6:	bf00      	nop
 8006fb8:	200008c0 	.word	0x200008c0

08006fbc <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b084      	sub	sp, #16
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006fc4:	f107 0308 	add.w	r3, r7, #8
 8006fc8:	4618      	mov	r0, r3
 8006fca:	f000 f857 	bl	800707c <prvGetNextExpireTime>
 8006fce:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	4619      	mov	r1, r3
 8006fd4:	68f8      	ldr	r0, [r7, #12]
 8006fd6:	f000 f803 	bl	8006fe0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006fda:	f000 f8d5 	bl	8007188 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006fde:	e7f1      	b.n	8006fc4 <prvTimerTask+0x8>

08006fe0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b084      	sub	sp, #16
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
 8006fe8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006fea:	f7ff f9a7 	bl	800633c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006fee:	f107 0308 	add.w	r3, r7, #8
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	f000 f866 	bl	80070c4 <prvSampleTimeNow>
 8006ff8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006ffa:	68bb      	ldr	r3, [r7, #8]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d130      	bne.n	8007062 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d10a      	bne.n	800701c <prvProcessTimerOrBlockTask+0x3c>
 8007006:	687a      	ldr	r2, [r7, #4]
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	429a      	cmp	r2, r3
 800700c:	d806      	bhi.n	800701c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800700e:	f7ff f9a3 	bl	8006358 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007012:	68f9      	ldr	r1, [r7, #12]
 8007014:	6878      	ldr	r0, [r7, #4]
 8007016:	f7ff ff91 	bl	8006f3c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800701a:	e024      	b.n	8007066 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d008      	beq.n	8007034 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007022:	4b13      	ldr	r3, [pc, #76]	; (8007070 <prvProcessTimerOrBlockTask+0x90>)
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	2b00      	cmp	r3, #0
 800702a:	bf0c      	ite	eq
 800702c:	2301      	moveq	r3, #1
 800702e:	2300      	movne	r3, #0
 8007030:	b2db      	uxtb	r3, r3
 8007032:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007034:	4b0f      	ldr	r3, [pc, #60]	; (8007074 <prvProcessTimerOrBlockTask+0x94>)
 8007036:	6818      	ldr	r0, [r3, #0]
 8007038:	687a      	ldr	r2, [r7, #4]
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	1ad3      	subs	r3, r2, r3
 800703e:	683a      	ldr	r2, [r7, #0]
 8007040:	4619      	mov	r1, r3
 8007042:	f7fe ff29 	bl	8005e98 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007046:	f7ff f987 	bl	8006358 <xTaskResumeAll>
 800704a:	4603      	mov	r3, r0
 800704c:	2b00      	cmp	r3, #0
 800704e:	d10a      	bne.n	8007066 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007050:	4b09      	ldr	r3, [pc, #36]	; (8007078 <prvProcessTimerOrBlockTask+0x98>)
 8007052:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007056:	601a      	str	r2, [r3, #0]
 8007058:	f3bf 8f4f 	dsb	sy
 800705c:	f3bf 8f6f 	isb	sy
}
 8007060:	e001      	b.n	8007066 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007062:	f7ff f979 	bl	8006358 <xTaskResumeAll>
}
 8007066:	bf00      	nop
 8007068:	3710      	adds	r7, #16
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}
 800706e:	bf00      	nop
 8007070:	200008c4 	.word	0x200008c4
 8007074:	200008c8 	.word	0x200008c8
 8007078:	e000ed04 	.word	0xe000ed04

0800707c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800707c:	b480      	push	{r7}
 800707e:	b085      	sub	sp, #20
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007084:	4b0e      	ldr	r3, [pc, #56]	; (80070c0 <prvGetNextExpireTime+0x44>)
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	2b00      	cmp	r3, #0
 800708c:	bf0c      	ite	eq
 800708e:	2301      	moveq	r3, #1
 8007090:	2300      	movne	r3, #0
 8007092:	b2db      	uxtb	r3, r3
 8007094:	461a      	mov	r2, r3
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d105      	bne.n	80070ae <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80070a2:	4b07      	ldr	r3, [pc, #28]	; (80070c0 <prvGetNextExpireTime+0x44>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	68db      	ldr	r3, [r3, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	60fb      	str	r3, [r7, #12]
 80070ac:	e001      	b.n	80070b2 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80070ae:	2300      	movs	r3, #0
 80070b0:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80070b2:	68fb      	ldr	r3, [r7, #12]
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	3714      	adds	r7, #20
 80070b8:	46bd      	mov	sp, r7
 80070ba:	bc80      	pop	{r7}
 80070bc:	4770      	bx	lr
 80070be:	bf00      	nop
 80070c0:	200008c0 	.word	0x200008c0

080070c4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b084      	sub	sp, #16
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80070cc:	f7ff f9e0 	bl	8006490 <xTaskGetTickCount>
 80070d0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80070d2:	4b0b      	ldr	r3, [pc, #44]	; (8007100 <prvSampleTimeNow+0x3c>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	68fa      	ldr	r2, [r7, #12]
 80070d8:	429a      	cmp	r2, r3
 80070da:	d205      	bcs.n	80070e8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80070dc:	f000 f8ea 	bl	80072b4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2201      	movs	r2, #1
 80070e4:	601a      	str	r2, [r3, #0]
 80070e6:	e002      	b.n	80070ee <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2200      	movs	r2, #0
 80070ec:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80070ee:	4a04      	ldr	r2, [pc, #16]	; (8007100 <prvSampleTimeNow+0x3c>)
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80070f4:	68fb      	ldr	r3, [r7, #12]
}
 80070f6:	4618      	mov	r0, r3
 80070f8:	3710      	adds	r7, #16
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bd80      	pop	{r7, pc}
 80070fe:	bf00      	nop
 8007100:	200008d0 	.word	0x200008d0

08007104 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b086      	sub	sp, #24
 8007108:	af00      	add	r7, sp, #0
 800710a:	60f8      	str	r0, [r7, #12]
 800710c:	60b9      	str	r1, [r7, #8]
 800710e:	607a      	str	r2, [r7, #4]
 8007110:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007112:	2300      	movs	r3, #0
 8007114:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	68ba      	ldr	r2, [r7, #8]
 800711a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	68fa      	ldr	r2, [r7, #12]
 8007120:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007122:	68ba      	ldr	r2, [r7, #8]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	429a      	cmp	r2, r3
 8007128:	d812      	bhi.n	8007150 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800712a:	687a      	ldr	r2, [r7, #4]
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	1ad2      	subs	r2, r2, r3
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	699b      	ldr	r3, [r3, #24]
 8007134:	429a      	cmp	r2, r3
 8007136:	d302      	bcc.n	800713e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007138:	2301      	movs	r3, #1
 800713a:	617b      	str	r3, [r7, #20]
 800713c:	e01b      	b.n	8007176 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800713e:	4b10      	ldr	r3, [pc, #64]	; (8007180 <prvInsertTimerInActiveList+0x7c>)
 8007140:	681a      	ldr	r2, [r3, #0]
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	3304      	adds	r3, #4
 8007146:	4619      	mov	r1, r3
 8007148:	4610      	mov	r0, r2
 800714a:	f7fe f9a7 	bl	800549c <vListInsert>
 800714e:	e012      	b.n	8007176 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007150:	687a      	ldr	r2, [r7, #4]
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	429a      	cmp	r2, r3
 8007156:	d206      	bcs.n	8007166 <prvInsertTimerInActiveList+0x62>
 8007158:	68ba      	ldr	r2, [r7, #8]
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	429a      	cmp	r2, r3
 800715e:	d302      	bcc.n	8007166 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007160:	2301      	movs	r3, #1
 8007162:	617b      	str	r3, [r7, #20]
 8007164:	e007      	b.n	8007176 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007166:	4b07      	ldr	r3, [pc, #28]	; (8007184 <prvInsertTimerInActiveList+0x80>)
 8007168:	681a      	ldr	r2, [r3, #0]
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	3304      	adds	r3, #4
 800716e:	4619      	mov	r1, r3
 8007170:	4610      	mov	r0, r2
 8007172:	f7fe f993 	bl	800549c <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007176:	697b      	ldr	r3, [r7, #20]
}
 8007178:	4618      	mov	r0, r3
 800717a:	3718      	adds	r7, #24
 800717c:	46bd      	mov	sp, r7
 800717e:	bd80      	pop	{r7, pc}
 8007180:	200008c4 	.word	0x200008c4
 8007184:	200008c0 	.word	0x200008c0

08007188 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b08c      	sub	sp, #48	; 0x30
 800718c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800718e:	e07f      	b.n	8007290 <prvProcessReceivedCommands+0x108>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	2b00      	cmp	r3, #0
 8007194:	db7b      	blt.n	800728e <prvProcessReceivedCommands+0x106>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007196:	693b      	ldr	r3, [r7, #16]
 8007198:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800719a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800719c:	695b      	ldr	r3, [r3, #20]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d004      	beq.n	80071ac <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80071a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071a4:	3304      	adds	r3, #4
 80071a6:	4618      	mov	r0, r3
 80071a8:	f7fe f9b0 	bl	800550c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80071ac:	1d3b      	adds	r3, r7, #4
 80071ae:	4618      	mov	r0, r3
 80071b0:	f7ff ff88 	bl	80070c4 <prvSampleTimeNow>
 80071b4:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	2b09      	cmp	r3, #9
 80071ba:	d869      	bhi.n	8007290 <prvProcessReceivedCommands+0x108>
 80071bc:	a201      	add	r2, pc, #4	; (adr r2, 80071c4 <prvProcessReceivedCommands+0x3c>)
 80071be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071c2:	bf00      	nop
 80071c4:	080071ed 	.word	0x080071ed
 80071c8:	080071ed 	.word	0x080071ed
 80071cc:	080071ed 	.word	0x080071ed
 80071d0:	08007291 	.word	0x08007291
 80071d4:	08007247 	.word	0x08007247
 80071d8:	0800727d 	.word	0x0800727d
 80071dc:	080071ed 	.word	0x080071ed
 80071e0:	080071ed 	.word	0x080071ed
 80071e4:	08007291 	.word	0x08007291
 80071e8:	08007247 	.word	0x08007247
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80071ec:	68fa      	ldr	r2, [r7, #12]
 80071ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071f0:	699b      	ldr	r3, [r3, #24]
 80071f2:	18d1      	adds	r1, r2, r3
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	6a3a      	ldr	r2, [r7, #32]
 80071f8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80071fa:	f7ff ff83 	bl	8007104 <prvInsertTimerInActiveList>
 80071fe:	4603      	mov	r3, r0
 8007200:	2b00      	cmp	r3, #0
 8007202:	d045      	beq.n	8007290 <prvProcessReceivedCommands+0x108>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007208:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800720a:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800720c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800720e:	69db      	ldr	r3, [r3, #28]
 8007210:	2b01      	cmp	r3, #1
 8007212:	d13d      	bne.n	8007290 <prvProcessReceivedCommands+0x108>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007214:	68fa      	ldr	r2, [r7, #12]
 8007216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007218:	699b      	ldr	r3, [r3, #24]
 800721a:	441a      	add	r2, r3
 800721c:	2300      	movs	r3, #0
 800721e:	9300      	str	r3, [sp, #0]
 8007220:	2300      	movs	r3, #0
 8007222:	2100      	movs	r1, #0
 8007224:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007226:	f7ff fe3d 	bl	8006ea4 <xTimerGenericCommand>
 800722a:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800722c:	69fb      	ldr	r3, [r7, #28]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d12e      	bne.n	8007290 <prvProcessReceivedCommands+0x108>
 8007232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007236:	f383 8811 	msr	BASEPRI, r3
 800723a:	f3bf 8f6f 	isb	sy
 800723e:	f3bf 8f4f 	dsb	sy
 8007242:	61bb      	str	r3, [r7, #24]
 8007244:	e7fe      	b.n	8007244 <prvProcessReceivedCommands+0xbc>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007246:	68fa      	ldr	r2, [r7, #12]
 8007248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800724a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800724c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800724e:	699b      	ldr	r3, [r3, #24]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d109      	bne.n	8007268 <prvProcessReceivedCommands+0xe0>
 8007254:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007258:	f383 8811 	msr	BASEPRI, r3
 800725c:	f3bf 8f6f 	isb	sy
 8007260:	f3bf 8f4f 	dsb	sy
 8007264:	617b      	str	r3, [r7, #20]
 8007266:	e7fe      	b.n	8007266 <prvProcessReceivedCommands+0xde>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800726a:	699a      	ldr	r2, [r3, #24]
 800726c:	6a3b      	ldr	r3, [r7, #32]
 800726e:	18d1      	adds	r1, r2, r3
 8007270:	6a3b      	ldr	r3, [r7, #32]
 8007272:	6a3a      	ldr	r2, [r7, #32]
 8007274:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007276:	f7ff ff45 	bl	8007104 <prvInsertTimerInActiveList>
					break;
 800727a:	e009      	b.n	8007290 <prvProcessReceivedCommands+0x108>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800727c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800727e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007282:	2b00      	cmp	r3, #0
 8007284:	d104      	bne.n	8007290 <prvProcessReceivedCommands+0x108>
						{
							vPortFree( pxTimer );
 8007286:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007288:	f000 fb56 	bl	8007938 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800728c:	e000      	b.n	8007290 <prvProcessReceivedCommands+0x108>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800728e:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007290:	4b07      	ldr	r3, [pc, #28]	; (80072b0 <prvProcessReceivedCommands+0x128>)
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f107 0108 	add.w	r1, r7, #8
 8007298:	2200      	movs	r2, #0
 800729a:	4618      	mov	r0, r3
 800729c:	f7fe fbe8 	bl	8005a70 <xQueueReceive>
 80072a0:	4603      	mov	r3, r0
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	f47f af74 	bne.w	8007190 <prvProcessReceivedCommands+0x8>
	}
}
 80072a8:	bf00      	nop
 80072aa:	3728      	adds	r7, #40	; 0x28
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bd80      	pop	{r7, pc}
 80072b0:	200008c8 	.word	0x200008c8

080072b4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b088      	sub	sp, #32
 80072b8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80072ba:	e044      	b.n	8007346 <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80072bc:	4b2b      	ldr	r3, [pc, #172]	; (800736c <prvSwitchTimerLists+0xb8>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	68db      	ldr	r3, [r3, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80072c6:	4b29      	ldr	r3, [pc, #164]	; (800736c <prvSwitchTimerLists+0xb8>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	68db      	ldr	r3, [r3, #12]
 80072cc:	68db      	ldr	r3, [r3, #12]
 80072ce:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	3304      	adds	r3, #4
 80072d4:	4618      	mov	r0, r3
 80072d6:	f7fe f919 	bl	800550c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072de:	68f8      	ldr	r0, [r7, #12]
 80072e0:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	69db      	ldr	r3, [r3, #28]
 80072e6:	2b01      	cmp	r3, #1
 80072e8:	d12d      	bne.n	8007346 <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	699b      	ldr	r3, [r3, #24]
 80072ee:	693a      	ldr	r2, [r7, #16]
 80072f0:	4413      	add	r3, r2
 80072f2:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80072f4:	68ba      	ldr	r2, [r7, #8]
 80072f6:	693b      	ldr	r3, [r7, #16]
 80072f8:	429a      	cmp	r2, r3
 80072fa:	d90e      	bls.n	800731a <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	68ba      	ldr	r2, [r7, #8]
 8007300:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	68fa      	ldr	r2, [r7, #12]
 8007306:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007308:	4b18      	ldr	r3, [pc, #96]	; (800736c <prvSwitchTimerLists+0xb8>)
 800730a:	681a      	ldr	r2, [r3, #0]
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	3304      	adds	r3, #4
 8007310:	4619      	mov	r1, r3
 8007312:	4610      	mov	r0, r2
 8007314:	f7fe f8c2 	bl	800549c <vListInsert>
 8007318:	e015      	b.n	8007346 <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800731a:	2300      	movs	r3, #0
 800731c:	9300      	str	r3, [sp, #0]
 800731e:	2300      	movs	r3, #0
 8007320:	693a      	ldr	r2, [r7, #16]
 8007322:	2100      	movs	r1, #0
 8007324:	68f8      	ldr	r0, [r7, #12]
 8007326:	f7ff fdbd 	bl	8006ea4 <xTimerGenericCommand>
 800732a:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d109      	bne.n	8007346 <prvSwitchTimerLists+0x92>
 8007332:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007336:	f383 8811 	msr	BASEPRI, r3
 800733a:	f3bf 8f6f 	isb	sy
 800733e:	f3bf 8f4f 	dsb	sy
 8007342:	603b      	str	r3, [r7, #0]
 8007344:	e7fe      	b.n	8007344 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007346:	4b09      	ldr	r3, [pc, #36]	; (800736c <prvSwitchTimerLists+0xb8>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d1b5      	bne.n	80072bc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007350:	4b06      	ldr	r3, [pc, #24]	; (800736c <prvSwitchTimerLists+0xb8>)
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007356:	4b06      	ldr	r3, [pc, #24]	; (8007370 <prvSwitchTimerLists+0xbc>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a04      	ldr	r2, [pc, #16]	; (800736c <prvSwitchTimerLists+0xb8>)
 800735c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800735e:	4a04      	ldr	r2, [pc, #16]	; (8007370 <prvSwitchTimerLists+0xbc>)
 8007360:	697b      	ldr	r3, [r7, #20]
 8007362:	6013      	str	r3, [r2, #0]
}
 8007364:	bf00      	nop
 8007366:	3718      	adds	r7, #24
 8007368:	46bd      	mov	sp, r7
 800736a:	bd80      	pop	{r7, pc}
 800736c:	200008c0 	.word	0x200008c0
 8007370:	200008c4 	.word	0x200008c4

08007374 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007374:	b580      	push	{r7, lr}
 8007376:	b082      	sub	sp, #8
 8007378:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800737a:	f000 f925 	bl	80075c8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800737e:	4b15      	ldr	r3, [pc, #84]	; (80073d4 <prvCheckForValidListAndQueue+0x60>)
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d120      	bne.n	80073c8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007386:	4814      	ldr	r0, [pc, #80]	; (80073d8 <prvCheckForValidListAndQueue+0x64>)
 8007388:	f7fe f83a 	bl	8005400 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800738c:	4813      	ldr	r0, [pc, #76]	; (80073dc <prvCheckForValidListAndQueue+0x68>)
 800738e:	f7fe f837 	bl	8005400 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007392:	4b13      	ldr	r3, [pc, #76]	; (80073e0 <prvCheckForValidListAndQueue+0x6c>)
 8007394:	4a10      	ldr	r2, [pc, #64]	; (80073d8 <prvCheckForValidListAndQueue+0x64>)
 8007396:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007398:	4b12      	ldr	r3, [pc, #72]	; (80073e4 <prvCheckForValidListAndQueue+0x70>)
 800739a:	4a10      	ldr	r2, [pc, #64]	; (80073dc <prvCheckForValidListAndQueue+0x68>)
 800739c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800739e:	2300      	movs	r3, #0
 80073a0:	9300      	str	r3, [sp, #0]
 80073a2:	4b11      	ldr	r3, [pc, #68]	; (80073e8 <prvCheckForValidListAndQueue+0x74>)
 80073a4:	4a11      	ldr	r2, [pc, #68]	; (80073ec <prvCheckForValidListAndQueue+0x78>)
 80073a6:	210c      	movs	r1, #12
 80073a8:	200a      	movs	r0, #10
 80073aa:	f7fe f941 	bl	8005630 <xQueueGenericCreateStatic>
 80073ae:	4602      	mov	r2, r0
 80073b0:	4b08      	ldr	r3, [pc, #32]	; (80073d4 <prvCheckForValidListAndQueue+0x60>)
 80073b2:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80073b4:	4b07      	ldr	r3, [pc, #28]	; (80073d4 <prvCheckForValidListAndQueue+0x60>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d005      	beq.n	80073c8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80073bc:	4b05      	ldr	r3, [pc, #20]	; (80073d4 <prvCheckForValidListAndQueue+0x60>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	490b      	ldr	r1, [pc, #44]	; (80073f0 <prvCheckForValidListAndQueue+0x7c>)
 80073c2:	4618      	mov	r0, r3
 80073c4:	f7fe fd40 	bl	8005e48 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80073c8:	f000 f92c 	bl	8007624 <vPortExitCritical>
}
 80073cc:	bf00      	nop
 80073ce:	46bd      	mov	sp, r7
 80073d0:	bd80      	pop	{r7, pc}
 80073d2:	bf00      	nop
 80073d4:	200008c8 	.word	0x200008c8
 80073d8:	20000898 	.word	0x20000898
 80073dc:	200008ac 	.word	0x200008ac
 80073e0:	200008c0 	.word	0x200008c0
 80073e4:	200008c4 	.word	0x200008c4
 80073e8:	2000094c 	.word	0x2000094c
 80073ec:	200008d4 	.word	0x200008d4
 80073f0:	080084e4 	.word	0x080084e4

080073f4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80073f4:	b480      	push	{r7}
 80073f6:	b085      	sub	sp, #20
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	60f8      	str	r0, [r7, #12]
 80073fc:	60b9      	str	r1, [r7, #8]
 80073fe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	3b04      	subs	r3, #4
 8007404:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800740c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	3b04      	subs	r3, #4
 8007412:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007414:	68bb      	ldr	r3, [r7, #8]
 8007416:	f023 0201 	bic.w	r2, r3, #1
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	3b04      	subs	r3, #4
 8007422:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007424:	4a08      	ldr	r2, [pc, #32]	; (8007448 <pxPortInitialiseStack+0x54>)
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	3b14      	subs	r3, #20
 800742e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007430:	687a      	ldr	r2, [r7, #4]
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	3b20      	subs	r3, #32
 800743a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800743c:	68fb      	ldr	r3, [r7, #12]
}
 800743e:	4618      	mov	r0, r3
 8007440:	3714      	adds	r7, #20
 8007442:	46bd      	mov	sp, r7
 8007444:	bc80      	pop	{r7}
 8007446:	4770      	bx	lr
 8007448:	0800744d 	.word	0x0800744d

0800744c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800744c:	b480      	push	{r7}
 800744e:	b085      	sub	sp, #20
 8007450:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8007452:	2300      	movs	r3, #0
 8007454:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007456:	4b10      	ldr	r3, [pc, #64]	; (8007498 <prvTaskExitError+0x4c>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800745e:	d009      	beq.n	8007474 <prvTaskExitError+0x28>
 8007460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007464:	f383 8811 	msr	BASEPRI, r3
 8007468:	f3bf 8f6f 	isb	sy
 800746c:	f3bf 8f4f 	dsb	sy
 8007470:	60fb      	str	r3, [r7, #12]
 8007472:	e7fe      	b.n	8007472 <prvTaskExitError+0x26>
 8007474:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007478:	f383 8811 	msr	BASEPRI, r3
 800747c:	f3bf 8f6f 	isb	sy
 8007480:	f3bf 8f4f 	dsb	sy
 8007484:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007486:	bf00      	nop
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d0fc      	beq.n	8007488 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800748e:	bf00      	nop
 8007490:	3714      	adds	r7, #20
 8007492:	46bd      	mov	sp, r7
 8007494:	bc80      	pop	{r7}
 8007496:	4770      	bx	lr
 8007498:	20000010 	.word	0x20000010
 800749c:	00000000 	.word	0x00000000

080074a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80074a0:	4b07      	ldr	r3, [pc, #28]	; (80074c0 <pxCurrentTCBConst2>)
 80074a2:	6819      	ldr	r1, [r3, #0]
 80074a4:	6808      	ldr	r0, [r1, #0]
 80074a6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80074aa:	f380 8809 	msr	PSP, r0
 80074ae:	f3bf 8f6f 	isb	sy
 80074b2:	f04f 0000 	mov.w	r0, #0
 80074b6:	f380 8811 	msr	BASEPRI, r0
 80074ba:	f04e 0e0d 	orr.w	lr, lr, #13
 80074be:	4770      	bx	lr

080074c0 <pxCurrentTCBConst2>:
 80074c0:	2000076c 	.word	0x2000076c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80074c4:	bf00      	nop
 80074c6:	bf00      	nop

080074c8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80074c8:	4806      	ldr	r0, [pc, #24]	; (80074e4 <prvPortStartFirstTask+0x1c>)
 80074ca:	6800      	ldr	r0, [r0, #0]
 80074cc:	6800      	ldr	r0, [r0, #0]
 80074ce:	f380 8808 	msr	MSP, r0
 80074d2:	b662      	cpsie	i
 80074d4:	b661      	cpsie	f
 80074d6:	f3bf 8f4f 	dsb	sy
 80074da:	f3bf 8f6f 	isb	sy
 80074de:	df00      	svc	0
 80074e0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80074e2:	bf00      	nop
 80074e4:	e000ed08 	.word	0xe000ed08

080074e8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b084      	sub	sp, #16
 80074ec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80074ee:	4b31      	ldr	r3, [pc, #196]	; (80075b4 <xPortStartScheduler+0xcc>)
 80074f0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	781b      	ldrb	r3, [r3, #0]
 80074f6:	b2db      	uxtb	r3, r3
 80074f8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	22ff      	movs	r2, #255	; 0xff
 80074fe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	781b      	ldrb	r3, [r3, #0]
 8007504:	b2db      	uxtb	r3, r3
 8007506:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007508:	78fb      	ldrb	r3, [r7, #3]
 800750a:	b2db      	uxtb	r3, r3
 800750c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007510:	b2da      	uxtb	r2, r3
 8007512:	4b29      	ldr	r3, [pc, #164]	; (80075b8 <xPortStartScheduler+0xd0>)
 8007514:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007516:	4b29      	ldr	r3, [pc, #164]	; (80075bc <xPortStartScheduler+0xd4>)
 8007518:	2207      	movs	r2, #7
 800751a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800751c:	e009      	b.n	8007532 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800751e:	4b27      	ldr	r3, [pc, #156]	; (80075bc <xPortStartScheduler+0xd4>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	3b01      	subs	r3, #1
 8007524:	4a25      	ldr	r2, [pc, #148]	; (80075bc <xPortStartScheduler+0xd4>)
 8007526:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007528:	78fb      	ldrb	r3, [r7, #3]
 800752a:	b2db      	uxtb	r3, r3
 800752c:	005b      	lsls	r3, r3, #1
 800752e:	b2db      	uxtb	r3, r3
 8007530:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007532:	78fb      	ldrb	r3, [r7, #3]
 8007534:	b2db      	uxtb	r3, r3
 8007536:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800753a:	2b80      	cmp	r3, #128	; 0x80
 800753c:	d0ef      	beq.n	800751e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800753e:	4b1f      	ldr	r3, [pc, #124]	; (80075bc <xPortStartScheduler+0xd4>)
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f1c3 0307 	rsb	r3, r3, #7
 8007546:	2b04      	cmp	r3, #4
 8007548:	d009      	beq.n	800755e <xPortStartScheduler+0x76>
 800754a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800754e:	f383 8811 	msr	BASEPRI, r3
 8007552:	f3bf 8f6f 	isb	sy
 8007556:	f3bf 8f4f 	dsb	sy
 800755a:	60bb      	str	r3, [r7, #8]
 800755c:	e7fe      	b.n	800755c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800755e:	4b17      	ldr	r3, [pc, #92]	; (80075bc <xPortStartScheduler+0xd4>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	021b      	lsls	r3, r3, #8
 8007564:	4a15      	ldr	r2, [pc, #84]	; (80075bc <xPortStartScheduler+0xd4>)
 8007566:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007568:	4b14      	ldr	r3, [pc, #80]	; (80075bc <xPortStartScheduler+0xd4>)
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007570:	4a12      	ldr	r2, [pc, #72]	; (80075bc <xPortStartScheduler+0xd4>)
 8007572:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	b2da      	uxtb	r2, r3
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800757c:	4b10      	ldr	r3, [pc, #64]	; (80075c0 <xPortStartScheduler+0xd8>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	4a0f      	ldr	r2, [pc, #60]	; (80075c0 <xPortStartScheduler+0xd8>)
 8007582:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007586:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007588:	4b0d      	ldr	r3, [pc, #52]	; (80075c0 <xPortStartScheduler+0xd8>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	4a0c      	ldr	r2, [pc, #48]	; (80075c0 <xPortStartScheduler+0xd8>)
 800758e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007592:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007594:	f000 f8b0 	bl	80076f8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007598:	4b0a      	ldr	r3, [pc, #40]	; (80075c4 <xPortStartScheduler+0xdc>)
 800759a:	2200      	movs	r2, #0
 800759c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800759e:	f7ff ff93 	bl	80074c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80075a2:	f7ff f83f 	bl	8006624 <vTaskSwitchContext>
	prvTaskExitError();
 80075a6:	f7ff ff51 	bl	800744c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80075aa:	2300      	movs	r3, #0
}
 80075ac:	4618      	mov	r0, r3
 80075ae:	3710      	adds	r7, #16
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}
 80075b4:	e000e400 	.word	0xe000e400
 80075b8:	20000994 	.word	0x20000994
 80075bc:	20000998 	.word	0x20000998
 80075c0:	e000ed20 	.word	0xe000ed20
 80075c4:	20000010 	.word	0x20000010

080075c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80075c8:	b480      	push	{r7}
 80075ca:	b083      	sub	sp, #12
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075d2:	f383 8811 	msr	BASEPRI, r3
 80075d6:	f3bf 8f6f 	isb	sy
 80075da:	f3bf 8f4f 	dsb	sy
 80075de:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80075e0:	4b0e      	ldr	r3, [pc, #56]	; (800761c <vPortEnterCritical+0x54>)
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	3301      	adds	r3, #1
 80075e6:	4a0d      	ldr	r2, [pc, #52]	; (800761c <vPortEnterCritical+0x54>)
 80075e8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80075ea:	4b0c      	ldr	r3, [pc, #48]	; (800761c <vPortEnterCritical+0x54>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	2b01      	cmp	r3, #1
 80075f0:	d10e      	bne.n	8007610 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80075f2:	4b0b      	ldr	r3, [pc, #44]	; (8007620 <vPortEnterCritical+0x58>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	b2db      	uxtb	r3, r3
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d009      	beq.n	8007610 <vPortEnterCritical+0x48>
 80075fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007600:	f383 8811 	msr	BASEPRI, r3
 8007604:	f3bf 8f6f 	isb	sy
 8007608:	f3bf 8f4f 	dsb	sy
 800760c:	603b      	str	r3, [r7, #0]
 800760e:	e7fe      	b.n	800760e <vPortEnterCritical+0x46>
	}
}
 8007610:	bf00      	nop
 8007612:	370c      	adds	r7, #12
 8007614:	46bd      	mov	sp, r7
 8007616:	bc80      	pop	{r7}
 8007618:	4770      	bx	lr
 800761a:	bf00      	nop
 800761c:	20000010 	.word	0x20000010
 8007620:	e000ed04 	.word	0xe000ed04

08007624 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007624:	b480      	push	{r7}
 8007626:	b083      	sub	sp, #12
 8007628:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800762a:	4b10      	ldr	r3, [pc, #64]	; (800766c <vPortExitCritical+0x48>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d109      	bne.n	8007646 <vPortExitCritical+0x22>
 8007632:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007636:	f383 8811 	msr	BASEPRI, r3
 800763a:	f3bf 8f6f 	isb	sy
 800763e:	f3bf 8f4f 	dsb	sy
 8007642:	607b      	str	r3, [r7, #4]
 8007644:	e7fe      	b.n	8007644 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8007646:	4b09      	ldr	r3, [pc, #36]	; (800766c <vPortExitCritical+0x48>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	3b01      	subs	r3, #1
 800764c:	4a07      	ldr	r2, [pc, #28]	; (800766c <vPortExitCritical+0x48>)
 800764e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007650:	4b06      	ldr	r3, [pc, #24]	; (800766c <vPortExitCritical+0x48>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d104      	bne.n	8007662 <vPortExitCritical+0x3e>
 8007658:	2300      	movs	r3, #0
 800765a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8007662:	bf00      	nop
 8007664:	370c      	adds	r7, #12
 8007666:	46bd      	mov	sp, r7
 8007668:	bc80      	pop	{r7}
 800766a:	4770      	bx	lr
 800766c:	20000010 	.word	0x20000010

08007670 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007670:	f3ef 8009 	mrs	r0, PSP
 8007674:	f3bf 8f6f 	isb	sy
 8007678:	4b0d      	ldr	r3, [pc, #52]	; (80076b0 <pxCurrentTCBConst>)
 800767a:	681a      	ldr	r2, [r3, #0]
 800767c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007680:	6010      	str	r0, [r2, #0]
 8007682:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007686:	f04f 0050 	mov.w	r0, #80	; 0x50
 800768a:	f380 8811 	msr	BASEPRI, r0
 800768e:	f7fe ffc9 	bl	8006624 <vTaskSwitchContext>
 8007692:	f04f 0000 	mov.w	r0, #0
 8007696:	f380 8811 	msr	BASEPRI, r0
 800769a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800769e:	6819      	ldr	r1, [r3, #0]
 80076a0:	6808      	ldr	r0, [r1, #0]
 80076a2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80076a6:	f380 8809 	msr	PSP, r0
 80076aa:	f3bf 8f6f 	isb	sy
 80076ae:	4770      	bx	lr

080076b0 <pxCurrentTCBConst>:
 80076b0:	2000076c 	.word	0x2000076c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80076b4:	bf00      	nop
 80076b6:	bf00      	nop

080076b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b082      	sub	sp, #8
 80076bc:	af00      	add	r7, sp, #0
	__asm volatile
 80076be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076c2:	f383 8811 	msr	BASEPRI, r3
 80076c6:	f3bf 8f6f 	isb	sy
 80076ca:	f3bf 8f4f 	dsb	sy
 80076ce:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80076d0:	f7fe feec 	bl	80064ac <xTaskIncrementTick>
 80076d4:	4603      	mov	r3, r0
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d003      	beq.n	80076e2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80076da:	4b06      	ldr	r3, [pc, #24]	; (80076f4 <SysTick_Handler+0x3c>)
 80076dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80076e0:	601a      	str	r2, [r3, #0]
 80076e2:	2300      	movs	r3, #0
 80076e4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80076ec:	bf00      	nop
 80076ee:	3708      	adds	r7, #8
 80076f0:	46bd      	mov	sp, r7
 80076f2:	bd80      	pop	{r7, pc}
 80076f4:	e000ed04 	.word	0xe000ed04

080076f8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80076f8:	b480      	push	{r7}
 80076fa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80076fc:	4b0a      	ldr	r3, [pc, #40]	; (8007728 <vPortSetupTimerInterrupt+0x30>)
 80076fe:	2200      	movs	r2, #0
 8007700:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007702:	4b0a      	ldr	r3, [pc, #40]	; (800772c <vPortSetupTimerInterrupt+0x34>)
 8007704:	2200      	movs	r2, #0
 8007706:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007708:	4b09      	ldr	r3, [pc, #36]	; (8007730 <vPortSetupTimerInterrupt+0x38>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	4a09      	ldr	r2, [pc, #36]	; (8007734 <vPortSetupTimerInterrupt+0x3c>)
 800770e:	fba2 2303 	umull	r2, r3, r2, r3
 8007712:	099b      	lsrs	r3, r3, #6
 8007714:	4a08      	ldr	r2, [pc, #32]	; (8007738 <vPortSetupTimerInterrupt+0x40>)
 8007716:	3b01      	subs	r3, #1
 8007718:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800771a:	4b03      	ldr	r3, [pc, #12]	; (8007728 <vPortSetupTimerInterrupt+0x30>)
 800771c:	2207      	movs	r2, #7
 800771e:	601a      	str	r2, [r3, #0]
}
 8007720:	bf00      	nop
 8007722:	46bd      	mov	sp, r7
 8007724:	bc80      	pop	{r7}
 8007726:	4770      	bx	lr
 8007728:	e000e010 	.word	0xe000e010
 800772c:	e000e018 	.word	0xe000e018
 8007730:	20000004 	.word	0x20000004
 8007734:	10624dd3 	.word	0x10624dd3
 8007738:	e000e014 	.word	0xe000e014

0800773c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800773c:	b480      	push	{r7}
 800773e:	b085      	sub	sp, #20
 8007740:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007742:	f3ef 8305 	mrs	r3, IPSR
 8007746:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	2b0f      	cmp	r3, #15
 800774c:	d913      	bls.n	8007776 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800774e:	4a15      	ldr	r2, [pc, #84]	; (80077a4 <vPortValidateInterruptPriority+0x68>)
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	4413      	add	r3, r2
 8007754:	781b      	ldrb	r3, [r3, #0]
 8007756:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007758:	4b13      	ldr	r3, [pc, #76]	; (80077a8 <vPortValidateInterruptPriority+0x6c>)
 800775a:	781b      	ldrb	r3, [r3, #0]
 800775c:	7afa      	ldrb	r2, [r7, #11]
 800775e:	429a      	cmp	r2, r3
 8007760:	d209      	bcs.n	8007776 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8007762:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007766:	f383 8811 	msr	BASEPRI, r3
 800776a:	f3bf 8f6f 	isb	sy
 800776e:	f3bf 8f4f 	dsb	sy
 8007772:	607b      	str	r3, [r7, #4]
 8007774:	e7fe      	b.n	8007774 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007776:	4b0d      	ldr	r3, [pc, #52]	; (80077ac <vPortValidateInterruptPriority+0x70>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800777e:	4b0c      	ldr	r3, [pc, #48]	; (80077b0 <vPortValidateInterruptPriority+0x74>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	429a      	cmp	r2, r3
 8007784:	d909      	bls.n	800779a <vPortValidateInterruptPriority+0x5e>
 8007786:	f04f 0350 	mov.w	r3, #80	; 0x50
 800778a:	f383 8811 	msr	BASEPRI, r3
 800778e:	f3bf 8f6f 	isb	sy
 8007792:	f3bf 8f4f 	dsb	sy
 8007796:	603b      	str	r3, [r7, #0]
 8007798:	e7fe      	b.n	8007798 <vPortValidateInterruptPriority+0x5c>
	}
 800779a:	bf00      	nop
 800779c:	3714      	adds	r7, #20
 800779e:	46bd      	mov	sp, r7
 80077a0:	bc80      	pop	{r7}
 80077a2:	4770      	bx	lr
 80077a4:	e000e3f0 	.word	0xe000e3f0
 80077a8:	20000994 	.word	0x20000994
 80077ac:	e000ed0c 	.word	0xe000ed0c
 80077b0:	20000998 	.word	0x20000998

080077b4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b08a      	sub	sp, #40	; 0x28
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80077bc:	2300      	movs	r3, #0
 80077be:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80077c0:	f7fe fdbc 	bl	800633c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80077c4:	4b57      	ldr	r3, [pc, #348]	; (8007924 <pvPortMalloc+0x170>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d101      	bne.n	80077d0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80077cc:	f000 f90c 	bl	80079e8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80077d0:	4b55      	ldr	r3, [pc, #340]	; (8007928 <pvPortMalloc+0x174>)
 80077d2:	681a      	ldr	r2, [r3, #0]
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	4013      	ands	r3, r2
 80077d8:	2b00      	cmp	r3, #0
 80077da:	f040 808c 	bne.w	80078f6 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d01c      	beq.n	800781e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80077e4:	2208      	movs	r2, #8
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	4413      	add	r3, r2
 80077ea:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	f003 0307 	and.w	r3, r3, #7
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d013      	beq.n	800781e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	f023 0307 	bic.w	r3, r3, #7
 80077fc:	3308      	adds	r3, #8
 80077fe:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	f003 0307 	and.w	r3, r3, #7
 8007806:	2b00      	cmp	r3, #0
 8007808:	d009      	beq.n	800781e <pvPortMalloc+0x6a>
 800780a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800780e:	f383 8811 	msr	BASEPRI, r3
 8007812:	f3bf 8f6f 	isb	sy
 8007816:	f3bf 8f4f 	dsb	sy
 800781a:	617b      	str	r3, [r7, #20]
 800781c:	e7fe      	b.n	800781c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d068      	beq.n	80078f6 <pvPortMalloc+0x142>
 8007824:	4b41      	ldr	r3, [pc, #260]	; (800792c <pvPortMalloc+0x178>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	687a      	ldr	r2, [r7, #4]
 800782a:	429a      	cmp	r2, r3
 800782c:	d863      	bhi.n	80078f6 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800782e:	4b40      	ldr	r3, [pc, #256]	; (8007930 <pvPortMalloc+0x17c>)
 8007830:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007832:	4b3f      	ldr	r3, [pc, #252]	; (8007930 <pvPortMalloc+0x17c>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007838:	e004      	b.n	8007844 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800783a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800783c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800783e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	687a      	ldr	r2, [r7, #4]
 800784a:	429a      	cmp	r2, r3
 800784c:	d903      	bls.n	8007856 <pvPortMalloc+0xa2>
 800784e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d1f1      	bne.n	800783a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007856:	4b33      	ldr	r3, [pc, #204]	; (8007924 <pvPortMalloc+0x170>)
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800785c:	429a      	cmp	r2, r3
 800785e:	d04a      	beq.n	80078f6 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007860:	6a3b      	ldr	r3, [r7, #32]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	2208      	movs	r2, #8
 8007866:	4413      	add	r3, r2
 8007868:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800786a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800786c:	681a      	ldr	r2, [r3, #0]
 800786e:	6a3b      	ldr	r3, [r7, #32]
 8007870:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007874:	685a      	ldr	r2, [r3, #4]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	1ad2      	subs	r2, r2, r3
 800787a:	2308      	movs	r3, #8
 800787c:	005b      	lsls	r3, r3, #1
 800787e:	429a      	cmp	r2, r3
 8007880:	d91e      	bls.n	80078c0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007882:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	4413      	add	r3, r2
 8007888:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800788a:	69bb      	ldr	r3, [r7, #24]
 800788c:	f003 0307 	and.w	r3, r3, #7
 8007890:	2b00      	cmp	r3, #0
 8007892:	d009      	beq.n	80078a8 <pvPortMalloc+0xf4>
 8007894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007898:	f383 8811 	msr	BASEPRI, r3
 800789c:	f3bf 8f6f 	isb	sy
 80078a0:	f3bf 8f4f 	dsb	sy
 80078a4:	613b      	str	r3, [r7, #16]
 80078a6:	e7fe      	b.n	80078a6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80078a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078aa:	685a      	ldr	r2, [r3, #4]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	1ad2      	subs	r2, r2, r3
 80078b0:	69bb      	ldr	r3, [r7, #24]
 80078b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80078b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078b6:	687a      	ldr	r2, [r7, #4]
 80078b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80078ba:	69b8      	ldr	r0, [r7, #24]
 80078bc:	f000 f8f6 	bl	8007aac <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80078c0:	4b1a      	ldr	r3, [pc, #104]	; (800792c <pvPortMalloc+0x178>)
 80078c2:	681a      	ldr	r2, [r3, #0]
 80078c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078c6:	685b      	ldr	r3, [r3, #4]
 80078c8:	1ad3      	subs	r3, r2, r3
 80078ca:	4a18      	ldr	r2, [pc, #96]	; (800792c <pvPortMalloc+0x178>)
 80078cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80078ce:	4b17      	ldr	r3, [pc, #92]	; (800792c <pvPortMalloc+0x178>)
 80078d0:	681a      	ldr	r2, [r3, #0]
 80078d2:	4b18      	ldr	r3, [pc, #96]	; (8007934 <pvPortMalloc+0x180>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	429a      	cmp	r2, r3
 80078d8:	d203      	bcs.n	80078e2 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80078da:	4b14      	ldr	r3, [pc, #80]	; (800792c <pvPortMalloc+0x178>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4a15      	ldr	r2, [pc, #84]	; (8007934 <pvPortMalloc+0x180>)
 80078e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80078e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078e4:	685a      	ldr	r2, [r3, #4]
 80078e6:	4b10      	ldr	r3, [pc, #64]	; (8007928 <pvPortMalloc+0x174>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	431a      	orrs	r2, r3
 80078ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80078f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078f2:	2200      	movs	r2, #0
 80078f4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80078f6:	f7fe fd2f 	bl	8006358 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80078fa:	69fb      	ldr	r3, [r7, #28]
 80078fc:	f003 0307 	and.w	r3, r3, #7
 8007900:	2b00      	cmp	r3, #0
 8007902:	d009      	beq.n	8007918 <pvPortMalloc+0x164>
 8007904:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007908:	f383 8811 	msr	BASEPRI, r3
 800790c:	f3bf 8f6f 	isb	sy
 8007910:	f3bf 8f4f 	dsb	sy
 8007914:	60fb      	str	r3, [r7, #12]
 8007916:	e7fe      	b.n	8007916 <pvPortMalloc+0x162>
	return pvReturn;
 8007918:	69fb      	ldr	r3, [r7, #28]
}
 800791a:	4618      	mov	r0, r3
 800791c:	3728      	adds	r7, #40	; 0x28
 800791e:	46bd      	mov	sp, r7
 8007920:	bd80      	pop	{r7, pc}
 8007922:	bf00      	nop
 8007924:	200015a4 	.word	0x200015a4
 8007928:	200015b0 	.word	0x200015b0
 800792c:	200015a8 	.word	0x200015a8
 8007930:	2000159c 	.word	0x2000159c
 8007934:	200015ac 	.word	0x200015ac

08007938 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b086      	sub	sp, #24
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d046      	beq.n	80079d8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800794a:	2308      	movs	r3, #8
 800794c:	425b      	negs	r3, r3
 800794e:	697a      	ldr	r2, [r7, #20]
 8007950:	4413      	add	r3, r2
 8007952:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007954:	697b      	ldr	r3, [r7, #20]
 8007956:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	685a      	ldr	r2, [r3, #4]
 800795c:	4b20      	ldr	r3, [pc, #128]	; (80079e0 <vPortFree+0xa8>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	4013      	ands	r3, r2
 8007962:	2b00      	cmp	r3, #0
 8007964:	d109      	bne.n	800797a <vPortFree+0x42>
 8007966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800796a:	f383 8811 	msr	BASEPRI, r3
 800796e:	f3bf 8f6f 	isb	sy
 8007972:	f3bf 8f4f 	dsb	sy
 8007976:	60fb      	str	r3, [r7, #12]
 8007978:	e7fe      	b.n	8007978 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d009      	beq.n	8007996 <vPortFree+0x5e>
 8007982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007986:	f383 8811 	msr	BASEPRI, r3
 800798a:	f3bf 8f6f 	isb	sy
 800798e:	f3bf 8f4f 	dsb	sy
 8007992:	60bb      	str	r3, [r7, #8]
 8007994:	e7fe      	b.n	8007994 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007996:	693b      	ldr	r3, [r7, #16]
 8007998:	685a      	ldr	r2, [r3, #4]
 800799a:	4b11      	ldr	r3, [pc, #68]	; (80079e0 <vPortFree+0xa8>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	4013      	ands	r3, r2
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d019      	beq.n	80079d8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80079a4:	693b      	ldr	r3, [r7, #16]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d115      	bne.n	80079d8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80079ac:	693b      	ldr	r3, [r7, #16]
 80079ae:	685a      	ldr	r2, [r3, #4]
 80079b0:	4b0b      	ldr	r3, [pc, #44]	; (80079e0 <vPortFree+0xa8>)
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	43db      	mvns	r3, r3
 80079b6:	401a      	ands	r2, r3
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80079bc:	f7fe fcbe 	bl	800633c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	685a      	ldr	r2, [r3, #4]
 80079c4:	4b07      	ldr	r3, [pc, #28]	; (80079e4 <vPortFree+0xac>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4413      	add	r3, r2
 80079ca:	4a06      	ldr	r2, [pc, #24]	; (80079e4 <vPortFree+0xac>)
 80079cc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80079ce:	6938      	ldr	r0, [r7, #16]
 80079d0:	f000 f86c 	bl	8007aac <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80079d4:	f7fe fcc0 	bl	8006358 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80079d8:	bf00      	nop
 80079da:	3718      	adds	r7, #24
 80079dc:	46bd      	mov	sp, r7
 80079de:	bd80      	pop	{r7, pc}
 80079e0:	200015b0 	.word	0x200015b0
 80079e4:	200015a8 	.word	0x200015a8

080079e8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80079e8:	b480      	push	{r7}
 80079ea:	b085      	sub	sp, #20
 80079ec:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80079ee:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80079f2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80079f4:	4b27      	ldr	r3, [pc, #156]	; (8007a94 <prvHeapInit+0xac>)
 80079f6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	f003 0307 	and.w	r3, r3, #7
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d00c      	beq.n	8007a1c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	3307      	adds	r3, #7
 8007a06:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	f023 0307 	bic.w	r3, r3, #7
 8007a0e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007a10:	68ba      	ldr	r2, [r7, #8]
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	1ad3      	subs	r3, r2, r3
 8007a16:	4a1f      	ldr	r2, [pc, #124]	; (8007a94 <prvHeapInit+0xac>)
 8007a18:	4413      	add	r3, r2
 8007a1a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007a20:	4a1d      	ldr	r2, [pc, #116]	; (8007a98 <prvHeapInit+0xb0>)
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007a26:	4b1c      	ldr	r3, [pc, #112]	; (8007a98 <prvHeapInit+0xb0>)
 8007a28:	2200      	movs	r2, #0
 8007a2a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	68ba      	ldr	r2, [r7, #8]
 8007a30:	4413      	add	r3, r2
 8007a32:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007a34:	2208      	movs	r2, #8
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	1a9b      	subs	r3, r3, r2
 8007a3a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	f023 0307 	bic.w	r3, r3, #7
 8007a42:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	4a15      	ldr	r2, [pc, #84]	; (8007a9c <prvHeapInit+0xb4>)
 8007a48:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007a4a:	4b14      	ldr	r3, [pc, #80]	; (8007a9c <prvHeapInit+0xb4>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007a52:	4b12      	ldr	r3, [pc, #72]	; (8007a9c <prvHeapInit+0xb4>)
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	2200      	movs	r2, #0
 8007a58:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	68fa      	ldr	r2, [r7, #12]
 8007a62:	1ad2      	subs	r2, r2, r3
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007a68:	4b0c      	ldr	r3, [pc, #48]	; (8007a9c <prvHeapInit+0xb4>)
 8007a6a:	681a      	ldr	r2, [r3, #0]
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	685b      	ldr	r3, [r3, #4]
 8007a74:	4a0a      	ldr	r2, [pc, #40]	; (8007aa0 <prvHeapInit+0xb8>)
 8007a76:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	4a09      	ldr	r2, [pc, #36]	; (8007aa4 <prvHeapInit+0xbc>)
 8007a7e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007a80:	4b09      	ldr	r3, [pc, #36]	; (8007aa8 <prvHeapInit+0xc0>)
 8007a82:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007a86:	601a      	str	r2, [r3, #0]
}
 8007a88:	bf00      	nop
 8007a8a:	3714      	adds	r7, #20
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	bc80      	pop	{r7}
 8007a90:	4770      	bx	lr
 8007a92:	bf00      	nop
 8007a94:	2000099c 	.word	0x2000099c
 8007a98:	2000159c 	.word	0x2000159c
 8007a9c:	200015a4 	.word	0x200015a4
 8007aa0:	200015ac 	.word	0x200015ac
 8007aa4:	200015a8 	.word	0x200015a8
 8007aa8:	200015b0 	.word	0x200015b0

08007aac <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007aac:	b480      	push	{r7}
 8007aae:	b085      	sub	sp, #20
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007ab4:	4b27      	ldr	r3, [pc, #156]	; (8007b54 <prvInsertBlockIntoFreeList+0xa8>)
 8007ab6:	60fb      	str	r3, [r7, #12]
 8007ab8:	e002      	b.n	8007ac0 <prvInsertBlockIntoFreeList+0x14>
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	60fb      	str	r3, [r7, #12]
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	687a      	ldr	r2, [r7, #4]
 8007ac6:	429a      	cmp	r2, r3
 8007ac8:	d8f7      	bhi.n	8007aba <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	685b      	ldr	r3, [r3, #4]
 8007ad2:	68ba      	ldr	r2, [r7, #8]
 8007ad4:	4413      	add	r3, r2
 8007ad6:	687a      	ldr	r2, [r7, #4]
 8007ad8:	429a      	cmp	r2, r3
 8007ada:	d108      	bne.n	8007aee <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	685a      	ldr	r2, [r3, #4]
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	685b      	ldr	r3, [r3, #4]
 8007ae4:	441a      	add	r2, r3
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	685b      	ldr	r3, [r3, #4]
 8007af6:	68ba      	ldr	r2, [r7, #8]
 8007af8:	441a      	add	r2, r3
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	429a      	cmp	r2, r3
 8007b00:	d118      	bne.n	8007b34 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681a      	ldr	r2, [r3, #0]
 8007b06:	4b14      	ldr	r3, [pc, #80]	; (8007b58 <prvInsertBlockIntoFreeList+0xac>)
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	429a      	cmp	r2, r3
 8007b0c:	d00d      	beq.n	8007b2a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	685a      	ldr	r2, [r3, #4]
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	685b      	ldr	r3, [r3, #4]
 8007b18:	441a      	add	r2, r3
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	681a      	ldr	r2, [r3, #0]
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	601a      	str	r2, [r3, #0]
 8007b28:	e008      	b.n	8007b3c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007b2a:	4b0b      	ldr	r3, [pc, #44]	; (8007b58 <prvInsertBlockIntoFreeList+0xac>)
 8007b2c:	681a      	ldr	r2, [r3, #0]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	601a      	str	r2, [r3, #0]
 8007b32:	e003      	b.n	8007b3c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681a      	ldr	r2, [r3, #0]
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007b3c:	68fa      	ldr	r2, [r7, #12]
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	429a      	cmp	r2, r3
 8007b42:	d002      	beq.n	8007b4a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	687a      	ldr	r2, [r7, #4]
 8007b48:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b4a:	bf00      	nop
 8007b4c:	3714      	adds	r7, #20
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bc80      	pop	{r7}
 8007b52:	4770      	bx	lr
 8007b54:	2000159c 	.word	0x2000159c
 8007b58:	200015a4 	.word	0x200015a4

08007b5c <__errno>:
 8007b5c:	4b01      	ldr	r3, [pc, #4]	; (8007b64 <__errno+0x8>)
 8007b5e:	6818      	ldr	r0, [r3, #0]
 8007b60:	4770      	bx	lr
 8007b62:	bf00      	nop
 8007b64:	20000014 	.word	0x20000014

08007b68 <__libc_init_array>:
 8007b68:	b570      	push	{r4, r5, r6, lr}
 8007b6a:	2500      	movs	r5, #0
 8007b6c:	4e0c      	ldr	r6, [pc, #48]	; (8007ba0 <__libc_init_array+0x38>)
 8007b6e:	4c0d      	ldr	r4, [pc, #52]	; (8007ba4 <__libc_init_array+0x3c>)
 8007b70:	1ba4      	subs	r4, r4, r6
 8007b72:	10a4      	asrs	r4, r4, #2
 8007b74:	42a5      	cmp	r5, r4
 8007b76:	d109      	bne.n	8007b8c <__libc_init_array+0x24>
 8007b78:	f000 fc36 	bl	80083e8 <_init>
 8007b7c:	2500      	movs	r5, #0
 8007b7e:	4e0a      	ldr	r6, [pc, #40]	; (8007ba8 <__libc_init_array+0x40>)
 8007b80:	4c0a      	ldr	r4, [pc, #40]	; (8007bac <__libc_init_array+0x44>)
 8007b82:	1ba4      	subs	r4, r4, r6
 8007b84:	10a4      	asrs	r4, r4, #2
 8007b86:	42a5      	cmp	r5, r4
 8007b88:	d105      	bne.n	8007b96 <__libc_init_array+0x2e>
 8007b8a:	bd70      	pop	{r4, r5, r6, pc}
 8007b8c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007b90:	4798      	blx	r3
 8007b92:	3501      	adds	r5, #1
 8007b94:	e7ee      	b.n	8007b74 <__libc_init_array+0xc>
 8007b96:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007b9a:	4798      	blx	r3
 8007b9c:	3501      	adds	r5, #1
 8007b9e:	e7f2      	b.n	8007b86 <__libc_init_array+0x1e>
 8007ba0:	08008548 	.word	0x08008548
 8007ba4:	08008548 	.word	0x08008548
 8007ba8:	08008548 	.word	0x08008548
 8007bac:	0800854c 	.word	0x0800854c

08007bb0 <memcpy>:
 8007bb0:	b510      	push	{r4, lr}
 8007bb2:	1e43      	subs	r3, r0, #1
 8007bb4:	440a      	add	r2, r1
 8007bb6:	4291      	cmp	r1, r2
 8007bb8:	d100      	bne.n	8007bbc <memcpy+0xc>
 8007bba:	bd10      	pop	{r4, pc}
 8007bbc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007bc0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007bc4:	e7f7      	b.n	8007bb6 <memcpy+0x6>

08007bc6 <memset>:
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	4402      	add	r2, r0
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	d100      	bne.n	8007bd0 <memset+0xa>
 8007bce:	4770      	bx	lr
 8007bd0:	f803 1b01 	strb.w	r1, [r3], #1
 8007bd4:	e7f9      	b.n	8007bca <memset+0x4>
	...

08007bd8 <siprintf>:
 8007bd8:	b40e      	push	{r1, r2, r3}
 8007bda:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007bde:	b500      	push	{lr}
 8007be0:	b09c      	sub	sp, #112	; 0x70
 8007be2:	ab1d      	add	r3, sp, #116	; 0x74
 8007be4:	9002      	str	r0, [sp, #8]
 8007be6:	9006      	str	r0, [sp, #24]
 8007be8:	9107      	str	r1, [sp, #28]
 8007bea:	9104      	str	r1, [sp, #16]
 8007bec:	4808      	ldr	r0, [pc, #32]	; (8007c10 <siprintf+0x38>)
 8007bee:	4909      	ldr	r1, [pc, #36]	; (8007c14 <siprintf+0x3c>)
 8007bf0:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bf4:	9105      	str	r1, [sp, #20]
 8007bf6:	6800      	ldr	r0, [r0, #0]
 8007bf8:	a902      	add	r1, sp, #8
 8007bfa:	9301      	str	r3, [sp, #4]
 8007bfc:	f000 f866 	bl	8007ccc <_svfiprintf_r>
 8007c00:	2200      	movs	r2, #0
 8007c02:	9b02      	ldr	r3, [sp, #8]
 8007c04:	701a      	strb	r2, [r3, #0]
 8007c06:	b01c      	add	sp, #112	; 0x70
 8007c08:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c0c:	b003      	add	sp, #12
 8007c0e:	4770      	bx	lr
 8007c10:	20000014 	.word	0x20000014
 8007c14:	ffff0208 	.word	0xffff0208

08007c18 <__ssputs_r>:
 8007c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c1c:	688e      	ldr	r6, [r1, #8]
 8007c1e:	4682      	mov	sl, r0
 8007c20:	429e      	cmp	r6, r3
 8007c22:	460c      	mov	r4, r1
 8007c24:	4690      	mov	r8, r2
 8007c26:	4699      	mov	r9, r3
 8007c28:	d837      	bhi.n	8007c9a <__ssputs_r+0x82>
 8007c2a:	898a      	ldrh	r2, [r1, #12]
 8007c2c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007c30:	d031      	beq.n	8007c96 <__ssputs_r+0x7e>
 8007c32:	2302      	movs	r3, #2
 8007c34:	6825      	ldr	r5, [r4, #0]
 8007c36:	6909      	ldr	r1, [r1, #16]
 8007c38:	1a6f      	subs	r7, r5, r1
 8007c3a:	6965      	ldr	r5, [r4, #20]
 8007c3c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007c40:	fb95 f5f3 	sdiv	r5, r5, r3
 8007c44:	f109 0301 	add.w	r3, r9, #1
 8007c48:	443b      	add	r3, r7
 8007c4a:	429d      	cmp	r5, r3
 8007c4c:	bf38      	it	cc
 8007c4e:	461d      	movcc	r5, r3
 8007c50:	0553      	lsls	r3, r2, #21
 8007c52:	d530      	bpl.n	8007cb6 <__ssputs_r+0x9e>
 8007c54:	4629      	mov	r1, r5
 8007c56:	f000 fb2d 	bl	80082b4 <_malloc_r>
 8007c5a:	4606      	mov	r6, r0
 8007c5c:	b950      	cbnz	r0, 8007c74 <__ssputs_r+0x5c>
 8007c5e:	230c      	movs	r3, #12
 8007c60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007c64:	f8ca 3000 	str.w	r3, [sl]
 8007c68:	89a3      	ldrh	r3, [r4, #12]
 8007c6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c6e:	81a3      	strh	r3, [r4, #12]
 8007c70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c74:	463a      	mov	r2, r7
 8007c76:	6921      	ldr	r1, [r4, #16]
 8007c78:	f7ff ff9a 	bl	8007bb0 <memcpy>
 8007c7c:	89a3      	ldrh	r3, [r4, #12]
 8007c7e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007c82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c86:	81a3      	strh	r3, [r4, #12]
 8007c88:	6126      	str	r6, [r4, #16]
 8007c8a:	443e      	add	r6, r7
 8007c8c:	6026      	str	r6, [r4, #0]
 8007c8e:	464e      	mov	r6, r9
 8007c90:	6165      	str	r5, [r4, #20]
 8007c92:	1bed      	subs	r5, r5, r7
 8007c94:	60a5      	str	r5, [r4, #8]
 8007c96:	454e      	cmp	r6, r9
 8007c98:	d900      	bls.n	8007c9c <__ssputs_r+0x84>
 8007c9a:	464e      	mov	r6, r9
 8007c9c:	4632      	mov	r2, r6
 8007c9e:	4641      	mov	r1, r8
 8007ca0:	6820      	ldr	r0, [r4, #0]
 8007ca2:	f000 faa1 	bl	80081e8 <memmove>
 8007ca6:	68a3      	ldr	r3, [r4, #8]
 8007ca8:	2000      	movs	r0, #0
 8007caa:	1b9b      	subs	r3, r3, r6
 8007cac:	60a3      	str	r3, [r4, #8]
 8007cae:	6823      	ldr	r3, [r4, #0]
 8007cb0:	441e      	add	r6, r3
 8007cb2:	6026      	str	r6, [r4, #0]
 8007cb4:	e7dc      	b.n	8007c70 <__ssputs_r+0x58>
 8007cb6:	462a      	mov	r2, r5
 8007cb8:	f000 fb56 	bl	8008368 <_realloc_r>
 8007cbc:	4606      	mov	r6, r0
 8007cbe:	2800      	cmp	r0, #0
 8007cc0:	d1e2      	bne.n	8007c88 <__ssputs_r+0x70>
 8007cc2:	6921      	ldr	r1, [r4, #16]
 8007cc4:	4650      	mov	r0, sl
 8007cc6:	f000 faa9 	bl	800821c <_free_r>
 8007cca:	e7c8      	b.n	8007c5e <__ssputs_r+0x46>

08007ccc <_svfiprintf_r>:
 8007ccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cd0:	461d      	mov	r5, r3
 8007cd2:	898b      	ldrh	r3, [r1, #12]
 8007cd4:	b09d      	sub	sp, #116	; 0x74
 8007cd6:	061f      	lsls	r7, r3, #24
 8007cd8:	4680      	mov	r8, r0
 8007cda:	460c      	mov	r4, r1
 8007cdc:	4616      	mov	r6, r2
 8007cde:	d50f      	bpl.n	8007d00 <_svfiprintf_r+0x34>
 8007ce0:	690b      	ldr	r3, [r1, #16]
 8007ce2:	b96b      	cbnz	r3, 8007d00 <_svfiprintf_r+0x34>
 8007ce4:	2140      	movs	r1, #64	; 0x40
 8007ce6:	f000 fae5 	bl	80082b4 <_malloc_r>
 8007cea:	6020      	str	r0, [r4, #0]
 8007cec:	6120      	str	r0, [r4, #16]
 8007cee:	b928      	cbnz	r0, 8007cfc <_svfiprintf_r+0x30>
 8007cf0:	230c      	movs	r3, #12
 8007cf2:	f8c8 3000 	str.w	r3, [r8]
 8007cf6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007cfa:	e0c8      	b.n	8007e8e <_svfiprintf_r+0x1c2>
 8007cfc:	2340      	movs	r3, #64	; 0x40
 8007cfe:	6163      	str	r3, [r4, #20]
 8007d00:	2300      	movs	r3, #0
 8007d02:	9309      	str	r3, [sp, #36]	; 0x24
 8007d04:	2320      	movs	r3, #32
 8007d06:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007d0a:	2330      	movs	r3, #48	; 0x30
 8007d0c:	f04f 0b01 	mov.w	fp, #1
 8007d10:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007d14:	9503      	str	r5, [sp, #12]
 8007d16:	4637      	mov	r7, r6
 8007d18:	463d      	mov	r5, r7
 8007d1a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007d1e:	b10b      	cbz	r3, 8007d24 <_svfiprintf_r+0x58>
 8007d20:	2b25      	cmp	r3, #37	; 0x25
 8007d22:	d13e      	bne.n	8007da2 <_svfiprintf_r+0xd6>
 8007d24:	ebb7 0a06 	subs.w	sl, r7, r6
 8007d28:	d00b      	beq.n	8007d42 <_svfiprintf_r+0x76>
 8007d2a:	4653      	mov	r3, sl
 8007d2c:	4632      	mov	r2, r6
 8007d2e:	4621      	mov	r1, r4
 8007d30:	4640      	mov	r0, r8
 8007d32:	f7ff ff71 	bl	8007c18 <__ssputs_r>
 8007d36:	3001      	adds	r0, #1
 8007d38:	f000 80a4 	beq.w	8007e84 <_svfiprintf_r+0x1b8>
 8007d3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d3e:	4453      	add	r3, sl
 8007d40:	9309      	str	r3, [sp, #36]	; 0x24
 8007d42:	783b      	ldrb	r3, [r7, #0]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	f000 809d 	beq.w	8007e84 <_svfiprintf_r+0x1b8>
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007d50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d54:	9304      	str	r3, [sp, #16]
 8007d56:	9307      	str	r3, [sp, #28]
 8007d58:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007d5c:	931a      	str	r3, [sp, #104]	; 0x68
 8007d5e:	462f      	mov	r7, r5
 8007d60:	2205      	movs	r2, #5
 8007d62:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007d66:	4850      	ldr	r0, [pc, #320]	; (8007ea8 <_svfiprintf_r+0x1dc>)
 8007d68:	f000 fa30 	bl	80081cc <memchr>
 8007d6c:	9b04      	ldr	r3, [sp, #16]
 8007d6e:	b9d0      	cbnz	r0, 8007da6 <_svfiprintf_r+0xda>
 8007d70:	06d9      	lsls	r1, r3, #27
 8007d72:	bf44      	itt	mi
 8007d74:	2220      	movmi	r2, #32
 8007d76:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007d7a:	071a      	lsls	r2, r3, #28
 8007d7c:	bf44      	itt	mi
 8007d7e:	222b      	movmi	r2, #43	; 0x2b
 8007d80:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007d84:	782a      	ldrb	r2, [r5, #0]
 8007d86:	2a2a      	cmp	r2, #42	; 0x2a
 8007d88:	d015      	beq.n	8007db6 <_svfiprintf_r+0xea>
 8007d8a:	462f      	mov	r7, r5
 8007d8c:	2000      	movs	r0, #0
 8007d8e:	250a      	movs	r5, #10
 8007d90:	9a07      	ldr	r2, [sp, #28]
 8007d92:	4639      	mov	r1, r7
 8007d94:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d98:	3b30      	subs	r3, #48	; 0x30
 8007d9a:	2b09      	cmp	r3, #9
 8007d9c:	d94d      	bls.n	8007e3a <_svfiprintf_r+0x16e>
 8007d9e:	b1b8      	cbz	r0, 8007dd0 <_svfiprintf_r+0x104>
 8007da0:	e00f      	b.n	8007dc2 <_svfiprintf_r+0xf6>
 8007da2:	462f      	mov	r7, r5
 8007da4:	e7b8      	b.n	8007d18 <_svfiprintf_r+0x4c>
 8007da6:	4a40      	ldr	r2, [pc, #256]	; (8007ea8 <_svfiprintf_r+0x1dc>)
 8007da8:	463d      	mov	r5, r7
 8007daa:	1a80      	subs	r0, r0, r2
 8007dac:	fa0b f000 	lsl.w	r0, fp, r0
 8007db0:	4318      	orrs	r0, r3
 8007db2:	9004      	str	r0, [sp, #16]
 8007db4:	e7d3      	b.n	8007d5e <_svfiprintf_r+0x92>
 8007db6:	9a03      	ldr	r2, [sp, #12]
 8007db8:	1d11      	adds	r1, r2, #4
 8007dba:	6812      	ldr	r2, [r2, #0]
 8007dbc:	9103      	str	r1, [sp, #12]
 8007dbe:	2a00      	cmp	r2, #0
 8007dc0:	db01      	blt.n	8007dc6 <_svfiprintf_r+0xfa>
 8007dc2:	9207      	str	r2, [sp, #28]
 8007dc4:	e004      	b.n	8007dd0 <_svfiprintf_r+0x104>
 8007dc6:	4252      	negs	r2, r2
 8007dc8:	f043 0302 	orr.w	r3, r3, #2
 8007dcc:	9207      	str	r2, [sp, #28]
 8007dce:	9304      	str	r3, [sp, #16]
 8007dd0:	783b      	ldrb	r3, [r7, #0]
 8007dd2:	2b2e      	cmp	r3, #46	; 0x2e
 8007dd4:	d10c      	bne.n	8007df0 <_svfiprintf_r+0x124>
 8007dd6:	787b      	ldrb	r3, [r7, #1]
 8007dd8:	2b2a      	cmp	r3, #42	; 0x2a
 8007dda:	d133      	bne.n	8007e44 <_svfiprintf_r+0x178>
 8007ddc:	9b03      	ldr	r3, [sp, #12]
 8007dde:	3702      	adds	r7, #2
 8007de0:	1d1a      	adds	r2, r3, #4
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	9203      	str	r2, [sp, #12]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	bfb8      	it	lt
 8007dea:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007dee:	9305      	str	r3, [sp, #20]
 8007df0:	4d2e      	ldr	r5, [pc, #184]	; (8007eac <_svfiprintf_r+0x1e0>)
 8007df2:	2203      	movs	r2, #3
 8007df4:	7839      	ldrb	r1, [r7, #0]
 8007df6:	4628      	mov	r0, r5
 8007df8:	f000 f9e8 	bl	80081cc <memchr>
 8007dfc:	b138      	cbz	r0, 8007e0e <_svfiprintf_r+0x142>
 8007dfe:	2340      	movs	r3, #64	; 0x40
 8007e00:	1b40      	subs	r0, r0, r5
 8007e02:	fa03 f000 	lsl.w	r0, r3, r0
 8007e06:	9b04      	ldr	r3, [sp, #16]
 8007e08:	3701      	adds	r7, #1
 8007e0a:	4303      	orrs	r3, r0
 8007e0c:	9304      	str	r3, [sp, #16]
 8007e0e:	7839      	ldrb	r1, [r7, #0]
 8007e10:	2206      	movs	r2, #6
 8007e12:	4827      	ldr	r0, [pc, #156]	; (8007eb0 <_svfiprintf_r+0x1e4>)
 8007e14:	1c7e      	adds	r6, r7, #1
 8007e16:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007e1a:	f000 f9d7 	bl	80081cc <memchr>
 8007e1e:	2800      	cmp	r0, #0
 8007e20:	d038      	beq.n	8007e94 <_svfiprintf_r+0x1c8>
 8007e22:	4b24      	ldr	r3, [pc, #144]	; (8007eb4 <_svfiprintf_r+0x1e8>)
 8007e24:	bb13      	cbnz	r3, 8007e6c <_svfiprintf_r+0x1a0>
 8007e26:	9b03      	ldr	r3, [sp, #12]
 8007e28:	3307      	adds	r3, #7
 8007e2a:	f023 0307 	bic.w	r3, r3, #7
 8007e2e:	3308      	adds	r3, #8
 8007e30:	9303      	str	r3, [sp, #12]
 8007e32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e34:	444b      	add	r3, r9
 8007e36:	9309      	str	r3, [sp, #36]	; 0x24
 8007e38:	e76d      	b.n	8007d16 <_svfiprintf_r+0x4a>
 8007e3a:	fb05 3202 	mla	r2, r5, r2, r3
 8007e3e:	2001      	movs	r0, #1
 8007e40:	460f      	mov	r7, r1
 8007e42:	e7a6      	b.n	8007d92 <_svfiprintf_r+0xc6>
 8007e44:	2300      	movs	r3, #0
 8007e46:	250a      	movs	r5, #10
 8007e48:	4619      	mov	r1, r3
 8007e4a:	3701      	adds	r7, #1
 8007e4c:	9305      	str	r3, [sp, #20]
 8007e4e:	4638      	mov	r0, r7
 8007e50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e54:	3a30      	subs	r2, #48	; 0x30
 8007e56:	2a09      	cmp	r2, #9
 8007e58:	d903      	bls.n	8007e62 <_svfiprintf_r+0x196>
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d0c8      	beq.n	8007df0 <_svfiprintf_r+0x124>
 8007e5e:	9105      	str	r1, [sp, #20]
 8007e60:	e7c6      	b.n	8007df0 <_svfiprintf_r+0x124>
 8007e62:	fb05 2101 	mla	r1, r5, r1, r2
 8007e66:	2301      	movs	r3, #1
 8007e68:	4607      	mov	r7, r0
 8007e6a:	e7f0      	b.n	8007e4e <_svfiprintf_r+0x182>
 8007e6c:	ab03      	add	r3, sp, #12
 8007e6e:	9300      	str	r3, [sp, #0]
 8007e70:	4622      	mov	r2, r4
 8007e72:	4b11      	ldr	r3, [pc, #68]	; (8007eb8 <_svfiprintf_r+0x1ec>)
 8007e74:	a904      	add	r1, sp, #16
 8007e76:	4640      	mov	r0, r8
 8007e78:	f3af 8000 	nop.w
 8007e7c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8007e80:	4681      	mov	r9, r0
 8007e82:	d1d6      	bne.n	8007e32 <_svfiprintf_r+0x166>
 8007e84:	89a3      	ldrh	r3, [r4, #12]
 8007e86:	065b      	lsls	r3, r3, #25
 8007e88:	f53f af35 	bmi.w	8007cf6 <_svfiprintf_r+0x2a>
 8007e8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e8e:	b01d      	add	sp, #116	; 0x74
 8007e90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e94:	ab03      	add	r3, sp, #12
 8007e96:	9300      	str	r3, [sp, #0]
 8007e98:	4622      	mov	r2, r4
 8007e9a:	4b07      	ldr	r3, [pc, #28]	; (8007eb8 <_svfiprintf_r+0x1ec>)
 8007e9c:	a904      	add	r1, sp, #16
 8007e9e:	4640      	mov	r0, r8
 8007ea0:	f000 f882 	bl	8007fa8 <_printf_i>
 8007ea4:	e7ea      	b.n	8007e7c <_svfiprintf_r+0x1b0>
 8007ea6:	bf00      	nop
 8007ea8:	08008514 	.word	0x08008514
 8007eac:	0800851a 	.word	0x0800851a
 8007eb0:	0800851e 	.word	0x0800851e
 8007eb4:	00000000 	.word	0x00000000
 8007eb8:	08007c19 	.word	0x08007c19

08007ebc <_printf_common>:
 8007ebc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ec0:	4691      	mov	r9, r2
 8007ec2:	461f      	mov	r7, r3
 8007ec4:	688a      	ldr	r2, [r1, #8]
 8007ec6:	690b      	ldr	r3, [r1, #16]
 8007ec8:	4606      	mov	r6, r0
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	bfb8      	it	lt
 8007ece:	4613      	movlt	r3, r2
 8007ed0:	f8c9 3000 	str.w	r3, [r9]
 8007ed4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007ed8:	460c      	mov	r4, r1
 8007eda:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007ede:	b112      	cbz	r2, 8007ee6 <_printf_common+0x2a>
 8007ee0:	3301      	adds	r3, #1
 8007ee2:	f8c9 3000 	str.w	r3, [r9]
 8007ee6:	6823      	ldr	r3, [r4, #0]
 8007ee8:	0699      	lsls	r1, r3, #26
 8007eea:	bf42      	ittt	mi
 8007eec:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007ef0:	3302      	addmi	r3, #2
 8007ef2:	f8c9 3000 	strmi.w	r3, [r9]
 8007ef6:	6825      	ldr	r5, [r4, #0]
 8007ef8:	f015 0506 	ands.w	r5, r5, #6
 8007efc:	d107      	bne.n	8007f0e <_printf_common+0x52>
 8007efe:	f104 0a19 	add.w	sl, r4, #25
 8007f02:	68e3      	ldr	r3, [r4, #12]
 8007f04:	f8d9 2000 	ldr.w	r2, [r9]
 8007f08:	1a9b      	subs	r3, r3, r2
 8007f0a:	42ab      	cmp	r3, r5
 8007f0c:	dc29      	bgt.n	8007f62 <_printf_common+0xa6>
 8007f0e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007f12:	6822      	ldr	r2, [r4, #0]
 8007f14:	3300      	adds	r3, #0
 8007f16:	bf18      	it	ne
 8007f18:	2301      	movne	r3, #1
 8007f1a:	0692      	lsls	r2, r2, #26
 8007f1c:	d42e      	bmi.n	8007f7c <_printf_common+0xc0>
 8007f1e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007f22:	4639      	mov	r1, r7
 8007f24:	4630      	mov	r0, r6
 8007f26:	47c0      	blx	r8
 8007f28:	3001      	adds	r0, #1
 8007f2a:	d021      	beq.n	8007f70 <_printf_common+0xb4>
 8007f2c:	6823      	ldr	r3, [r4, #0]
 8007f2e:	68e5      	ldr	r5, [r4, #12]
 8007f30:	f003 0306 	and.w	r3, r3, #6
 8007f34:	2b04      	cmp	r3, #4
 8007f36:	bf18      	it	ne
 8007f38:	2500      	movne	r5, #0
 8007f3a:	f8d9 2000 	ldr.w	r2, [r9]
 8007f3e:	f04f 0900 	mov.w	r9, #0
 8007f42:	bf08      	it	eq
 8007f44:	1aad      	subeq	r5, r5, r2
 8007f46:	68a3      	ldr	r3, [r4, #8]
 8007f48:	6922      	ldr	r2, [r4, #16]
 8007f4a:	bf08      	it	eq
 8007f4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007f50:	4293      	cmp	r3, r2
 8007f52:	bfc4      	itt	gt
 8007f54:	1a9b      	subgt	r3, r3, r2
 8007f56:	18ed      	addgt	r5, r5, r3
 8007f58:	341a      	adds	r4, #26
 8007f5a:	454d      	cmp	r5, r9
 8007f5c:	d11a      	bne.n	8007f94 <_printf_common+0xd8>
 8007f5e:	2000      	movs	r0, #0
 8007f60:	e008      	b.n	8007f74 <_printf_common+0xb8>
 8007f62:	2301      	movs	r3, #1
 8007f64:	4652      	mov	r2, sl
 8007f66:	4639      	mov	r1, r7
 8007f68:	4630      	mov	r0, r6
 8007f6a:	47c0      	blx	r8
 8007f6c:	3001      	adds	r0, #1
 8007f6e:	d103      	bne.n	8007f78 <_printf_common+0xbc>
 8007f70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007f74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f78:	3501      	adds	r5, #1
 8007f7a:	e7c2      	b.n	8007f02 <_printf_common+0x46>
 8007f7c:	2030      	movs	r0, #48	; 0x30
 8007f7e:	18e1      	adds	r1, r4, r3
 8007f80:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007f84:	1c5a      	adds	r2, r3, #1
 8007f86:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007f8a:	4422      	add	r2, r4
 8007f8c:	3302      	adds	r3, #2
 8007f8e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007f92:	e7c4      	b.n	8007f1e <_printf_common+0x62>
 8007f94:	2301      	movs	r3, #1
 8007f96:	4622      	mov	r2, r4
 8007f98:	4639      	mov	r1, r7
 8007f9a:	4630      	mov	r0, r6
 8007f9c:	47c0      	blx	r8
 8007f9e:	3001      	adds	r0, #1
 8007fa0:	d0e6      	beq.n	8007f70 <_printf_common+0xb4>
 8007fa2:	f109 0901 	add.w	r9, r9, #1
 8007fa6:	e7d8      	b.n	8007f5a <_printf_common+0x9e>

08007fa8 <_printf_i>:
 8007fa8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007fac:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007fb0:	460c      	mov	r4, r1
 8007fb2:	7e09      	ldrb	r1, [r1, #24]
 8007fb4:	b085      	sub	sp, #20
 8007fb6:	296e      	cmp	r1, #110	; 0x6e
 8007fb8:	4617      	mov	r7, r2
 8007fba:	4606      	mov	r6, r0
 8007fbc:	4698      	mov	r8, r3
 8007fbe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007fc0:	f000 80b3 	beq.w	800812a <_printf_i+0x182>
 8007fc4:	d822      	bhi.n	800800c <_printf_i+0x64>
 8007fc6:	2963      	cmp	r1, #99	; 0x63
 8007fc8:	d036      	beq.n	8008038 <_printf_i+0x90>
 8007fca:	d80a      	bhi.n	8007fe2 <_printf_i+0x3a>
 8007fcc:	2900      	cmp	r1, #0
 8007fce:	f000 80b9 	beq.w	8008144 <_printf_i+0x19c>
 8007fd2:	2958      	cmp	r1, #88	; 0x58
 8007fd4:	f000 8083 	beq.w	80080de <_printf_i+0x136>
 8007fd8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007fdc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007fe0:	e032      	b.n	8008048 <_printf_i+0xa0>
 8007fe2:	2964      	cmp	r1, #100	; 0x64
 8007fe4:	d001      	beq.n	8007fea <_printf_i+0x42>
 8007fe6:	2969      	cmp	r1, #105	; 0x69
 8007fe8:	d1f6      	bne.n	8007fd8 <_printf_i+0x30>
 8007fea:	6820      	ldr	r0, [r4, #0]
 8007fec:	6813      	ldr	r3, [r2, #0]
 8007fee:	0605      	lsls	r5, r0, #24
 8007ff0:	f103 0104 	add.w	r1, r3, #4
 8007ff4:	d52a      	bpl.n	800804c <_printf_i+0xa4>
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	6011      	str	r1, [r2, #0]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	da03      	bge.n	8008006 <_printf_i+0x5e>
 8007ffe:	222d      	movs	r2, #45	; 0x2d
 8008000:	425b      	negs	r3, r3
 8008002:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008006:	486f      	ldr	r0, [pc, #444]	; (80081c4 <_printf_i+0x21c>)
 8008008:	220a      	movs	r2, #10
 800800a:	e039      	b.n	8008080 <_printf_i+0xd8>
 800800c:	2973      	cmp	r1, #115	; 0x73
 800800e:	f000 809d 	beq.w	800814c <_printf_i+0x1a4>
 8008012:	d808      	bhi.n	8008026 <_printf_i+0x7e>
 8008014:	296f      	cmp	r1, #111	; 0x6f
 8008016:	d020      	beq.n	800805a <_printf_i+0xb2>
 8008018:	2970      	cmp	r1, #112	; 0x70
 800801a:	d1dd      	bne.n	8007fd8 <_printf_i+0x30>
 800801c:	6823      	ldr	r3, [r4, #0]
 800801e:	f043 0320 	orr.w	r3, r3, #32
 8008022:	6023      	str	r3, [r4, #0]
 8008024:	e003      	b.n	800802e <_printf_i+0x86>
 8008026:	2975      	cmp	r1, #117	; 0x75
 8008028:	d017      	beq.n	800805a <_printf_i+0xb2>
 800802a:	2978      	cmp	r1, #120	; 0x78
 800802c:	d1d4      	bne.n	8007fd8 <_printf_i+0x30>
 800802e:	2378      	movs	r3, #120	; 0x78
 8008030:	4865      	ldr	r0, [pc, #404]	; (80081c8 <_printf_i+0x220>)
 8008032:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008036:	e055      	b.n	80080e4 <_printf_i+0x13c>
 8008038:	6813      	ldr	r3, [r2, #0]
 800803a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800803e:	1d19      	adds	r1, r3, #4
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	6011      	str	r1, [r2, #0]
 8008044:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008048:	2301      	movs	r3, #1
 800804a:	e08c      	b.n	8008166 <_printf_i+0x1be>
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008052:	6011      	str	r1, [r2, #0]
 8008054:	bf18      	it	ne
 8008056:	b21b      	sxthne	r3, r3
 8008058:	e7cf      	b.n	8007ffa <_printf_i+0x52>
 800805a:	6813      	ldr	r3, [r2, #0]
 800805c:	6825      	ldr	r5, [r4, #0]
 800805e:	1d18      	adds	r0, r3, #4
 8008060:	6010      	str	r0, [r2, #0]
 8008062:	0628      	lsls	r0, r5, #24
 8008064:	d501      	bpl.n	800806a <_printf_i+0xc2>
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	e002      	b.n	8008070 <_printf_i+0xc8>
 800806a:	0668      	lsls	r0, r5, #25
 800806c:	d5fb      	bpl.n	8008066 <_printf_i+0xbe>
 800806e:	881b      	ldrh	r3, [r3, #0]
 8008070:	296f      	cmp	r1, #111	; 0x6f
 8008072:	bf14      	ite	ne
 8008074:	220a      	movne	r2, #10
 8008076:	2208      	moveq	r2, #8
 8008078:	4852      	ldr	r0, [pc, #328]	; (80081c4 <_printf_i+0x21c>)
 800807a:	2100      	movs	r1, #0
 800807c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008080:	6865      	ldr	r5, [r4, #4]
 8008082:	2d00      	cmp	r5, #0
 8008084:	60a5      	str	r5, [r4, #8]
 8008086:	f2c0 8095 	blt.w	80081b4 <_printf_i+0x20c>
 800808a:	6821      	ldr	r1, [r4, #0]
 800808c:	f021 0104 	bic.w	r1, r1, #4
 8008090:	6021      	str	r1, [r4, #0]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d13d      	bne.n	8008112 <_printf_i+0x16a>
 8008096:	2d00      	cmp	r5, #0
 8008098:	f040 808e 	bne.w	80081b8 <_printf_i+0x210>
 800809c:	4665      	mov	r5, ip
 800809e:	2a08      	cmp	r2, #8
 80080a0:	d10b      	bne.n	80080ba <_printf_i+0x112>
 80080a2:	6823      	ldr	r3, [r4, #0]
 80080a4:	07db      	lsls	r3, r3, #31
 80080a6:	d508      	bpl.n	80080ba <_printf_i+0x112>
 80080a8:	6923      	ldr	r3, [r4, #16]
 80080aa:	6862      	ldr	r2, [r4, #4]
 80080ac:	429a      	cmp	r2, r3
 80080ae:	bfde      	ittt	le
 80080b0:	2330      	movle	r3, #48	; 0x30
 80080b2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80080b6:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80080ba:	ebac 0305 	sub.w	r3, ip, r5
 80080be:	6123      	str	r3, [r4, #16]
 80080c0:	f8cd 8000 	str.w	r8, [sp]
 80080c4:	463b      	mov	r3, r7
 80080c6:	aa03      	add	r2, sp, #12
 80080c8:	4621      	mov	r1, r4
 80080ca:	4630      	mov	r0, r6
 80080cc:	f7ff fef6 	bl	8007ebc <_printf_common>
 80080d0:	3001      	adds	r0, #1
 80080d2:	d14d      	bne.n	8008170 <_printf_i+0x1c8>
 80080d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80080d8:	b005      	add	sp, #20
 80080da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80080de:	4839      	ldr	r0, [pc, #228]	; (80081c4 <_printf_i+0x21c>)
 80080e0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80080e4:	6813      	ldr	r3, [r2, #0]
 80080e6:	6821      	ldr	r1, [r4, #0]
 80080e8:	1d1d      	adds	r5, r3, #4
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	6015      	str	r5, [r2, #0]
 80080ee:	060a      	lsls	r2, r1, #24
 80080f0:	d50b      	bpl.n	800810a <_printf_i+0x162>
 80080f2:	07ca      	lsls	r2, r1, #31
 80080f4:	bf44      	itt	mi
 80080f6:	f041 0120 	orrmi.w	r1, r1, #32
 80080fa:	6021      	strmi	r1, [r4, #0]
 80080fc:	b91b      	cbnz	r3, 8008106 <_printf_i+0x15e>
 80080fe:	6822      	ldr	r2, [r4, #0]
 8008100:	f022 0220 	bic.w	r2, r2, #32
 8008104:	6022      	str	r2, [r4, #0]
 8008106:	2210      	movs	r2, #16
 8008108:	e7b7      	b.n	800807a <_printf_i+0xd2>
 800810a:	064d      	lsls	r5, r1, #25
 800810c:	bf48      	it	mi
 800810e:	b29b      	uxthmi	r3, r3
 8008110:	e7ef      	b.n	80080f2 <_printf_i+0x14a>
 8008112:	4665      	mov	r5, ip
 8008114:	fbb3 f1f2 	udiv	r1, r3, r2
 8008118:	fb02 3311 	mls	r3, r2, r1, r3
 800811c:	5cc3      	ldrb	r3, [r0, r3]
 800811e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008122:	460b      	mov	r3, r1
 8008124:	2900      	cmp	r1, #0
 8008126:	d1f5      	bne.n	8008114 <_printf_i+0x16c>
 8008128:	e7b9      	b.n	800809e <_printf_i+0xf6>
 800812a:	6813      	ldr	r3, [r2, #0]
 800812c:	6825      	ldr	r5, [r4, #0]
 800812e:	1d18      	adds	r0, r3, #4
 8008130:	6961      	ldr	r1, [r4, #20]
 8008132:	6010      	str	r0, [r2, #0]
 8008134:	0628      	lsls	r0, r5, #24
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	d501      	bpl.n	800813e <_printf_i+0x196>
 800813a:	6019      	str	r1, [r3, #0]
 800813c:	e002      	b.n	8008144 <_printf_i+0x19c>
 800813e:	066a      	lsls	r2, r5, #25
 8008140:	d5fb      	bpl.n	800813a <_printf_i+0x192>
 8008142:	8019      	strh	r1, [r3, #0]
 8008144:	2300      	movs	r3, #0
 8008146:	4665      	mov	r5, ip
 8008148:	6123      	str	r3, [r4, #16]
 800814a:	e7b9      	b.n	80080c0 <_printf_i+0x118>
 800814c:	6813      	ldr	r3, [r2, #0]
 800814e:	1d19      	adds	r1, r3, #4
 8008150:	6011      	str	r1, [r2, #0]
 8008152:	681d      	ldr	r5, [r3, #0]
 8008154:	6862      	ldr	r2, [r4, #4]
 8008156:	2100      	movs	r1, #0
 8008158:	4628      	mov	r0, r5
 800815a:	f000 f837 	bl	80081cc <memchr>
 800815e:	b108      	cbz	r0, 8008164 <_printf_i+0x1bc>
 8008160:	1b40      	subs	r0, r0, r5
 8008162:	6060      	str	r0, [r4, #4]
 8008164:	6863      	ldr	r3, [r4, #4]
 8008166:	6123      	str	r3, [r4, #16]
 8008168:	2300      	movs	r3, #0
 800816a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800816e:	e7a7      	b.n	80080c0 <_printf_i+0x118>
 8008170:	6923      	ldr	r3, [r4, #16]
 8008172:	462a      	mov	r2, r5
 8008174:	4639      	mov	r1, r7
 8008176:	4630      	mov	r0, r6
 8008178:	47c0      	blx	r8
 800817a:	3001      	adds	r0, #1
 800817c:	d0aa      	beq.n	80080d4 <_printf_i+0x12c>
 800817e:	6823      	ldr	r3, [r4, #0]
 8008180:	079b      	lsls	r3, r3, #30
 8008182:	d413      	bmi.n	80081ac <_printf_i+0x204>
 8008184:	68e0      	ldr	r0, [r4, #12]
 8008186:	9b03      	ldr	r3, [sp, #12]
 8008188:	4298      	cmp	r0, r3
 800818a:	bfb8      	it	lt
 800818c:	4618      	movlt	r0, r3
 800818e:	e7a3      	b.n	80080d8 <_printf_i+0x130>
 8008190:	2301      	movs	r3, #1
 8008192:	464a      	mov	r2, r9
 8008194:	4639      	mov	r1, r7
 8008196:	4630      	mov	r0, r6
 8008198:	47c0      	blx	r8
 800819a:	3001      	adds	r0, #1
 800819c:	d09a      	beq.n	80080d4 <_printf_i+0x12c>
 800819e:	3501      	adds	r5, #1
 80081a0:	68e3      	ldr	r3, [r4, #12]
 80081a2:	9a03      	ldr	r2, [sp, #12]
 80081a4:	1a9b      	subs	r3, r3, r2
 80081a6:	42ab      	cmp	r3, r5
 80081a8:	dcf2      	bgt.n	8008190 <_printf_i+0x1e8>
 80081aa:	e7eb      	b.n	8008184 <_printf_i+0x1dc>
 80081ac:	2500      	movs	r5, #0
 80081ae:	f104 0919 	add.w	r9, r4, #25
 80081b2:	e7f5      	b.n	80081a0 <_printf_i+0x1f8>
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d1ac      	bne.n	8008112 <_printf_i+0x16a>
 80081b8:	7803      	ldrb	r3, [r0, #0]
 80081ba:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80081be:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80081c2:	e76c      	b.n	800809e <_printf_i+0xf6>
 80081c4:	08008525 	.word	0x08008525
 80081c8:	08008536 	.word	0x08008536

080081cc <memchr>:
 80081cc:	b510      	push	{r4, lr}
 80081ce:	b2c9      	uxtb	r1, r1
 80081d0:	4402      	add	r2, r0
 80081d2:	4290      	cmp	r0, r2
 80081d4:	4603      	mov	r3, r0
 80081d6:	d101      	bne.n	80081dc <memchr+0x10>
 80081d8:	2300      	movs	r3, #0
 80081da:	e003      	b.n	80081e4 <memchr+0x18>
 80081dc:	781c      	ldrb	r4, [r3, #0]
 80081de:	3001      	adds	r0, #1
 80081e0:	428c      	cmp	r4, r1
 80081e2:	d1f6      	bne.n	80081d2 <memchr+0x6>
 80081e4:	4618      	mov	r0, r3
 80081e6:	bd10      	pop	{r4, pc}

080081e8 <memmove>:
 80081e8:	4288      	cmp	r0, r1
 80081ea:	b510      	push	{r4, lr}
 80081ec:	eb01 0302 	add.w	r3, r1, r2
 80081f0:	d807      	bhi.n	8008202 <memmove+0x1a>
 80081f2:	1e42      	subs	r2, r0, #1
 80081f4:	4299      	cmp	r1, r3
 80081f6:	d00a      	beq.n	800820e <memmove+0x26>
 80081f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081fc:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008200:	e7f8      	b.n	80081f4 <memmove+0xc>
 8008202:	4283      	cmp	r3, r0
 8008204:	d9f5      	bls.n	80081f2 <memmove+0xa>
 8008206:	1881      	adds	r1, r0, r2
 8008208:	1ad2      	subs	r2, r2, r3
 800820a:	42d3      	cmn	r3, r2
 800820c:	d100      	bne.n	8008210 <memmove+0x28>
 800820e:	bd10      	pop	{r4, pc}
 8008210:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008214:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008218:	e7f7      	b.n	800820a <memmove+0x22>
	...

0800821c <_free_r>:
 800821c:	b538      	push	{r3, r4, r5, lr}
 800821e:	4605      	mov	r5, r0
 8008220:	2900      	cmp	r1, #0
 8008222:	d043      	beq.n	80082ac <_free_r+0x90>
 8008224:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008228:	1f0c      	subs	r4, r1, #4
 800822a:	2b00      	cmp	r3, #0
 800822c:	bfb8      	it	lt
 800822e:	18e4      	addlt	r4, r4, r3
 8008230:	f000 f8d0 	bl	80083d4 <__malloc_lock>
 8008234:	4a1e      	ldr	r2, [pc, #120]	; (80082b0 <_free_r+0x94>)
 8008236:	6813      	ldr	r3, [r2, #0]
 8008238:	4610      	mov	r0, r2
 800823a:	b933      	cbnz	r3, 800824a <_free_r+0x2e>
 800823c:	6063      	str	r3, [r4, #4]
 800823e:	6014      	str	r4, [r2, #0]
 8008240:	4628      	mov	r0, r5
 8008242:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008246:	f000 b8c6 	b.w	80083d6 <__malloc_unlock>
 800824a:	42a3      	cmp	r3, r4
 800824c:	d90b      	bls.n	8008266 <_free_r+0x4a>
 800824e:	6821      	ldr	r1, [r4, #0]
 8008250:	1862      	adds	r2, r4, r1
 8008252:	4293      	cmp	r3, r2
 8008254:	bf01      	itttt	eq
 8008256:	681a      	ldreq	r2, [r3, #0]
 8008258:	685b      	ldreq	r3, [r3, #4]
 800825a:	1852      	addeq	r2, r2, r1
 800825c:	6022      	streq	r2, [r4, #0]
 800825e:	6063      	str	r3, [r4, #4]
 8008260:	6004      	str	r4, [r0, #0]
 8008262:	e7ed      	b.n	8008240 <_free_r+0x24>
 8008264:	4613      	mov	r3, r2
 8008266:	685a      	ldr	r2, [r3, #4]
 8008268:	b10a      	cbz	r2, 800826e <_free_r+0x52>
 800826a:	42a2      	cmp	r2, r4
 800826c:	d9fa      	bls.n	8008264 <_free_r+0x48>
 800826e:	6819      	ldr	r1, [r3, #0]
 8008270:	1858      	adds	r0, r3, r1
 8008272:	42a0      	cmp	r0, r4
 8008274:	d10b      	bne.n	800828e <_free_r+0x72>
 8008276:	6820      	ldr	r0, [r4, #0]
 8008278:	4401      	add	r1, r0
 800827a:	1858      	adds	r0, r3, r1
 800827c:	4282      	cmp	r2, r0
 800827e:	6019      	str	r1, [r3, #0]
 8008280:	d1de      	bne.n	8008240 <_free_r+0x24>
 8008282:	6810      	ldr	r0, [r2, #0]
 8008284:	6852      	ldr	r2, [r2, #4]
 8008286:	4401      	add	r1, r0
 8008288:	6019      	str	r1, [r3, #0]
 800828a:	605a      	str	r2, [r3, #4]
 800828c:	e7d8      	b.n	8008240 <_free_r+0x24>
 800828e:	d902      	bls.n	8008296 <_free_r+0x7a>
 8008290:	230c      	movs	r3, #12
 8008292:	602b      	str	r3, [r5, #0]
 8008294:	e7d4      	b.n	8008240 <_free_r+0x24>
 8008296:	6820      	ldr	r0, [r4, #0]
 8008298:	1821      	adds	r1, r4, r0
 800829a:	428a      	cmp	r2, r1
 800829c:	bf01      	itttt	eq
 800829e:	6811      	ldreq	r1, [r2, #0]
 80082a0:	6852      	ldreq	r2, [r2, #4]
 80082a2:	1809      	addeq	r1, r1, r0
 80082a4:	6021      	streq	r1, [r4, #0]
 80082a6:	6062      	str	r2, [r4, #4]
 80082a8:	605c      	str	r4, [r3, #4]
 80082aa:	e7c9      	b.n	8008240 <_free_r+0x24>
 80082ac:	bd38      	pop	{r3, r4, r5, pc}
 80082ae:	bf00      	nop
 80082b0:	200015b4 	.word	0x200015b4

080082b4 <_malloc_r>:
 80082b4:	b570      	push	{r4, r5, r6, lr}
 80082b6:	1ccd      	adds	r5, r1, #3
 80082b8:	f025 0503 	bic.w	r5, r5, #3
 80082bc:	3508      	adds	r5, #8
 80082be:	2d0c      	cmp	r5, #12
 80082c0:	bf38      	it	cc
 80082c2:	250c      	movcc	r5, #12
 80082c4:	2d00      	cmp	r5, #0
 80082c6:	4606      	mov	r6, r0
 80082c8:	db01      	blt.n	80082ce <_malloc_r+0x1a>
 80082ca:	42a9      	cmp	r1, r5
 80082cc:	d903      	bls.n	80082d6 <_malloc_r+0x22>
 80082ce:	230c      	movs	r3, #12
 80082d0:	6033      	str	r3, [r6, #0]
 80082d2:	2000      	movs	r0, #0
 80082d4:	bd70      	pop	{r4, r5, r6, pc}
 80082d6:	f000 f87d 	bl	80083d4 <__malloc_lock>
 80082da:	4a21      	ldr	r2, [pc, #132]	; (8008360 <_malloc_r+0xac>)
 80082dc:	6814      	ldr	r4, [r2, #0]
 80082de:	4621      	mov	r1, r4
 80082e0:	b991      	cbnz	r1, 8008308 <_malloc_r+0x54>
 80082e2:	4c20      	ldr	r4, [pc, #128]	; (8008364 <_malloc_r+0xb0>)
 80082e4:	6823      	ldr	r3, [r4, #0]
 80082e6:	b91b      	cbnz	r3, 80082f0 <_malloc_r+0x3c>
 80082e8:	4630      	mov	r0, r6
 80082ea:	f000 f863 	bl	80083b4 <_sbrk_r>
 80082ee:	6020      	str	r0, [r4, #0]
 80082f0:	4629      	mov	r1, r5
 80082f2:	4630      	mov	r0, r6
 80082f4:	f000 f85e 	bl	80083b4 <_sbrk_r>
 80082f8:	1c43      	adds	r3, r0, #1
 80082fa:	d124      	bne.n	8008346 <_malloc_r+0x92>
 80082fc:	230c      	movs	r3, #12
 80082fe:	4630      	mov	r0, r6
 8008300:	6033      	str	r3, [r6, #0]
 8008302:	f000 f868 	bl	80083d6 <__malloc_unlock>
 8008306:	e7e4      	b.n	80082d2 <_malloc_r+0x1e>
 8008308:	680b      	ldr	r3, [r1, #0]
 800830a:	1b5b      	subs	r3, r3, r5
 800830c:	d418      	bmi.n	8008340 <_malloc_r+0x8c>
 800830e:	2b0b      	cmp	r3, #11
 8008310:	d90f      	bls.n	8008332 <_malloc_r+0x7e>
 8008312:	600b      	str	r3, [r1, #0]
 8008314:	18cc      	adds	r4, r1, r3
 8008316:	50cd      	str	r5, [r1, r3]
 8008318:	4630      	mov	r0, r6
 800831a:	f000 f85c 	bl	80083d6 <__malloc_unlock>
 800831e:	f104 000b 	add.w	r0, r4, #11
 8008322:	1d23      	adds	r3, r4, #4
 8008324:	f020 0007 	bic.w	r0, r0, #7
 8008328:	1ac3      	subs	r3, r0, r3
 800832a:	d0d3      	beq.n	80082d4 <_malloc_r+0x20>
 800832c:	425a      	negs	r2, r3
 800832e:	50e2      	str	r2, [r4, r3]
 8008330:	e7d0      	b.n	80082d4 <_malloc_r+0x20>
 8008332:	684b      	ldr	r3, [r1, #4]
 8008334:	428c      	cmp	r4, r1
 8008336:	bf16      	itet	ne
 8008338:	6063      	strne	r3, [r4, #4]
 800833a:	6013      	streq	r3, [r2, #0]
 800833c:	460c      	movne	r4, r1
 800833e:	e7eb      	b.n	8008318 <_malloc_r+0x64>
 8008340:	460c      	mov	r4, r1
 8008342:	6849      	ldr	r1, [r1, #4]
 8008344:	e7cc      	b.n	80082e0 <_malloc_r+0x2c>
 8008346:	1cc4      	adds	r4, r0, #3
 8008348:	f024 0403 	bic.w	r4, r4, #3
 800834c:	42a0      	cmp	r0, r4
 800834e:	d005      	beq.n	800835c <_malloc_r+0xa8>
 8008350:	1a21      	subs	r1, r4, r0
 8008352:	4630      	mov	r0, r6
 8008354:	f000 f82e 	bl	80083b4 <_sbrk_r>
 8008358:	3001      	adds	r0, #1
 800835a:	d0cf      	beq.n	80082fc <_malloc_r+0x48>
 800835c:	6025      	str	r5, [r4, #0]
 800835e:	e7db      	b.n	8008318 <_malloc_r+0x64>
 8008360:	200015b4 	.word	0x200015b4
 8008364:	200015b8 	.word	0x200015b8

08008368 <_realloc_r>:
 8008368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800836a:	4607      	mov	r7, r0
 800836c:	4614      	mov	r4, r2
 800836e:	460e      	mov	r6, r1
 8008370:	b921      	cbnz	r1, 800837c <_realloc_r+0x14>
 8008372:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008376:	4611      	mov	r1, r2
 8008378:	f7ff bf9c 	b.w	80082b4 <_malloc_r>
 800837c:	b922      	cbnz	r2, 8008388 <_realloc_r+0x20>
 800837e:	f7ff ff4d 	bl	800821c <_free_r>
 8008382:	4625      	mov	r5, r4
 8008384:	4628      	mov	r0, r5
 8008386:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008388:	f000 f826 	bl	80083d8 <_malloc_usable_size_r>
 800838c:	42a0      	cmp	r0, r4
 800838e:	d20f      	bcs.n	80083b0 <_realloc_r+0x48>
 8008390:	4621      	mov	r1, r4
 8008392:	4638      	mov	r0, r7
 8008394:	f7ff ff8e 	bl	80082b4 <_malloc_r>
 8008398:	4605      	mov	r5, r0
 800839a:	2800      	cmp	r0, #0
 800839c:	d0f2      	beq.n	8008384 <_realloc_r+0x1c>
 800839e:	4631      	mov	r1, r6
 80083a0:	4622      	mov	r2, r4
 80083a2:	f7ff fc05 	bl	8007bb0 <memcpy>
 80083a6:	4631      	mov	r1, r6
 80083a8:	4638      	mov	r0, r7
 80083aa:	f7ff ff37 	bl	800821c <_free_r>
 80083ae:	e7e9      	b.n	8008384 <_realloc_r+0x1c>
 80083b0:	4635      	mov	r5, r6
 80083b2:	e7e7      	b.n	8008384 <_realloc_r+0x1c>

080083b4 <_sbrk_r>:
 80083b4:	b538      	push	{r3, r4, r5, lr}
 80083b6:	2300      	movs	r3, #0
 80083b8:	4c05      	ldr	r4, [pc, #20]	; (80083d0 <_sbrk_r+0x1c>)
 80083ba:	4605      	mov	r5, r0
 80083bc:	4608      	mov	r0, r1
 80083be:	6023      	str	r3, [r4, #0]
 80083c0:	f7f9 f924 	bl	800160c <_sbrk>
 80083c4:	1c43      	adds	r3, r0, #1
 80083c6:	d102      	bne.n	80083ce <_sbrk_r+0x1a>
 80083c8:	6823      	ldr	r3, [r4, #0]
 80083ca:	b103      	cbz	r3, 80083ce <_sbrk_r+0x1a>
 80083cc:	602b      	str	r3, [r5, #0]
 80083ce:	bd38      	pop	{r3, r4, r5, pc}
 80083d0:	20001d50 	.word	0x20001d50

080083d4 <__malloc_lock>:
 80083d4:	4770      	bx	lr

080083d6 <__malloc_unlock>:
 80083d6:	4770      	bx	lr

080083d8 <_malloc_usable_size_r>:
 80083d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083dc:	1f18      	subs	r0, r3, #4
 80083de:	2b00      	cmp	r3, #0
 80083e0:	bfbc      	itt	lt
 80083e2:	580b      	ldrlt	r3, [r1, r0]
 80083e4:	18c0      	addlt	r0, r0, r3
 80083e6:	4770      	bx	lr

080083e8 <_init>:
 80083e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083ea:	bf00      	nop
 80083ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083ee:	bc08      	pop	{r3}
 80083f0:	469e      	mov	lr, r3
 80083f2:	4770      	bx	lr

080083f4 <_fini>:
 80083f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083f6:	bf00      	nop
 80083f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083fa:	bc08      	pop	{r3}
 80083fc:	469e      	mov	lr, r3
 80083fe:	4770      	bx	lr
