// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bc_mult_448 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_V,
        b_V,
        ap_return
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_pp0_stage0 = 8'd2;
parameter    ap_ST_fsm_state8 = 8'd4;
parameter    ap_ST_fsm_state9 = 8'd8;
parameter    ap_ST_fsm_state10 = 8'd16;
parameter    ap_ST_fsm_state11 = 8'd32;
parameter    ap_ST_fsm_state12 = 8'd64;
parameter    ap_ST_fsm_state13 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [447:0] a_V;
input  [434:0] b_V;
output  [834:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[834:0] ap_return;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] i7_0_reg_340;
reg   [2:0] i7_0_reg_340_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
reg   [2:0] i7_0_reg_340_pp0_iter2_reg;
reg   [2:0] i7_0_reg_340_pp0_iter3_reg;
reg   [2:0] i7_0_reg_340_pp0_iter4_reg;
wire   [63:0] bi_0_V_fu_451_p1;
reg   [63:0] bi_0_V_reg_1749;
reg   [63:0] bi_1_V_reg_1754;
reg   [63:0] bi_2_V_reg_1759;
reg   [63:0] bi_3_V_reg_1764;
reg   [63:0] bi_4_V_reg_1769;
reg   [63:0] bi_5_V_reg_1774;
reg  signed [63:0] ai_6_V_reg_1779;
wire  signed [63:0] bi_6_V_fu_575_p1;
reg  signed [63:0] bi_6_V_reg_1784;
wire   [127:0] zext_ln215_fu_579_p1;
reg   [127:0] zext_ln215_reg_1789;
wire   [127:0] zext_ln215_2_fu_583_p1;
reg   [127:0] zext_ln215_2_reg_1794;
wire   [127:0] zext_ln215_3_fu_587_p1;
reg   [127:0] zext_ln215_3_reg_1799;
wire   [127:0] zext_ln215_4_fu_591_p1;
reg   [127:0] zext_ln215_4_reg_1804;
wire   [127:0] zext_ln215_5_fu_595_p1;
reg   [127:0] zext_ln215_5_reg_1809;
wire   [127:0] zext_ln215_6_fu_599_p1;
reg   [127:0] zext_ln215_6_reg_1814;
wire   [0:0] icmp_ln28_fu_603_p2;
reg   [0:0] icmp_ln28_reg_1819;
wire   [2:0] i_1_fu_609_p2;
reg   [2:0] i_1_reg_1823;
reg    ap_enable_reg_pp0_iter0;
wire  signed [63:0] tmp_2_fu_615_p9;
reg  signed [63:0] tmp_2_reg_1828;
wire   [127:0] zext_ln215_1_fu_628_p1;
wire   [2:0] i_fu_984_p2;
reg   [2:0] i_reg_1847;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln41_fu_978_p2;
wire   [450:0] grp_fu_1161_p2;
wire    ap_CS_fsm_state10;
wire   [514:0] grp_fu_1199_p2;
wire   [578:0] grp_fu_1237_p2;
wire   [642:0] grp_fu_1275_p2;
wire   [706:0] grp_fu_1313_p2;
wire   [770:0] grp_fu_1351_p2;
wire   [834:0] grp_fu_1389_p2;
wire    ap_CS_fsm_state11;
wire   [578:0] grp_fu_1407_p2;
wire   [834:0] grp_fu_1419_p2;
wire    ap_CS_fsm_state12;
wire   [834:0] grp_fu_1439_p2;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg   [2:0] ap_phi_mux_i7_0_phi_fu_344_p4;
wire    ap_block_pp0_stage0;
reg   [450:0] sum_V_0_0_reg_352;
wire    ap_CS_fsm_state8;
reg   [514:0] sum_V_1_0_reg_364;
reg   [578:0] sum_V_2_0_reg_376;
reg   [642:0] sum_V_3_0_reg_388;
reg   [706:0] sum_V_4_0_reg_400;
reg   [770:0] sum_V_5_0_reg_412;
reg   [834:0] sum_V_6_0_reg_424;
reg   [2:0] i8_0_reg_436;
reg   [447:0] partial_products_6_s_fu_132;
wire   [447:0] partial_products_0_s_fu_665_p1;
reg   [447:0] partial_products_0_5_fu_136;
wire   [447:0] zext_ln1503_fu_677_p1;
reg   [447:0] partial_products_0_4_fu_140;
wire   [447:0] zext_ln1503_1_fu_689_p1;
reg   [447:0] partial_products_0_3_fu_144;
wire   [447:0] zext_ln1503_2_fu_701_p1;
reg   [447:0] partial_products_0_2_fu_148;
wire   [447:0] zext_ln1503_3_fu_713_p1;
reg   [447:0] partial_products_6_1_fu_152;
wire   [447:0] partial_products_0_9_fu_717_p3;
reg   [447:0] partial_products_6_6_fu_156;
wire   [447:0] partial_products_0_10_fu_725_p3;
reg   [447:0] partial_products_6_7_fu_160;
reg   [447:0] partial_products_1_5_fu_164;
reg   [447:0] partial_products_1_4_fu_168;
reg   [447:0] partial_products_1_3_fu_172;
reg   [447:0] partial_products_1_2_fu_176;
reg   [447:0] partial_products_6_8_fu_180;
reg   [447:0] partial_products_6_9_fu_184;
reg   [447:0] partial_products_6_10_fu_188;
reg   [447:0] partial_products_2_5_fu_192;
reg   [447:0] partial_products_2_4_fu_196;
reg   [447:0] partial_products_2_3_fu_200;
reg   [447:0] partial_products_2_2_fu_204;
reg   [447:0] partial_products_6_11_fu_208;
reg   [447:0] partial_products_6_12_fu_212;
reg   [447:0] partial_products_6_13_fu_216;
reg   [447:0] partial_products_3_5_fu_220;
reg   [447:0] partial_products_3_4_fu_224;
reg   [447:0] partial_products_3_3_fu_228;
reg   [447:0] partial_products_3_2_fu_232;
reg   [447:0] partial_products_6_14_fu_236;
reg   [447:0] partial_products_6_15_fu_240;
reg   [447:0] partial_products_6_16_fu_244;
reg   [447:0] partial_products_4_5_fu_248;
reg   [447:0] partial_products_4_4_fu_252;
reg   [447:0] partial_products_4_3_fu_256;
reg   [447:0] partial_products_4_2_fu_260;
reg   [447:0] partial_products_6_17_fu_264;
reg   [447:0] partial_products_6_18_fu_268;
reg   [447:0] partial_products_6_19_fu_272;
reg   [447:0] partial_products_5_5_fu_276;
reg   [447:0] partial_products_5_4_fu_280;
reg   [447:0] partial_products_5_3_fu_284;
reg   [447:0] partial_products_5_2_fu_288;
reg   [447:0] partial_products_6_20_fu_292;
reg   [447:0] partial_products_6_21_fu_296;
reg   [447:0] partial_products_6_22_fu_300;
reg   [447:0] partial_products_6_5_fu_304;
reg   [447:0] partial_products_6_4_fu_308;
reg   [447:0] partial_products_6_3_fu_312;
reg   [447:0] partial_products_6_2_fu_316;
reg   [447:0] partial_products_6_23_fu_320;
reg   [447:0] partial_products_6_24_fu_324;
wire   [50:0] tmp_1_fu_565_p4;
wire   [63:0] ai_0_V_fu_447_p1;
wire   [63:0] ai_1_V_fu_455_p4;
wire   [63:0] ai_2_V_fu_475_p4;
wire   [63:0] ai_3_V_fu_495_p4;
wire   [63:0] ai_4_V_fu_515_p4;
wire   [63:0] ai_5_V_fu_535_p4;
wire   [63:0] grp_fu_631_p0;
wire   [63:0] grp_fu_631_p1;
wire   [63:0] grp_fu_636_p0;
wire   [63:0] grp_fu_636_p1;
wire   [63:0] grp_fu_641_p0;
wire   [63:0] grp_fu_641_p1;
wire   [63:0] grp_fu_646_p0;
wire   [63:0] grp_fu_646_p1;
wire   [63:0] grp_fu_651_p0;
wire   [63:0] grp_fu_651_p1;
wire   [63:0] grp_fu_656_p0;
wire   [63:0] grp_fu_656_p1;
wire   [127:0] grp_fu_631_p2;
wire   [127:0] grp_fu_636_p2;
wire   [191:0] partial_products_0_1_fu_669_p3;
wire   [127:0] grp_fu_641_p2;
wire   [255:0] partial_products_0_6_fu_681_p3;
wire   [127:0] grp_fu_646_p2;
wire   [319:0] partial_products_0_7_fu_693_p3;
wire   [127:0] grp_fu_651_p2;
wire   [383:0] partial_products_0_8_fu_705_p3;
wire   [127:0] grp_fu_656_p2;
wire   [63:0] grp_fu_661_p2;
wire   [447:0] tmp_3_fu_1137_p9;
wire   [450:0] grp_fu_1161_p1;
wire   [447:0] tmp_4_fu_1167_p9;
wire   [511:0] shl_ln_fu_1187_p3;
wire   [514:0] grp_fu_1199_p1;
wire   [447:0] tmp_5_fu_1205_p9;
wire   [575:0] shl_ln1503_1_fu_1225_p3;
wire   [578:0] grp_fu_1237_p1;
wire   [447:0] tmp_6_fu_1243_p9;
wire   [639:0] shl_ln1503_7_fu_1263_p3;
wire   [642:0] grp_fu_1275_p1;
wire   [447:0] tmp_7_fu_1281_p9;
wire   [703:0] shl_ln1503_8_fu_1301_p3;
wire   [706:0] grp_fu_1313_p1;
wire   [447:0] tmp_8_fu_1319_p9;
wire   [767:0] shl_ln1503_9_fu_1339_p3;
wire   [770:0] grp_fu_1351_p1;
wire   [447:0] tmp_9_fu_1357_p9;
wire   [831:0] shl_ln1503_s_fu_1377_p3;
wire   [834:0] grp_fu_1389_p1;
wire   [578:0] grp_fu_1407_p0;
wire   [706:0] grp_fu_1413_p0;
wire   [834:0] grp_fu_1419_p0;
wire   [578:0] grp_fu_1429_p1;
wire   [706:0] grp_fu_1413_p2;
wire   [834:0] grp_fu_1439_p1;
wire   [578:0] grp_fu_1429_p2;
wire   [834:0] grp_fu_1449_p1;
wire   [834:0] grp_fu_1449_p2;
reg   [834:0] ap_return_preg;
wire    ap_CS_fsm_state13;
reg   [7:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_return_preg = 835'd0;
end

rdc_mont_mux_73_6bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 64 ))
rdc_mont_mux_73_6bkb_U1(
    .din0(bi_0_V_reg_1749),
    .din1(bi_1_V_reg_1754),
    .din2(bi_2_V_reg_1759),
    .din3(bi_3_V_reg_1764),
    .din4(bi_4_V_reg_1769),
    .din5(bi_5_V_reg_1774),
    .din6(bi_6_V_reg_1784),
    .din7(ap_phi_mux_i7_0_phi_fu_344_p4),
    .dout(tmp_2_fu_615_p9)
);

rdc_mont_mul_64nscud #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 128 ))
rdc_mont_mul_64nscud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_631_p0),
    .din1(grp_fu_631_p1),
    .ce(1'b1),
    .dout(grp_fu_631_p2)
);

rdc_mont_mul_64nscud #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 128 ))
rdc_mont_mul_64nscud_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_636_p0),
    .din1(grp_fu_636_p1),
    .ce(1'b1),
    .dout(grp_fu_636_p2)
);

rdc_mont_mul_64nscud #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 128 ))
rdc_mont_mul_64nscud_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_641_p0),
    .din1(grp_fu_641_p1),
    .ce(1'b1),
    .dout(grp_fu_641_p2)
);

rdc_mont_mul_64nscud #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 128 ))
rdc_mont_mul_64nscud_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_646_p0),
    .din1(grp_fu_646_p1),
    .ce(1'b1),
    .dout(grp_fu_646_p2)
);

rdc_mont_mul_64nscud #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 128 ))
rdc_mont_mul_64nscud_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_651_p0),
    .din1(grp_fu_651_p1),
    .ce(1'b1),
    .dout(grp_fu_651_p2)
);

rdc_mont_mul_64nscud #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 128 ))
rdc_mont_mul_64nscud_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_656_p0),
    .din1(grp_fu_656_p1),
    .ce(1'b1),
    .dout(grp_fu_656_p2)
);

rdc_mont_mul_64s_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
rdc_mont_mul_64s_dEe_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ai_6_V_reg_1779),
    .din1(tmp_2_reg_1828),
    .ce(1'b1),
    .dout(grp_fu_661_p2)
);

rdc_mont_mux_73_4eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 448 ),
    .din1_WIDTH( 448 ),
    .din2_WIDTH( 448 ),
    .din3_WIDTH( 448 ),
    .din4_WIDTH( 448 ),
    .din5_WIDTH( 448 ),
    .din6_WIDTH( 448 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 448 ))
rdc_mont_mux_73_4eOg_U9(
    .din0(partial_products_6_s_fu_132),
    .din1(partial_products_0_5_fu_136),
    .din2(partial_products_0_4_fu_140),
    .din3(partial_products_0_3_fu_144),
    .din4(partial_products_0_2_fu_148),
    .din5(partial_products_6_1_fu_152),
    .din6(partial_products_6_6_fu_156),
    .din7(i8_0_reg_436),
    .dout(tmp_3_fu_1137_p9)
);

rdc_mont_add_451nfYi #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 451 ),
    .din1_WIDTH( 451 ),
    .dout_WIDTH( 451 ))
rdc_mont_add_451nfYi_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_V_0_0_reg_352),
    .din1(grp_fu_1161_p1),
    .ce(1'b1),
    .dout(grp_fu_1161_p2)
);

rdc_mont_mux_73_4eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 448 ),
    .din1_WIDTH( 448 ),
    .din2_WIDTH( 448 ),
    .din3_WIDTH( 448 ),
    .din4_WIDTH( 448 ),
    .din5_WIDTH( 448 ),
    .din6_WIDTH( 448 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 448 ))
rdc_mont_mux_73_4eOg_U11(
    .din0(partial_products_6_7_fu_160),
    .din1(partial_products_1_5_fu_164),
    .din2(partial_products_1_4_fu_168),
    .din3(partial_products_1_3_fu_172),
    .din4(partial_products_1_2_fu_176),
    .din5(partial_products_6_8_fu_180),
    .din6(partial_products_6_9_fu_184),
    .din7(i8_0_reg_436),
    .dout(tmp_4_fu_1167_p9)
);

rdc_mont_add_515ng8j #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 515 ),
    .din1_WIDTH( 515 ),
    .dout_WIDTH( 515 ))
rdc_mont_add_515ng8j_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_V_1_0_reg_364),
    .din1(grp_fu_1199_p1),
    .ce(1'b1),
    .dout(grp_fu_1199_p2)
);

rdc_mont_mux_73_4eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 448 ),
    .din1_WIDTH( 448 ),
    .din2_WIDTH( 448 ),
    .din3_WIDTH( 448 ),
    .din4_WIDTH( 448 ),
    .din5_WIDTH( 448 ),
    .din6_WIDTH( 448 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 448 ))
rdc_mont_mux_73_4eOg_U13(
    .din0(partial_products_6_10_fu_188),
    .din1(partial_products_2_5_fu_192),
    .din2(partial_products_2_4_fu_196),
    .din3(partial_products_2_3_fu_200),
    .din4(partial_products_2_2_fu_204),
    .din5(partial_products_6_11_fu_208),
    .din6(partial_products_6_12_fu_212),
    .din7(i8_0_reg_436),
    .dout(tmp_5_fu_1205_p9)
);

rdc_mont_add_579nhbi #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 579 ),
    .din1_WIDTH( 579 ),
    .dout_WIDTH( 579 ))
rdc_mont_add_579nhbi_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_V_2_0_reg_376),
    .din1(grp_fu_1237_p1),
    .ce(1'b1),
    .dout(grp_fu_1237_p2)
);

rdc_mont_mux_73_4eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 448 ),
    .din1_WIDTH( 448 ),
    .din2_WIDTH( 448 ),
    .din3_WIDTH( 448 ),
    .din4_WIDTH( 448 ),
    .din5_WIDTH( 448 ),
    .din6_WIDTH( 448 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 448 ))
rdc_mont_mux_73_4eOg_U15(
    .din0(partial_products_6_13_fu_216),
    .din1(partial_products_3_5_fu_220),
    .din2(partial_products_3_4_fu_224),
    .din3(partial_products_3_3_fu_228),
    .din4(partial_products_3_2_fu_232),
    .din5(partial_products_6_14_fu_236),
    .din6(partial_products_6_15_fu_240),
    .din7(i8_0_reg_436),
    .dout(tmp_6_fu_1243_p9)
);

rdc_mont_add_643nibs #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 643 ),
    .din1_WIDTH( 643 ),
    .dout_WIDTH( 643 ))
rdc_mont_add_643nibs_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_V_3_0_reg_388),
    .din1(grp_fu_1275_p1),
    .ce(1'b1),
    .dout(grp_fu_1275_p2)
);

rdc_mont_mux_73_4eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 448 ),
    .din1_WIDTH( 448 ),
    .din2_WIDTH( 448 ),
    .din3_WIDTH( 448 ),
    .din4_WIDTH( 448 ),
    .din5_WIDTH( 448 ),
    .din6_WIDTH( 448 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 448 ))
rdc_mont_mux_73_4eOg_U17(
    .din0(partial_products_6_16_fu_244),
    .din1(partial_products_4_5_fu_248),
    .din2(partial_products_4_4_fu_252),
    .din3(partial_products_4_3_fu_256),
    .din4(partial_products_4_2_fu_260),
    .din5(partial_products_6_17_fu_264),
    .din6(partial_products_6_18_fu_268),
    .din7(i8_0_reg_436),
    .dout(tmp_7_fu_1281_p9)
);

rdc_mont_add_707njbC #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 707 ),
    .din1_WIDTH( 707 ),
    .dout_WIDTH( 707 ))
rdc_mont_add_707njbC_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_V_4_0_reg_400),
    .din1(grp_fu_1313_p1),
    .ce(1'b1),
    .dout(grp_fu_1313_p2)
);

rdc_mont_mux_73_4eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 448 ),
    .din1_WIDTH( 448 ),
    .din2_WIDTH( 448 ),
    .din3_WIDTH( 448 ),
    .din4_WIDTH( 448 ),
    .din5_WIDTH( 448 ),
    .din6_WIDTH( 448 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 448 ))
rdc_mont_mux_73_4eOg_U19(
    .din0(partial_products_6_19_fu_272),
    .din1(partial_products_5_5_fu_276),
    .din2(partial_products_5_4_fu_280),
    .din3(partial_products_5_3_fu_284),
    .din4(partial_products_5_2_fu_288),
    .din5(partial_products_6_20_fu_292),
    .din6(partial_products_6_21_fu_296),
    .din7(i8_0_reg_436),
    .dout(tmp_8_fu_1319_p9)
);

rdc_mont_add_771nkbM #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 771 ),
    .din1_WIDTH( 771 ),
    .dout_WIDTH( 771 ))
rdc_mont_add_771nkbM_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_V_5_0_reg_412),
    .din1(grp_fu_1351_p1),
    .ce(1'b1),
    .dout(grp_fu_1351_p2)
);

rdc_mont_mux_73_4eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 448 ),
    .din1_WIDTH( 448 ),
    .din2_WIDTH( 448 ),
    .din3_WIDTH( 448 ),
    .din4_WIDTH( 448 ),
    .din5_WIDTH( 448 ),
    .din6_WIDTH( 448 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 448 ))
rdc_mont_mux_73_4eOg_U21(
    .din0(partial_products_6_22_fu_300),
    .din1(partial_products_6_5_fu_304),
    .din2(partial_products_6_4_fu_308),
    .din3(partial_products_6_3_fu_312),
    .din4(partial_products_6_2_fu_316),
    .din5(partial_products_6_23_fu_320),
    .din6(partial_products_6_24_fu_324),
    .din7(i8_0_reg_436),
    .dout(tmp_9_fu_1357_p9)
);

rdc_mont_add_835nlbW #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 835 ),
    .din1_WIDTH( 835 ),
    .dout_WIDTH( 835 ))
rdc_mont_add_835nlbW_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_V_6_0_reg_424),
    .din1(grp_fu_1389_p1),
    .ce(1'b1),
    .dout(grp_fu_1389_p2)
);

rdc_mont_add_579nhbi #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 579 ),
    .din1_WIDTH( 579 ),
    .dout_WIDTH( 579 ))
rdc_mont_add_579nhbi_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1407_p0),
    .din1(sum_V_2_0_reg_376),
    .ce(1'b1),
    .dout(grp_fu_1407_p2)
);

rdc_mont_add_707njbC #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 707 ),
    .din1_WIDTH( 707 ),
    .dout_WIDTH( 707 ))
rdc_mont_add_707njbC_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1413_p0),
    .din1(sum_V_4_0_reg_400),
    .ce(1'b1),
    .dout(grp_fu_1413_p2)
);

rdc_mont_add_835nlbW #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 835 ),
    .din1_WIDTH( 835 ),
    .dout_WIDTH( 835 ))
rdc_mont_add_835nlbW_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1419_p0),
    .din1(sum_V_6_0_reg_424),
    .ce(1'b1),
    .dout(grp_fu_1419_p2)
);

rdc_mont_add_579nhbi #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 579 ),
    .din1_WIDTH( 579 ),
    .dout_WIDTH( 579 ))
rdc_mont_add_579nhbi_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1407_p2),
    .din1(grp_fu_1429_p1),
    .ce(1'b1),
    .dout(grp_fu_1429_p2)
);

rdc_mont_add_835nlbW #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 835 ),
    .din1_WIDTH( 835 ),
    .dout_WIDTH( 835 ))
rdc_mont_add_835nlbW_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1419_p2),
    .din1(grp_fu_1439_p1),
    .ce(1'b1),
    .dout(grp_fu_1439_p2)
);

rdc_mont_add_835nlbW #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 835 ),
    .din1_WIDTH( 835 ),
    .dout_WIDTH( 835 ))
rdc_mont_add_835nlbW_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1439_p2),
    .din1(grp_fu_1449_p1),
    .ce(1'b1),
    .dout(grp_fu_1449_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 835'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_return_preg <= grp_fu_1449_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_1819 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        i7_0_reg_340 <= i_1_reg_1823;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i7_0_reg_340 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        i8_0_reg_436 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        i8_0_reg_436 <= i_reg_1847;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sum_V_0_0_reg_352 <= 451'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sum_V_0_0_reg_352 <= grp_fu_1161_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sum_V_1_0_reg_364 <= 515'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sum_V_1_0_reg_364 <= grp_fu_1199_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sum_V_2_0_reg_376 <= 579'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sum_V_2_0_reg_376 <= grp_fu_1237_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sum_V_3_0_reg_388 <= 643'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sum_V_3_0_reg_388 <= grp_fu_1275_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sum_V_4_0_reg_400 <= 707'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sum_V_4_0_reg_400 <= grp_fu_1313_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sum_V_5_0_reg_412 <= 771'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sum_V_5_0_reg_412 <= grp_fu_1351_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sum_V_6_0_reg_424 <= 835'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sum_V_6_0_reg_424 <= grp_fu_1389_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        ai_6_V_reg_1779 <= {{a_V[447:384]}};
        bi_0_V_reg_1749 <= bi_0_V_fu_451_p1;
        bi_1_V_reg_1754 <= {{b_V[127:64]}};
        bi_2_V_reg_1759 <= {{b_V[191:128]}};
        bi_3_V_reg_1764 <= {{b_V[255:192]}};
        bi_4_V_reg_1769 <= {{b_V[319:256]}};
        bi_5_V_reg_1774 <= {{b_V[383:320]}};
        bi_6_V_reg_1784 <= bi_6_V_fu_575_p1;
        zext_ln215_2_reg_1794[63 : 0] <= zext_ln215_2_fu_583_p1[63 : 0];
        zext_ln215_3_reg_1799[63 : 0] <= zext_ln215_3_fu_587_p1[63 : 0];
        zext_ln215_4_reg_1804[63 : 0] <= zext_ln215_4_fu_591_p1[63 : 0];
        zext_ln215_5_reg_1809[63 : 0] <= zext_ln215_5_fu_595_p1[63 : 0];
        zext_ln215_6_reg_1814[63 : 0] <= zext_ln215_6_fu_599_p1[63 : 0];
        zext_ln215_reg_1789[63 : 0] <= zext_ln215_fu_579_p1[63 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_return <= grp_fu_1449_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i7_0_reg_340_pp0_iter1_reg <= i7_0_reg_340;
        icmp_ln28_reg_1819 <= icmp_ln28_fu_603_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        i7_0_reg_340_pp0_iter2_reg <= i7_0_reg_340_pp0_iter1_reg;
        i7_0_reg_340_pp0_iter3_reg <= i7_0_reg_340_pp0_iter2_reg;
        i7_0_reg_340_pp0_iter4_reg <= i7_0_reg_340_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_1_reg_1823 <= i_1_fu_609_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        i_reg_1847 <= i_fu_984_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((i7_0_reg_340_pp0_iter4_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        partial_products_0_2_fu_148[383 : 256] <= zext_ln1503_3_fu_713_p1[383 : 256];
        partial_products_0_3_fu_144[319 : 192] <= zext_ln1503_2_fu_701_p1[319 : 192];
        partial_products_0_4_fu_140[255 : 128] <= zext_ln1503_1_fu_689_p1[255 : 128];
        partial_products_0_5_fu_136[191 : 64] <= zext_ln1503_fu_677_p1[191 : 64];
        partial_products_6_1_fu_152[447 : 320] <= partial_products_0_9_fu_717_p3[447 : 320];
        partial_products_6_6_fu_156[447 : 384] <= partial_products_0_10_fu_725_p3[447 : 384];
        partial_products_6_s_fu_132[127 : 0] <= partial_products_0_s_fu_665_p1[127 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((i7_0_reg_340_pp0_iter4_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        partial_products_1_2_fu_176[383 : 256] <= zext_ln1503_3_fu_713_p1[383 : 256];
        partial_products_1_3_fu_172[319 : 192] <= zext_ln1503_2_fu_701_p1[319 : 192];
        partial_products_1_4_fu_168[255 : 128] <= zext_ln1503_1_fu_689_p1[255 : 128];
        partial_products_1_5_fu_164[191 : 64] <= zext_ln1503_fu_677_p1[191 : 64];
        partial_products_6_7_fu_160[127 : 0] <= partial_products_0_s_fu_665_p1[127 : 0];
        partial_products_6_8_fu_180[447 : 320] <= partial_products_0_9_fu_717_p3[447 : 320];
        partial_products_6_9_fu_184[447 : 384] <= partial_products_0_10_fu_725_p3[447 : 384];
    end
end

always @ (posedge ap_clk) begin
    if (((i7_0_reg_340_pp0_iter4_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        partial_products_2_2_fu_204[383 : 256] <= zext_ln1503_3_fu_713_p1[383 : 256];
        partial_products_2_3_fu_200[319 : 192] <= zext_ln1503_2_fu_701_p1[319 : 192];
        partial_products_2_4_fu_196[255 : 128] <= zext_ln1503_1_fu_689_p1[255 : 128];
        partial_products_2_5_fu_192[191 : 64] <= zext_ln1503_fu_677_p1[191 : 64];
        partial_products_6_10_fu_188[127 : 0] <= partial_products_0_s_fu_665_p1[127 : 0];
        partial_products_6_11_fu_208[447 : 320] <= partial_products_0_9_fu_717_p3[447 : 320];
        partial_products_6_12_fu_212[447 : 384] <= partial_products_0_10_fu_725_p3[447 : 384];
    end
end

always @ (posedge ap_clk) begin
    if (((i7_0_reg_340_pp0_iter4_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        partial_products_3_2_fu_232[383 : 256] <= zext_ln1503_3_fu_713_p1[383 : 256];
        partial_products_3_3_fu_228[319 : 192] <= zext_ln1503_2_fu_701_p1[319 : 192];
        partial_products_3_4_fu_224[255 : 128] <= zext_ln1503_1_fu_689_p1[255 : 128];
        partial_products_3_5_fu_220[191 : 64] <= zext_ln1503_fu_677_p1[191 : 64];
        partial_products_6_13_fu_216[127 : 0] <= partial_products_0_s_fu_665_p1[127 : 0];
        partial_products_6_14_fu_236[447 : 320] <= partial_products_0_9_fu_717_p3[447 : 320];
        partial_products_6_15_fu_240[447 : 384] <= partial_products_0_10_fu_725_p3[447 : 384];
    end
end

always @ (posedge ap_clk) begin
    if (((i7_0_reg_340_pp0_iter4_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        partial_products_4_2_fu_260[383 : 256] <= zext_ln1503_3_fu_713_p1[383 : 256];
        partial_products_4_3_fu_256[319 : 192] <= zext_ln1503_2_fu_701_p1[319 : 192];
        partial_products_4_4_fu_252[255 : 128] <= zext_ln1503_1_fu_689_p1[255 : 128];
        partial_products_4_5_fu_248[191 : 64] <= zext_ln1503_fu_677_p1[191 : 64];
        partial_products_6_16_fu_244[127 : 0] <= partial_products_0_s_fu_665_p1[127 : 0];
        partial_products_6_17_fu_264[447 : 320] <= partial_products_0_9_fu_717_p3[447 : 320];
        partial_products_6_18_fu_268[447 : 384] <= partial_products_0_10_fu_725_p3[447 : 384];
    end
end

always @ (posedge ap_clk) begin
    if (((i7_0_reg_340_pp0_iter4_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        partial_products_5_2_fu_288[383 : 256] <= zext_ln1503_3_fu_713_p1[383 : 256];
        partial_products_5_3_fu_284[319 : 192] <= zext_ln1503_2_fu_701_p1[319 : 192];
        partial_products_5_4_fu_280[255 : 128] <= zext_ln1503_1_fu_689_p1[255 : 128];
        partial_products_5_5_fu_276[191 : 64] <= zext_ln1503_fu_677_p1[191 : 64];
        partial_products_6_19_fu_272[127 : 0] <= partial_products_0_s_fu_665_p1[127 : 0];
        partial_products_6_20_fu_292[447 : 320] <= partial_products_0_9_fu_717_p3[447 : 320];
        partial_products_6_21_fu_296[447 : 384] <= partial_products_0_10_fu_725_p3[447 : 384];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & ((i7_0_reg_340_pp0_iter4_reg == 3'd6) | (i7_0_reg_340_pp0_iter4_reg == 3'd7)))) begin
        partial_products_6_22_fu_300[127 : 0] <= partial_products_0_s_fu_665_p1[127 : 0];
        partial_products_6_23_fu_320[447 : 320] <= partial_products_0_9_fu_717_p3[447 : 320];
        partial_products_6_24_fu_324[447 : 384] <= partial_products_0_10_fu_725_p3[447 : 384];
        partial_products_6_2_fu_316[383 : 256] <= zext_ln1503_3_fu_713_p1[383 : 256];
        partial_products_6_3_fu_312[319 : 192] <= zext_ln1503_2_fu_701_p1[319 : 192];
        partial_products_6_4_fu_308[255 : 128] <= zext_ln1503_1_fu_689_p1[255 : 128];
        partial_products_6_5_fu_304[191 : 64] <= zext_ln1503_fu_677_p1[191 : 64];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_fu_603_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_2_reg_1828 <= tmp_2_fu_615_p9;
    end
end

always @ (*) begin
    if ((icmp_ln28_fu_603_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln28_reg_1819 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_i7_0_phi_fu_344_p4 = i_1_reg_1823;
    end else begin
        ap_phi_mux_i7_0_phi_fu_344_p4 = i7_0_reg_340;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln28_fu_603_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((icmp_ln28_fu_603_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln41_fu_978_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ai_0_V_fu_447_p1 = a_V[63:0];

assign ai_1_V_fu_455_p4 = {{a_V[127:64]}};

assign ai_2_V_fu_475_p4 = {{a_V[191:128]}};

assign ai_3_V_fu_495_p4 = {{a_V[255:192]}};

assign ai_4_V_fu_515_p4 = {{a_V[319:256]}};

assign ai_5_V_fu_535_p4 = {{a_V[383:320]}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bi_0_V_fu_451_p1 = b_V[63:0];

assign bi_6_V_fu_575_p1 = $signed(tmp_1_fu_565_p4);

assign grp_fu_1161_p1 = tmp_3_fu_1137_p9;

assign grp_fu_1199_p1 = shl_ln_fu_1187_p3;

assign grp_fu_1237_p1 = shl_ln1503_1_fu_1225_p3;

assign grp_fu_1275_p1 = shl_ln1503_7_fu_1263_p3;

assign grp_fu_1313_p1 = shl_ln1503_8_fu_1301_p3;

assign grp_fu_1351_p1 = shl_ln1503_9_fu_1339_p3;

assign grp_fu_1389_p1 = shl_ln1503_s_fu_1377_p3;

assign grp_fu_1407_p0 = sum_V_0_0_reg_352;

assign grp_fu_1413_p0 = sum_V_3_0_reg_388;

assign grp_fu_1419_p0 = sum_V_5_0_reg_412;

assign grp_fu_1429_p1 = sum_V_1_0_reg_364;

assign grp_fu_1439_p1 = grp_fu_1413_p2;

assign grp_fu_1449_p1 = grp_fu_1429_p2;

assign grp_fu_631_p0 = zext_ln215_reg_1789;

assign grp_fu_631_p1 = zext_ln215_1_fu_628_p1;

assign grp_fu_636_p0 = zext_ln215_2_reg_1794;

assign grp_fu_636_p1 = zext_ln215_1_fu_628_p1;

assign grp_fu_641_p0 = zext_ln215_3_reg_1799;

assign grp_fu_641_p1 = zext_ln215_1_fu_628_p1;

assign grp_fu_646_p0 = zext_ln215_4_reg_1804;

assign grp_fu_646_p1 = zext_ln215_1_fu_628_p1;

assign grp_fu_651_p0 = zext_ln215_5_reg_1809;

assign grp_fu_651_p1 = zext_ln215_1_fu_628_p1;

assign grp_fu_656_p0 = zext_ln215_6_reg_1814;

assign grp_fu_656_p1 = zext_ln215_1_fu_628_p1;

assign i_1_fu_609_p2 = (ap_phi_mux_i7_0_phi_fu_344_p4 + 3'd1);

assign i_fu_984_p2 = (i8_0_reg_436 + 3'd1);

assign icmp_ln28_fu_603_p2 = ((ap_phi_mux_i7_0_phi_fu_344_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_978_p2 = ((i8_0_reg_436 == 3'd7) ? 1'b1 : 1'b0);

assign partial_products_0_10_fu_725_p3 = {{grp_fu_661_p2}, {384'd0}};

assign partial_products_0_1_fu_669_p3 = {{grp_fu_636_p2}, {64'd0}};

assign partial_products_0_6_fu_681_p3 = {{grp_fu_641_p2}, {128'd0}};

assign partial_products_0_7_fu_693_p3 = {{grp_fu_646_p2}, {192'd0}};

assign partial_products_0_8_fu_705_p3 = {{grp_fu_651_p2}, {256'd0}};

assign partial_products_0_9_fu_717_p3 = {{grp_fu_656_p2}, {320'd0}};

assign partial_products_0_s_fu_665_p1 = grp_fu_631_p2;

assign shl_ln1503_1_fu_1225_p3 = {{tmp_5_fu_1205_p9}, {128'd0}};

assign shl_ln1503_7_fu_1263_p3 = {{tmp_6_fu_1243_p9}, {192'd0}};

assign shl_ln1503_8_fu_1301_p3 = {{tmp_7_fu_1281_p9}, {256'd0}};

assign shl_ln1503_9_fu_1339_p3 = {{tmp_8_fu_1319_p9}, {320'd0}};

assign shl_ln1503_s_fu_1377_p3 = {{tmp_9_fu_1357_p9}, {384'd0}};

assign shl_ln_fu_1187_p3 = {{tmp_4_fu_1167_p9}, {64'd0}};

assign tmp_1_fu_565_p4 = {{b_V[434:384]}};

assign zext_ln1503_1_fu_689_p1 = partial_products_0_6_fu_681_p3;

assign zext_ln1503_2_fu_701_p1 = partial_products_0_7_fu_693_p3;

assign zext_ln1503_3_fu_713_p1 = partial_products_0_8_fu_705_p3;

assign zext_ln1503_fu_677_p1 = partial_products_0_1_fu_669_p3;

assign zext_ln215_1_fu_628_p1 = $unsigned(tmp_2_reg_1828);

assign zext_ln215_2_fu_583_p1 = ai_1_V_fu_455_p4;

assign zext_ln215_3_fu_587_p1 = ai_2_V_fu_475_p4;

assign zext_ln215_4_fu_591_p1 = ai_3_V_fu_495_p4;

assign zext_ln215_5_fu_595_p1 = ai_4_V_fu_515_p4;

assign zext_ln215_6_fu_599_p1 = ai_5_V_fu_535_p4;

assign zext_ln215_fu_579_p1 = ai_0_V_fu_447_p1;

always @ (posedge ap_clk) begin
    zext_ln215_reg_1789[127:64] <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
    zext_ln215_2_reg_1794[127:64] <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
    zext_ln215_3_reg_1799[127:64] <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
    zext_ln215_4_reg_1804[127:64] <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
    zext_ln215_5_reg_1809[127:64] <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
    zext_ln215_6_reg_1814[127:64] <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_s_fu_132[447:128] <= 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_0_5_fu_136[63:0] <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
    partial_products_0_5_fu_136[447:192] <= 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_0_4_fu_140[127:0] <= 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_0_4_fu_140[447:256] <= 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_0_3_fu_144[191:0] <= 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_0_3_fu_144[447:320] <= 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_0_2_fu_148[255:0] <= 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_0_2_fu_148[447:384] <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_1_fu_152[319:0] <= 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_6_fu_156[383:0] <= 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_7_fu_160[447:128] <= 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_1_5_fu_164[63:0] <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
    partial_products_1_5_fu_164[447:192] <= 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_1_4_fu_168[127:0] <= 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_1_4_fu_168[447:256] <= 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_1_3_fu_172[191:0] <= 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_1_3_fu_172[447:320] <= 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_1_2_fu_176[255:0] <= 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_1_2_fu_176[447:384] <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_8_fu_180[319:0] <= 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_9_fu_184[383:0] <= 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_10_fu_188[447:128] <= 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_2_5_fu_192[63:0] <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
    partial_products_2_5_fu_192[447:192] <= 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_2_4_fu_196[127:0] <= 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_2_4_fu_196[447:256] <= 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_2_3_fu_200[191:0] <= 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_2_3_fu_200[447:320] <= 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_2_2_fu_204[255:0] <= 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_2_2_fu_204[447:384] <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_11_fu_208[319:0] <= 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_12_fu_212[383:0] <= 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_13_fu_216[447:128] <= 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_3_5_fu_220[63:0] <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
    partial_products_3_5_fu_220[447:192] <= 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_3_4_fu_224[127:0] <= 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_3_4_fu_224[447:256] <= 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_3_3_fu_228[191:0] <= 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_3_3_fu_228[447:320] <= 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_3_2_fu_232[255:0] <= 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_3_2_fu_232[447:384] <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_14_fu_236[319:0] <= 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_15_fu_240[383:0] <= 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_16_fu_244[447:128] <= 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_4_5_fu_248[63:0] <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
    partial_products_4_5_fu_248[447:192] <= 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_4_4_fu_252[127:0] <= 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_4_4_fu_252[447:256] <= 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_4_3_fu_256[191:0] <= 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_4_3_fu_256[447:320] <= 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_4_2_fu_260[255:0] <= 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_4_2_fu_260[447:384] <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_17_fu_264[319:0] <= 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_18_fu_268[383:0] <= 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_19_fu_272[447:128] <= 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_5_5_fu_276[63:0] <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
    partial_products_5_5_fu_276[447:192] <= 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_5_4_fu_280[127:0] <= 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_5_4_fu_280[447:256] <= 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_5_3_fu_284[191:0] <= 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_5_3_fu_284[447:320] <= 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_5_2_fu_288[255:0] <= 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_5_2_fu_288[447:384] <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_20_fu_292[319:0] <= 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_21_fu_296[383:0] <= 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_22_fu_300[447:128] <= 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_5_fu_304[63:0] <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_5_fu_304[447:192] <= 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_4_fu_308[127:0] <= 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_4_fu_308[447:256] <= 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_3_fu_312[191:0] <= 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_3_fu_312[447:320] <= 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_2_fu_316[255:0] <= 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_2_fu_316[447:384] <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_23_fu_320[319:0] <= 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    partial_products_6_24_fu_324[383:0] <= 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
end

endmodule //bc_mult_448
