<stg><name>subconv_1x1_8_p</name>


<trans_list>

<trans id="1111" from="1" to="2">
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="2" to="5">
<condition id="728">
<or_exp><and_exp><literal name="exitcond_flatten4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="2" to="3">
<condition id="731">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="3" to="4">
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="4" to="2">
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="5" to="6">
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="6" to="7">
<condition id="700">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="6" to="15">
<condition id="717">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="7" to="8">
<condition id="702">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="7" to="6">
<condition id="715">
<or_exp><and_exp><literal name="exitcond15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="8" to="9">
<condition id="704">
<or_exp><and_exp><literal name="exitcond17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="8" to="7">
<condition id="713">
<or_exp><and_exp><literal name="exitcond17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="9" to="10">
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="10" to="11">
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="11" to="12">
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="12" to="13">
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="13" to="14">
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="14" to="8">
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="15" to="19">
<condition id="732">
<or_exp><and_exp><literal name="exitcond_flatten6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="15" to="16">
<condition id="736">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="16" to="17">
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="17" to="18">
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="18" to="15">
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader44:0  %indvar_flatten4 = phi i12 [ 0, %0 ], [ %indvar_flatten_next4, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten4"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader44:1  %co = phi i6 [ 0, %0 ], [ %co_cast9_mid2_v, %1 ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader44:2  %indvar_flatten = phi i8 [ 0, %0 ], [ %indvar_flatten_next, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader44:3  %h = phi i4 [ 1, %0 ], [ %h_cast8_mid2, %1 ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader44:4  %w = phi i4 [ 1, %0 ], [ %w_15, %1 ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader44:5  %exitcond_flatten4 = icmp eq i12 %indvar_flatten4, -1024

]]></Node>
<StgValue><ssdm name="exitcond_flatten4"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader44:6  %indvar_flatten_next4 = add i12 %indvar_flatten4, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next4"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader44:7  br i1 %exitcond_flatten4, label %.preheader43.preheader, label %.preheader45.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader:2  %exitcond_flatten = icmp eq i8 %indvar_flatten, 64

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %indvar_flatten_op = add i8 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  %indvar_flatten_next = select i1 %exitcond_flatten, i8 1, i8 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader45.preheader:0  %co_9 = add i6 %co, 1

]]></Node>
<StgValue><ssdm name="co_9"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader45.preheader:3  %h_mid = select i1 %exitcond_flatten, i4 1, i4 %h

]]></Node>
<StgValue><ssdm name="h_mid"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader45.preheader:4  %co_cast9_mid2_v = select i1 %exitcond_flatten, i6 %co_9, i6 %co

]]></Node>
<StgValue><ssdm name="co_cast9_mid2_v"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="6">
<![CDATA[
.preheader45.preheader:5  %co_cast9_mid2 = zext i6 %co_cast9_mid2_v to i32

]]></Node>
<StgValue><ssdm name="co_cast9_mid2"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader45.preheader:6  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader45.preheader:7  %exitcond = icmp eq i4 %w, -7

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader45.preheader:8  %exitcond23_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond23_mid"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader45.preheader:9  %h_15 = add i4 %h_mid, 1

]]></Node>
<StgValue><ssdm name="h_15"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader45.preheader:10  %tmp_s = or i1 %exitcond23_mid, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader45.preheader:11  %w_mid2 = select i1 %tmp_s, i4 1, i4 %w

]]></Node>
<StgValue><ssdm name="w_mid2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader45.preheader:12  %h_cast8_mid2 = select i1 %exitcond23_mid, i4 %h_15, i4 %h_mid

]]></Node>
<StgValue><ssdm name="h_cast8_mid2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:71  %bias_V_addr = getelementptr [48 x i8]* %bias_V, i32 0, i32 %co_cast9_mid2

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="6">
<![CDATA[
.preheader45.preheader:72  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0">
<![CDATA[
.preheader45.preheader:73  switch i6 %co_cast9_mid2_v, label %branch95 [
    i6 0, label %branch48
    i6 1, label %branch49
    i6 2, label %branch50
    i6 3, label %branch51
    i6 4, label %branch52
    i6 5, label %branch53
    i6 6, label %branch54
    i6 7, label %branch55
    i6 8, label %branch56
    i6 9, label %branch57
    i6 10, label %branch58
    i6 11, label %branch59
    i6 12, label %branch60
    i6 13, label %branch61
    i6 14, label %branch62
    i6 15, label %branch63
    i6 16, label %branch64
    i6 17, label %branch65
    i6 18, label %branch66
    i6 19, label %branch67
    i6 20, label %branch68
    i6 21, label %branch69
    i6 22, label %branch70
    i6 23, label %branch71
    i6 24, label %branch72
    i6 25, label %branch73
    i6 26, label %branch74
    i6 27, label %branch75
    i6 28, label %branch76
    i6 29, label %branch77
    i6 30, label %branch78
    i6 31, label %branch79
    i6 -32, label %branch80
    i6 -31, label %branch81
    i6 -30, label %branch82
    i6 -29, label %branch83
    i6 -28, label %branch84
    i6 -27, label %branch85
    i6 -26, label %branch86
    i6 -25, label %branch87
    i6 -24, label %branch88
    i6 -23, label %branch89
    i6 -22, label %branch90
    i6 -21, label %branch91
    i6 -20, label %branch92
    i6 -19, label %branch93
    i6 -18, label %branch94
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader45.preheader:1  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader45.preheader:13  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %h_cast8_mid2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="7">
<![CDATA[
.preheader45.preheader:14  %p_shl_cast = zext i7 %tmp to i8

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader45.preheader:15  %tmp_203 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h_cast8_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="5">
<![CDATA[
.preheader45.preheader:16  %p_shl1_cast = zext i5 %tmp_203 to i8

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader:17  %tmp_197 = add i8 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="4">
<![CDATA[
.preheader45.preheader:18  %w_cast7_cast = zext i4 %w_mid2 to i8

]]></Node>
<StgValue><ssdm name="w_cast7_cast"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader45.preheader:19  %tmp_198 = add i8 %w_cast7_cast, %tmp_197

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="8">
<![CDATA[
.preheader45.preheader:20  %tmp_249_cast = zext i8 %tmp_198 to i32

]]></Node>
<StgValue><ssdm name="tmp_249_cast"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:21  %buffer1_1_48_8x8_p_V = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_14, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:22  %buffer1_1_48_8x8_p_V_96 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_13, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_96"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:23  %buffer1_1_48_8x8_p_V_97 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_10, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_97"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:24  %buffer1_1_48_8x8_p_V_98 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_12, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_98"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:25  %buffer1_1_48_8x8_p_V_99 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_45, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_99"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:26  %buffer1_1_48_8x8_p_V_100 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_39, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_100"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:27  %buffer1_1_48_8x8_p_V_101 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_34, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_101"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:28  %buffer1_1_48_8x8_p_V_102 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_29, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_102"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:29  %buffer1_1_48_8x8_p_V_103 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_36, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_103"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:30  %buffer1_1_48_8x8_p_V_104 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_43, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_104"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:31  %buffer1_1_48_8x8_p_V_105 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_38, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_105"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:32  %buffer1_1_48_8x8_p_V_106 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_40, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_106"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:33  %buffer1_1_48_8x8_p_V_107 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_19, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_107"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:34  %buffer1_1_48_8x8_p_V_108 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_18, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_108"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:35  %buffer1_1_48_8x8_p_V_109 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_4, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_109"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:36  %buffer1_1_48_8x8_p_V_110 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_1, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_110"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:37  %buffer1_1_48_8x8_p_V_111 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_16, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_111"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:38  %buffer1_1_48_8x8_p_V_112 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_11, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_112"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:39  %buffer1_1_48_8x8_p_V_113 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_15, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_113"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:40  %buffer1_1_48_8x8_p_V_114 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_17, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_114"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:41  %buffer1_1_48_8x8_p_V_115 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_48, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_115"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:42  %buffer1_1_48_8x8_p_V_116 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_27, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_116"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:43  %buffer1_1_48_8x8_p_V_117 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_44, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_117"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:44  %buffer1_1_48_8x8_p_V_118 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_31, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_118"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:45  %buffer1_1_48_8x8_p_V_119 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_37, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_119"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:46  %buffer1_1_48_8x8_p_V_120 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_35, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_120"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:47  %buffer1_1_48_8x8_p_V_121 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_32, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_121"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:48  %buffer1_1_48_8x8_p_V_122 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_28, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_122"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:49  %buffer1_1_48_8x8_p_V_123 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_21, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_123"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:50  %buffer1_1_48_8x8_p_V_124 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_42, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_124"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:51  %buffer1_1_48_8x8_p_V_125 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_2, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_125"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:52  %buffer1_1_48_8x8_p_V_126 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_20, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_126"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:53  %buffer1_1_48_8x8_p_V_127 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_41, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_127"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:54  %buffer1_1_48_8x8_p_V_128 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_22, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_128"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:55  %buffer1_1_48_8x8_p_V_129 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_25, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_129"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:56  %buffer1_1_48_8x8_p_V_130 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_26, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_130"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:57  %buffer1_1_48_8x8_p_V_131 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_23, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_131"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:58  %buffer1_1_48_8x8_p_V_132 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_24, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_132"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:59  %buffer1_1_48_8x8_p_V_133 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_30, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_133"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:60  %buffer1_1_48_8x8_p_V_134 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_3, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_134"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:61  %buffer1_1_48_8x8_p_V_135 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_46, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_135"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:62  %buffer1_1_48_8x8_p_V_136 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_33, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_136"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:63  %buffer1_1_48_8x8_p_V_137 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_8, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_137"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:64  %buffer1_1_48_8x8_p_V_138 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_9, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_138"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:65  %buffer1_1_48_8x8_p_V_139 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_47, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_139"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:66  %buffer1_1_48_8x8_p_V_140 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_5, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_140"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:67  %buffer1_1_48_8x8_p_V_141 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_6, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_141"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader45.preheader:68  %buffer1_1_48_8x8_p_V_142 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_7, i32 0, i32 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_142"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader45.preheader:69  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader45.preheader:70  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="6">
<![CDATA[
.preheader45.preheader:72  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch94:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_135, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch94:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch93:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_99, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch93:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch92:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_117, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch91:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_104, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch91:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch90:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_124, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch90:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch89:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_127, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
branch89:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch88:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_106, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch87:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_100, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch86:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_105, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch85:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_119, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch84:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_103, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch83:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_120, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch82:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_101, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch81:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_136, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch81:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch80:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_121, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch79:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_118, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch78:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_133, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch77:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_102, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch76:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_122, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch75:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_116, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch74:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_130, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch73:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_129, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch72:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_132, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch71:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_131, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch70:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_128, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch69:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_123, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch68:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_126, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch67:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_107, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch66:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_108, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch65:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_114, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch64:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_111, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch63:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_113, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch62:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch61:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_96, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch60:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_98, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch59:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_112, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch58:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_97, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch57:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_138, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch56:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_137, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch55:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_142, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch54:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_141, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch53:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_140, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch52:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_109, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch51:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_134, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch50:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_125, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch49:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_110, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch48:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_115, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="!0"/>
<literal name="co_cast9_mid2_v" val="!1"/>
<literal name="co_cast9_mid2_v" val="!2"/>
<literal name="co_cast9_mid2_v" val="!3"/>
<literal name="co_cast9_mid2_v" val="!4"/>
<literal name="co_cast9_mid2_v" val="!5"/>
<literal name="co_cast9_mid2_v" val="!6"/>
<literal name="co_cast9_mid2_v" val="!7"/>
<literal name="co_cast9_mid2_v" val="!8"/>
<literal name="co_cast9_mid2_v" val="!9"/>
<literal name="co_cast9_mid2_v" val="!10"/>
<literal name="co_cast9_mid2_v" val="!11"/>
<literal name="co_cast9_mid2_v" val="!12"/>
<literal name="co_cast9_mid2_v" val="!13"/>
<literal name="co_cast9_mid2_v" val="!14"/>
<literal name="co_cast9_mid2_v" val="!15"/>
<literal name="co_cast9_mid2_v" val="!16"/>
<literal name="co_cast9_mid2_v" val="!17"/>
<literal name="co_cast9_mid2_v" val="!18"/>
<literal name="co_cast9_mid2_v" val="!19"/>
<literal name="co_cast9_mid2_v" val="!20"/>
<literal name="co_cast9_mid2_v" val="!21"/>
<literal name="co_cast9_mid2_v" val="!22"/>
<literal name="co_cast9_mid2_v" val="!23"/>
<literal name="co_cast9_mid2_v" val="!24"/>
<literal name="co_cast9_mid2_v" val="!25"/>
<literal name="co_cast9_mid2_v" val="!26"/>
<literal name="co_cast9_mid2_v" val="!27"/>
<literal name="co_cast9_mid2_v" val="!28"/>
<literal name="co_cast9_mid2_v" val="!29"/>
<literal name="co_cast9_mid2_v" val="!30"/>
<literal name="co_cast9_mid2_v" val="!31"/>
<literal name="co_cast9_mid2_v" val="!32"/>
<literal name="co_cast9_mid2_v" val="!33"/>
<literal name="co_cast9_mid2_v" val="!34"/>
<literal name="co_cast9_mid2_v" val="!35"/>
<literal name="co_cast9_mid2_v" val="!36"/>
<literal name="co_cast9_mid2_v" val="!37"/>
<literal name="co_cast9_mid2_v" val="!38"/>
<literal name="co_cast9_mid2_v" val="!39"/>
<literal name="co_cast9_mid2_v" val="!40"/>
<literal name="co_cast9_mid2_v" val="!41"/>
<literal name="co_cast9_mid2_v" val="!42"/>
<literal name="co_cast9_mid2_v" val="!43"/>
<literal name="co_cast9_mid2_v" val="!44"/>
<literal name="co_cast9_mid2_v" val="!45"/>
<literal name="co_cast9_mid2_v" val="!46"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch95:0  store i8 %bias_V_load, i8* %buffer1_1_48_8x8_p_V_139, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="!0"/>
<literal name="co_cast9_mid2_v" val="!1"/>
<literal name="co_cast9_mid2_v" val="!2"/>
<literal name="co_cast9_mid2_v" val="!3"/>
<literal name="co_cast9_mid2_v" val="!4"/>
<literal name="co_cast9_mid2_v" val="!5"/>
<literal name="co_cast9_mid2_v" val="!6"/>
<literal name="co_cast9_mid2_v" val="!7"/>
<literal name="co_cast9_mid2_v" val="!8"/>
<literal name="co_cast9_mid2_v" val="!9"/>
<literal name="co_cast9_mid2_v" val="!10"/>
<literal name="co_cast9_mid2_v" val="!11"/>
<literal name="co_cast9_mid2_v" val="!12"/>
<literal name="co_cast9_mid2_v" val="!13"/>
<literal name="co_cast9_mid2_v" val="!14"/>
<literal name="co_cast9_mid2_v" val="!15"/>
<literal name="co_cast9_mid2_v" val="!16"/>
<literal name="co_cast9_mid2_v" val="!17"/>
<literal name="co_cast9_mid2_v" val="!18"/>
<literal name="co_cast9_mid2_v" val="!19"/>
<literal name="co_cast9_mid2_v" val="!20"/>
<literal name="co_cast9_mid2_v" val="!21"/>
<literal name="co_cast9_mid2_v" val="!22"/>
<literal name="co_cast9_mid2_v" val="!23"/>
<literal name="co_cast9_mid2_v" val="!24"/>
<literal name="co_cast9_mid2_v" val="!25"/>
<literal name="co_cast9_mid2_v" val="!26"/>
<literal name="co_cast9_mid2_v" val="!27"/>
<literal name="co_cast9_mid2_v" val="!28"/>
<literal name="co_cast9_mid2_v" val="!29"/>
<literal name="co_cast9_mid2_v" val="!30"/>
<literal name="co_cast9_mid2_v" val="!31"/>
<literal name="co_cast9_mid2_v" val="!32"/>
<literal name="co_cast9_mid2_v" val="!33"/>
<literal name="co_cast9_mid2_v" val="!34"/>
<literal name="co_cast9_mid2_v" val="!35"/>
<literal name="co_cast9_mid2_v" val="!36"/>
<literal name="co_cast9_mid2_v" val="!37"/>
<literal name="co_cast9_mid2_v" val="!38"/>
<literal name="co_cast9_mid2_v" val="!39"/>
<literal name="co_cast9_mid2_v" val="!40"/>
<literal name="co_cast9_mid2_v" val="!41"/>
<literal name="co_cast9_mid2_v" val="!42"/>
<literal name="co_cast9_mid2_v" val="!43"/>
<literal name="co_cast9_mid2_v" val="!44"/>
<literal name="co_cast9_mid2_v" val="!45"/>
<literal name="co_cast9_mid2_v" val="!46"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
branch95:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str17, i32 %tmp_15)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %w_15 = add i4 %w_mid2, 1

]]></Node>
<StgValue><ssdm name="w_15"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
.preheader43.preheader:0  br label %.preheader43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader43:0  %h1 = phi i4 [ %h_3, %3 ], [ 1, %.preheader43.preheader ]

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="4">
<![CDATA[
.preheader43:1  %h1_cast6_cast = zext i4 %h1 to i10

]]></Node>
<StgValue><ssdm name="h1_cast6_cast"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader43:2  %tmp_199 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %h1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="7">
<![CDATA[
.preheader43:3  %p_shl2_cast = zext i7 %tmp_199 to i8

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader43:4  %tmp_200 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="5">
<![CDATA[
.preheader43:5  %p_shl3_cast = zext i5 %tmp_200 to i8

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader43:6  %tmp_201 = add i8 %p_shl3_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader43:7  %exitcond14 = icmp eq i4 %h1, -7

]]></Node>
<StgValue><ssdm name="exitcond14"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader43:8  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader43:9  br i1 %exitcond14, label %.preheader.preheader, label %.preheader42.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
.preheader42.preheader:0  br label %.preheader42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader42:0  %w2 = phi i4 [ %w_16, %2 ], [ 1, %.preheader42.preheader ]

]]></Node>
<StgValue><ssdm name="w2"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="14" op_0_bw="4">
<![CDATA[
.preheader42:1  %w2_cast5_cast1 = zext i4 %w2 to i14

]]></Node>
<StgValue><ssdm name="w2_cast5_cast1"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="4">
<![CDATA[
.preheader42:2  %w2_cast5_cast = zext i4 %w2 to i8

]]></Node>
<StgValue><ssdm name="w2_cast5_cast"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42:3  %tmp_202 = add i8 %tmp_201, %w2_cast5_cast

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="8">
<![CDATA[
.preheader42:4  %tmp_253_cast = zext i8 %tmp_202 to i32

]]></Node>
<StgValue><ssdm name="tmp_253_cast"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:5  %buffer1_1_48_8x8_p_V_143 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_14, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_143"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:6  %buffer1_1_48_8x8_p_V_144 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_13, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_144"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:7  %buffer1_1_48_8x8_p_V_145 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_10, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_145"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:8  %buffer1_1_48_8x8_p_V_146 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_12, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_146"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:9  %buffer1_1_48_8x8_p_V_147 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_45, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_147"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:10  %buffer1_1_48_8x8_p_V_148 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_39, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_148"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:11  %buffer1_1_48_8x8_p_V_149 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_34, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_149"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:12  %buffer1_1_48_8x8_p_V_150 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_29, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_150"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:13  %buffer1_1_48_8x8_p_V_151 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_36, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_151"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:14  %buffer1_1_48_8x8_p_V_152 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_43, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_152"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:15  %buffer1_1_48_8x8_p_V_153 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_38, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_153"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:16  %buffer1_1_48_8x8_p_V_154 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_40, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_154"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:17  %buffer1_1_48_8x8_p_V_155 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_19, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_155"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:18  %buffer1_1_48_8x8_p_V_156 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_18, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_156"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:19  %buffer1_1_48_8x8_p_V_157 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_4, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_157"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:20  %buffer1_1_48_8x8_p_V_158 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_1, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_158"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:21  %buffer1_1_48_8x8_p_V_159 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_16, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_159"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:22  %buffer1_1_48_8x8_p_V_160 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_11, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_160"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:23  %buffer1_1_48_8x8_p_V_161 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_15, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_161"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:24  %buffer1_1_48_8x8_p_V_162 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_17, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_162"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:25  %buffer1_1_48_8x8_p_V_163 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_48, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_163"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:26  %buffer1_1_48_8x8_p_V_164 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_27, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_164"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:27  %buffer1_1_48_8x8_p_V_165 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_44, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_165"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:28  %buffer1_1_48_8x8_p_V_166 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_31, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_166"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:29  %buffer1_1_48_8x8_p_V_167 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_37, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_167"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:30  %buffer1_1_48_8x8_p_V_168 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_35, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_168"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:31  %buffer1_1_48_8x8_p_V_169 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_32, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_169"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:32  %buffer1_1_48_8x8_p_V_170 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_28, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_170"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:33  %buffer1_1_48_8x8_p_V_171 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_21, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_171"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:34  %buffer1_1_48_8x8_p_V_172 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_42, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_172"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:35  %buffer1_1_48_8x8_p_V_173 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_2, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_173"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:36  %buffer1_1_48_8x8_p_V_174 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_20, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_174"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:37  %buffer1_1_48_8x8_p_V_175 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_41, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_175"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:38  %buffer1_1_48_8x8_p_V_176 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_22, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_176"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:39  %buffer1_1_48_8x8_p_V_177 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_25, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_177"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:40  %buffer1_1_48_8x8_p_V_178 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_26, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_178"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:41  %buffer1_1_48_8x8_p_V_179 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_23, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_179"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:42  %buffer1_1_48_8x8_p_V_180 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_24, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_180"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:43  %buffer1_1_48_8x8_p_V_181 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_30, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_181"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:44  %buffer1_1_48_8x8_p_V_182 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_3, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_182"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:45  %buffer1_1_48_8x8_p_V_183 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_46, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_183"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:46  %buffer1_1_48_8x8_p_V_184 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_33, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_184"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:47  %buffer1_1_48_8x8_p_V_185 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_8, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_185"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:48  %buffer1_1_48_8x8_p_V_186 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_9, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_186"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:49  %buffer1_1_48_8x8_p_V_187 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_47, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_187"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:50  %buffer1_1_48_8x8_p_V_188 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_5, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_188"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:51  %buffer1_1_48_8x8_p_V_189 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_6, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_189"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:52  %buffer1_1_48_8x8_p_V_190 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_7, i32 0, i32 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_190"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader42:53  %exitcond15 = icmp eq i4 %w2, -7

]]></Node>
<StgValue><ssdm name="exitcond15"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader42:54  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader42:55  br i1 %exitcond15, label %3, label %.preheader41.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
.preheader41.preheader:0  br label %.preheader41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="exitcond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %h_3 = add i4 %h1, 1

]]></Node>
<StgValue><ssdm name="h_3"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="exitcond15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader41:0  %ci = phi i6 [ %ci_5, %.preheader40.preheader ], [ 0, %.preheader41.preheader ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="6">
<![CDATA[
.preheader41:1  %ci_cast4 = zext i6 %ci to i32

]]></Node>
<StgValue><ssdm name="ci_cast4"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader41:2  %tmp_210 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %ci, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="9">
<![CDATA[
.preheader41:3  %p_shl6_cast = zext i9 %tmp_210 to i10

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader41:4  %tmp_211 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %ci, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="10" op_0_bw="7">
<![CDATA[
.preheader41:5  %p_shl7_cast = zext i7 %tmp_211 to i10

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader41:6  %tmp_212 = add i10 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader41:7  %tmp_213 = add i10 %h1_cast6_cast, %tmp_212

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader41:8  %tmp_214 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_213, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="14" op_0_bw="13">
<![CDATA[
.preheader41:9  %p_shl4_cast = zext i13 %tmp_214 to i14

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader41:10  %tmp_215 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_213, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="14" op_0_bw="11">
<![CDATA[
.preheader41:11  %p_shl5_cast = zext i11 %tmp_215 to i14

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader41:12  %tmp_216 = add i14 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader41:13  %tmp_217 = add i14 %w2_cast5_cast1, %tmp_216

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="14">
<![CDATA[
.preheader41:14  %tmp_266_cast = zext i14 %tmp_217 to i32

]]></Node>
<StgValue><ssdm name="tmp_266_cast"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:15  %input_V_addr = getelementptr [4800 x i8]* %input_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:16  %weight_0_V_addr = getelementptr [48 x i8]* %weight_0_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_0_V_addr"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:17  %weight_1_V_addr = getelementptr [48 x i8]* %weight_1_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_1_V_addr"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:18  %weight_2_V_addr = getelementptr [48 x i8]* %weight_2_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_2_V_addr"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:19  %weight_3_V_addr = getelementptr [48 x i8]* %weight_3_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_3_V_addr"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:20  %weight_4_V_addr = getelementptr [48 x i8]* %weight_4_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_4_V_addr"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:21  %weight_5_V_addr = getelementptr [48 x i8]* %weight_5_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_5_V_addr"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:22  %weight_6_V_addr = getelementptr [48 x i8]* %weight_6_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_6_V_addr"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:23  %weight_7_V_addr = getelementptr [48 x i8]* %weight_7_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_7_V_addr"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:24  %weight_8_V_addr = getelementptr [48 x i8]* %weight_8_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_8_V_addr"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:25  %weight_9_V_addr = getelementptr [48 x i8]* %weight_9_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_9_V_addr"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:26  %weight_10_V_addr = getelementptr [48 x i8]* %weight_10_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_10_V_addr"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:27  %weight_11_V_addr = getelementptr [48 x i8]* %weight_11_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_11_V_addr"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:28  %weight_12_V_addr = getelementptr [48 x i8]* %weight_12_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_12_V_addr"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:29  %weight_13_V_addr = getelementptr [48 x i8]* %weight_13_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_13_V_addr"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:30  %weight_14_V_addr = getelementptr [48 x i8]* %weight_14_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_14_V_addr"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:31  %weight_15_V_addr = getelementptr [48 x i8]* %weight_15_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_15_V_addr"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:32  %weight_16_V_addr = getelementptr [48 x i8]* %weight_16_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_16_V_addr"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:33  %weight_17_V_addr = getelementptr [48 x i8]* %weight_17_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_17_V_addr"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:34  %weight_18_V_addr = getelementptr [48 x i8]* %weight_18_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_18_V_addr"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:35  %weight_19_V_addr = getelementptr [48 x i8]* %weight_19_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_19_V_addr"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:36  %weight_20_V_addr = getelementptr [48 x i8]* %weight_20_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_20_V_addr"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:37  %weight_21_V_addr = getelementptr [48 x i8]* %weight_21_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_21_V_addr"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:38  %weight_22_V_addr = getelementptr [48 x i8]* %weight_22_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_22_V_addr"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:39  %weight_23_V_addr = getelementptr [48 x i8]* %weight_23_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_23_V_addr"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:40  %weight_24_V_addr = getelementptr [48 x i8]* %weight_24_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_24_V_addr"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:41  %weight_25_V_addr = getelementptr [48 x i8]* %weight_25_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_25_V_addr"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:42  %weight_26_V_addr = getelementptr [48 x i8]* %weight_26_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_26_V_addr"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:43  %weight_27_V_addr = getelementptr [48 x i8]* %weight_27_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_27_V_addr"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:44  %weight_28_V_addr = getelementptr [48 x i8]* %weight_28_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_28_V_addr"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:45  %weight_29_V_addr = getelementptr [48 x i8]* %weight_29_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_29_V_addr"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:46  %weight_30_V_addr = getelementptr [48 x i8]* %weight_30_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_30_V_addr"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:47  %weight_31_V_addr = getelementptr [48 x i8]* %weight_31_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_31_V_addr"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:48  %weight_32_V_addr = getelementptr [48 x i8]* %weight_32_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_32_V_addr"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:49  %weight_33_V_addr = getelementptr [48 x i8]* %weight_33_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_33_V_addr"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:50  %weight_34_V_addr = getelementptr [48 x i8]* %weight_34_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_34_V_addr"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:51  %weight_35_V_addr = getelementptr [48 x i8]* %weight_35_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_35_V_addr"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:52  %weight_36_V_addr = getelementptr [48 x i8]* %weight_36_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_36_V_addr"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:53  %weight_37_V_addr = getelementptr [48 x i8]* %weight_37_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_37_V_addr"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:54  %weight_38_V_addr = getelementptr [48 x i8]* %weight_38_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_38_V_addr"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:55  %weight_39_V_addr = getelementptr [48 x i8]* %weight_39_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_39_V_addr"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:56  %weight_40_V_addr = getelementptr [48 x i8]* %weight_40_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_40_V_addr"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:57  %weight_41_V_addr = getelementptr [48 x i8]* %weight_41_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_41_V_addr"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:58  %weight_42_V_addr = getelementptr [48 x i8]* %weight_42_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_42_V_addr"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:59  %weight_43_V_addr = getelementptr [48 x i8]* %weight_43_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_43_V_addr"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:60  %weight_44_V_addr = getelementptr [48 x i8]* %weight_44_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_44_V_addr"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:61  %weight_45_V_addr = getelementptr [48 x i8]* %weight_45_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_45_V_addr"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:62  %weight_46_V_addr = getelementptr [48 x i8]* %weight_46_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_46_V_addr"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:63  %weight_47_V_addr = getelementptr [48 x i8]* %weight_47_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_47_V_addr"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader41:64  %exitcond17 = icmp eq i6 %ci, -16

]]></Node>
<StgValue><ssdm name="exitcond17"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader41:65  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader41:66  %ci_5 = add i6 %ci, 1

]]></Node>
<StgValue><ssdm name="ci_5"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader41:67  br i1 %exitcond17, label %2, label %.preheader40.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp><literal name="exitcond17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %w_16 = add i4 %w2, 1

]]></Node>
<StgValue><ssdm name="w_16"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp><literal name="exitcond17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="347" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="13">
<![CDATA[
.preheader40.preheader:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="348" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:1  %weight_24_V_load = load i8* %weight_24_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_24_V_load"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="13">
<![CDATA[
.preheader40.preheader:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:14  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:15  %weight_25_V_load = load i8* %weight_25_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_25_V_load"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:27  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:28  %weight_26_V_load = load i8* %weight_26_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_26_V_load"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:40  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:41  %weight_27_V_load = load i8* %weight_27_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_27_V_load"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:53  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:54  %weight_28_V_load = load i8* %weight_28_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_28_V_load"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:66  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="360" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:67  %weight_29_V_load = load i8* %weight_29_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_29_V_load"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:79  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:80  %weight_30_V_load = load i8* %weight_30_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_30_V_load"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:92  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:93  %weight_31_V_load = load i8* %weight_31_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_31_V_load"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:105  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:106  %weight_32_V_load = load i8* %weight_32_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_32_V_load"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:118  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:119  %weight_33_V_load = load i8* %weight_33_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_33_V_load"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:131  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:132  %weight_34_V_load = load i8* %weight_34_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_34_V_load"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:144  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:145  %weight_35_V_load = load i8* %weight_35_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_35_V_load"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:157  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:158  %weight_36_V_load = load i8* %weight_36_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_36_V_load"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:170  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:171  %weight_37_V_load = load i8* %weight_37_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_37_V_load"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:183  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load"/></StgValue>
</operation>

<operation id="378" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:184  %weight_38_V_load = load i8* %weight_38_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_38_V_load"/></StgValue>
</operation>

<operation id="379" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:196  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load"/></StgValue>
</operation>

<operation id="380" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:197  %weight_39_V_load = load i8* %weight_39_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_39_V_load"/></StgValue>
</operation>

<operation id="381" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:209  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load"/></StgValue>
</operation>

<operation id="382" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:210  %weight_40_V_load = load i8* %weight_40_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_40_V_load"/></StgValue>
</operation>

<operation id="383" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:222  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load"/></StgValue>
</operation>

<operation id="384" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:223  %weight_41_V_load = load i8* %weight_41_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_41_V_load"/></StgValue>
</operation>

<operation id="385" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:235  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load"/></StgValue>
</operation>

<operation id="386" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:236  %weight_42_V_load = load i8* %weight_42_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_42_V_load"/></StgValue>
</operation>

<operation id="387" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:248  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load"/></StgValue>
</operation>

<operation id="388" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:249  %weight_43_V_load = load i8* %weight_43_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_43_V_load"/></StgValue>
</operation>

<operation id="389" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:261  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load"/></StgValue>
</operation>

<operation id="390" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:262  %weight_44_V_load = load i8* %weight_44_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_44_V_load"/></StgValue>
</operation>

<operation id="391" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:274  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load"/></StgValue>
</operation>

<operation id="392" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:275  %weight_45_V_load = load i8* %weight_45_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_45_V_load"/></StgValue>
</operation>

<operation id="393" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:287  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load"/></StgValue>
</operation>

<operation id="394" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:288  %weight_46_V_load = load i8* %weight_46_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_46_V_load"/></StgValue>
</operation>

<operation id="395" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:300  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load"/></StgValue>
</operation>

<operation id="396" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:301  %weight_47_V_load = load i8* %weight_47_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_47_V_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="397" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:1  %weight_24_V_load = load i8* %weight_24_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_24_V_load"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:3  %MUL_DP_ret48 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_24_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret48"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:14  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:15  %weight_25_V_load = load i8* %weight_25_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_25_V_load"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:16  %MUL_DP_ret49 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_25_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret49"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:27  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:28  %weight_26_V_load = load i8* %weight_26_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_26_V_load"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:29  %MUL_DP_ret50 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_26_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret50"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:40  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="407" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:41  %weight_27_V_load = load i8* %weight_27_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_27_V_load"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:42  %MUL_DP_ret51 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_27_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret51"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:53  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:54  %weight_28_V_load = load i8* %weight_28_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_28_V_load"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:55  %MUL_DP_ret52 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_28_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret52"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:66  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="413" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:67  %weight_29_V_load = load i8* %weight_29_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_29_V_load"/></StgValue>
</operation>

<operation id="414" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:68  %MUL_DP_ret53 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_29_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret53"/></StgValue>
</operation>

<operation id="415" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:79  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="416" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:80  %weight_30_V_load = load i8* %weight_30_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_30_V_load"/></StgValue>
</operation>

<operation id="417" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:81  %MUL_DP_ret54 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_30_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret54"/></StgValue>
</operation>

<operation id="418" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:92  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="419" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:93  %weight_31_V_load = load i8* %weight_31_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_31_V_load"/></StgValue>
</operation>

<operation id="420" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:94  %MUL_DP_ret55 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_31_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret55"/></StgValue>
</operation>

<operation id="421" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:105  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="422" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:106  %weight_32_V_load = load i8* %weight_32_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_32_V_load"/></StgValue>
</operation>

<operation id="423" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:107  %MUL_DP_ret56 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_32_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret56"/></StgValue>
</operation>

<operation id="424" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:118  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="425" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:119  %weight_33_V_load = load i8* %weight_33_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_33_V_load"/></StgValue>
</operation>

<operation id="426" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:120  %MUL_DP_ret57 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_33_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret57"/></StgValue>
</operation>

<operation id="427" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:131  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="428" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:132  %weight_34_V_load = load i8* %weight_34_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_34_V_load"/></StgValue>
</operation>

<operation id="429" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:133  %MUL_DP_ret58 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_34_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret58"/></StgValue>
</operation>

<operation id="430" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:144  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="431" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:145  %weight_35_V_load = load i8* %weight_35_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_35_V_load"/></StgValue>
</operation>

<operation id="432" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:146  %MUL_DP_ret59 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_35_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret59"/></StgValue>
</operation>

<operation id="433" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:157  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load"/></StgValue>
</operation>

<operation id="434" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:158  %weight_36_V_load = load i8* %weight_36_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_36_V_load"/></StgValue>
</operation>

<operation id="435" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:159  %MUL_DP_ret60 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_36_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret60"/></StgValue>
</operation>

<operation id="436" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:170  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load"/></StgValue>
</operation>

<operation id="437" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:171  %weight_37_V_load = load i8* %weight_37_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_37_V_load"/></StgValue>
</operation>

<operation id="438" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:172  %MUL_DP_ret61 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_37_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret61"/></StgValue>
</operation>

<operation id="439" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:183  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load"/></StgValue>
</operation>

<operation id="440" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:184  %weight_38_V_load = load i8* %weight_38_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_38_V_load"/></StgValue>
</operation>

<operation id="441" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:185  %MUL_DP_ret62 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_38_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret62"/></StgValue>
</operation>

<operation id="442" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:196  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load"/></StgValue>
</operation>

<operation id="443" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:197  %weight_39_V_load = load i8* %weight_39_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_39_V_load"/></StgValue>
</operation>

<operation id="444" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:198  %MUL_DP_ret63 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_39_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret63"/></StgValue>
</operation>

<operation id="445" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:209  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load"/></StgValue>
</operation>

<operation id="446" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:210  %weight_40_V_load = load i8* %weight_40_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_40_V_load"/></StgValue>
</operation>

<operation id="447" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:211  %MUL_DP_ret64 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_40_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret64"/></StgValue>
</operation>

<operation id="448" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:222  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load"/></StgValue>
</operation>

<operation id="449" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:223  %weight_41_V_load = load i8* %weight_41_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_41_V_load"/></StgValue>
</operation>

<operation id="450" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:224  %MUL_DP_ret65 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_41_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret65"/></StgValue>
</operation>

<operation id="451" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:235  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load"/></StgValue>
</operation>

<operation id="452" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:236  %weight_42_V_load = load i8* %weight_42_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_42_V_load"/></StgValue>
</operation>

<operation id="453" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:237  %MUL_DP_ret66 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_42_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret66"/></StgValue>
</operation>

<operation id="454" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:248  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load"/></StgValue>
</operation>

<operation id="455" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:249  %weight_43_V_load = load i8* %weight_43_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_43_V_load"/></StgValue>
</operation>

<operation id="456" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:250  %MUL_DP_ret67 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_43_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret67"/></StgValue>
</operation>

<operation id="457" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:261  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load"/></StgValue>
</operation>

<operation id="458" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:262  %weight_44_V_load = load i8* %weight_44_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_44_V_load"/></StgValue>
</operation>

<operation id="459" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:263  %MUL_DP_ret68 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_44_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret68"/></StgValue>
</operation>

<operation id="460" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:274  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load"/></StgValue>
</operation>

<operation id="461" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:275  %weight_45_V_load = load i8* %weight_45_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_45_V_load"/></StgValue>
</operation>

<operation id="462" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:276  %MUL_DP_ret69 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_45_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret69"/></StgValue>
</operation>

<operation id="463" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:287  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load"/></StgValue>
</operation>

<operation id="464" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:288  %weight_46_V_load = load i8* %weight_46_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_46_V_load"/></StgValue>
</operation>

<operation id="465" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:289  %MUL_DP_ret70 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_46_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret70"/></StgValue>
</operation>

<operation id="466" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:300  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load"/></StgValue>
</operation>

<operation id="467" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="8" op_0_bw="6">
<![CDATA[
.preheader40.preheader:301  %weight_47_V_load = load i8* %weight_47_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_47_V_load"/></StgValue>
</operation>

<operation id="468" st_id="11" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:302  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_47_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="469" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:3  %MUL_DP_ret48 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_24_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret48"/></StgValue>
</operation>

<operation id="470" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:16  %MUL_DP_ret49 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_25_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret49"/></StgValue>
</operation>

<operation id="471" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:29  %MUL_DP_ret50 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_26_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret50"/></StgValue>
</operation>

<operation id="472" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:42  %MUL_DP_ret51 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_27_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret51"/></StgValue>
</operation>

<operation id="473" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:55  %MUL_DP_ret52 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_28_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret52"/></StgValue>
</operation>

<operation id="474" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:68  %MUL_DP_ret53 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_29_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret53"/></StgValue>
</operation>

<operation id="475" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:81  %MUL_DP_ret54 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_30_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret54"/></StgValue>
</operation>

<operation id="476" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:94  %MUL_DP_ret55 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_31_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret55"/></StgValue>
</operation>

<operation id="477" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:107  %MUL_DP_ret56 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_32_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret56"/></StgValue>
</operation>

<operation id="478" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:120  %MUL_DP_ret57 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_33_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret57"/></StgValue>
</operation>

<operation id="479" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:133  %MUL_DP_ret58 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_34_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret58"/></StgValue>
</operation>

<operation id="480" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:146  %MUL_DP_ret59 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_35_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret59"/></StgValue>
</operation>

<operation id="481" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:159  %MUL_DP_ret60 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_36_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret60"/></StgValue>
</operation>

<operation id="482" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:172  %MUL_DP_ret61 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_37_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret61"/></StgValue>
</operation>

<operation id="483" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:185  %MUL_DP_ret62 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_38_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret62"/></StgValue>
</operation>

<operation id="484" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:198  %MUL_DP_ret63 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_39_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret63"/></StgValue>
</operation>

<operation id="485" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:211  %MUL_DP_ret64 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_40_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret64"/></StgValue>
</operation>

<operation id="486" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:224  %MUL_DP_ret65 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_41_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret65"/></StgValue>
</operation>

<operation id="487" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:237  %MUL_DP_ret66 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_42_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret66"/></StgValue>
</operation>

<operation id="488" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:250  %MUL_DP_ret67 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_43_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret67"/></StgValue>
</operation>

<operation id="489" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:263  %MUL_DP_ret68 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_44_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret68"/></StgValue>
</operation>

<operation id="490" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:276  %MUL_DP_ret69 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_45_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret69"/></StgValue>
</operation>

<operation id="491" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:289  %MUL_DP_ret70 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_46_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret70"/></StgValue>
</operation>

<operation id="492" st_id="12" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:302  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_47_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="493" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:3  %MUL_DP_ret48 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_24_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret48"/></StgValue>
</operation>

<operation id="494" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:7  %buffer1_1_48_8x8_p_V_191 = load i8* %buffer1_1_48_8x8_p_V_163, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_191"/></StgValue>
</operation>

<operation id="495" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:11  %buffer1_1_48_8x8_p_V_192 = load i8* %buffer1_1_48_8x8_p_V_180, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_192"/></StgValue>
</operation>

<operation id="496" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:16  %MUL_DP_ret49 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_25_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret49"/></StgValue>
</operation>

<operation id="497" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:20  %buffer1_1_48_8x8_p_V_193 = load i8* %buffer1_1_48_8x8_p_V_158, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_193"/></StgValue>
</operation>

<operation id="498" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:24  %buffer1_1_48_8x8_p_V_194 = load i8* %buffer1_1_48_8x8_p_V_177, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_194"/></StgValue>
</operation>

<operation id="499" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:29  %MUL_DP_ret50 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_26_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret50"/></StgValue>
</operation>

<operation id="500" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:33  %buffer1_1_48_8x8_p_V_195 = load i8* %buffer1_1_48_8x8_p_V_173, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_195"/></StgValue>
</operation>

<operation id="501" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:37  %buffer1_1_48_8x8_p_V_196 = load i8* %buffer1_1_48_8x8_p_V_178, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_196"/></StgValue>
</operation>

<operation id="502" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:42  %MUL_DP_ret51 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_27_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret51"/></StgValue>
</operation>

<operation id="503" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:46  %buffer1_1_48_8x8_p_V_197 = load i8* %buffer1_1_48_8x8_p_V_182, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_197"/></StgValue>
</operation>

<operation id="504" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:50  %buffer1_1_48_8x8_p_V_198 = load i8* %buffer1_1_48_8x8_p_V_164, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_198"/></StgValue>
</operation>

<operation id="505" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:55  %MUL_DP_ret52 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_28_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret52"/></StgValue>
</operation>

<operation id="506" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:59  %buffer1_1_48_8x8_p_V_199 = load i8* %buffer1_1_48_8x8_p_V_157, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_199"/></StgValue>
</operation>

<operation id="507" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:63  %buffer1_1_48_8x8_p_V_200 = load i8* %buffer1_1_48_8x8_p_V_170, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_200"/></StgValue>
</operation>

<operation id="508" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:68  %MUL_DP_ret53 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_29_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret53"/></StgValue>
</operation>

<operation id="509" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:72  %buffer1_1_48_8x8_p_V_201 = load i8* %buffer1_1_48_8x8_p_V_188, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_201"/></StgValue>
</operation>

<operation id="510" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:76  %buffer1_1_48_8x8_p_V_202 = load i8* %buffer1_1_48_8x8_p_V_150, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_202"/></StgValue>
</operation>

<operation id="511" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:81  %MUL_DP_ret54 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_30_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret54"/></StgValue>
</operation>

<operation id="512" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:85  %buffer1_1_48_8x8_p_V_203 = load i8* %buffer1_1_48_8x8_p_V_189, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_203"/></StgValue>
</operation>

<operation id="513" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:89  %buffer1_1_48_8x8_p_V_204 = load i8* %buffer1_1_48_8x8_p_V_181, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_204"/></StgValue>
</operation>

<operation id="514" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:94  %MUL_DP_ret55 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_31_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret55"/></StgValue>
</operation>

<operation id="515" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:98  %buffer1_1_48_8x8_p_V_205 = load i8* %buffer1_1_48_8x8_p_V_190, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_205"/></StgValue>
</operation>

<operation id="516" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:102  %buffer1_1_48_8x8_p_V_206 = load i8* %buffer1_1_48_8x8_p_V_166, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_206"/></StgValue>
</operation>

<operation id="517" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:107  %MUL_DP_ret56 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_32_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret56"/></StgValue>
</operation>

<operation id="518" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:111  %buffer1_1_48_8x8_p_V_207 = load i8* %buffer1_1_48_8x8_p_V_185, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_207"/></StgValue>
</operation>

<operation id="519" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:115  %buffer1_1_48_8x8_p_V_208 = load i8* %buffer1_1_48_8x8_p_V_169, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_208"/></StgValue>
</operation>

<operation id="520" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:120  %MUL_DP_ret57 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_33_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret57"/></StgValue>
</operation>

<operation id="521" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:124  %buffer1_1_48_8x8_p_V_209 = load i8* %buffer1_1_48_8x8_p_V_186, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_209"/></StgValue>
</operation>

<operation id="522" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:128  %buffer1_1_48_8x8_p_V_210 = load i8* %buffer1_1_48_8x8_p_V_184, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_210"/></StgValue>
</operation>

<operation id="523" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:133  %MUL_DP_ret58 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_34_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret58"/></StgValue>
</operation>

<operation id="524" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:137  %buffer1_1_48_8x8_p_V_211 = load i8* %buffer1_1_48_8x8_p_V_145, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_211"/></StgValue>
</operation>

<operation id="525" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:141  %buffer1_1_48_8x8_p_V_212 = load i8* %buffer1_1_48_8x8_p_V_149, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_212"/></StgValue>
</operation>

<operation id="526" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:146  %MUL_DP_ret59 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_35_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret59"/></StgValue>
</operation>

<operation id="527" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:150  %buffer1_1_48_8x8_p_V_213 = load i8* %buffer1_1_48_8x8_p_V_160, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_213"/></StgValue>
</operation>

<operation id="528" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:154  %buffer1_1_48_8x8_p_V_214 = load i8* %buffer1_1_48_8x8_p_V_168, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_214"/></StgValue>
</operation>

<operation id="529" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:159  %MUL_DP_ret60 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_36_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret60"/></StgValue>
</operation>

<operation id="530" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:163  %buffer1_1_48_8x8_p_V_215 = load i8* %buffer1_1_48_8x8_p_V_146, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_215"/></StgValue>
</operation>

<operation id="531" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:167  %buffer1_1_48_8x8_p_V_216 = load i8* %buffer1_1_48_8x8_p_V_151, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_216"/></StgValue>
</operation>

<operation id="532" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:172  %MUL_DP_ret61 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_37_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret61"/></StgValue>
</operation>

<operation id="533" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:176  %buffer1_1_48_8x8_p_V_217 = load i8* %buffer1_1_48_8x8_p_V_144, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_217"/></StgValue>
</operation>

<operation id="534" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:180  %buffer1_1_48_8x8_p_V_218 = load i8* %buffer1_1_48_8x8_p_V_167, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_218"/></StgValue>
</operation>

<operation id="535" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:185  %MUL_DP_ret62 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_38_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret62"/></StgValue>
</operation>

<operation id="536" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:189  %buffer1_1_48_8x8_p_V_219 = load i8* %buffer1_1_48_8x8_p_V_143, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_219"/></StgValue>
</operation>

<operation id="537" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:193  %buffer1_1_48_8x8_p_V_220 = load i8* %buffer1_1_48_8x8_p_V_153, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_220"/></StgValue>
</operation>

<operation id="538" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:198  %MUL_DP_ret63 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_39_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret63"/></StgValue>
</operation>

<operation id="539" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:202  %buffer1_1_48_8x8_p_V_221 = load i8* %buffer1_1_48_8x8_p_V_161, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_221"/></StgValue>
</operation>

<operation id="540" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:206  %buffer1_1_48_8x8_p_V_222 = load i8* %buffer1_1_48_8x8_p_V_148, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_222"/></StgValue>
</operation>

<operation id="541" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:211  %MUL_DP_ret64 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_40_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret64"/></StgValue>
</operation>

<operation id="542" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:215  %buffer1_1_48_8x8_p_V_223 = load i8* %buffer1_1_48_8x8_p_V_159, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_223"/></StgValue>
</operation>

<operation id="543" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:219  %buffer1_1_48_8x8_p_V_224 = load i8* %buffer1_1_48_8x8_p_V_154, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_224"/></StgValue>
</operation>

<operation id="544" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:224  %MUL_DP_ret65 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_41_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret65"/></StgValue>
</operation>

<operation id="545" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:228  %buffer1_1_48_8x8_p_V_225 = load i8* %buffer1_1_48_8x8_p_V_162, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_225"/></StgValue>
</operation>

<operation id="546" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:232  %buffer1_1_48_8x8_p_V_226 = load i8* %buffer1_1_48_8x8_p_V_175, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_226"/></StgValue>
</operation>

<operation id="547" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:237  %MUL_DP_ret66 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_42_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret66"/></StgValue>
</operation>

<operation id="548" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:241  %buffer1_1_48_8x8_p_V_227 = load i8* %buffer1_1_48_8x8_p_V_156, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_227"/></StgValue>
</operation>

<operation id="549" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:245  %buffer1_1_48_8x8_p_V_228 = load i8* %buffer1_1_48_8x8_p_V_172, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_228"/></StgValue>
</operation>

<operation id="550" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:250  %MUL_DP_ret67 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_43_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret67"/></StgValue>
</operation>

<operation id="551" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:254  %buffer1_1_48_8x8_p_V_229 = load i8* %buffer1_1_48_8x8_p_V_155, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_229"/></StgValue>
</operation>

<operation id="552" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:258  %buffer1_1_48_8x8_p_V_230 = load i8* %buffer1_1_48_8x8_p_V_152, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_230"/></StgValue>
</operation>

<operation id="553" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:263  %MUL_DP_ret68 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_44_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret68"/></StgValue>
</operation>

<operation id="554" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:267  %buffer1_1_48_8x8_p_V_231 = load i8* %buffer1_1_48_8x8_p_V_174, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_231"/></StgValue>
</operation>

<operation id="555" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:271  %buffer1_1_48_8x8_p_V_232 = load i8* %buffer1_1_48_8x8_p_V_165, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_232"/></StgValue>
</operation>

<operation id="556" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:276  %MUL_DP_ret69 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_45_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret69"/></StgValue>
</operation>

<operation id="557" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:280  %buffer1_1_48_8x8_p_V_233 = load i8* %buffer1_1_48_8x8_p_V_171, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_233"/></StgValue>
</operation>

<operation id="558" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:284  %buffer1_1_48_8x8_p_V_234 = load i8* %buffer1_1_48_8x8_p_V_147, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_234"/></StgValue>
</operation>

<operation id="559" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:289  %MUL_DP_ret70 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_46_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret70"/></StgValue>
</operation>

<operation id="560" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:293  %buffer1_1_48_8x8_p_V_235 = load i8* %buffer1_1_48_8x8_p_V_176, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_235"/></StgValue>
</operation>

<operation id="561" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:297  %buffer1_1_48_8x8_p_V_236 = load i8* %buffer1_1_48_8x8_p_V_183, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_236"/></StgValue>
</operation>

<operation id="562" st_id="13" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:302  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_47_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="563" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:306  %buffer1_1_48_8x8_p_V_237 = load i8* %buffer1_1_48_8x8_p_V_179, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_237"/></StgValue>
</operation>

<operation id="564" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:310  %buffer1_1_48_8x8_p_V_238 = load i8* %buffer1_1_48_8x8_p_V_187, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_238"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="565" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:3  %MUL_DP_ret48 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_24_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret48"/></StgValue>
</operation>

<operation id="566" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:4  %rr_0_V = extractvalue { i16, i16 } %MUL_DP_ret48, 0

]]></Node>
<StgValue><ssdm name="rr_0_V"/></StgValue>
</operation>

<operation id="567" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:5  %rr_1_V = extractvalue { i16, i16 } %MUL_DP_ret48, 1

]]></Node>
<StgValue><ssdm name="rr_1_V"/></StgValue>
</operation>

<operation id="568" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:6  %tmp_218 = trunc i16 %rr_0_V to i8

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="569" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:7  %buffer1_1_48_8x8_p_V_191 = load i8* %buffer1_1_48_8x8_p_V_163, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_191"/></StgValue>
</operation>

<operation id="570" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:8  %tmp_20 = add i8 %buffer1_1_48_8x8_p_V_191, %tmp_218

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="571" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:9  store i8 %tmp_20, i8* %buffer1_1_48_8x8_p_V_163, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:10  %tmp_219 = trunc i16 %rr_1_V to i8

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="573" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:11  %buffer1_1_48_8x8_p_V_192 = load i8* %buffer1_1_48_8x8_p_V_180, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_192"/></StgValue>
</operation>

<operation id="574" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:12  %tmp_22 = add i8 %buffer1_1_48_8x8_p_V_192, %tmp_219

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="575" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:13  store i8 %tmp_22, i8* %buffer1_1_48_8x8_p_V_180, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:16  %MUL_DP_ret49 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_25_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret49"/></StgValue>
</operation>

<operation id="577" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:17  %rr_0_V_48 = extractvalue { i16, i16 } %MUL_DP_ret49, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_48"/></StgValue>
</operation>

<operation id="578" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:18  %rr_1_V_48 = extractvalue { i16, i16 } %MUL_DP_ret49, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_48"/></StgValue>
</operation>

<operation id="579" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:19  %tmp_220 = trunc i16 %rr_0_V_48 to i8

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="580" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:20  %buffer1_1_48_8x8_p_V_193 = load i8* %buffer1_1_48_8x8_p_V_158, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_193"/></StgValue>
</operation>

<operation id="581" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:21  %tmp_40_1 = add i8 %buffer1_1_48_8x8_p_V_193, %tmp_220

]]></Node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="582" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:22  store i8 %tmp_40_1, i8* %buffer1_1_48_8x8_p_V_158, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:23  %tmp_221 = trunc i16 %rr_1_V_48 to i8

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="584" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:24  %buffer1_1_48_8x8_p_V_194 = load i8* %buffer1_1_48_8x8_p_V_177, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_194"/></StgValue>
</operation>

<operation id="585" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:25  %tmp_42_1 = add i8 %buffer1_1_48_8x8_p_V_194, %tmp_221

]]></Node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="586" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:26  store i8 %tmp_42_1, i8* %buffer1_1_48_8x8_p_V_177, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:29  %MUL_DP_ret50 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_26_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret50"/></StgValue>
</operation>

<operation id="588" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:30  %rr_0_V_49 = extractvalue { i16, i16 } %MUL_DP_ret50, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_49"/></StgValue>
</operation>

<operation id="589" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:31  %rr_1_V_49 = extractvalue { i16, i16 } %MUL_DP_ret50, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_49"/></StgValue>
</operation>

<operation id="590" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:32  %tmp_222 = trunc i16 %rr_0_V_49 to i8

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="591" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:33  %buffer1_1_48_8x8_p_V_195 = load i8* %buffer1_1_48_8x8_p_V_173, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_195"/></StgValue>
</operation>

<operation id="592" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:34  %tmp_40_2 = add i8 %buffer1_1_48_8x8_p_V_195, %tmp_222

]]></Node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>

<operation id="593" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:35  store i8 %tmp_40_2, i8* %buffer1_1_48_8x8_p_V_173, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:36  %tmp_223 = trunc i16 %rr_1_V_49 to i8

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="595" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:37  %buffer1_1_48_8x8_p_V_196 = load i8* %buffer1_1_48_8x8_p_V_178, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_196"/></StgValue>
</operation>

<operation id="596" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:38  %tmp_42_2 = add i8 %buffer1_1_48_8x8_p_V_196, %tmp_223

]]></Node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="597" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:39  store i8 %tmp_42_2, i8* %buffer1_1_48_8x8_p_V_178, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:42  %MUL_DP_ret51 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_27_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret51"/></StgValue>
</operation>

<operation id="599" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:43  %rr_0_V_50 = extractvalue { i16, i16 } %MUL_DP_ret51, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_50"/></StgValue>
</operation>

<operation id="600" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:44  %rr_1_V_50 = extractvalue { i16, i16 } %MUL_DP_ret51, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_50"/></StgValue>
</operation>

<operation id="601" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:45  %tmp_224 = trunc i16 %rr_0_V_50 to i8

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="602" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:46  %buffer1_1_48_8x8_p_V_197 = load i8* %buffer1_1_48_8x8_p_V_182, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_197"/></StgValue>
</operation>

<operation id="603" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:47  %tmp_40_3 = add i8 %buffer1_1_48_8x8_p_V_197, %tmp_224

]]></Node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>

<operation id="604" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:48  store i8 %tmp_40_3, i8* %buffer1_1_48_8x8_p_V_182, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:49  %tmp_225 = trunc i16 %rr_1_V_50 to i8

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="606" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:50  %buffer1_1_48_8x8_p_V_198 = load i8* %buffer1_1_48_8x8_p_V_164, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_198"/></StgValue>
</operation>

<operation id="607" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:51  %tmp_42_3 = add i8 %buffer1_1_48_8x8_p_V_198, %tmp_225

]]></Node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>

<operation id="608" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:52  store i8 %tmp_42_3, i8* %buffer1_1_48_8x8_p_V_164, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="609" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:55  %MUL_DP_ret52 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_28_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret52"/></StgValue>
</operation>

<operation id="610" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:56  %rr_0_V_51 = extractvalue { i16, i16 } %MUL_DP_ret52, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_51"/></StgValue>
</operation>

<operation id="611" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:57  %rr_1_V_51 = extractvalue { i16, i16 } %MUL_DP_ret52, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_51"/></StgValue>
</operation>

<operation id="612" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:58  %tmp_226 = trunc i16 %rr_0_V_51 to i8

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="613" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:59  %buffer1_1_48_8x8_p_V_199 = load i8* %buffer1_1_48_8x8_p_V_157, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_199"/></StgValue>
</operation>

<operation id="614" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:60  %tmp_40_4 = add i8 %buffer1_1_48_8x8_p_V_199, %tmp_226

]]></Node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>

<operation id="615" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:61  store i8 %tmp_40_4, i8* %buffer1_1_48_8x8_p_V_157, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:62  %tmp_227 = trunc i16 %rr_1_V_51 to i8

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="617" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:63  %buffer1_1_48_8x8_p_V_200 = load i8* %buffer1_1_48_8x8_p_V_170, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_200"/></StgValue>
</operation>

<operation id="618" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:64  %tmp_42_4 = add i8 %buffer1_1_48_8x8_p_V_200, %tmp_227

]]></Node>
<StgValue><ssdm name="tmp_42_4"/></StgValue>
</operation>

<operation id="619" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:65  store i8 %tmp_42_4, i8* %buffer1_1_48_8x8_p_V_170, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:68  %MUL_DP_ret53 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_29_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret53"/></StgValue>
</operation>

<operation id="621" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:69  %rr_0_V_52 = extractvalue { i16, i16 } %MUL_DP_ret53, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_52"/></StgValue>
</operation>

<operation id="622" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:70  %rr_1_V_52 = extractvalue { i16, i16 } %MUL_DP_ret53, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_52"/></StgValue>
</operation>

<operation id="623" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:71  %tmp_228 = trunc i16 %rr_0_V_52 to i8

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="624" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:72  %buffer1_1_48_8x8_p_V_201 = load i8* %buffer1_1_48_8x8_p_V_188, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_201"/></StgValue>
</operation>

<operation id="625" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:73  %tmp_40_5 = add i8 %buffer1_1_48_8x8_p_V_201, %tmp_228

]]></Node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>

<operation id="626" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:74  store i8 %tmp_40_5, i8* %buffer1_1_48_8x8_p_V_188, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="627" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:75  %tmp_229 = trunc i16 %rr_1_V_52 to i8

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="628" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:76  %buffer1_1_48_8x8_p_V_202 = load i8* %buffer1_1_48_8x8_p_V_150, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_202"/></StgValue>
</operation>

<operation id="629" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:77  %tmp_42_5 = add i8 %buffer1_1_48_8x8_p_V_202, %tmp_229

]]></Node>
<StgValue><ssdm name="tmp_42_5"/></StgValue>
</operation>

<operation id="630" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:78  store i8 %tmp_42_5, i8* %buffer1_1_48_8x8_p_V_150, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:81  %MUL_DP_ret54 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_30_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret54"/></StgValue>
</operation>

<operation id="632" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:82  %rr_0_V_53 = extractvalue { i16, i16 } %MUL_DP_ret54, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_53"/></StgValue>
</operation>

<operation id="633" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:83  %rr_1_V_53 = extractvalue { i16, i16 } %MUL_DP_ret54, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_53"/></StgValue>
</operation>

<operation id="634" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:84  %tmp_230 = trunc i16 %rr_0_V_53 to i8

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="635" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:85  %buffer1_1_48_8x8_p_V_203 = load i8* %buffer1_1_48_8x8_p_V_189, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_203"/></StgValue>
</operation>

<operation id="636" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:86  %tmp_40_6 = add i8 %buffer1_1_48_8x8_p_V_203, %tmp_230

]]></Node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>

<operation id="637" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:87  store i8 %tmp_40_6, i8* %buffer1_1_48_8x8_p_V_189, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:88  %tmp_231 = trunc i16 %rr_1_V_53 to i8

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="639" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:89  %buffer1_1_48_8x8_p_V_204 = load i8* %buffer1_1_48_8x8_p_V_181, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_204"/></StgValue>
</operation>

<operation id="640" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:90  %tmp_42_6 = add i8 %buffer1_1_48_8x8_p_V_204, %tmp_231

]]></Node>
<StgValue><ssdm name="tmp_42_6"/></StgValue>
</operation>

<operation id="641" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:91  store i8 %tmp_42_6, i8* %buffer1_1_48_8x8_p_V_181, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:94  %MUL_DP_ret55 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_31_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret55"/></StgValue>
</operation>

<operation id="643" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:95  %rr_0_V_54 = extractvalue { i16, i16 } %MUL_DP_ret55, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_54"/></StgValue>
</operation>

<operation id="644" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:96  %rr_1_V_54 = extractvalue { i16, i16 } %MUL_DP_ret55, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_54"/></StgValue>
</operation>

<operation id="645" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:97  %tmp_232 = trunc i16 %rr_0_V_54 to i8

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="646" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:98  %buffer1_1_48_8x8_p_V_205 = load i8* %buffer1_1_48_8x8_p_V_190, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_205"/></StgValue>
</operation>

<operation id="647" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:99  %tmp_40_7 = add i8 %buffer1_1_48_8x8_p_V_205, %tmp_232

]]></Node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>

<operation id="648" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:100  store i8 %tmp_40_7, i8* %buffer1_1_48_8x8_p_V_190, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:101  %tmp_233 = trunc i16 %rr_1_V_54 to i8

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="650" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:102  %buffer1_1_48_8x8_p_V_206 = load i8* %buffer1_1_48_8x8_p_V_166, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_206"/></StgValue>
</operation>

<operation id="651" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:103  %tmp_42_7 = add i8 %buffer1_1_48_8x8_p_V_206, %tmp_233

]]></Node>
<StgValue><ssdm name="tmp_42_7"/></StgValue>
</operation>

<operation id="652" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:104  store i8 %tmp_42_7, i8* %buffer1_1_48_8x8_p_V_166, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:107  %MUL_DP_ret56 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_32_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret56"/></StgValue>
</operation>

<operation id="654" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:108  %rr_0_V_55 = extractvalue { i16, i16 } %MUL_DP_ret56, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_55"/></StgValue>
</operation>

<operation id="655" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:109  %rr_1_V_55 = extractvalue { i16, i16 } %MUL_DP_ret56, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_55"/></StgValue>
</operation>

<operation id="656" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:110  %tmp_234 = trunc i16 %rr_0_V_55 to i8

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="657" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:111  %buffer1_1_48_8x8_p_V_207 = load i8* %buffer1_1_48_8x8_p_V_185, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_207"/></StgValue>
</operation>

<operation id="658" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:112  %tmp_40_8 = add i8 %buffer1_1_48_8x8_p_V_207, %tmp_234

]]></Node>
<StgValue><ssdm name="tmp_40_8"/></StgValue>
</operation>

<operation id="659" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:113  store i8 %tmp_40_8, i8* %buffer1_1_48_8x8_p_V_185, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:114  %tmp_235 = trunc i16 %rr_1_V_55 to i8

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="661" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:115  %buffer1_1_48_8x8_p_V_208 = load i8* %buffer1_1_48_8x8_p_V_169, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_208"/></StgValue>
</operation>

<operation id="662" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:116  %tmp_42_8 = add i8 %buffer1_1_48_8x8_p_V_208, %tmp_235

]]></Node>
<StgValue><ssdm name="tmp_42_8"/></StgValue>
</operation>

<operation id="663" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:117  store i8 %tmp_42_8, i8* %buffer1_1_48_8x8_p_V_169, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:120  %MUL_DP_ret57 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_33_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret57"/></StgValue>
</operation>

<operation id="665" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:121  %rr_0_V_56 = extractvalue { i16, i16 } %MUL_DP_ret57, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_56"/></StgValue>
</operation>

<operation id="666" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:122  %rr_1_V_56 = extractvalue { i16, i16 } %MUL_DP_ret57, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_56"/></StgValue>
</operation>

<operation id="667" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:123  %tmp_236 = trunc i16 %rr_0_V_56 to i8

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="668" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:124  %buffer1_1_48_8x8_p_V_209 = load i8* %buffer1_1_48_8x8_p_V_186, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_209"/></StgValue>
</operation>

<operation id="669" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:125  %tmp_40_9 = add i8 %buffer1_1_48_8x8_p_V_209, %tmp_236

]]></Node>
<StgValue><ssdm name="tmp_40_9"/></StgValue>
</operation>

<operation id="670" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:126  store i8 %tmp_40_9, i8* %buffer1_1_48_8x8_p_V_186, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:127  %tmp_237 = trunc i16 %rr_1_V_56 to i8

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="672" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:128  %buffer1_1_48_8x8_p_V_210 = load i8* %buffer1_1_48_8x8_p_V_184, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_210"/></StgValue>
</operation>

<operation id="673" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:129  %tmp_42_9 = add i8 %buffer1_1_48_8x8_p_V_210, %tmp_237

]]></Node>
<StgValue><ssdm name="tmp_42_9"/></StgValue>
</operation>

<operation id="674" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:130  store i8 %tmp_42_9, i8* %buffer1_1_48_8x8_p_V_184, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:133  %MUL_DP_ret58 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_34_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret58"/></StgValue>
</operation>

<operation id="676" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:134  %rr_0_V_57 = extractvalue { i16, i16 } %MUL_DP_ret58, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_57"/></StgValue>
</operation>

<operation id="677" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:135  %rr_1_V_57 = extractvalue { i16, i16 } %MUL_DP_ret58, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_57"/></StgValue>
</operation>

<operation id="678" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:136  %tmp_238 = trunc i16 %rr_0_V_57 to i8

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="679" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:137  %buffer1_1_48_8x8_p_V_211 = load i8* %buffer1_1_48_8x8_p_V_145, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_211"/></StgValue>
</operation>

<operation id="680" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:138  %tmp_40_s = add i8 %buffer1_1_48_8x8_p_V_211, %tmp_238

]]></Node>
<StgValue><ssdm name="tmp_40_s"/></StgValue>
</operation>

<operation id="681" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:139  store i8 %tmp_40_s, i8* %buffer1_1_48_8x8_p_V_145, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="682" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:140  %tmp_239 = trunc i16 %rr_1_V_57 to i8

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="683" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:141  %buffer1_1_48_8x8_p_V_212 = load i8* %buffer1_1_48_8x8_p_V_149, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_212"/></StgValue>
</operation>

<operation id="684" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:142  %tmp_42_s = add i8 %buffer1_1_48_8x8_p_V_212, %tmp_239

]]></Node>
<StgValue><ssdm name="tmp_42_s"/></StgValue>
</operation>

<operation id="685" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:143  store i8 %tmp_42_s, i8* %buffer1_1_48_8x8_p_V_149, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:146  %MUL_DP_ret59 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_35_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret59"/></StgValue>
</operation>

<operation id="687" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:147  %rr_0_V_58 = extractvalue { i16, i16 } %MUL_DP_ret59, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_58"/></StgValue>
</operation>

<operation id="688" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:148  %rr_1_V_58 = extractvalue { i16, i16 } %MUL_DP_ret59, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_58"/></StgValue>
</operation>

<operation id="689" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:149  %tmp_240 = trunc i16 %rr_0_V_58 to i8

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="690" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:150  %buffer1_1_48_8x8_p_V_213 = load i8* %buffer1_1_48_8x8_p_V_160, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_213"/></StgValue>
</operation>

<operation id="691" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:151  %tmp_40_10 = add i8 %buffer1_1_48_8x8_p_V_213, %tmp_240

]]></Node>
<StgValue><ssdm name="tmp_40_10"/></StgValue>
</operation>

<operation id="692" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:152  store i8 %tmp_40_10, i8* %buffer1_1_48_8x8_p_V_160, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="693" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:153  %tmp_241 = trunc i16 %rr_1_V_58 to i8

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="694" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:154  %buffer1_1_48_8x8_p_V_214 = load i8* %buffer1_1_48_8x8_p_V_168, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_214"/></StgValue>
</operation>

<operation id="695" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:155  %tmp_42_10 = add i8 %buffer1_1_48_8x8_p_V_214, %tmp_241

]]></Node>
<StgValue><ssdm name="tmp_42_10"/></StgValue>
</operation>

<operation id="696" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:156  store i8 %tmp_42_10, i8* %buffer1_1_48_8x8_p_V_168, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="697" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:159  %MUL_DP_ret60 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_12_V_load, i8 %weight_36_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret60"/></StgValue>
</operation>

<operation id="698" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:160  %rr_0_V_59 = extractvalue { i16, i16 } %MUL_DP_ret60, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_59"/></StgValue>
</operation>

<operation id="699" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:161  %rr_1_V_59 = extractvalue { i16, i16 } %MUL_DP_ret60, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_59"/></StgValue>
</operation>

<operation id="700" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:162  %tmp_242 = trunc i16 %rr_0_V_59 to i8

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="701" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:163  %buffer1_1_48_8x8_p_V_215 = load i8* %buffer1_1_48_8x8_p_V_146, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_215"/></StgValue>
</operation>

<operation id="702" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:164  %tmp_40_11 = add i8 %buffer1_1_48_8x8_p_V_215, %tmp_242

]]></Node>
<StgValue><ssdm name="tmp_40_11"/></StgValue>
</operation>

<operation id="703" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:165  store i8 %tmp_40_11, i8* %buffer1_1_48_8x8_p_V_146, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="704" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:166  %tmp_243 = trunc i16 %rr_1_V_59 to i8

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="705" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:167  %buffer1_1_48_8x8_p_V_216 = load i8* %buffer1_1_48_8x8_p_V_151, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_216"/></StgValue>
</operation>

<operation id="706" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:168  %tmp_42_11 = add i8 %buffer1_1_48_8x8_p_V_216, %tmp_243

]]></Node>
<StgValue><ssdm name="tmp_42_11"/></StgValue>
</operation>

<operation id="707" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:169  store i8 %tmp_42_11, i8* %buffer1_1_48_8x8_p_V_151, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:172  %MUL_DP_ret61 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_13_V_load, i8 %weight_37_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret61"/></StgValue>
</operation>

<operation id="709" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:173  %rr_0_V_60 = extractvalue { i16, i16 } %MUL_DP_ret61, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_60"/></StgValue>
</operation>

<operation id="710" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:174  %rr_1_V_60 = extractvalue { i16, i16 } %MUL_DP_ret61, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_60"/></StgValue>
</operation>

<operation id="711" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:175  %tmp_244 = trunc i16 %rr_0_V_60 to i8

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="712" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:176  %buffer1_1_48_8x8_p_V_217 = load i8* %buffer1_1_48_8x8_p_V_144, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_217"/></StgValue>
</operation>

<operation id="713" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:177  %tmp_40_12 = add i8 %buffer1_1_48_8x8_p_V_217, %tmp_244

]]></Node>
<StgValue><ssdm name="tmp_40_12"/></StgValue>
</operation>

<operation id="714" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:178  store i8 %tmp_40_12, i8* %buffer1_1_48_8x8_p_V_144, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:179  %tmp_245 = trunc i16 %rr_1_V_60 to i8

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="716" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:180  %buffer1_1_48_8x8_p_V_218 = load i8* %buffer1_1_48_8x8_p_V_167, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_218"/></StgValue>
</operation>

<operation id="717" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:181  %tmp_42_12 = add i8 %buffer1_1_48_8x8_p_V_218, %tmp_245

]]></Node>
<StgValue><ssdm name="tmp_42_12"/></StgValue>
</operation>

<operation id="718" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:182  store i8 %tmp_42_12, i8* %buffer1_1_48_8x8_p_V_167, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="719" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:185  %MUL_DP_ret62 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_14_V_load, i8 %weight_38_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret62"/></StgValue>
</operation>

<operation id="720" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:186  %rr_0_V_61 = extractvalue { i16, i16 } %MUL_DP_ret62, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_61"/></StgValue>
</operation>

<operation id="721" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:187  %rr_1_V_61 = extractvalue { i16, i16 } %MUL_DP_ret62, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_61"/></StgValue>
</operation>

<operation id="722" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:188  %tmp_246 = trunc i16 %rr_0_V_61 to i8

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="723" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:189  %buffer1_1_48_8x8_p_V_219 = load i8* %buffer1_1_48_8x8_p_V_143, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_219"/></StgValue>
</operation>

<operation id="724" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:190  %tmp_40_13 = add i8 %buffer1_1_48_8x8_p_V_219, %tmp_246

]]></Node>
<StgValue><ssdm name="tmp_40_13"/></StgValue>
</operation>

<operation id="725" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:191  store i8 %tmp_40_13, i8* %buffer1_1_48_8x8_p_V_143, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="726" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:192  %tmp_247 = trunc i16 %rr_1_V_61 to i8

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="727" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:193  %buffer1_1_48_8x8_p_V_220 = load i8* %buffer1_1_48_8x8_p_V_153, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_220"/></StgValue>
</operation>

<operation id="728" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:194  %tmp_42_13 = add i8 %buffer1_1_48_8x8_p_V_220, %tmp_247

]]></Node>
<StgValue><ssdm name="tmp_42_13"/></StgValue>
</operation>

<operation id="729" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:195  store i8 %tmp_42_13, i8* %buffer1_1_48_8x8_p_V_153, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="730" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:198  %MUL_DP_ret63 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_15_V_load, i8 %weight_39_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret63"/></StgValue>
</operation>

<operation id="731" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:199  %rr_0_V_62 = extractvalue { i16, i16 } %MUL_DP_ret63, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_62"/></StgValue>
</operation>

<operation id="732" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:200  %rr_1_V_62 = extractvalue { i16, i16 } %MUL_DP_ret63, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_62"/></StgValue>
</operation>

<operation id="733" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:201  %tmp_248 = trunc i16 %rr_0_V_62 to i8

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="734" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:202  %buffer1_1_48_8x8_p_V_221 = load i8* %buffer1_1_48_8x8_p_V_161, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_221"/></StgValue>
</operation>

<operation id="735" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:203  %tmp_40_14 = add i8 %buffer1_1_48_8x8_p_V_221, %tmp_248

]]></Node>
<StgValue><ssdm name="tmp_40_14"/></StgValue>
</operation>

<operation id="736" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:204  store i8 %tmp_40_14, i8* %buffer1_1_48_8x8_p_V_161, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="737" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:205  %tmp_249 = trunc i16 %rr_1_V_62 to i8

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="738" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:206  %buffer1_1_48_8x8_p_V_222 = load i8* %buffer1_1_48_8x8_p_V_148, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_222"/></StgValue>
</operation>

<operation id="739" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:207  %tmp_42_14 = add i8 %buffer1_1_48_8x8_p_V_222, %tmp_249

]]></Node>
<StgValue><ssdm name="tmp_42_14"/></StgValue>
</operation>

<operation id="740" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:208  store i8 %tmp_42_14, i8* %buffer1_1_48_8x8_p_V_148, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="741" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:211  %MUL_DP_ret64 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_16_V_load, i8 %weight_40_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret64"/></StgValue>
</operation>

<operation id="742" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:212  %rr_0_V_63 = extractvalue { i16, i16 } %MUL_DP_ret64, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_63"/></StgValue>
</operation>

<operation id="743" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:213  %rr_1_V_63 = extractvalue { i16, i16 } %MUL_DP_ret64, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_63"/></StgValue>
</operation>

<operation id="744" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:214  %tmp_250 = trunc i16 %rr_0_V_63 to i8

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="745" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:215  %buffer1_1_48_8x8_p_V_223 = load i8* %buffer1_1_48_8x8_p_V_159, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_223"/></StgValue>
</operation>

<operation id="746" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:216  %tmp_40_15 = add i8 %buffer1_1_48_8x8_p_V_223, %tmp_250

]]></Node>
<StgValue><ssdm name="tmp_40_15"/></StgValue>
</operation>

<operation id="747" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:217  store i8 %tmp_40_15, i8* %buffer1_1_48_8x8_p_V_159, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:218  %tmp_251 = trunc i16 %rr_1_V_63 to i8

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="749" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:219  %buffer1_1_48_8x8_p_V_224 = load i8* %buffer1_1_48_8x8_p_V_154, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_224"/></StgValue>
</operation>

<operation id="750" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:220  %tmp_42_15 = add i8 %buffer1_1_48_8x8_p_V_224, %tmp_251

]]></Node>
<StgValue><ssdm name="tmp_42_15"/></StgValue>
</operation>

<operation id="751" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:221  store i8 %tmp_42_15, i8* %buffer1_1_48_8x8_p_V_154, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:224  %MUL_DP_ret65 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_17_V_load, i8 %weight_41_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret65"/></StgValue>
</operation>

<operation id="753" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:225  %rr_0_V_64 = extractvalue { i16, i16 } %MUL_DP_ret65, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_64"/></StgValue>
</operation>

<operation id="754" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:226  %rr_1_V_64 = extractvalue { i16, i16 } %MUL_DP_ret65, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_64"/></StgValue>
</operation>

<operation id="755" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:227  %tmp_252 = trunc i16 %rr_0_V_64 to i8

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="756" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:228  %buffer1_1_48_8x8_p_V_225 = load i8* %buffer1_1_48_8x8_p_V_162, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_225"/></StgValue>
</operation>

<operation id="757" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:229  %tmp_40_16 = add i8 %buffer1_1_48_8x8_p_V_225, %tmp_252

]]></Node>
<StgValue><ssdm name="tmp_40_16"/></StgValue>
</operation>

<operation id="758" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:230  store i8 %tmp_40_16, i8* %buffer1_1_48_8x8_p_V_162, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:231  %tmp_253 = trunc i16 %rr_1_V_64 to i8

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="760" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:232  %buffer1_1_48_8x8_p_V_226 = load i8* %buffer1_1_48_8x8_p_V_175, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_226"/></StgValue>
</operation>

<operation id="761" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:233  %tmp_42_16 = add i8 %buffer1_1_48_8x8_p_V_226, %tmp_253

]]></Node>
<StgValue><ssdm name="tmp_42_16"/></StgValue>
</operation>

<operation id="762" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:234  store i8 %tmp_42_16, i8* %buffer1_1_48_8x8_p_V_175, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="763" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:237  %MUL_DP_ret66 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_18_V_load, i8 %weight_42_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret66"/></StgValue>
</operation>

<operation id="764" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:238  %rr_0_V_65 = extractvalue { i16, i16 } %MUL_DP_ret66, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_65"/></StgValue>
</operation>

<operation id="765" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:239  %rr_1_V_65 = extractvalue { i16, i16 } %MUL_DP_ret66, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_65"/></StgValue>
</operation>

<operation id="766" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:240  %tmp_254 = trunc i16 %rr_0_V_65 to i8

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="767" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:241  %buffer1_1_48_8x8_p_V_227 = load i8* %buffer1_1_48_8x8_p_V_156, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_227"/></StgValue>
</operation>

<operation id="768" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:242  %tmp_40_17 = add i8 %buffer1_1_48_8x8_p_V_227, %tmp_254

]]></Node>
<StgValue><ssdm name="tmp_40_17"/></StgValue>
</operation>

<operation id="769" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:243  store i8 %tmp_40_17, i8* %buffer1_1_48_8x8_p_V_156, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="770" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:244  %tmp_255 = trunc i16 %rr_1_V_65 to i8

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="771" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:245  %buffer1_1_48_8x8_p_V_228 = load i8* %buffer1_1_48_8x8_p_V_172, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_228"/></StgValue>
</operation>

<operation id="772" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:246  %tmp_42_17 = add i8 %buffer1_1_48_8x8_p_V_228, %tmp_255

]]></Node>
<StgValue><ssdm name="tmp_42_17"/></StgValue>
</operation>

<operation id="773" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:247  store i8 %tmp_42_17, i8* %buffer1_1_48_8x8_p_V_172, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="774" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:250  %MUL_DP_ret67 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_19_V_load, i8 %weight_43_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret67"/></StgValue>
</operation>

<operation id="775" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:251  %rr_0_V_66 = extractvalue { i16, i16 } %MUL_DP_ret67, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_66"/></StgValue>
</operation>

<operation id="776" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:252  %rr_1_V_66 = extractvalue { i16, i16 } %MUL_DP_ret67, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_66"/></StgValue>
</operation>

<operation id="777" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:253  %tmp_256 = trunc i16 %rr_0_V_66 to i8

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="778" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:254  %buffer1_1_48_8x8_p_V_229 = load i8* %buffer1_1_48_8x8_p_V_155, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_229"/></StgValue>
</operation>

<operation id="779" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:255  %tmp_40_18 = add i8 %buffer1_1_48_8x8_p_V_229, %tmp_256

]]></Node>
<StgValue><ssdm name="tmp_40_18"/></StgValue>
</operation>

<operation id="780" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:256  store i8 %tmp_40_18, i8* %buffer1_1_48_8x8_p_V_155, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="781" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:257  %tmp_257 = trunc i16 %rr_1_V_66 to i8

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="782" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:258  %buffer1_1_48_8x8_p_V_230 = load i8* %buffer1_1_48_8x8_p_V_152, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_230"/></StgValue>
</operation>

<operation id="783" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:259  %tmp_42_18 = add i8 %buffer1_1_48_8x8_p_V_230, %tmp_257

]]></Node>
<StgValue><ssdm name="tmp_42_18"/></StgValue>
</operation>

<operation id="784" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:260  store i8 %tmp_42_18, i8* %buffer1_1_48_8x8_p_V_152, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="785" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:263  %MUL_DP_ret68 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_20_V_load, i8 %weight_44_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret68"/></StgValue>
</operation>

<operation id="786" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:264  %rr_0_V_67 = extractvalue { i16, i16 } %MUL_DP_ret68, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_67"/></StgValue>
</operation>

<operation id="787" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:265  %rr_1_V_67 = extractvalue { i16, i16 } %MUL_DP_ret68, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_67"/></StgValue>
</operation>

<operation id="788" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:266  %tmp_258 = trunc i16 %rr_0_V_67 to i8

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="789" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:267  %buffer1_1_48_8x8_p_V_231 = load i8* %buffer1_1_48_8x8_p_V_174, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_231"/></StgValue>
</operation>

<operation id="790" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:268  %tmp_40_19 = add i8 %buffer1_1_48_8x8_p_V_231, %tmp_258

]]></Node>
<StgValue><ssdm name="tmp_40_19"/></StgValue>
</operation>

<operation id="791" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:269  store i8 %tmp_40_19, i8* %buffer1_1_48_8x8_p_V_174, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="792" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:270  %tmp_259 = trunc i16 %rr_1_V_67 to i8

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="793" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:271  %buffer1_1_48_8x8_p_V_232 = load i8* %buffer1_1_48_8x8_p_V_165, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_232"/></StgValue>
</operation>

<operation id="794" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:272  %tmp_42_19 = add i8 %buffer1_1_48_8x8_p_V_232, %tmp_259

]]></Node>
<StgValue><ssdm name="tmp_42_19"/></StgValue>
</operation>

<operation id="795" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:273  store i8 %tmp_42_19, i8* %buffer1_1_48_8x8_p_V_165, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="796" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:276  %MUL_DP_ret69 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_21_V_load, i8 %weight_45_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret69"/></StgValue>
</operation>

<operation id="797" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:277  %rr_0_V_68 = extractvalue { i16, i16 } %MUL_DP_ret69, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_68"/></StgValue>
</operation>

<operation id="798" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:278  %rr_1_V_68 = extractvalue { i16, i16 } %MUL_DP_ret69, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_68"/></StgValue>
</operation>

<operation id="799" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:279  %tmp_260 = trunc i16 %rr_0_V_68 to i8

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="800" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:280  %buffer1_1_48_8x8_p_V_233 = load i8* %buffer1_1_48_8x8_p_V_171, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_233"/></StgValue>
</operation>

<operation id="801" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:281  %tmp_40_20 = add i8 %buffer1_1_48_8x8_p_V_233, %tmp_260

]]></Node>
<StgValue><ssdm name="tmp_40_20"/></StgValue>
</operation>

<operation id="802" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:282  store i8 %tmp_40_20, i8* %buffer1_1_48_8x8_p_V_171, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="803" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:283  %tmp_261 = trunc i16 %rr_1_V_68 to i8

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="804" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:284  %buffer1_1_48_8x8_p_V_234 = load i8* %buffer1_1_48_8x8_p_V_147, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_234"/></StgValue>
</operation>

<operation id="805" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:285  %tmp_42_20 = add i8 %buffer1_1_48_8x8_p_V_234, %tmp_261

]]></Node>
<StgValue><ssdm name="tmp_42_20"/></StgValue>
</operation>

<operation id="806" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:286  store i8 %tmp_42_20, i8* %buffer1_1_48_8x8_p_V_147, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="807" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:289  %MUL_DP_ret70 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_22_V_load, i8 %weight_46_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret70"/></StgValue>
</operation>

<operation id="808" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:290  %rr_0_V_69 = extractvalue { i16, i16 } %MUL_DP_ret70, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_69"/></StgValue>
</operation>

<operation id="809" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:291  %rr_1_V_69 = extractvalue { i16, i16 } %MUL_DP_ret70, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_69"/></StgValue>
</operation>

<operation id="810" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:292  %tmp_262 = trunc i16 %rr_0_V_69 to i8

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="811" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:293  %buffer1_1_48_8x8_p_V_235 = load i8* %buffer1_1_48_8x8_p_V_176, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_235"/></StgValue>
</operation>

<operation id="812" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:294  %tmp_40_21 = add i8 %buffer1_1_48_8x8_p_V_235, %tmp_262

]]></Node>
<StgValue><ssdm name="tmp_40_21"/></StgValue>
</operation>

<operation id="813" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:295  store i8 %tmp_40_21, i8* %buffer1_1_48_8x8_p_V_176, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="814" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:296  %tmp_263 = trunc i16 %rr_1_V_69 to i8

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="815" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:297  %buffer1_1_48_8x8_p_V_236 = load i8* %buffer1_1_48_8x8_p_V_183, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_236"/></StgValue>
</operation>

<operation id="816" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:298  %tmp_42_21 = add i8 %buffer1_1_48_8x8_p_V_236, %tmp_263

]]></Node>
<StgValue><ssdm name="tmp_42_21"/></StgValue>
</operation>

<operation id="817" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:299  store i8 %tmp_42_21, i8* %buffer1_1_48_8x8_p_V_183, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="818" st_id="14" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:302  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_23_V_load, i8 %weight_47_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="819" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:303  %rr_0_V_70 = extractvalue { i16, i16 } %MUL_DP_ret, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_70"/></StgValue>
</operation>

<operation id="820" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:304  %rr_1_V_70 = extractvalue { i16, i16 } %MUL_DP_ret, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_70"/></StgValue>
</operation>

<operation id="821" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:305  %tmp_264 = trunc i16 %rr_0_V_70 to i8

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="822" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:306  %buffer1_1_48_8x8_p_V_237 = load i8* %buffer1_1_48_8x8_p_V_179, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_237"/></StgValue>
</operation>

<operation id="823" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:307  %tmp_40_22 = add i8 %buffer1_1_48_8x8_p_V_237, %tmp_264

]]></Node>
<StgValue><ssdm name="tmp_40_22"/></StgValue>
</operation>

<operation id="824" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:308  store i8 %tmp_40_22, i8* %buffer1_1_48_8x8_p_V_179, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="825" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:309  %tmp_265 = trunc i16 %rr_1_V_70 to i8

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="826" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="8" op_0_bw="7">
<![CDATA[
.preheader40.preheader:310  %buffer1_1_48_8x8_p_V_238 = load i8* %buffer1_1_48_8x8_p_V_187, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_238"/></StgValue>
</operation>

<operation id="827" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:311  %tmp_42_22 = add i8 %buffer1_1_48_8x8_p_V_238, %tmp_265

]]></Node>
<StgValue><ssdm name="tmp_42_22"/></StgValue>
</operation>

<operation id="828" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.preheader40.preheader:312  store i8 %tmp_42_22, i8* %buffer1_1_48_8x8_p_V_187, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="829" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0">
<![CDATA[
.preheader40.preheader:313  br label %.preheader41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="830" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten5 = phi i12 [ %indvar_flatten_next6, %._crit_edge46 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten5"/></StgValue>
</operation>

<operation id="831" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:1  %co4 = phi i6 [ %co4_mid2, %._crit_edge46 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="co4"/></StgValue>
</operation>

<operation id="832" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten6 = phi i8 [ %indvar_flatten_next5, %._crit_edge46 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="833" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:3  %h5 = phi i4 [ %h5_cast2_mid2, %._crit_edge46 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="h5"/></StgValue>
</operation>

<operation id="834" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:4  %w6 = phi i4 [ %w_17, %._crit_edge46 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w6"/></StgValue>
</operation>

<operation id="835" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:5  %exitcond_flatten6 = icmp eq i12 %indvar_flatten5, -1024

]]></Node>
<StgValue><ssdm name="exitcond_flatten6"/></StgValue>
</operation>

<operation id="836" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:6  %indvar_flatten_next6 = add i12 %indvar_flatten5, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next6"/></StgValue>
</operation>

<operation id="837" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond_flatten6, label %6, label %.preheader39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="838" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader39:2  %exitcond_flatten3 = icmp eq i8 %indvar_flatten6, 64

]]></Node>
<StgValue><ssdm name="exitcond_flatten3"/></StgValue>
</operation>

<operation id="839" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge46:2  %indvar_flatten21_op = add i8 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten21_op"/></StgValue>
</operation>

<operation id="840" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge46:3  %indvar_flatten_next5 = select i1 %exitcond_flatten3, i8 1, i8 %indvar_flatten21_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next5"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="841" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="exitcond_flatten3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader39:0  %co_11 = add i6 %co4, 1

]]></Node>
<StgValue><ssdm name="co_11"/></StgValue>
</operation>

<operation id="842" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader39:3  %h5_mid = select i1 %exitcond_flatten3, i4 1, i4 %h5

]]></Node>
<StgValue><ssdm name="h5_mid"/></StgValue>
</operation>

<operation id="843" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader39:4  %not_exitcond_flatten_4 = xor i1 %exitcond_flatten3, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_4"/></StgValue>
</operation>

<operation id="844" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader39:5  %exitcond16 = icmp eq i4 %w6, -7

]]></Node>
<StgValue><ssdm name="exitcond16"/></StgValue>
</operation>

<operation id="845" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader39:6  %exitcond_mid = and i1 %exitcond16, %not_exitcond_flatten_4

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="846" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader39:7  %co4_mid2 = select i1 %exitcond_flatten3, i6 %co_11, i6 %co4

]]></Node>
<StgValue><ssdm name="co4_mid2"/></StgValue>
</operation>

<operation id="847" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader39:8  %h_2 = add i4 %h5_mid, 1

]]></Node>
<StgValue><ssdm name="h_2"/></StgValue>
</operation>

<operation id="848" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader39:9  %tmp_204 = or i1 %exitcond_mid, %exitcond_flatten3

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="849" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader39:10  %w6_mid2 = select i1 %tmp_204, i4 1, i4 %w6

]]></Node>
<StgValue><ssdm name="w6_mid2"/></StgValue>
</operation>

<operation id="850" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader39:11  %h5_cast2_mid2 = select i1 %exitcond_mid, i4 %h_2, i4 %h5_mid

]]></Node>
<StgValue><ssdm name="h5_cast2_mid2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="851" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader39:12  %tmp_205 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %h5_cast2_mid2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="852" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:13  %p_shl8_cast = zext i7 %tmp_205 to i8

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="853" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader39:14  %tmp_206 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h5_cast2_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="854" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="5">
<![CDATA[
.preheader39:15  %p_shl9_cast = zext i5 %tmp_206 to i8

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="855" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader39:16  %tmp_207 = add i8 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="856" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="8" op_0_bw="4">
<![CDATA[
.preheader39:17  %w6_cast1_cast = zext i4 %w6_mid2 to i8

]]></Node>
<StgValue><ssdm name="w6_cast1_cast"/></StgValue>
</operation>

<operation id="857" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader39:18  %tmp_208 = add i8 %w6_cast1_cast, %tmp_207

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="858" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="8">
<![CDATA[
.preheader39:19  %tmp_258_cast = zext i8 %tmp_208 to i32

]]></Node>
<StgValue><ssdm name="tmp_258_cast"/></StgValue>
</operation>

<operation id="859" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:20  %buffer1_1_48_8x8_p_V_239 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_14, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_239"/></StgValue>
</operation>

<operation id="860" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:21  %buffer1_1_48_8x8_p_V_240 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_13, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_240"/></StgValue>
</operation>

<operation id="861" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:22  %buffer1_1_48_8x8_p_V_241 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_10, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_241"/></StgValue>
</operation>

<operation id="862" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:23  %buffer1_1_48_8x8_p_V_242 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_12, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_242"/></StgValue>
</operation>

<operation id="863" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:24  %buffer1_1_48_8x8_p_V_243 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_45, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_243"/></StgValue>
</operation>

<operation id="864" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:25  %buffer1_1_48_8x8_p_V_244 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_39, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_244"/></StgValue>
</operation>

<operation id="865" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:26  %buffer1_1_48_8x8_p_V_245 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_34, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_245"/></StgValue>
</operation>

<operation id="866" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:27  %buffer1_1_48_8x8_p_V_246 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_29, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_246"/></StgValue>
</operation>

<operation id="867" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:28  %buffer1_1_48_8x8_p_V_247 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_36, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_247"/></StgValue>
</operation>

<operation id="868" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:29  %buffer1_1_48_8x8_p_V_248 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_43, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_248"/></StgValue>
</operation>

<operation id="869" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:30  %buffer1_1_48_8x8_p_V_249 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_38, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_249"/></StgValue>
</operation>

<operation id="870" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:31  %buffer1_1_48_8x8_p_V_250 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_40, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_250"/></StgValue>
</operation>

<operation id="871" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:32  %buffer1_1_48_8x8_p_V_251 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_19, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_251"/></StgValue>
</operation>

<operation id="872" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:33  %buffer1_1_48_8x8_p_V_252 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_18, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_252"/></StgValue>
</operation>

<operation id="873" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:34  %buffer1_1_48_8x8_p_V_253 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_4, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_253"/></StgValue>
</operation>

<operation id="874" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:35  %buffer1_1_48_8x8_p_V_254 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_1, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_254"/></StgValue>
</operation>

<operation id="875" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:36  %buffer1_1_48_8x8_p_V_255 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_16, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_255"/></StgValue>
</operation>

<operation id="876" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:37  %buffer1_1_48_8x8_p_V_256 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_11, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_256"/></StgValue>
</operation>

<operation id="877" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:38  %buffer1_1_48_8x8_p_V_257 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_15, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_257"/></StgValue>
</operation>

<operation id="878" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:39  %buffer1_1_48_8x8_p_V_258 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_17, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_258"/></StgValue>
</operation>

<operation id="879" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:40  %buffer1_1_48_8x8_p_V_259 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_48, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_259"/></StgValue>
</operation>

<operation id="880" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:41  %buffer1_1_48_8x8_p_V_260 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_27, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_260"/></StgValue>
</operation>

<operation id="881" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:42  %buffer1_1_48_8x8_p_V_261 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_44, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_261"/></StgValue>
</operation>

<operation id="882" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:43  %buffer1_1_48_8x8_p_V_262 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_31, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_262"/></StgValue>
</operation>

<operation id="883" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:44  %buffer1_1_48_8x8_p_V_263 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_37, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_263"/></StgValue>
</operation>

<operation id="884" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:45  %buffer1_1_48_8x8_p_V_264 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_35, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_264"/></StgValue>
</operation>

<operation id="885" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:46  %buffer1_1_48_8x8_p_V_265 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_32, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_265"/></StgValue>
</operation>

<operation id="886" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:47  %buffer1_1_48_8x8_p_V_266 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_28, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_266"/></StgValue>
</operation>

<operation id="887" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:48  %buffer1_1_48_8x8_p_V_267 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_21, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_267"/></StgValue>
</operation>

<operation id="888" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:49  %buffer1_1_48_8x8_p_V_268 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_42, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_268"/></StgValue>
</operation>

<operation id="889" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:50  %buffer1_1_48_8x8_p_V_269 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_2, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_269"/></StgValue>
</operation>

<operation id="890" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:51  %buffer1_1_48_8x8_p_V_270 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_20, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_270"/></StgValue>
</operation>

<operation id="891" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:52  %buffer1_1_48_8x8_p_V_271 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_41, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_271"/></StgValue>
</operation>

<operation id="892" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:53  %buffer1_1_48_8x8_p_V_272 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_22, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_272"/></StgValue>
</operation>

<operation id="893" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:54  %buffer1_1_48_8x8_p_V_273 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_25, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_273"/></StgValue>
</operation>

<operation id="894" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:55  %buffer1_1_48_8x8_p_V_274 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_26, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_274"/></StgValue>
</operation>

<operation id="895" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:56  %buffer1_1_48_8x8_p_V_275 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_23, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_275"/></StgValue>
</operation>

<operation id="896" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:57  %buffer1_1_48_8x8_p_V_276 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_24, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_276"/></StgValue>
</operation>

<operation id="897" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:58  %buffer1_1_48_8x8_p_V_277 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_30, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_277"/></StgValue>
</operation>

<operation id="898" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:59  %buffer1_1_48_8x8_p_V_278 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_3, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_278"/></StgValue>
</operation>

<operation id="899" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:60  %buffer1_1_48_8x8_p_V_279 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_46, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_279"/></StgValue>
</operation>

<operation id="900" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:61  %buffer1_1_48_8x8_p_V_280 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_33, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_280"/></StgValue>
</operation>

<operation id="901" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:62  %buffer1_1_48_8x8_p_V_281 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_8, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_281"/></StgValue>
</operation>

<operation id="902" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:63  %buffer1_1_48_8x8_p_V_282 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_9, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_282"/></StgValue>
</operation>

<operation id="903" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:64  %buffer1_1_48_8x8_p_V_283 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_47, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_283"/></StgValue>
</operation>

<operation id="904" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:65  %buffer1_1_48_8x8_p_V_284 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_5, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_284"/></StgValue>
</operation>

<operation id="905" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:66  %buffer1_1_48_8x8_p_V_285 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_6, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_285"/></StgValue>
</operation>

<operation id="906" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:67  %buffer1_1_48_8x8_p_V_286 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_7, i32 0, i32 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_286"/></StgValue>
</operation>

<operation id="907" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader39:68  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str19)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="908" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:70  %buffer1_1_48_8x8_p_V_287 = load i8* %buffer1_1_48_8x8_p_V_259, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_287"/></StgValue>
</operation>

<operation id="909" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:71  %buffer1_1_48_8x8_p_V_288 = load i8* %buffer1_1_48_8x8_p_V_254, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_288"/></StgValue>
</operation>

<operation id="910" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:72  %buffer1_1_48_8x8_p_V_289 = load i8* %buffer1_1_48_8x8_p_V_269, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_289"/></StgValue>
</operation>

<operation id="911" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:73  %buffer1_1_48_8x8_p_V_290 = load i8* %buffer1_1_48_8x8_p_V_278, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_290"/></StgValue>
</operation>

<operation id="912" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:74  %buffer1_1_48_8x8_p_V_291 = load i8* %buffer1_1_48_8x8_p_V_253, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_291"/></StgValue>
</operation>

<operation id="913" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:75  %buffer1_1_48_8x8_p_V_292 = load i8* %buffer1_1_48_8x8_p_V_284, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_292"/></StgValue>
</operation>

<operation id="914" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:76  %buffer1_1_48_8x8_p_V_293 = load i8* %buffer1_1_48_8x8_p_V_285, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_293"/></StgValue>
</operation>

<operation id="915" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:77  %buffer1_1_48_8x8_p_V_294 = load i8* %buffer1_1_48_8x8_p_V_286, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_294"/></StgValue>
</operation>

<operation id="916" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:78  %buffer1_1_48_8x8_p_V_295 = load i8* %buffer1_1_48_8x8_p_V_281, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_295"/></StgValue>
</operation>

<operation id="917" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:79  %buffer1_1_48_8x8_p_V_296 = load i8* %buffer1_1_48_8x8_p_V_282, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_296"/></StgValue>
</operation>

<operation id="918" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:80  %buffer1_1_48_8x8_p_V_297 = load i8* %buffer1_1_48_8x8_p_V_241, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_297"/></StgValue>
</operation>

<operation id="919" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:81  %buffer1_1_48_8x8_p_V_298 = load i8* %buffer1_1_48_8x8_p_V_256, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_298"/></StgValue>
</operation>

<operation id="920" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:82  %buffer1_1_48_8x8_p_V_299 = load i8* %buffer1_1_48_8x8_p_V_242, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_299"/></StgValue>
</operation>

<operation id="921" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:83  %buffer1_1_48_8x8_p_V_300 = load i8* %buffer1_1_48_8x8_p_V_240, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_300"/></StgValue>
</operation>

<operation id="922" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:84  %buffer1_1_48_8x8_p_V_301 = load i8* %buffer1_1_48_8x8_p_V_239, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_301"/></StgValue>
</operation>

<operation id="923" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:85  %buffer1_1_48_8x8_p_V_302 = load i8* %buffer1_1_48_8x8_p_V_257, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_302"/></StgValue>
</operation>

<operation id="924" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:86  %buffer1_1_48_8x8_p_V_303 = load i8* %buffer1_1_48_8x8_p_V_255, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_303"/></StgValue>
</operation>

<operation id="925" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:87  %buffer1_1_48_8x8_p_V_304 = load i8* %buffer1_1_48_8x8_p_V_258, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_304"/></StgValue>
</operation>

<operation id="926" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:88  %buffer1_1_48_8x8_p_V_305 = load i8* %buffer1_1_48_8x8_p_V_252, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_305"/></StgValue>
</operation>

<operation id="927" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:89  %buffer1_1_48_8x8_p_V_306 = load i8* %buffer1_1_48_8x8_p_V_251, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_306"/></StgValue>
</operation>

<operation id="928" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:90  %buffer1_1_48_8x8_p_V_307 = load i8* %buffer1_1_48_8x8_p_V_270, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_307"/></StgValue>
</operation>

<operation id="929" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:91  %buffer1_1_48_8x8_p_V_308 = load i8* %buffer1_1_48_8x8_p_V_267, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_308"/></StgValue>
</operation>

<operation id="930" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:92  %buffer1_1_48_8x8_p_V_309 = load i8* %buffer1_1_48_8x8_p_V_272, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_309"/></StgValue>
</operation>

<operation id="931" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:93  %buffer1_1_48_8x8_p_V_310 = load i8* %buffer1_1_48_8x8_p_V_275, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_310"/></StgValue>
</operation>

<operation id="932" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:94  %buffer1_1_48_8x8_p_V_311 = load i8* %buffer1_1_48_8x8_p_V_276, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_311"/></StgValue>
</operation>

<operation id="933" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:95  %buffer1_1_48_8x8_p_V_312 = load i8* %buffer1_1_48_8x8_p_V_273, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_312"/></StgValue>
</operation>

<operation id="934" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:96  %buffer1_1_48_8x8_p_V_313 = load i8* %buffer1_1_48_8x8_p_V_274, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_313"/></StgValue>
</operation>

<operation id="935" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:97  %buffer1_1_48_8x8_p_V_314 = load i8* %buffer1_1_48_8x8_p_V_260, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_314"/></StgValue>
</operation>

<operation id="936" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:98  %buffer1_1_48_8x8_p_V_315 = load i8* %buffer1_1_48_8x8_p_V_266, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_315"/></StgValue>
</operation>

<operation id="937" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:99  %buffer1_1_48_8x8_p_V_316 = load i8* %buffer1_1_48_8x8_p_V_246, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_316"/></StgValue>
</operation>

<operation id="938" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:100  %buffer1_1_48_8x8_p_V_317 = load i8* %buffer1_1_48_8x8_p_V_277, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_317"/></StgValue>
</operation>

<operation id="939" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:101  %buffer1_1_48_8x8_p_V_318 = load i8* %buffer1_1_48_8x8_p_V_262, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_318"/></StgValue>
</operation>

<operation id="940" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:102  %buffer1_1_48_8x8_p_V_319 = load i8* %buffer1_1_48_8x8_p_V_265, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_319"/></StgValue>
</operation>

<operation id="941" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:103  %buffer1_1_48_8x8_p_V_320 = load i8* %buffer1_1_48_8x8_p_V_280, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_320"/></StgValue>
</operation>

<operation id="942" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:104  %buffer1_1_48_8x8_p_V_321 = load i8* %buffer1_1_48_8x8_p_V_245, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_321"/></StgValue>
</operation>

<operation id="943" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:105  %buffer1_1_48_8x8_p_V_322 = load i8* %buffer1_1_48_8x8_p_V_264, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_322"/></StgValue>
</operation>

<operation id="944" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:106  %buffer1_1_48_8x8_p_V_323 = load i8* %buffer1_1_48_8x8_p_V_247, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_323"/></StgValue>
</operation>

<operation id="945" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:107  %buffer1_1_48_8x8_p_V_324 = load i8* %buffer1_1_48_8x8_p_V_263, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_324"/></StgValue>
</operation>

<operation id="946" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:108  %buffer1_1_48_8x8_p_V_325 = load i8* %buffer1_1_48_8x8_p_V_249, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_325"/></StgValue>
</operation>

<operation id="947" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:109  %buffer1_1_48_8x8_p_V_326 = load i8* %buffer1_1_48_8x8_p_V_244, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_326"/></StgValue>
</operation>

<operation id="948" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:110  %buffer1_1_48_8x8_p_V_327 = load i8* %buffer1_1_48_8x8_p_V_250, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_327"/></StgValue>
</operation>

<operation id="949" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:111  %buffer1_1_48_8x8_p_V_328 = load i8* %buffer1_1_48_8x8_p_V_271, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_328"/></StgValue>
</operation>

<operation id="950" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:112  %buffer1_1_48_8x8_p_V_329 = load i8* %buffer1_1_48_8x8_p_V_268, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_329"/></StgValue>
</operation>

<operation id="951" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:113  %buffer1_1_48_8x8_p_V_330 = load i8* %buffer1_1_48_8x8_p_V_248, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_330"/></StgValue>
</operation>

<operation id="952" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:114  %buffer1_1_48_8x8_p_V_331 = load i8* %buffer1_1_48_8x8_p_V_261, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_331"/></StgValue>
</operation>

<operation id="953" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:115  %buffer1_1_48_8x8_p_V_332 = load i8* %buffer1_1_48_8x8_p_V_243, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_332"/></StgValue>
</operation>

<operation id="954" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:116  %buffer1_1_48_8x8_p_V_333 = load i8* %buffer1_1_48_8x8_p_V_279, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_333"/></StgValue>
</operation>

<operation id="955" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:117  %buffer1_1_48_8x8_p_V_334 = load i8* %buffer1_1_48_8x8_p_V_283, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_334"/></StgValue>
</operation>

<operation id="956" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge46:0  %empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str19, i32 %tmp_16)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="957" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge46:1  %w_17 = add i4 %w6_mid2, 1

]]></Node>
<StgValue><ssdm name="w_17"/></StgValue>
</operation>

<operation id="958" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge46:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="959" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader39:1  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="960" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader39:69  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="961" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:70  %buffer1_1_48_8x8_p_V_287 = load i8* %buffer1_1_48_8x8_p_V_259, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_287"/></StgValue>
</operation>

<operation id="962" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:71  %buffer1_1_48_8x8_p_V_288 = load i8* %buffer1_1_48_8x8_p_V_254, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_288"/></StgValue>
</operation>

<operation id="963" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:72  %buffer1_1_48_8x8_p_V_289 = load i8* %buffer1_1_48_8x8_p_V_269, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_289"/></StgValue>
</operation>

<operation id="964" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:73  %buffer1_1_48_8x8_p_V_290 = load i8* %buffer1_1_48_8x8_p_V_278, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_290"/></StgValue>
</operation>

<operation id="965" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:74  %buffer1_1_48_8x8_p_V_291 = load i8* %buffer1_1_48_8x8_p_V_253, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_291"/></StgValue>
</operation>

<operation id="966" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:75  %buffer1_1_48_8x8_p_V_292 = load i8* %buffer1_1_48_8x8_p_V_284, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_292"/></StgValue>
</operation>

<operation id="967" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:76  %buffer1_1_48_8x8_p_V_293 = load i8* %buffer1_1_48_8x8_p_V_285, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_293"/></StgValue>
</operation>

<operation id="968" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:77  %buffer1_1_48_8x8_p_V_294 = load i8* %buffer1_1_48_8x8_p_V_286, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_294"/></StgValue>
</operation>

<operation id="969" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:78  %buffer1_1_48_8x8_p_V_295 = load i8* %buffer1_1_48_8x8_p_V_281, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_295"/></StgValue>
</operation>

<operation id="970" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:79  %buffer1_1_48_8x8_p_V_296 = load i8* %buffer1_1_48_8x8_p_V_282, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_296"/></StgValue>
</operation>

<operation id="971" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:80  %buffer1_1_48_8x8_p_V_297 = load i8* %buffer1_1_48_8x8_p_V_241, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_297"/></StgValue>
</operation>

<operation id="972" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:81  %buffer1_1_48_8x8_p_V_298 = load i8* %buffer1_1_48_8x8_p_V_256, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_298"/></StgValue>
</operation>

<operation id="973" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:82  %buffer1_1_48_8x8_p_V_299 = load i8* %buffer1_1_48_8x8_p_V_242, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_299"/></StgValue>
</operation>

<operation id="974" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:83  %buffer1_1_48_8x8_p_V_300 = load i8* %buffer1_1_48_8x8_p_V_240, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_300"/></StgValue>
</operation>

<operation id="975" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:84  %buffer1_1_48_8x8_p_V_301 = load i8* %buffer1_1_48_8x8_p_V_239, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_301"/></StgValue>
</operation>

<operation id="976" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:85  %buffer1_1_48_8x8_p_V_302 = load i8* %buffer1_1_48_8x8_p_V_257, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_302"/></StgValue>
</operation>

<operation id="977" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:86  %buffer1_1_48_8x8_p_V_303 = load i8* %buffer1_1_48_8x8_p_V_255, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_303"/></StgValue>
</operation>

<operation id="978" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:87  %buffer1_1_48_8x8_p_V_304 = load i8* %buffer1_1_48_8x8_p_V_258, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_304"/></StgValue>
</operation>

<operation id="979" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:88  %buffer1_1_48_8x8_p_V_305 = load i8* %buffer1_1_48_8x8_p_V_252, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_305"/></StgValue>
</operation>

<operation id="980" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:89  %buffer1_1_48_8x8_p_V_306 = load i8* %buffer1_1_48_8x8_p_V_251, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_306"/></StgValue>
</operation>

<operation id="981" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:90  %buffer1_1_48_8x8_p_V_307 = load i8* %buffer1_1_48_8x8_p_V_270, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_307"/></StgValue>
</operation>

<operation id="982" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:91  %buffer1_1_48_8x8_p_V_308 = load i8* %buffer1_1_48_8x8_p_V_267, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_308"/></StgValue>
</operation>

<operation id="983" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:92  %buffer1_1_48_8x8_p_V_309 = load i8* %buffer1_1_48_8x8_p_V_272, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_309"/></StgValue>
</operation>

<operation id="984" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:93  %buffer1_1_48_8x8_p_V_310 = load i8* %buffer1_1_48_8x8_p_V_275, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_310"/></StgValue>
</operation>

<operation id="985" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:94  %buffer1_1_48_8x8_p_V_311 = load i8* %buffer1_1_48_8x8_p_V_276, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_311"/></StgValue>
</operation>

<operation id="986" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:95  %buffer1_1_48_8x8_p_V_312 = load i8* %buffer1_1_48_8x8_p_V_273, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_312"/></StgValue>
</operation>

<operation id="987" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:96  %buffer1_1_48_8x8_p_V_313 = load i8* %buffer1_1_48_8x8_p_V_274, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_313"/></StgValue>
</operation>

<operation id="988" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:97  %buffer1_1_48_8x8_p_V_314 = load i8* %buffer1_1_48_8x8_p_V_260, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_314"/></StgValue>
</operation>

<operation id="989" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:98  %buffer1_1_48_8x8_p_V_315 = load i8* %buffer1_1_48_8x8_p_V_266, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_315"/></StgValue>
</operation>

<operation id="990" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:99  %buffer1_1_48_8x8_p_V_316 = load i8* %buffer1_1_48_8x8_p_V_246, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_316"/></StgValue>
</operation>

<operation id="991" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:100  %buffer1_1_48_8x8_p_V_317 = load i8* %buffer1_1_48_8x8_p_V_277, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_317"/></StgValue>
</operation>

<operation id="992" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:101  %buffer1_1_48_8x8_p_V_318 = load i8* %buffer1_1_48_8x8_p_V_262, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_318"/></StgValue>
</operation>

<operation id="993" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:102  %buffer1_1_48_8x8_p_V_319 = load i8* %buffer1_1_48_8x8_p_V_265, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_319"/></StgValue>
</operation>

<operation id="994" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:103  %buffer1_1_48_8x8_p_V_320 = load i8* %buffer1_1_48_8x8_p_V_280, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_320"/></StgValue>
</operation>

<operation id="995" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:104  %buffer1_1_48_8x8_p_V_321 = load i8* %buffer1_1_48_8x8_p_V_245, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_321"/></StgValue>
</operation>

<operation id="996" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:105  %buffer1_1_48_8x8_p_V_322 = load i8* %buffer1_1_48_8x8_p_V_264, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_322"/></StgValue>
</operation>

<operation id="997" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:106  %buffer1_1_48_8x8_p_V_323 = load i8* %buffer1_1_48_8x8_p_V_247, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_323"/></StgValue>
</operation>

<operation id="998" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:107  %buffer1_1_48_8x8_p_V_324 = load i8* %buffer1_1_48_8x8_p_V_263, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_324"/></StgValue>
</operation>

<operation id="999" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:108  %buffer1_1_48_8x8_p_V_325 = load i8* %buffer1_1_48_8x8_p_V_249, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_325"/></StgValue>
</operation>

<operation id="1000" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:109  %buffer1_1_48_8x8_p_V_326 = load i8* %buffer1_1_48_8x8_p_V_244, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_326"/></StgValue>
</operation>

<operation id="1001" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:110  %buffer1_1_48_8x8_p_V_327 = load i8* %buffer1_1_48_8x8_p_V_250, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_327"/></StgValue>
</operation>

<operation id="1002" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:111  %buffer1_1_48_8x8_p_V_328 = load i8* %buffer1_1_48_8x8_p_V_271, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_328"/></StgValue>
</operation>

<operation id="1003" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:112  %buffer1_1_48_8x8_p_V_329 = load i8* %buffer1_1_48_8x8_p_V_268, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_329"/></StgValue>
</operation>

<operation id="1004" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:113  %buffer1_1_48_8x8_p_V_330 = load i8* %buffer1_1_48_8x8_p_V_248, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_330"/></StgValue>
</operation>

<operation id="1005" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:114  %buffer1_1_48_8x8_p_V_331 = load i8* %buffer1_1_48_8x8_p_V_261, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_331"/></StgValue>
</operation>

<operation id="1006" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:115  %buffer1_1_48_8x8_p_V_332 = load i8* %buffer1_1_48_8x8_p_V_243, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_332"/></StgValue>
</operation>

<operation id="1007" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:116  %buffer1_1_48_8x8_p_V_333 = load i8* %buffer1_1_48_8x8_p_V_279, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_333"/></StgValue>
</operation>

<operation id="1008" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="7">
<![CDATA[
.preheader39:117  %buffer1_1_48_8x8_p_V_334 = load i8* %buffer1_1_48_8x8_p_V_283, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_334"/></StgValue>
</operation>

<operation id="1009" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="6">
<![CDATA[
.preheader39:118  %tmp_19 = call i8 @_ssdm_op_Mux.ap_auto.48i8.i6(i8 %buffer1_1_48_8x8_p_V_287, i8 %buffer1_1_48_8x8_p_V_288, i8 %buffer1_1_48_8x8_p_V_289, i8 %buffer1_1_48_8x8_p_V_290, i8 %buffer1_1_48_8x8_p_V_291, i8 %buffer1_1_48_8x8_p_V_292, i8 %buffer1_1_48_8x8_p_V_293, i8 %buffer1_1_48_8x8_p_V_294, i8 %buffer1_1_48_8x8_p_V_295, i8 %buffer1_1_48_8x8_p_V_296, i8 %buffer1_1_48_8x8_p_V_297, i8 %buffer1_1_48_8x8_p_V_298, i8 %buffer1_1_48_8x8_p_V_299, i8 %buffer1_1_48_8x8_p_V_300, i8 %buffer1_1_48_8x8_p_V_301, i8 %buffer1_1_48_8x8_p_V_302, i8 %buffer1_1_48_8x8_p_V_303, i8 %buffer1_1_48_8x8_p_V_304, i8 %buffer1_1_48_8x8_p_V_305, i8 %buffer1_1_48_8x8_p_V_306, i8 %buffer1_1_48_8x8_p_V_307, i8 %buffer1_1_48_8x8_p_V_308, i8 %buffer1_1_48_8x8_p_V_309, i8 %buffer1_1_48_8x8_p_V_310, i8 %buffer1_1_48_8x8_p_V_311, i8 %buffer1_1_48_8x8_p_V_312, i8 %buffer1_1_48_8x8_p_V_313, i8 %buffer1_1_48_8x8_p_V_314, i8 %buffer1_1_48_8x8_p_V_315, i8 %buffer1_1_48_8x8_p_V_316, i8 %buffer1_1_48_8x8_p_V_317, i8 %buffer1_1_48_8x8_p_V_318, i8 %buffer1_1_48_8x8_p_V_319, i8 %buffer1_1_48_8x8_p_V_320, i8 %buffer1_1_48_8x8_p_V_321, i8 %buffer1_1_48_8x8_p_V_322, i8 %buffer1_1_48_8x8_p_V_323, i8 %buffer1_1_48_8x8_p_V_324, i8 %buffer1_1_48_8x8_p_V_325, i8 %buffer1_1_48_8x8_p_V_326, i8 %buffer1_1_48_8x8_p_V_327, i8 %buffer1_1_48_8x8_p_V_328, i8 %buffer1_1_48_8x8_p_V_329, i8 %buffer1_1_48_8x8_p_V_330, i8 %buffer1_1_48_8x8_p_V_331, i8 %buffer1_1_48_8x8_p_V_332, i8 %buffer1_1_48_8x8_p_V_333, i8 %buffer1_1_48_8x8_p_V_334, i6 %co4_mid2)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1010" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader39:119  %tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_19, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="1011" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader39:120  br i1 %tmp_209, label %4, label %._crit_edge46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1012" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0">
<![CDATA[
:0  switch i6 %co4_mid2, label %branch47 [
    i6 0, label %branch0
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
    i6 31, label %branch31
    i6 -32, label %branch32
    i6 -31, label %branch33
    i6 -30, label %branch34
    i6 -29, label %branch35
    i6 -28, label %branch36
    i6 -27, label %branch37
    i6 -26, label %branch38
    i6 -25, label %branch39
    i6 -24, label %branch40
    i6 -23, label %branch41
    i6 -22, label %branch42
    i6 -21, label %branch43
    i6 -20, label %branch44
    i6 -19, label %branch45
    i6 -18, label %branch46
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1013" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch46:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_279, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1014" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1015" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch45:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_243, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1016" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1017" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch44:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_261, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1018" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1019" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch43:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_248, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1020" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1021" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch42:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_268, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1022" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1023" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch41:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_271, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1024" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1025" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch40:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_250, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1026" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1027" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch39:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_244, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1028" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1029" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch38:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_249, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1030" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1031" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch37:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_263, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1032" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1033" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch36:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_247, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1034" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1035" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch35:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_264, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1036" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1037" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch34:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_245, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1038" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1039" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch33:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_280, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1040" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1041" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch32:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_265, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1042" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1043" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch31:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_262, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1044" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1045" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch30:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_277, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1046" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1047" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch29:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_246, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1048" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1049" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch28:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_266, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1050" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1051" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch27:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_260, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1052" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1053" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch26:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_274, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1054" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1055" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch25:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_273, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1056" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1057" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch24:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_276, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1058" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1059" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch23:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_275, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1060" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1061" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch22:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_272, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1062" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1063" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch21:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_267, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1064" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1065" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch20:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_270, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1066" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1067" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch19:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_251, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1068" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1069" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch18:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_252, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1070" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1071" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch17:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_258, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1072" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1073" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch16:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_255, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1074" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1075" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch15:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_257, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1076" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1077" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch14:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_239, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1078" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1079" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch13:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_240, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1080" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1081" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch12:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_242, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1082" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1083" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch11:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_256, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1084" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1085" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch10:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_241, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1086" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1087" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch9:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_282, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1088" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1089" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch8:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_281, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1090" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1091" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch7:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_286, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1092" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1093" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch6:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_285, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1094" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1095" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch5:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_284, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1096" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1097" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch4:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_253, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1098" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1099" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch3:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_278, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1100" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1101" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch2:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_269, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1102" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1103" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch1:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_254, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1105" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch0:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_259, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1106" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1107" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="!0"/>
<literal name="co4_mid2" val="!1"/>
<literal name="co4_mid2" val="!2"/>
<literal name="co4_mid2" val="!3"/>
<literal name="co4_mid2" val="!4"/>
<literal name="co4_mid2" val="!5"/>
<literal name="co4_mid2" val="!6"/>
<literal name="co4_mid2" val="!7"/>
<literal name="co4_mid2" val="!8"/>
<literal name="co4_mid2" val="!9"/>
<literal name="co4_mid2" val="!10"/>
<literal name="co4_mid2" val="!11"/>
<literal name="co4_mid2" val="!12"/>
<literal name="co4_mid2" val="!13"/>
<literal name="co4_mid2" val="!14"/>
<literal name="co4_mid2" val="!15"/>
<literal name="co4_mid2" val="!16"/>
<literal name="co4_mid2" val="!17"/>
<literal name="co4_mid2" val="!18"/>
<literal name="co4_mid2" val="!19"/>
<literal name="co4_mid2" val="!20"/>
<literal name="co4_mid2" val="!21"/>
<literal name="co4_mid2" val="!22"/>
<literal name="co4_mid2" val="!23"/>
<literal name="co4_mid2" val="!24"/>
<literal name="co4_mid2" val="!25"/>
<literal name="co4_mid2" val="!26"/>
<literal name="co4_mid2" val="!27"/>
<literal name="co4_mid2" val="!28"/>
<literal name="co4_mid2" val="!29"/>
<literal name="co4_mid2" val="!30"/>
<literal name="co4_mid2" val="!31"/>
<literal name="co4_mid2" val="!32"/>
<literal name="co4_mid2" val="!33"/>
<literal name="co4_mid2" val="!34"/>
<literal name="co4_mid2" val="!35"/>
<literal name="co4_mid2" val="!36"/>
<literal name="co4_mid2" val="!37"/>
<literal name="co4_mid2" val="!38"/>
<literal name="co4_mid2" val="!39"/>
<literal name="co4_mid2" val="!40"/>
<literal name="co4_mid2" val="!41"/>
<literal name="co4_mid2" val="!42"/>
<literal name="co4_mid2" val="!43"/>
<literal name="co4_mid2" val="!44"/>
<literal name="co4_mid2" val="!45"/>
<literal name="co4_mid2" val="!46"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch47:0  store i8 0, i8* %buffer1_1_48_8x8_p_V_283, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1108" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
<literal name="co4_mid2" val="!0"/>
<literal name="co4_mid2" val="!1"/>
<literal name="co4_mid2" val="!2"/>
<literal name="co4_mid2" val="!3"/>
<literal name="co4_mid2" val="!4"/>
<literal name="co4_mid2" val="!5"/>
<literal name="co4_mid2" val="!6"/>
<literal name="co4_mid2" val="!7"/>
<literal name="co4_mid2" val="!8"/>
<literal name="co4_mid2" val="!9"/>
<literal name="co4_mid2" val="!10"/>
<literal name="co4_mid2" val="!11"/>
<literal name="co4_mid2" val="!12"/>
<literal name="co4_mid2" val="!13"/>
<literal name="co4_mid2" val="!14"/>
<literal name="co4_mid2" val="!15"/>
<literal name="co4_mid2" val="!16"/>
<literal name="co4_mid2" val="!17"/>
<literal name="co4_mid2" val="!18"/>
<literal name="co4_mid2" val="!19"/>
<literal name="co4_mid2" val="!20"/>
<literal name="co4_mid2" val="!21"/>
<literal name="co4_mid2" val="!22"/>
<literal name="co4_mid2" val="!23"/>
<literal name="co4_mid2" val="!24"/>
<literal name="co4_mid2" val="!25"/>
<literal name="co4_mid2" val="!26"/>
<literal name="co4_mid2" val="!27"/>
<literal name="co4_mid2" val="!28"/>
<literal name="co4_mid2" val="!29"/>
<literal name="co4_mid2" val="!30"/>
<literal name="co4_mid2" val="!31"/>
<literal name="co4_mid2" val="!32"/>
<literal name="co4_mid2" val="!33"/>
<literal name="co4_mid2" val="!34"/>
<literal name="co4_mid2" val="!35"/>
<literal name="co4_mid2" val="!36"/>
<literal name="co4_mid2" val="!37"/>
<literal name="co4_mid2" val="!38"/>
<literal name="co4_mid2" val="!39"/>
<literal name="co4_mid2" val="!40"/>
<literal name="co4_mid2" val="!41"/>
<literal name="co4_mid2" val="!42"/>
<literal name="co4_mid2" val="!43"/>
<literal name="co4_mid2" val="!44"/>
<literal name="co4_mid2" val="!45"/>
<literal name="co4_mid2" val="!46"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1109" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1110" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
