AArch64 S+dsb.st+dsb.sy
"DSB.STdWW Rfe DSB.SYdRW Coe"
Cycle=Rfe DSB.SYdRW Coe DSB.STdWW
Generator=diycross7 (version 7.56+02~dev)
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Co
Orig=DSB.STdWW Rfe DSB.SYdRW Coe
{
0:X1=x:green; 0:X3=y:green;
1:X0=y:green; 1:X3=x:green;
}
 P0          | P1          ;
 MOV W0,#2   | LDR W1,[X0] ;
 STR W0,[X1] | DSB SY      ;
 DSB ST      | MOV W2,#1   ;
 MOV W2,#1   | STR W2,[X3] ;
 STR W2,[X3] |             ;
exists ([x]=2 /\ 1:X1=1)
