// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Symbol table internal header
//
// Internal details; most calling programs do not need this header,
// unless using verilator public meta comments.

#ifndef VERILATED_VCO_SIM_DSP_MULTIPLIER_ACCUM_WITH_ADD_NEG__SYMS_H_
#define VERILATED_VCO_SIM_DSP_MULTIPLIER_ACCUM_WITH_ADD_NEG__SYMS_H_  // guard

#include "verilated.h"
#include "verilated_fst_c.h"

// INCLUDE MODEL CLASS

#include "Vco_sim_dsp_multiplier_accum_with_add_neg.h"

// INCLUDE MODULE CLASSES
#include "Vco_sim_dsp_multiplier_accum_with_add_neg___024root.h"
#include "Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1.h"
#include "Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2.h"
#include "Vco_sim_dsp_multiplier_accum_with_add_neg___024bmux__W1_S6.h"

// SYMS CLASS (contains all model state)
class alignas(VL_CACHE_LINE_BYTES)Vco_sim_dsp_multiplier_accum_with_add_neg__Syms final : public VerilatedSyms {
  public:
    // INTERNAL STATE
    Vco_sim_dsp_multiplier_accum_with_add_neg* const __Vm_modelp;
    bool __Vm_dumping = false;  // Dumping is active
    VerilatedMutex __Vm_dumperMutex;  // Protect __Vm_dumperp
    VerilatedFstC* __Vm_dumperp VL_GUARDED_BY(__Vm_dumperMutex) = nullptr;  /// Trace class for $dump*
    bool __Vm_activity = false;  ///< Used by trace routines to determine change occurred
    uint32_t __Vm_baseCode = 0;  ///< Used by trace routines when tracing multiple models
    VlDeleter __Vm_deleter;
    bool __Vm_didInit = false;

    // MODULE INSTANCE STATE
    Vco_sim_dsp_multiplier_accum_with_add_neg___024root TOP;
    Vco_sim_dsp_multiplier_accum_with_add_neg___024bmux__W1_S6 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244306__DOT__mux;
    Vco_sim_dsp_multiplier_accum_with_add_neg___024bmux__W1_S6 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244307__DOT__mux;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244338;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244339;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244340;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244341;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244342;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244343;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244344;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244345;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244346;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244347;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244348;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244349;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244350;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244351;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244352;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244353;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244354;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244355;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244356;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244357;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244358;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244359;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244360;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244361;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244362;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244363;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244364;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244365;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244366;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244367;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244368;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244369;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244370;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244371;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244372;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244373;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244374;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244375;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244376;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244377;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244378;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244379;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244380;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244381;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244382;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244383;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244384;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244385;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244386;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244387;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244388;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244389;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244390;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244391;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244392;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244393;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244394;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244395;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT4__Iz1 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244396;
    Vco_sim_dsp_multiplier_accum_with_add_neg_LUT3__Iz2 TOP__co_sim_dsp_multiplier_accum_with_add_neg__DOT__netlist__DOT____05c__024abc__05c__0244240__05c__024auto__05c__024blifparse__02ecc__03a515__03aparse_blif__05c__0244398;

    // SCOPE NAMES
    VerilatedScope __Vscope_co_sim_dsp_multiplier_accum_with_add_neg__netlist____05c__024mul__05c__024__02fnfs___VhshgHsEgeOk9URBmOUzMpBmWKcBZPsYfHs4RnzQ1Cey;

    // CONSTRUCTORS
    Vco_sim_dsp_multiplier_accum_with_add_neg__Syms(VerilatedContext* contextp, const char* namep, Vco_sim_dsp_multiplier_accum_with_add_neg* modelp);
    ~Vco_sim_dsp_multiplier_accum_with_add_neg__Syms();

    // METHODS
    const char* name() { return TOP.name(); }
    void _traceDump();
    void _traceDumpOpen();
    void _traceDumpClose();
};

#endif  // guard
