// Seed: 3480998502
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always id_3 = 1'd0;
  assign id_3 = 1 * 1;
  tri id_6;
  id_7 :
  assert property (@(posedge id_6) 1'd0) id_1 = id_5;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output wor id_4,
    input supply1 id_5,
    input tri0 id_6,
    input wor id_7,
    output wor id_8,
    input wire id_9
);
  integer id_11;
  module_0(
      id_11, id_11, id_11, id_11, id_11
  );
  assign id_4 = 1'b0;
  tri0 id_12 = id_0;
  always if (1) id_8 = id_6 - id_7;
endmodule
