 
****************************************
Report : timing
        -path full
        -delay max
        -group INPUTS
        -max_paths 1
Design : ExampleRocketSystem
Version: Q-2019.12-SP3
Date   : Sun Mar  6 15:23:36 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95vn40c   Library: saed32rvt_ss0p95vn40c
Wire Load Model Mode: enclosed

  Startpoint: mem_axi4_0_b_bits_id[2]
              (input port clocked by clock)
  Endpoint: sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/u_T_14_reg_2_
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ExampleRocketSystem
                     2000000               saed32rvt_ss0p95vn40c
  AXI4UserYanker_2   8000                  saed32rvt_ss0p95vn40c
  SimpleLazyModule_6 8000                  saed32rvt_ss0p95vn40c
  TLSourceShrinker   8000                  saed32rvt_ss0p95vn40c
  TLBroadcast        70000                 saed32rvt_ss0p95vn40c
  TLXbar             8000                  saed32rvt_ss0p95vn40c
  SystemBus          70000                 saed32rvt_ss0p95vn40c
  AXI4Deinterleaver  70000                 saed32rvt_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.90       0.90
  input external delay                                    0.00       0.90 f
  mem_axi4_0_b_bits_id[2] (in)                            0.00       0.90 f
  mbus/auto_coupler_to_memory_controller_named_axi4_axi4yank_out_b_bits_id[2] (MemoryBus)
                                                          0.00       0.90 f
  mbus/coupler_to_memory_controller_named_axi4/auto_axi4yank_out_b_bits_id[2] (SimpleLazyModule_6)
                                                          0.00       0.90 f
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/auto_out_b_bits_id[2] (AXI4UserYanker_2)
                                                          0.00       0.90 f
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U8/Y (NOR2X1_RVT)
                                                          0.11       1.01 r
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U39/Y (NAND3X0_RVT)
                                                          0.07       1.08 f
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U9/Y (INVX0_RVT)
                                                          0.08       1.15 r
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U66/Y (AO22X1_RVT)
                                                          0.10       1.25 r
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/U67/Y (OA21X1_RVT)
                                                          0.07       1.32 r
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/auto_in_b_bits_user[0] (AXI4UserYanker_2)
                                                          0.00       1.32 r
  mbus/coupler_to_memory_controller_named_axi4/axi4index/auto_out_b_bits_user[0] (AXI4IdIndexer_2)
                                                          0.00       1.32 r
  mbus/coupler_to_memory_controller_named_axi4/axi4index/auto_in_b_bits_user[0] (AXI4IdIndexer_2)
                                                          0.00       1.32 r
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/auto_out_b_bits_user[0] (TLToAXI4_1)
                                                          0.00       1.32 r
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/U4/Y (AO22X1_RVT)
                                                          0.14       1.46 r
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/auto_in_d_bits_source[0] (TLToAXI4_1)
                                                          0.00       1.46 r
  mbus/coupler_to_memory_controller_named_axi4/widget/auto_out_d_bits_source[0] (TLWidthWidget_4)
                                                          0.00       1.46 r
  mbus/coupler_to_memory_controller_named_axi4/widget/auto_in_d_bits_source[0] (TLWidthWidget_4)
                                                          0.00       1.46 r
  mbus/coupler_to_memory_controller_named_axi4/buffer/auto_out_d_bits_source[0] (TLBuffer_6)
                                                          0.00       1.46 r
  mbus/coupler_to_memory_controller_named_axi4/buffer/auto_in_d_bits_source[0] (TLBuffer_6)
                                                          0.00       1.46 r
  mbus/coupler_to_memory_controller_named_axi4/picker/auto_out_d_bits_source[0] (ProbePicker)
                                                          0.00       1.46 r
  mbus/coupler_to_memory_controller_named_axi4/picker/auto_in_d_bits_source[0] (ProbePicker)
                                                          0.00       1.46 r
  mbus/coupler_to_memory_controller_named_axi4/auto_picker_in_d_bits_source[0] (SimpleLazyModule_6)
                                                          0.00       1.46 r
  mbus/memory_bus_xbar/auto_out_d_bits_source[0] (TLXbar_4)
                                                          0.00       1.46 r
  mbus/memory_bus_xbar/auto_in_d_bits_source[0] (TLXbar_4)
                                                          0.00       1.46 r
  mbus/coupler_from_coherence_manager/auto_binder_out_d_bits_source[0] (SimpleLazyModule_7)
                                                          0.00       1.46 r
  mbus/coupler_from_coherence_manager/binder/auto_out_d_bits_source[0] (BankBinder)
                                                          0.00       1.46 r
  mbus/coupler_from_coherence_manager/binder/auto_in_d_bits_source[0] (BankBinder)
                                                          0.00       1.46 r
  mbus/coupler_from_coherence_manager/auto_binder_in_d_bits_source[0] (SimpleLazyModule_7)
                                                          0.00       1.46 r
  mbus/auto_coupler_from_coherence_manager_binder_in_d_bits_source[0] (MemoryBus)
                                                          0.00       1.46 r
  shrinker/auto_out_d_bits_source[0] (TLSourceShrinker)
                                                          0.00       1.46 r
  shrinker/U3/Y (INVX1_RVT)                               0.10       1.56 f
  shrinker/U63/Y (OA221X1_RVT)                            0.15       1.71 f
  shrinker/U65/Y (OR2X1_RVT)                              0.08       1.79 f
  shrinker/auto_in_d_bits_source[6] (TLSourceShrinker)
                                                          0.00       1.79 f
  ww/auto_out_d_bits_source[6] (TLWidthWidget_8)          0.00       1.79 f
  ww/auto_in_d_bits_source[6] (TLWidthWidget_8)           0.00       1.79 f
  bh/auto_out_d_bits_source[6] (TLBroadcast)              0.00       1.79 f
  bh/U45/Y (INVX1_RVT)                                    0.04       1.83 r
  bh/U112/Y (NAND2X0_RVT)                                 0.05       1.89 f
  bh/U113/Y (AND2X1_RVT)                                  0.08       1.96 f
  bh/U115/Y (OA222X2_RVT)                                 0.19       2.16 f
  bh/U117/Y (AO21X1_RVT)                                  0.13       2.29 f
  bh/auto_in_d_bits_source[4] (TLBroadcast)               0.00       2.29 f
  sbus/auto_system_bus_xbar_out_d_bits_source[4] (SystemBus)
                                                          0.00       2.29 f
  sbus/system_bus_xbar/auto_out_2_d_bits_source[4] (TLXbar)
                                                          0.00       2.29 f
  sbus/system_bus_xbar/U15/Y (INVX1_RVT)                  0.03       2.32 r
  sbus/system_bus_xbar/U227/Y (NOR3X0_RVT)                0.09       2.41 f
  sbus/system_bus_xbar/U228/Y (NAND2X0_RVT)               0.06       2.47 r
  sbus/system_bus_xbar/U247/Y (AO22X1_RVT)                0.11       2.58 r
  sbus/system_bus_xbar/U785/Y (OA221X1_RVT)               0.09       2.67 r
  sbus/system_bus_xbar/U786/Y (AO22X1_RVT)                0.10       2.78 r
  sbus/system_bus_xbar/auto_out_0_d_ready (TLXbar)        0.00       2.78 r
  sbus/coupler_to_port_named_mmio_port_axi4/auto_buffer_in_d_ready (SimpleLazyModule_1)
                                                          0.00       2.78 r
  sbus/coupler_to_port_named_mmio_port_axi4/buffer/auto_in_d_ready (TLBuffer_1)
                                                          0.00       2.78 r
  sbus/coupler_to_port_named_mmio_port_axi4/buffer/auto_out_d_ready (TLBuffer_1)
                                                          0.00       2.78 r
  sbus/coupler_to_port_named_mmio_port_axi4/widget/auto_in_d_ready (TLWidthWidget)
                                                          0.00       2.78 r
  sbus/coupler_to_port_named_mmio_port_axi4/widget/auto_out_d_ready (TLWidthWidget)
                                                          0.00       2.78 r
  sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/auto_in_d_ready (TLToAXI4)
                                                          0.00       2.78 r
  sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/auto_out_r_ready (TLToAXI4)
                                                          0.00       2.78 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4index/auto_in_r_ready (AXI4IdIndexer)
                                                          0.00       2.78 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4index/auto_out_r_ready (AXI4IdIndexer)
                                                          0.00       2.78 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/auto_in_r_ready (AXI4Deinterleaver)
                                                          0.00       2.78 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U137/Y (AND2X1_RVT)
                                                          0.07       2.85 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U203/Y (AND4X1_RVT)
                                                          0.09       2.94 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U204/Y (NAND2X0_RVT)
                                                          0.06       3.00 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U3/Y (INVX0_RVT)
                                                          0.10       3.10 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/intadd_0_U5/CO (FADDX1_RVT)
                                                          0.14       3.24 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/intadd_0_U4/CO (FADDX1_RVT)
                                                          0.11       3.35 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/intadd_0_U3/CO (FADDX1_RVT)
                                                          0.10       3.45 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U28/Y (XOR2X1_RVT)
                                                          0.14       3.59 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U564/Y (NAND2X0_RVT)
                                                          0.05       3.64 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U565/Y (NOR4X0_RVT)
                                                          0.10       3.74 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U571/Y (AND2X1_RVT)
                                                          0.06       3.80 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U576/Y (NAND2X0_RVT)
                                                          0.05       3.85 r
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/U577/Y (OAI22X1_RVT)
                                                          0.10       3.95 f
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/u_T_14_reg_2_/D (SDFFX1_RVT)
                                                          0.00       3.95 f
  data arrival time                                                  3.95

  clock clock (rise edge)                                 3.50       3.50
  clock network delay (ideal)                             0.90       4.40
  clock uncertainty                                      -0.16       4.24
  sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/u_T_14_reg_2_/CLK (SDFFX1_RVT)
                                                          0.00       4.24 r
  library setup time                                     -0.10       4.14
  data required time                                                 4.14
  --------------------------------------------------------------------------
  data required time                                                 4.14
  data arrival time                                                 -3.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


1
 
****************************************
Report : timing
        -path full
        -delay max
        -group OUTPUTS
        -max_paths 1
Design : ExampleRocketSystem
Version: Q-2019.12-SP3
Date   : Sun Mar  6 15:24:34 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95vn40c   Library: saed32rvt_ss0p95vn40c
Wire Load Model Mode: enclosed

  Startpoint: cbus/buffer/Queue_1/value_1_reg
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: mem_axi4_0_b_ready
            (output port clocked by clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ExampleRocketSystem
                     2000000               saed32rvt_ss0p95vn40c
  Queue_46_1         8000                  saed32rvt_ss0p95vn40c
  TLAtomicAutomata_1 8000                  saed32rvt_ss0p95vn40c
  TLXbar             8000                  saed32rvt_ss0p95vn40c
  TLBroadcast        70000                 saed32rvt_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.90       0.90
  cbus/buffer/Queue_1/value_1_reg/CLK (SDFFX1_RVT)        0.00 #     0.90 r
  cbus/buffer/Queue_1/value_1_reg/Q (SDFFX1_RVT)          0.25       1.15 f
  cbus/buffer/Queue_1/U11/Y (INVX0_RVT)                   0.14       1.29 r
  cbus/buffer/Queue_1/U12/Y (INVX0_RVT)                   0.16       1.45 f
  cbus/buffer/Queue_1/U94/Y (AO22X1_RVT)                  0.17       1.61 f
  cbus/buffer/Queue_1/io_deq_bits_source[1] (Queue_46_1)
                                                          0.00       1.61 f
  cbus/buffer/auto_in_d_bits_source[1] (TLBuffer_7)       0.00       1.61 f
  cbus/atomics/auto_out_d_bits_source[1] (TLAtomicAutomata_1)
                                                          0.00       1.61 f
  cbus/atomics/U84/Y (INVX0_RVT)                          0.04       1.65 r
  cbus/atomics/U1131/Y (AOI22X1_RVT)                      0.09       1.74 f
  cbus/atomics/U1132/Y (OA221X1_RVT)                      0.07       1.81 f
  cbus/atomics/U1133/Y (NAND3X0_RVT)                      0.05       1.86 r
  cbus/atomics/U1134/Y (NOR3X0_RVT)                       0.10       1.95 f
  cbus/atomics/U1137/Y (AND2X1_RVT)                       0.06       2.01 f
  cbus/atomics/U1138/Y (NAND2X0_RVT)                      0.06       2.07 r
  cbus/atomics/U1569/Y (AND2X1_RVT)                       0.08       2.15 r
  cbus/atomics/auto_in_d_valid (TLAtomicAutomata_1)       0.00       2.15 r
  cbus/in_xbar/auto_out_d_valid (TLXbar_5)                0.00       2.15 r
  cbus/in_xbar/auto_in_d_valid (TLXbar_5)                 0.00       2.15 r
  cbus/buffer_1/auto_out_d_valid (TLBuffer_10)            0.00       2.15 r
  cbus/buffer_1/auto_in_d_valid (TLBuffer_10)             0.00       2.15 r
  cbus/auto_bus_xing_in_d_valid (PeripheryBus_1)          0.00       2.15 r
  sbus/auto_coupler_to_bus_named_periphery_bus_bus_xing_out_d_valid (SystemBus)
                                                          0.00       2.15 r
  sbus/coupler_to_bus_named_periphery_bus/auto_bus_xing_out_d_valid (SimpleLazyModule_2)
                                                          0.00       2.15 r
  sbus/coupler_to_bus_named_periphery_bus/widget/auto_out_d_valid (TLWidthWidget_1)
                                                          0.00       2.15 r
  sbus/coupler_to_bus_named_periphery_bus/widget/auto_in_d_valid (TLWidthWidget_1)
                                                          0.00       2.15 r
  sbus/coupler_to_bus_named_periphery_bus/auto_widget_in_d_valid (SimpleLazyModule_2)
                                                          0.00       2.15 r
  sbus/system_bus_xbar/auto_out_1_d_valid (TLXbar)        0.00       2.15 r
  sbus/system_bus_xbar/U270/Y (NAND2X0_RVT)               0.05       2.20 f
  sbus/system_bus_xbar/U24/Y (INVX0_RVT)                  0.06       2.26 r
  sbus/system_bus_xbar/U281/Y (AOI22X1_RVT)               0.13       2.39 f
  sbus/system_bus_xbar/U778/Y (OA221X1_RVT)               0.09       2.48 f
  sbus/system_bus_xbar/U780/Y (AO22X1_RVT)                0.11       2.59 f
  sbus/system_bus_xbar/auto_out_2_d_ready (TLXbar)        0.00       2.59 f
  sbus/auto_system_bus_xbar_out_d_ready (SystemBus)       0.00       2.59 f
  bh/auto_in_d_ready (TLBroadcast)                        0.00       2.59 f
  bh/U978/Y (NAND3X0_RVT)                                 0.06       2.65 r
  bh/U980/Y (NAND3X0_RVT)                                 0.13       2.78 f
  bh/auto_out_d_ready (TLBroadcast)                       0.00       2.78 f
  ww/auto_in_d_ready (TLWidthWidget_8)                    0.00       2.78 f
  ww/auto_out_d_ready (TLWidthWidget_8)                   0.00       2.78 f
  shrinker/auto_in_d_ready (TLSourceShrinker)             0.00       2.78 f
  shrinker/auto_out_d_ready (TLSourceShrinker)            0.00       2.78 f
  mbus/auto_coupler_from_coherence_manager_binder_in_d_ready (MemoryBus)
                                                          0.00       2.78 f
  mbus/coupler_from_coherence_manager/auto_binder_in_d_ready (SimpleLazyModule_7)
                                                          0.00       2.78 f
  mbus/coupler_from_coherence_manager/binder/auto_in_d_ready (BankBinder)
                                                          0.00       2.78 f
  mbus/coupler_from_coherence_manager/binder/auto_out_d_ready (BankBinder)
                                                          0.00       2.78 f
  mbus/coupler_from_coherence_manager/auto_binder_out_d_ready (SimpleLazyModule_7)
                                                          0.00       2.78 f
  mbus/memory_bus_xbar/auto_in_d_ready (TLXbar_4)         0.00       2.78 f
  mbus/memory_bus_xbar/auto_out_d_ready (TLXbar_4)        0.00       2.78 f
  mbus/coupler_to_memory_controller_named_axi4/auto_picker_in_d_ready (SimpleLazyModule_6)
                                                          0.00       2.78 f
  mbus/coupler_to_memory_controller_named_axi4/picker/auto_in_d_ready (ProbePicker)
                                                          0.00       2.78 f
  mbus/coupler_to_memory_controller_named_axi4/picker/auto_out_d_ready (ProbePicker)
                                                          0.00       2.78 f
  mbus/coupler_to_memory_controller_named_axi4/buffer/auto_in_d_ready (TLBuffer_6)
                                                          0.00       2.78 f
  mbus/coupler_to_memory_controller_named_axi4/buffer/auto_out_d_ready (TLBuffer_6)
                                                          0.00       2.78 f
  mbus/coupler_to_memory_controller_named_axi4/widget/auto_in_d_ready (TLWidthWidget_4)
                                                          0.00       2.78 f
  mbus/coupler_to_memory_controller_named_axi4/widget/auto_out_d_ready (TLWidthWidget_4)
                                                          0.00       2.78 f
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/auto_in_d_ready (TLToAXI4_1)
                                                          0.00       2.78 f
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/U38/Y (AND2X1_RVT)
                                                          0.13       2.91 f
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/auto_out_b_ready (TLToAXI4_1)
                                                          0.00       2.91 f
  mbus/coupler_to_memory_controller_named_axi4/axi4index/auto_in_b_ready (AXI4IdIndexer_2)
                                                          0.00       2.91 f
  mbus/coupler_to_memory_controller_named_axi4/axi4index/auto_out_b_ready (AXI4IdIndexer_2)
                                                          0.00       2.91 f
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/auto_in_b_ready (AXI4UserYanker_2)
                                                          0.00       2.91 f
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/auto_out_b_ready (AXI4UserYanker_2)
                                                          0.00       2.91 f
  mbus/coupler_to_memory_controller_named_axi4/auto_axi4yank_out_b_ready (SimpleLazyModule_6)
                                                          0.00       2.91 f
  mbus/auto_coupler_to_memory_controller_named_axi4_axi4yank_out_b_ready (MemoryBus)
                                                          0.00       2.91 f
  mem_axi4_0_b_ready (out)                                0.00       2.91 f
  data arrival time                                                  2.91

  clock clock (rise edge)                                 3.50       3.50
  clock network delay (ideal)                             0.90       4.40
  clock uncertainty                                      -0.16       4.24
  output external delay                                   0.00       4.24
  data required time                                                 4.24
  --------------------------------------------------------------------------
  data required time                                                 4.24
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


1
 
****************************************
Report : timing
        -path full
        -delay max
        -group clock
        -max_paths 1
Design : ExampleRocketSystem
Version: Q-2019.12-SP3
Date   : Sun Mar  6 15:24:57 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95vn40c   Library: saed32rvt_ss0p95vn40c
Wire Load Model Mode: enclosed

  Startpoint: tile/fpuOpt/sfma/in_in2_reg_27_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: tile/fpuOpt/sfma/fma/u_T_5_reg_48_
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ExampleRocketSystem
                     2000000               saed32rvt_ss0p95vn40c
  FPUFMAPipe         16000                 saed32rvt_ss0p95vn40c
  MulAddRecFNToRaw_preMul
                     8000                  saed32rvt_ss0p95vn40c
  MulAddRecFNPipe    16000                 saed32rvt_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.90       0.90
  tile/fpuOpt/sfma/in_in2_reg_27_/CLK (SDFFX1_RVT)        0.00 #     0.90 r
  tile/fpuOpt/sfma/in_in2_reg_27_/Q (SDFFX1_RVT)          0.22       1.12 f
  tile/fpuOpt/sfma/fma/io_b[27] (MulAddRecFNPipe)         0.00       1.12 f
  tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/io_b[27] (MulAddRecFNToRaw_preMul)
                                                          0.00       1.12 f
  tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/U33/Y (XNOR2X1_RVT)
                                                          0.15       1.27 f
  tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/U186/S (FADDX1_RVT)
                                                          0.17       1.44 r
  tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/U44/Y (OR2X1_RVT)
                                                          0.07       1.51 r
  tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/U31/Y (INVX0_RVT)
                                                          0.03       1.53 f
  tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/U187/Y (NOR2X1_RVT)
                                                          0.07       1.61 r
  tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/U142/Y (AO21X1_RVT)
                                                          0.09       1.69 r
  tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/U204/Y (AO21X1_RVT)
                                                          0.10       1.79 r
  tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/U24/Y (XNOR2X1_RVT)
                                                          0.11       1.90 f
  tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/U36/Y (AND2X1_RVT)
                                                          0.06       1.96 f
  tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/U35/Y (AND3X1_RVT)
                                                          0.08       2.04 f
  tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/U34/Y (AND2X1_RVT)
                                                          0.07       2.11 f
  tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/U235/Y (AND2X1_RVT)
                                                          0.07       2.19 f
  tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/U22/Y (AND2X2_RVT)
                                                          0.11       2.30 f
  tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/U271/Y (NAND2X0_RVT)
                                                          0.07       2.36 r
  tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/U272/Y (NAND4X0_RVT)
                                                          0.11       2.48 f
  tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/U274/Y (NAND2X0_RVT)
                                                          0.08       2.56 r
  tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/U16/Y (NAND4X1_RVT)
                                                          0.16       2.71 f
  tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/U342/Y (AOI22X1_RVT)
                                                          0.11       2.82 r
  tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/U345/Y (NAND3X0_RVT)
                                                          0.05       2.88 f
  tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/U346/Y (NAND2X0_RVT)
                                                          0.07       2.95 r
  tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/U67/Y (NAND3X0_RVT)
                                                          0.07       3.02 f
  tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/io_mulAddC[24] (MulAddRecFNToRaw_preMul)
                                                          0.00       3.02 f
  tile/fpuOpt/sfma/fma/U1130/S (FADDX1_RVT)               0.20       3.21 r
  tile/fpuOpt/sfma/fma/U1317/Y (NAND2X0_RVT)              0.06       3.27 f
  tile/fpuOpt/sfma/fma/U38/Y (OAI21X2_RVT)                0.15       3.42 r
  tile/fpuOpt/sfma/fma/U1322/Y (AOI21X1_RVT)              0.10       3.52 f
  tile/fpuOpt/sfma/fma/U16/Y (OAI21X2_RVT)                0.12       3.64 r
  tile/fpuOpt/sfma/fma/U102/Y (NAND2X0_RVT)               0.04       3.68 f
  tile/fpuOpt/sfma/fma/U101/Y (NAND2X0_RVT)               0.04       3.72 r
  tile/fpuOpt/sfma/fma/U39/Y (AO21X2_RVT)                 0.08       3.80 r
  tile/fpuOpt/sfma/fma/U100/Y (NAND2X0_RVT)               0.04       3.85 f
  tile/fpuOpt/sfma/fma/U99/Y (NAND2X0_RVT)                0.06       3.91 r
  tile/fpuOpt/sfma/fma/U197/Y (XNOR2X1_RVT)               0.13       4.03 r
  tile/fpuOpt/sfma/fma/U238/Y (NAND2X0_RVT)               0.04       4.07 f
  tile/fpuOpt/sfma/fma/U236/Y (NAND2X0_RVT)               0.05       4.12 r
  tile/fpuOpt/sfma/fma/u_T_5_reg_48_/D (SDFFX1_RVT)       0.00       4.12 r
  data arrival time                                                  4.12

  clock clock (rise edge)                                 3.50       3.50
  clock network delay (ideal)                             0.90       4.40
  clock uncertainty                                      -0.16       4.24
  tile/fpuOpt/sfma/fma/u_T_5_reg_48_/CLK (SDFFX1_RVT)     0.00       4.24 r
  library setup time                                     -0.12       4.12
  data required time                                                 4.12
  --------------------------------------------------------------------------
  data required time                                                 4.12
  data arrival time                                                 -4.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
