[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/home/zhangxu/NF_card_hw_sw_dev/fpga/design/bfs-ps/ip_repo/doce/src/transaction_layer/"
  }
]