<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: CTU_CAN_FD_RTL.BUS_TRAFFIC_COUNTERS RTL</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_CTU_CAN_FD_RTL.BUS_TRAFFIC_COUNTERS RTL'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_CTU_CAN_FD_RTL.BUS_TRAFFIC_COUNTERS RTL')">CTU_CAN_FD_RTL.BUS_TRAFFIC_COUNTERS RTL</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.22</td>
<td class="s10 cl rt"><a href="mod357.html#Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod357.html#Cond" > 88.89</a></td>
<td class="s10 cl rt"><a href="mod357.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod357.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/oille/Downloads/ctucanfd_ip_core/src/can_core/bus_traffic_counters.vhd')">/home/oille/Downloads/ctucanfd_ip_core/src/can_core/bus_traffic_counters.vhd</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod357.html#inst_tag_2539"  onclick="showContent('inst_tag_2539')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.CAN_CORE_INST.BUS_TRAFFIC_CTRS_GEN.BUS_TRAFFIC_COUNTERS_INST</a></td>
<td class="s7 cl rt"> 79.30</td>
<td class="s10 cl rt"><a href="mod357.html#inst_tag_2539_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod357.html#inst_tag_2539_Cond" > 88.89</a></td>
<td class="s2 cl rt"><a href="mod357.html#inst_tag_2539_Toggle" > 28.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod357.html#inst_tag_2539_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod357.html#inst_tag_2538"  onclick="showContent('inst_tag_2538')">TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.BUS_TRAFFIC_CTRS_GEN.BUS_TRAFFIC_COUNTERS_INST<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod357.html#inst_tag_2538_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod357.html#inst_tag_2538_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod357.html#inst_tag_2538_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod357.html#inst_tag_2538_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_2539'>
<hr>
<a name="inst_tag_2539"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_2539" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.CAN_CORE_INST.BUS_TRAFFIC_CTRS_GEN.BUS_TRAFFIC_COUNTERS_INST</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.30</td>
<td class="s10 cl rt"><a href="mod357.html#inst_tag_2539_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod357.html#inst_tag_2539_Cond" > 88.89</a></td>
<td class="s2 cl rt"><a href="mod357.html#inst_tag_2539_Toggle" > 28.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod357.html#inst_tag_2539_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.66</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 76.92</td>
<td class="s3 cl rt"> 36.40</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod78.html#inst_tag_352" >BUS_TRAFFIC_CTRS_GEN</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod367.html#inst_tag_2565" id="tag_urg_inst_2565">INLINED_PSL</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_1187" id="tag_urg_inst_1187">RX_CTR_REG_RST_INST</a></td>
<td class="s8 cl rt"> 83.93</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_1186" id="tag_urg_inst_1186">TX_CTR_REG_RST_INST</a></td>
<td class="s8 cl rt"> 83.93</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_2538'>
<hr>
<a name="inst_tag_2538"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_2538" >TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.BUS_TRAFFIC_CTRS_GEN.BUS_TRAFFIC_COUNTERS_INST<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod357.html#inst_tag_2538_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod357.html#inst_tag_2538_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod357.html#inst_tag_2538_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod357.html#inst_tag_2538_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod78.html#inst_tag_351" >BUS_TRAFFIC_CTRS_GEN</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_1178" id="tag_urg_inst_1178">RX_CTR_REG_RST_INST</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_1177" id="tag_urg_inst_1177">TX_CTR_REG_RST_INST</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_CTU_CAN_FD_RTL.BUS_TRAFFIC_COUNTERS RTL'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod357.html" >CTU_CAN_FD_RTL.BUS_TRAFFIC_COUNTERS RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>13</td><td>13</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>159</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>232</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>246</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
158                         begin
159        1/1                  if (res_n = '0') then
160        1/1                      tran_valid_q &lt;= '0';
161        1/1                      rec_valid_q &lt;= '0';
162                             elsif rising_edge(clk_sys) then
163        1/1                      tran_valid_q &lt;= tran_valid;
164        1/1                      rec_valid_q &lt;= rec_valid;
165                             end if;
166                         end process;
167                     
168                         tx_frame_ctr &lt;= tx_frame_ctr_i;
169                         rx_frame_ctr &lt;= rx_frame_ctr_i;
170                     
171                         -- Multiplexor between TX and RX value to increment
172                         sel_value &lt;= unsigned(tx_frame_ctr_i) when (tran_valid_q = '1')
173                                                               else
174                                      unsigned(rx_frame_ctr_i);
175                     
176                         -- Incremented value of either TX or RX counter
177                         inc_value &lt;= sel_value + 1;
178                     
179                         -----------------------------------------------------------------------------------------------
180                         -- Reset registers
181                         -----------------------------------------------------------------------------------------------
182                         tx_ctr_rst_n_d &lt;= '0' when (mr_command_txfcrst = '1')
183                                               else
184                                           '1';
185                     
186                         rx_ctr_rst_n_d &lt;= '0' when (mr_command_rxfcrst = '1')
187                                               else
188                                           '1';
189                     
190                         -----------------------------------------------------------------------------------------------
191                         -- Reset pipeline registers
192                         -----------------------------------------------------------------------------------------------
193                         tx_ctr_reg_rst_inst : entity ctu_can_fd_rtl.rst_reg
194                         generic map (
195                             G_RESET_POLARITY    =&gt; '0'
196                         )
197                         port map(
198                             -- Clock and Reset
199                             clk                 =&gt; clk_sys,                         -- IN
200                             arst                =&gt; res_n,                           -- IN
201                     
202                             -- Flip flop input / output
203                             d                   =&gt; tx_ctr_rst_n_d,                  -- IN
204                             q                   =&gt; tx_ctr_rst_n_q_scan,             -- OUT
205                     
206                             -- Scan mode control
207                             scan_enable         =&gt; scan_enable                      -- IN
208                         );
209                     
210                         rx_ctr_reg_rst_inst : entity ctu_can_fd_rtl.rst_reg
211                         generic map (
212                             G_RESET_POLARITY    =&gt; '0'
213                         )
214                         port map(
215                             -- Clock and Reset
216                             clk                 =&gt; clk_sys,                         -- IN
217                             arst                =&gt; res_n,                           -- IN
218                     
219                             -- Flip flop input / output
220                             d                   =&gt; rx_ctr_rst_n_d,                  -- IN
221                             q                   =&gt; rx_ctr_rst_n_q_scan,             -- OUT
222                     
223                             -- Scan mode control
224                             scan_enable         =&gt; scan_enable                      -- IN
225                         );
226                     
227                         -----------------------------------------------------------------------------------------------
228                         -- TX Counter register
229                         -----------------------------------------------------------------------------------------------
230                         tx_ctr_proc : process(clk_sys, tx_ctr_rst_n_q_scan)
231                         begin
232        1/1                  if (tx_ctr_rst_n_q_scan = '0') then
233        1/1                      tx_frame_ctr_i &lt;= (others =&gt; '0');
234                             elsif rising_edge(clk_sys) then
235        1/1                      if (tran_valid_q = '1') then
236        1/1                          tx_frame_ctr_i &lt;= std_logic_vector(inc_value);
237                                 end if;
238                             end if;
239                         end process;
240                     
241                         -----------------------------------------------------------------------------------------------
242                         -- RX Counter register
243                         -----------------------------------------------------------------------------------------------
244                         rx_ctr_proc : process(clk_sys, rx_ctr_rst_n_q_scan)
245                         begin
246        1/1                  if (rx_ctr_rst_n_q_scan = '0') then
247        1/1                      rx_frame_ctr_i &lt;= (others =&gt; '0');
248                             elsif rising_edge(clk_sys) then
249        1/1                      if (rec_valid_q = '1') then
250        1/1                          rx_frame_ctr_i &lt;= std_logic_vector(inc_value);
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod357.html" >CTU_CAN_FD_RTL.BUS_TRAFFIC_COUNTERS RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>9</td><td>8</td><td>88.89</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>9</td><td>8</td><td>88.89</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       172
 EXPRESSION (TRAN_VALID_Q = '1')
            ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       182
 EXPRESSION (MR_COMMAND_TXFCRST = '1')
            -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       186
 EXPRESSION (MR_COMMAND_RXFCRST = '1')
            -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION ((TRAN_VALID = '1') AND (REC_VALID = '1'))
             ---------1--------     --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod357.html" >CTU_CAN_FD_RTL.BUS_TRAFFIC_COUNTERS RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">19</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">410</td>
<td class="rt">410</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">205</td>
<td class="rt">205</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">205</td>
<td class="rt">205</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">142</td>
<td class="rt">142</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">71</td>
<td class="rt">71</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">71</td>
<td class="rt">71</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">268</td>
<td class="rt">268</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">134</td>
<td class="rt">134</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">134</td>
<td class="rt">134</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SCAN_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TRAN_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_COMMAND_RXFCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_COMMAND_TXFCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TX_FRAME_CTR[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_FRAME_CTR[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>TX_FRAME_CTR_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_FRAME_CTR_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SEL_VALUE[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>INC_VALUE[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_CTR_RST_N_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_CTR_RST_N_Q_SCAN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_CTR_RST_N_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_CTR_RST_N_Q_SCAN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_VALID_Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>REC_VALID_Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod357.html" >CTU_CAN_FD_RTL.BUS_TRAFFIC_COUNTERS RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">17</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">159</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">172</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">182</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">186</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">232</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">246</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
159                if (res_n = '0') then
                   <font color = "green">-1-</font>  
160                    tran_valid_q <= '0';
           <font color = "green">            ==></font>
161                    rec_valid_q <= '0';
162                elsif rising_edge(clk_sys) then
                      <font color = "green">-2-</font>  
163                    tran_valid_q <= tran_valid;
           <font color = "green">            ==></font>
164                    rec_valid_q <= rec_valid;
165                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
172            sel_value <= unsigned(tx_frame_ctr_i) when (tran_valid_q = '1')
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
182            tx_ctr_rst_n_d <= '0' when (mr_command_txfcrst = '1')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
186            rx_ctr_rst_n_d <= '0' when (mr_command_rxfcrst = '1')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232                if (tx_ctr_rst_n_q_scan = '0') then
                   <font color = "green">-1-</font>  
233                    tx_frame_ctr_i <= (others => '0');
           <font color = "green">            ==></font>
234                elsif rising_edge(clk_sys) then
                      <font color = "green">-2-</font>  
235                    if (tran_valid_q = '1') then
                       <font color = "green">-3-</font>  
236                        tx_frame_ctr_i <= std_logic_vector(inc_value);
           <font color = "green">                ==></font>
237                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
238                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
246                if (rx_ctr_rst_n_q_scan = '0') then
                   <font color = "green">-1-</font>  
247                    rx_frame_ctr_i <= (others => '0');
           <font color = "green">            ==></font>
248                elsif rising_edge(clk_sys) then
                      <font color = "green">-2-</font>  
249                    if (rec_valid_q = '1') then
                       <font color = "green">-3-</font>  
250                        rx_frame_ctr_i <= std_logic_vector(inc_value);
           <font color = "green">                ==></font>
251                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
252                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_2539'>
<a name="inst_tag_2539_Line"></a>
<b>Line Coverage for Instance : <a href="mod357.html#inst_tag_2539" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.CAN_CORE_INST.BUS_TRAFFIC_CTRS_GEN.BUS_TRAFFIC_COUNTERS_INST</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>13</td><td>13</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>159</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>232</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>246</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
158                         begin
159        1/1                  if (res_n = '0') then
160        1/1                      tran_valid_q &lt;= '0';
161        1/1                      rec_valid_q &lt;= '0';
162                             elsif rising_edge(clk_sys) then
163        1/1                      tran_valid_q &lt;= tran_valid;
164        1/1                      rec_valid_q &lt;= rec_valid;
165                             end if;
166                         end process;
167                     
168                         tx_frame_ctr &lt;= tx_frame_ctr_i;
169                         rx_frame_ctr &lt;= rx_frame_ctr_i;
170                     
171                         -- Multiplexor between TX and RX value to increment
172                         sel_value &lt;= unsigned(tx_frame_ctr_i) when (tran_valid_q = '1')
173                                                               else
174                                      unsigned(rx_frame_ctr_i);
175                     
176                         -- Incremented value of either TX or RX counter
177                         inc_value &lt;= sel_value + 1;
178                     
179                         -----------------------------------------------------------------------------------------------
180                         -- Reset registers
181                         -----------------------------------------------------------------------------------------------
182                         tx_ctr_rst_n_d &lt;= '0' when (mr_command_txfcrst = '1')
183                                               else
184                                           '1';
185                     
186                         rx_ctr_rst_n_d &lt;= '0' when (mr_command_rxfcrst = '1')
187                                               else
188                                           '1';
189                     
190                         -----------------------------------------------------------------------------------------------
191                         -- Reset pipeline registers
192                         -----------------------------------------------------------------------------------------------
193                         tx_ctr_reg_rst_inst : entity ctu_can_fd_rtl.rst_reg
194                         generic map (
195                             G_RESET_POLARITY    =&gt; '0'
196                         )
197                         port map(
198                             -- Clock and Reset
199                             clk                 =&gt; clk_sys,                         -- IN
200                             arst                =&gt; res_n,                           -- IN
201                     
202                             -- Flip flop input / output
203                             d                   =&gt; tx_ctr_rst_n_d,                  -- IN
204                             q                   =&gt; tx_ctr_rst_n_q_scan,             -- OUT
205                     
206                             -- Scan mode control
207                             scan_enable         =&gt; scan_enable                      -- IN
208                         );
209                     
210                         rx_ctr_reg_rst_inst : entity ctu_can_fd_rtl.rst_reg
211                         generic map (
212                             G_RESET_POLARITY    =&gt; '0'
213                         )
214                         port map(
215                             -- Clock and Reset
216                             clk                 =&gt; clk_sys,                         -- IN
217                             arst                =&gt; res_n,                           -- IN
218                     
219                             -- Flip flop input / output
220                             d                   =&gt; rx_ctr_rst_n_d,                  -- IN
221                             q                   =&gt; rx_ctr_rst_n_q_scan,             -- OUT
222                     
223                             -- Scan mode control
224                             scan_enable         =&gt; scan_enable                      -- IN
225                         );
226                     
227                         -----------------------------------------------------------------------------------------------
228                         -- TX Counter register
229                         -----------------------------------------------------------------------------------------------
230                         tx_ctr_proc : process(clk_sys, tx_ctr_rst_n_q_scan)
231                         begin
232        1/1                  if (tx_ctr_rst_n_q_scan = '0') then
233        1/1                      tx_frame_ctr_i &lt;= (others =&gt; '0');
234                             elsif rising_edge(clk_sys) then
235        1/1                      if (tran_valid_q = '1') then
236        1/1                          tx_frame_ctr_i &lt;= std_logic_vector(inc_value);
237                                 end if;
238                             end if;
239                         end process;
240                     
241                         -----------------------------------------------------------------------------------------------
242                         -- RX Counter register
243                         -----------------------------------------------------------------------------------------------
244                         rx_ctr_proc : process(clk_sys, rx_ctr_rst_n_q_scan)
245                         begin
246        1/1                  if (rx_ctr_rst_n_q_scan = '0') then
247        1/1                      rx_frame_ctr_i &lt;= (others =&gt; '0');
248                             elsif rising_edge(clk_sys) then
249        1/1                      if (rec_valid_q = '1') then
250        1/1                          rx_frame_ctr_i &lt;= std_logic_vector(inc_value);
</pre>
<hr>
<a name="inst_tag_2539_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod357.html#inst_tag_2539" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.CAN_CORE_INST.BUS_TRAFFIC_CTRS_GEN.BUS_TRAFFIC_COUNTERS_INST</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>9</td><td>8</td><td>88.89</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>9</td><td>8</td><td>88.89</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       172
 EXPRESSION (TRAN_VALID_Q = '1')
            ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       182
 EXPRESSION (MR_COMMAND_TXFCRST = '1')
            -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       186
 EXPRESSION (MR_COMMAND_RXFCRST = '1')
            -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION ((TRAN_VALID = '1') AND (REC_VALID = '1'))
             ---------1--------     --------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_2539_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod357.html#inst_tag_2539" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.CAN_CORE_INST.BUS_TRAFFIC_CTRS_GEN.BUS_TRAFFIC_COUNTERS_INST</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">12</td>
<td class="rt">63.16 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">410</td>
<td class="rt">116</td>
<td class="rt">28.29 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">205</td>
<td class="rt">60</td>
<td class="rt">29.27 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">205</td>
<td class="rt">56</td>
<td class="rt">27.32 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">142</td>
<td class="rt">42</td>
<td class="rt">29.58 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">71</td>
<td class="rt">22</td>
<td class="rt">30.99 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">71</td>
<td class="rt">20</td>
<td class="rt">28.17 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s2">
<td>Signal Bits</td>
<td class="rt">268</td>
<td class="rt">74</td>
<td class="rt">27.61 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">134</td>
<td class="rt">38</td>
<td class="rt">28.36 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">134</td>
<td class="rt">36</td>
<td class="rt">26.87 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SCAN_ENABLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TRAN_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_COMMAND_RXFCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_COMMAND_TXFCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TX_FRAME_CTR[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_FRAME_CTR[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TX_FRAME_CTR[31:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_FRAME_CTR[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_FRAME_CTR[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_FRAME_CTR[31:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>TX_FRAME_CTR_I[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_FRAME_CTR_I[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_FRAME_CTR_I[31:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RX_FRAME_CTR_I[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_FRAME_CTR_I[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_FRAME_CTR_I[31:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SEL_VALUE[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SEL_VALUE[31:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>INC_VALUE[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>INC_VALUE[31:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TX_CTR_RST_N_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_CTR_RST_N_Q_SCAN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_CTR_RST_N_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_CTR_RST_N_Q_SCAN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_VALID_Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>REC_VALID_Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_2539_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod357.html#inst_tag_2539" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.CAN_CORE_INST.BUS_TRAFFIC_CTRS_GEN.BUS_TRAFFIC_COUNTERS_INST</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">17</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">159</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">172</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">182</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">186</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">232</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">246</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
159                if (res_n = '0') then
                   <font color = "green">-1-</font>  
160                    tran_valid_q <= '0';
           <font color = "green">            ==></font>
161                    rec_valid_q <= '0';
162                elsif rising_edge(clk_sys) then
                      <font color = "green">-2-</font>  
163                    tran_valid_q <= tran_valid;
           <font color = "green">            ==></font>
164                    rec_valid_q <= rec_valid;
165                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
172            sel_value <= unsigned(tx_frame_ctr_i) when (tran_valid_q = '1')
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
182            tx_ctr_rst_n_d <= '0' when (mr_command_txfcrst = '1')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
186            rx_ctr_rst_n_d <= '0' when (mr_command_rxfcrst = '1')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232                if (tx_ctr_rst_n_q_scan = '0') then
                   <font color = "green">-1-</font>  
233                    tx_frame_ctr_i <= (others => '0');
           <font color = "green">            ==></font>
234                elsif rising_edge(clk_sys) then
                      <font color = "green">-2-</font>  
235                    if (tran_valid_q = '1') then
                       <font color = "green">-3-</font>  
236                        tx_frame_ctr_i <= std_logic_vector(inc_value);
           <font color = "green">                ==></font>
237                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
238                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
246                if (rx_ctr_rst_n_q_scan = '0') then
                   <font color = "green">-1-</font>  
247                    rx_frame_ctr_i <= (others => '0');
           <font color = "green">            ==></font>
248                elsif rising_edge(clk_sys) then
                      <font color = "green">-2-</font>  
249                    if (rec_valid_q = '1') then
                       <font color = "green">-3-</font>  
250                        rx_frame_ctr_i <= std_logic_vector(inc_value);
           <font color = "green">                ==></font>
251                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
252                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_2538'>
<a name="inst_tag_2538_Line"></a>
<b>Line Coverage for Instance : <a href="mod357.html#inst_tag_2538" >TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.BUS_TRAFFIC_CTRS_GEN.BUS_TRAFFIC_COUNTERS_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>13</td><td>13</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>159</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>232</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>246</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
158                         begin
159        1/1                  if (res_n = '0') then
160        1/1                      tran_valid_q &lt;= '0';
161        1/1                      rec_valid_q &lt;= '0';
162                             elsif rising_edge(clk_sys) then
163        1/1                      tran_valid_q &lt;= tran_valid;
164        1/1                      rec_valid_q &lt;= rec_valid;
165                             end if;
166                         end process;
167                     
168                         tx_frame_ctr &lt;= tx_frame_ctr_i;
169                         rx_frame_ctr &lt;= rx_frame_ctr_i;
170                     
171                         -- Multiplexor between TX and RX value to increment
172                         sel_value &lt;= unsigned(tx_frame_ctr_i) when (tran_valid_q = '1')
173                                                               else
174                                      unsigned(rx_frame_ctr_i);
175                     
176                         -- Incremented value of either TX or RX counter
177                         inc_value &lt;= sel_value + 1;
178                     
179                         -----------------------------------------------------------------------------------------------
180                         -- Reset registers
181                         -----------------------------------------------------------------------------------------------
182                         tx_ctr_rst_n_d &lt;= '0' when (mr_command_txfcrst = '1')
183                                               else
184                                           '1';
185                     
186                         rx_ctr_rst_n_d &lt;= '0' when (mr_command_rxfcrst = '1')
187                                               else
188                                           '1';
189                     
190                         -----------------------------------------------------------------------------------------------
191                         -- Reset pipeline registers
192                         -----------------------------------------------------------------------------------------------
193                         tx_ctr_reg_rst_inst : entity ctu_can_fd_rtl.rst_reg
194                         generic map (
195                             G_RESET_POLARITY    =&gt; '0'
196                         )
197                         port map(
198                             -- Clock and Reset
199                             clk                 =&gt; clk_sys,                         -- IN
200                             arst                =&gt; res_n,                           -- IN
201                     
202                             -- Flip flop input / output
203                             d                   =&gt; tx_ctr_rst_n_d,                  -- IN
204                             q                   =&gt; tx_ctr_rst_n_q_scan,             -- OUT
205                     
206                             -- Scan mode control
207                             scan_enable         =&gt; scan_enable                      -- IN
208                         );
209                     
210                         rx_ctr_reg_rst_inst : entity ctu_can_fd_rtl.rst_reg
211                         generic map (
212                             G_RESET_POLARITY    =&gt; '0'
213                         )
214                         port map(
215                             -- Clock and Reset
216                             clk                 =&gt; clk_sys,                         -- IN
217                             arst                =&gt; res_n,                           -- IN
218                     
219                             -- Flip flop input / output
220                             d                   =&gt; rx_ctr_rst_n_d,                  -- IN
221                             q                   =&gt; rx_ctr_rst_n_q_scan,             -- OUT
222                     
223                             -- Scan mode control
224                             scan_enable         =&gt; scan_enable                      -- IN
225                         );
226                     
227                         -----------------------------------------------------------------------------------------------
228                         -- TX Counter register
229                         -----------------------------------------------------------------------------------------------
230                         tx_ctr_proc : process(clk_sys, tx_ctr_rst_n_q_scan)
231                         begin
232        1/1                  if (tx_ctr_rst_n_q_scan = '0') then
233        1/1                      tx_frame_ctr_i &lt;= (others =&gt; '0');
234                             elsif rising_edge(clk_sys) then
235        1/1                      if (tran_valid_q = '1') then
236        1/1                          tx_frame_ctr_i &lt;= std_logic_vector(inc_value);
237                                 end if;
238                             end if;
239                         end process;
240                     
241                         -----------------------------------------------------------------------------------------------
242                         -- RX Counter register
243                         -----------------------------------------------------------------------------------------------
244                         rx_ctr_proc : process(clk_sys, rx_ctr_rst_n_q_scan)
245                         begin
246        1/1                  if (rx_ctr_rst_n_q_scan = '0') then
247        1/1                      rx_frame_ctr_i &lt;= (others =&gt; '0');
248                             elsif rising_edge(clk_sys) then
249        1/1                      if (rec_valid_q = '1') then
250        1/1                          rx_frame_ctr_i &lt;= std_logic_vector(inc_value);
</pre>
<hr>
<a name="inst_tag_2538_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod357.html#inst_tag_2538" >TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.BUS_TRAFFIC_CTRS_GEN.BUS_TRAFFIC_COUNTERS_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       172
 EXPRESSION (TRAN_VALID_Q = '1')
            ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       182
 EXPRESSION (MR_COMMAND_TXFCRST = '1')
            -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       186
 EXPRESSION (MR_COMMAND_RXFCRST = '1')
            -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION ((TRAN_VALID = '1') AND (REC_VALID = '1'))
             ---------1--------     --------2--------
 Exclude Annotation:  Excluded as PSL assert never. Should never occur. 
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td>-</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td>1</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="inst_tag_2538_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod357.html#inst_tag_2538" >TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.BUS_TRAFFIC_CTRS_GEN.BUS_TRAFFIC_COUNTERS_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">19</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">410</td>
<td class="rt">410</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">205</td>
<td class="rt">205</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">205</td>
<td class="rt">205</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">142</td>
<td class="rt">142</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">71</td>
<td class="rt">71</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">71</td>
<td class="rt">71</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">268</td>
<td class="rt">268</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">134</td>
<td class="rt">134</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">134</td>
<td class="rt">134</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SCAN_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TRAN_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REC_VALID</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_COMMAND_RXFCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>MR_COMMAND_TXFCRST</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TX_FRAME_CTR[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RX_FRAME_CTR[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>TX_FRAME_CTR_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_FRAME_CTR_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SEL_VALUE[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>INC_VALUE[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_CTR_RST_N_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TX_CTR_RST_N_Q_SCAN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_CTR_RST_N_D</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RX_CTR_RST_N_Q_SCAN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TRAN_VALID_Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>REC_VALID_Q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_2538_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod357.html#inst_tag_2538" >TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.BUS_TRAFFIC_CTRS_GEN.BUS_TRAFFIC_COUNTERS_INST<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">17</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">159</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">172</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">182</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">186</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">232</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">246</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
159                if (res_n = '0') then
                   <font color = "green">-1-</font>  
160                    tran_valid_q <= '0';
           <font color = "green">            ==></font>
161                    rec_valid_q <= '0';
162                elsif rising_edge(clk_sys) then
                      <font color = "green">-2-</font>  
163                    tran_valid_q <= tran_valid;
           <font color = "green">            ==></font>
164                    rec_valid_q <= rec_valid;
165                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
172            sel_value <= unsigned(tx_frame_ctr_i) when (tran_valid_q = '1')
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
182            tx_ctr_rst_n_d <= '0' when (mr_command_txfcrst = '1')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
186            rx_ctr_rst_n_d <= '0' when (mr_command_rxfcrst = '1')
                                     <font color = "green">-1-</font>  
                                     <font color = "green">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232                if (tx_ctr_rst_n_q_scan = '0') then
                   <font color = "green">-1-</font>  
233                    tx_frame_ctr_i <= (others => '0');
           <font color = "green">            ==></font>
234                elsif rising_edge(clk_sys) then
                      <font color = "green">-2-</font>  
235                    if (tran_valid_q = '1') then
                       <font color = "green">-3-</font>  
236                        tx_frame_ctr_i <= std_logic_vector(inc_value);
           <font color = "green">                ==></font>
237                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
238                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
246                if (rx_ctr_rst_n_q_scan = '0') then
                   <font color = "green">-1-</font>  
247                    rx_frame_ctr_i <= (others => '0');
           <font color = "green">            ==></font>
248                elsif rising_edge(clk_sys) then
                      <font color = "green">-2-</font>  
249                    if (rec_valid_q = '1') then
                       <font color = "green">-3-</font>  
250                        rx_frame_ctr_i <= std_logic_vector(inc_value);
           <font color = "green">                ==></font>
251                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
252                end if;
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_2538">
    <li>
      <a href="#inst_tag_2538_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_2538_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_2538_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_2538_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_2539">
    <li>
      <a href="#inst_tag_2539_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_2539_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_2539_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_2539_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_CTU_CAN_FD_RTL.BUS_TRAFFIC_COUNTERS RTL">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
