{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573388282821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573388282821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 12:18:02 2019 " "Processing started: Sun Nov 10 12:18:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573388282821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573388282821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MPCRAM -c MPCRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off MPCRAM -c MPCRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573388282821 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573388283053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/memory/ram_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myfiles/courses/vhdlcourse/lectures/memory/ram_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_memory-SYN " "Found design unit 1: ram_memory-SYN" {  } { { "../Memory/RAM_MEMORY.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/RAM_MEMORY.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388283398 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_MEMORY " "Found entity 1: RAM_MEMORY" {  } { { "../Memory/RAM_MEMORY.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/RAM_MEMORY.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388283398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573388283398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulepcram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulepcram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ModulePCRAM-behavioral " "Found design unit 1: ModulePCRAM-behavioral" {  } { { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388283400 ""} { "Info" "ISGN_ENTITY_NAME" "1 ModulePCRAM " "Found entity 1: ModulePCRAM" {  } { { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388283400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573388283400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/toplevelio_pkg/toplevelio_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /myfiles/courses/vhdlcourse/lectures/toplevelio_pkg/toplevelio_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevelIO_pkg " "Found design unit 1: TopLevelIO_pkg" {  } { { "../TopLevelIO_pkg/TopLevelIO_pkg.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/TopLevelIO_pkg/TopLevelIO_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388283402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573388283402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/programcounterlab/programcountertoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myfiles/courses/vhdlcourse/lectures/programcounterlab/programcountertoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounterTopLevel-behavioral " "Found design unit 1: ProgramCounterTopLevel-behavioral" {  } { { "../ProgramCounterLAB/ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388283405 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounterTopLevel " "Found entity 1: ProgramCounterTopLevel" {  } { { "../ProgramCounterLAB/ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388283405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573388283405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/programcounterlab/mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myfiles/courses/vhdlcourse/lectures/programcounterlab/mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2_1-behavioral " "Found design unit 1: MUX_2_1-behavioral" {  } { { "../ProgramCounterLAB/MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388283407 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_1 " "Found entity 1: MUX_2_1" {  } { { "../ProgramCounterLAB/MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388283407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573388283407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/programcounterlab/dff_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myfiles/courses/vhdlcourse/lectures/programcounterlab/dff_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_8-Behavioral " "Found design unit 1: DFF_8-Behavioral" {  } { { "../ProgramCounterLAB/DFF_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388283409 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_8 " "Found entity 1: DFF_8" {  } { { "../ProgramCounterLAB/DFF_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388283409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573388283409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/programcounterlab/dff_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myfiles/courses/vhdlcourse/lectures/programcounterlab/dff_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_1-Behavioral " "Found design unit 1: DFF_1-Behavioral" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388283411 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_1 " "Found entity 1: DFF_1" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388283411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573388283411 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ModulePCRAM " "Elaborating entity \"ModulePCRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573388283449 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "i_PC 2 12 ModulePCRAM.vhd(46) " "VHDL Incomplete Partial Association warning at ModulePCRAM.vhd(46): port or argument \"i_PC\" has 2/12 unassociated elements" {  } { { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 46 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1573388283450 "|ModulePCRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_MEMORY RAM_MEMORY:R " "Elaborating entity \"RAM_MEMORY\" for hierarchy \"RAM_MEMORY:R\"" {  } { { "ModulePCRAM.vhd" "R" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_MEMORY:R\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_MEMORY:R\|altsyncram:altsyncram_component\"" {  } { { "../Memory/RAM_MEMORY.vhd" "altsyncram_component" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/RAM_MEMORY.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_MEMORY:R\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_MEMORY:R\|altsyncram:altsyncram_component\"" {  } { { "../Memory/RAM_MEMORY.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/RAM_MEMORY.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573388283527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_MEMORY:R\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_MEMORY:R\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283528 ""}  } { { "../Memory/RAM_MEMORY.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/RAM_MEMORY.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1573388283528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0vp3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0vp3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0vp3 " "Found entity 1: altsyncram_0vp3" {  } { { "db/altsyncram_0vp3.tdf" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/db/altsyncram_0vp3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573388283588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573388283588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0vp3 RAM_MEMORY:R\|altsyncram:altsyncram_component\|altsyncram_0vp3:auto_generated " "Elaborating entity \"altsyncram_0vp3\" for hierarchy \"RAM_MEMORY:R\|altsyncram:altsyncram_component\|altsyncram_0vp3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programfile/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounterTopLevel ProgramCounterTopLevel:C " "Elaborating entity \"ProgramCounterTopLevel\" for hierarchy \"ProgramCounterTopLevel:C\"" {  } { { "ModulePCRAM.vhd" "C" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_1 ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:0:DFFn " "Elaborating entity \"DFF_1\" for hierarchy \"ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:0:DFFn\"" {  } { { "../ProgramCounterLAB/ProgramCounterTopLevel.vhd" "\\GenerateDFFs:0:DFFn" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283608 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST DFF_1.vhd(19) " "VHDL Process Statement warning at DFF_1.vhd(19): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573388283609 "|ModulePCRAM|ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:0:DFFn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2_1 ProgramCounterTopLevel:C\|MUX_2_1:\\GenerateDMUX:0:DMUX " "Elaborating entity \"MUX_2_1\" for hierarchy \"ProgramCounterTopLevel:C\|MUX_2_1:\\GenerateDMUX:0:DMUX\"" {  } { { "../ProgramCounterLAB/ProgramCounterTopLevel.vhd" "\\GenerateDMUX:0:DMUX" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573388283614 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1573388284214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573388284452 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573388284452 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_DATA_IN\[0\] " "No output dependent on input pin \"PC_DATA_IN\[0\]\"" {  } { { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573388284596 "|ModulePCRAM|PC_DATA_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_DATA_IN\[1\] " "No output dependent on input pin \"PC_DATA_IN\[1\]\"" {  } { { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573388284596 "|ModulePCRAM|PC_DATA_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_DATA_IN\[2\] " "No output dependent on input pin \"PC_DATA_IN\[2\]\"" {  } { { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573388284596 "|ModulePCRAM|PC_DATA_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_DATA_IN\[3\] " "No output dependent on input pin \"PC_DATA_IN\[3\]\"" {  } { { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573388284596 "|ModulePCRAM|PC_DATA_IN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_DATA_IN\[4\] " "No output dependent on input pin \"PC_DATA_IN\[4\]\"" {  } { { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573388284596 "|ModulePCRAM|PC_DATA_IN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_DATA_IN\[5\] " "No output dependent on input pin \"PC_DATA_IN\[5\]\"" {  } { { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573388284596 "|ModulePCRAM|PC_DATA_IN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_DATA_IN\[6\] " "No output dependent on input pin \"PC_DATA_IN\[6\]\"" {  } { { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573388284596 "|ModulePCRAM|PC_DATA_IN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_DATA_IN\[7\] " "No output dependent on input pin \"PC_DATA_IN\[7\]\"" {  } { { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573388284596 "|ModulePCRAM|PC_DATA_IN[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_Load " "No output dependent on input pin \"PC_Load\"" {  } { { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573388284596 "|ModulePCRAM|PC_Load"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_Write_Data " "No output dependent on input pin \"PC_Write_Data\"" {  } { { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573388284596 "|ModulePCRAM|PC_Write_Data"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1573388284596 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573388284597 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573388284597 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573388284597 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1573388284597 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573388284597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573388284633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 12:18:04 2019 " "Processing ended: Sun Nov 10 12:18:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573388284633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573388284633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573388284633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573388284633 ""}
