# This ugly patch fixes warning (115006): Can't generate programming files for the project because the encrypted source file cannot be located: "altpcie_*".
# Somehow running asmi_arriaII.tcl confuses our build flow. This fix is always needed when you build an Arria2 (with PCIe) device.
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_64b_x1_pipen1b.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_64b_x4_pipen1b.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_64b_x8_pipen1b.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_hip_256_pipen1b.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pclk_align.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pclk_pll.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_phasefifo.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pll_100_125.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pll_100_250.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pll_125_250.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pll_15625_125.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pll_250_100.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pll_phy0.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pll_phy1_62p5.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pll_phy2.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pll_phy3_62p5.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pll_phy4_62p5.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_pll_phy5_62p5.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcierd_reconfig_clk_pll.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_reconfig_3cgx.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_reconfig_4sgx.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_1sgx_x1_12500.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_1sgx_x1_15625.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_1sgx_x4_12500.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_1sgx_x4_15625.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_2agx_x1d_gen1_08p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_2agx_x1d_gen1_16p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_2agx_x4d_gen1_08p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_2agx_x4d_gen1_16p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_2agx_x8d_gen1_08p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_2sgx_x1d_10000.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_2sgx_x4d_10000.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_2sgx_x8d_10000.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_3cgx_x1d_gen1_08p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_3cgx_x1d_gen1_16p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_3cgx_x2d_gen1_08p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_3cgx_x4d_gen1_08p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_4sgx_x1d_gen1_08p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_4sgx_x1d_gen1_16p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_4sgx_x1d_gen2_08p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_4sgx_x4d_gen1_08p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_4sgx_x4d_gen1_16p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_4sgx_x4d_gen2_08p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_4sgx_x8d_gen1_08p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/altpcie_serdes_4sgx_x8d_gen2_08p.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/pciexp64_dlink.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/pciexp64_trans.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/pciexp_dcram.v"
set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/ip_compiler_for_pci_express-library/pciexpx8f_confctrl.v"
