<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='55' type='2'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='110' c='_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='219' u='r' c='_ZNK4llvm4SDep6getRegEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='229' u='r' c='_ZN4llvm4SDep6setRegEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='233' u='r' c='_ZN4llvm4SDep6setRegEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='471' c='_ZNK4llvm4SDep8overlapsERKS0_'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='269' u='r' c='_ZL12AntiDepEdgesPKN4llvm5SUnitERSt6vectorIPKNS_4SDepESaIS6_EE'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='855' u='r' c='_ZN4llvm24AggressiveAntiDepBreaker21BreakAntiDependenciesERKSt6vectorINS_5SUnitESaIS2_EENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES9_jRS10755327'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='906' u='r' c='_ZN4llvm24AggressiveAntiDepBreaker21BreakAntiDependenciesERKSt6vectorINS_5SUnitESaIS2_EENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES9_jRS10755327'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='931' u='r' c='_ZN4llvm24AggressiveAntiDepBreaker21BreakAntiDependenciesERKSt6vectorINS_5SUnitESaIS2_EENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES9_jRS10755327'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='55'>///&lt; A register output-dependence (aka WAW).</doc>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1110' u='r' c='_ZN4llvm17SwingSchedulerDAG8Circuits24createAdjacencyStructureEPS0_'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3232' u='r' c='_ZN4llvm17SwingSchedulerDAG16isLoopCarriedDepEPNS_5SUnitERKNS_4SDepEb'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3239' u='r' c='_ZN4llvm17SwingSchedulerDAG16isLoopCarriedDepEPNS_5SUnitERKNS_4SDepEb'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3380' u='r' c='_ZN4llvm10SMSchedule20earliestCycleInChainERKNS_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3403' u='r' c='_ZN4llvm10SMSchedule18latestCycleInChainERKNS_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/MacroFusion.cpp' l='36' u='r' c='_ZL8isHazardRKN4llvm4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='79' c='_ZNK4llvm4SDep4dumpEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='90' c='_ZNK4llvm4SDep4dumpEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='299' u='r' c='_ZN4llvm17ScheduleDAGInstrs14addPhysRegDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='308' u='r' c='_ZN4llvm17ScheduleDAGInstrs14addPhysRegDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='465' u='r' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='200' u='r' c='_ZN12_GLOBAL__N_118R600PacketizerList26isLegalToPacketizeTogetherEPN4llvm5SUnitES3_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='320' u='r' c='_ZL15isRegDependenceN4llvm4SDep4KindE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1491' u='r' c='_ZN4llvm21HexagonPacketizerList26isLegalToPacketizeTogetherEPNS_5SUnitES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1494' u='r' c='_ZN4llvm21HexagonPacketizerList26isLegalToPacketizeTogetherEPNS_5SUnitES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1582' u='r' c='_ZN4llvm21HexagonPacketizerList26isLegalToPacketizeTogetherEPNS_5SUnitES2_'/>
