###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Mon Aug 26 15:55:35 2024
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: MET Hold Check with Pin U10/flag_reg/CK 
Endpoint:   U10/flag_reg/SI   (^) checked with  leading edge of 'dft_clk'
Beginpoint: U10/div_clk_reg/Q (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.636
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.671
  Arrival Time                  0.725
  Slack Time                    0.054
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.054 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.041 | 
     | scan_clk__L2_I0                    | A v -> Y ^  | CLKINVX6M  | 0.014 | 0.014 |   0.027 |   -0.027 | 
     | M4/U1                              | B ^ -> Y ^  | MX2X6M     | 0.048 | 0.075 |   0.101 |    0.048 | 
     | U10/div_clk_reg                    | CK ^ -> Q ^ | SDFFSRX1M  | 0.086 | 0.230 |   0.331 |    0.277 | 
     | U10/div_clk__Exclude_0             | A ^ -> Y ^  | BUFX8M     | 0.024 | 0.045 |   0.376 |    0.322 | 
     | U10/FE_PHC8_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY4X1M    | 0.057 | 0.349 |   0.725 |    0.671 | 
     | U10/flag_reg                       | SI ^        | SDFFRQX1M  | 0.057 | 0.000 |   0.725 |    0.671 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.054 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.067 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX6M  | 0.014 | 0.014 |   0.027 |    0.081 | 
     | M4/U1                 | B ^ -> Y ^ | MX2X6M     | 0.048 | 0.075 |   0.102 |    0.155 | 
     | UART_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.057 |   0.158 |    0.212 | 
     | UART_CLK_scan__L2_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.206 |    0.260 | 
     | UART_CLK_scan__L3_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.254 |    0.308 | 
     | UART_CLK_scan__L4_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.301 |    0.355 | 
     | UART_CLK_scan__L5_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.348 |    0.402 | 
     | UART_CLK_scan__L6_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.395 |    0.449 | 
     | UART_CLK_scan__L7_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.442 |    0.496 | 
     | UART_CLK_scan__L8_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.490 |    0.544 | 
     | UART_CLK_scan__L9_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.536 |    0.590 | 
     | UART_CLK_scan__L10_I0 | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.052 |   0.588 |    0.641 | 
     | UART_CLK_scan__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.610 |    0.664 | 
     | UART_CLK_scan__L12_I0 | A v -> Y ^ | CLKINVX40M | 0.025 | 0.024 |   0.634 |    0.688 | 
     | U10/flag_reg          | CK ^       | SDFFRQX1M  | 0.025 | 0.001 |   0.636 |    0.690 | 
     +--------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U4/dut0/S/\counter_reg[0] /CK 
Endpoint:   U4/dut0/S/\counter_reg[0] /SI (^) checked with  leading edge of 'RX_
CLK'
Beginpoint: U4/dut0/P/PAR_BIT_reg/QN      (^) triggered by  leading edge of 'RX_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.117
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     | U4/dut0/P/PAR_BIT_reg     | CK ^         |          | 0.050 |       |   0.000 |   -0.076 | 
     | U4/dut0/P/PAR_BIT_reg     | CK ^ -> QN ^ | SDFFRX1M | 0.038 | 0.116 |   0.116 |    0.040 | 
     | U4/dut0/S/\counter_reg[0] | SI ^         | SDFFRX2M | 0.038 | 0.000 |   0.117 |    0.040 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance          |  Arc  |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |       |          |       |       |  Time   |   Time   | 
     |---------------------------+-------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\counter_reg[0] | CK ^  | SDFFRX2M | 0.050 |       |   0.000 |    0.076 | 
     +-----------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U4/dut0/S/\mem_reg[5] /CK 
Endpoint:   U4/dut0/S/\mem_reg[5] /SI (^) checked with  leading edge of 'RX_CLK'
Beginpoint: U4/dut0/S/\mem_reg[4] /QN (^) triggered by  leading edge of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.113
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |              |          |       |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\mem_reg[4] | CK ^         |          | 0.050 |       |   0.000 |   -0.077 | 
     | U4/dut0/S/\mem_reg[4] | CK ^ -> QN ^ | SDFFRX1M | 0.033 | 0.113 |   0.113 |    0.036 | 
     | U4/dut0/S/\mem_reg[5] | SI ^         | SDFFRX1M | 0.033 | 0.000 |   0.113 |    0.036 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Instance        |  Arc  |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |       |          |       |       |  Time   |   Time   | 
     |-----------------------+-------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\mem_reg[5] | CK ^  | SDFFRX1M | 0.050 |       |   0.000 |    0.077 | 
     +-------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U4/dut0/S/\mem_reg[1] /CK 
Endpoint:   U4/dut0/S/\mem_reg[1] /SI (^) checked with  leading edge of 'RX_CLK'
Beginpoint: U4/dut0/S/\mem_reg[0] /QN (^) triggered by  leading edge of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.114
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |              |          |       |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\mem_reg[0] | CK ^         |          | 0.050 |       |   0.000 |   -0.078 | 
     | U4/dut0/S/\mem_reg[0] | CK ^ -> QN ^ | SDFFRX1M | 0.034 | 0.114 |   0.114 |    0.036 | 
     | U4/dut0/S/\mem_reg[1] | SI ^         | SDFFRX1M | 0.034 | 0.000 |   0.114 |    0.036 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Instance        |  Arc  |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |       |          |       |       |  Time   |   Time   | 
     |-----------------------+-------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\mem_reg[1] | CK ^  | SDFFRX1M | 0.050 |       |   0.000 |    0.078 | 
     +-------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U4/dut0/F/\current_state_reg[0] /CK 
Endpoint:   U4/dut0/F/\current_state_reg[0] /SI (^) checked with  leading edge 
of 'RX_CLK'
Beginpoint: U4/dut0/F/busy_reg/QN               (^) triggered by  leading edge 
of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.118
  Slack Time                    0.082
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | U4/dut0/F/busy_reg              | CK ^         |           | 0.050 |       |   0.000 |   -0.082 | 
     | U4/dut0/F/busy_reg              | CK ^ -> QN ^ | SDFFRX1M  | 0.041 | 0.118 |   0.118 |    0.036 | 
     | U4/dut0/F/\current_state_reg[0] | SI ^         | SDFFSRX2M | 0.041 | 0.000 |   0.118 |    0.036 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |       |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------+-----------+-------+-------+---------+----------| 
     | U4/dut0/F/\current_state_reg[0] | CK ^  | SDFFSRX2M | 0.050 |       |   0.000 |    0.082 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U5/\Q_reg[1] /CK 
Endpoint:   U5/\Q_reg[1] /D (^) checked with  leading edge of 'dft_clk'
Beginpoint: U5/\Q_reg[0] /Q (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view3
Other End Arrival Time          0.654
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.697
  Arrival Time                  0.782
  Slack Time                    0.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.085 | 
     | scan_clk__L1_I0     | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.072 | 
     | scan_clk__L2_I1     | A v -> Y v  | CLKBUFX20M | 0.023 | 0.049 |   0.062 |   -0.023 | 
     | scan_clk__L3_I0     | A v -> Y v  | CLKBUFX20M | 0.021 | 0.052 |   0.114 |    0.029 | 
     | scan_clk__L4_I0     | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.080 | 
     | scan_clk__L5_I0     | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.132 | 
     | scan_clk__L6_I0     | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.185 | 
     | scan_clk__L7_I0     | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.237 | 
     | scan_clk__L8_I0     | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.291 | 
     | scan_clk__L9_I0     | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.308 | 
     | M3/U1               | B ^ -> Y ^  | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.396 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.467 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v  | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.513 | 
     | REF_CLK_scan__L3_I3 | A v -> Y ^  | CLKINVX40M | 0.031 | 0.038 |   0.635 |    0.550 | 
     | U5/\Q_reg[0]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.147 |   0.782 |    0.697 | 
     | U5/\Q_reg[1]        | D ^         | SDFFRQX1M  | 0.035 | 0.000 |   0.782 |    0.697 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.085 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.098 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.023 | 0.049 |   0.062 |    0.147 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.021 | 0.052 |   0.114 |    0.199 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.250 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.302 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.355 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.407 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.461 | 
     | scan_clk__L9_I0     | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.478 | 
     | M3/U1               | B ^ -> Y ^ | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.566 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.636 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.683 | 
     | REF_CLK_scan__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.058 | 0.051 |   0.649 |    0.734 | 
     | U5/\Q_reg[1]        | CK ^       | SDFFRQX1M  | 0.060 | 0.004 |   0.654 |    0.738 | 
     +------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U4/dut0/TX_OUT_reg/CK 
Endpoint:   U4/dut0/TX_OUT_reg/SI     (^) checked with  leading edge of 'RX_CLK'
Beginpoint: U4/dut0/S/ser_data_reg/QN (^) triggered by  leading edge of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.121
  Slack Time                    0.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |          |       |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/ser_data_reg | CK ^         |          | 0.050 |       |   0.000 |   -0.085 | 
     | U4/dut0/S/ser_data_reg | CK ^ -> QN ^ | SDFFRX1M | 0.045 | 0.120 |   0.120 |    0.035 | 
     | U4/dut0/TX_OUT_reg     | SI ^         | SDFFRX1M | 0.045 | 0.000 |   0.121 |    0.035 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |       |          |       |       |  Time   |   Time   | 
     |--------------------+-------+----------+-------+-------+---------+----------| 
     | U4/dut0/TX_OUT_reg | CK ^  | SDFFRX1M | 0.050 |       |   0.000 |    0.085 | 
     +----------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U5/\Q_reg[1] /CK 
Endpoint:   U5/\Q_reg[1] /SI (^) checked with  leading edge of 'dft_clk'
Beginpoint: U5/\Q_reg[0] /Q  (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.654
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.690
  Arrival Time                  0.782
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.092 | 
     | scan_clk__L1_I0     | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.079 | 
     | scan_clk__L2_I1     | A v -> Y v  | CLKBUFX20M | 0.023 | 0.049 |   0.062 |   -0.030 | 
     | scan_clk__L3_I0     | A v -> Y v  | CLKBUFX20M | 0.021 | 0.052 |   0.114 |    0.022 | 
     | scan_clk__L4_I0     | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.073 | 
     | scan_clk__L5_I0     | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.125 | 
     | scan_clk__L6_I0     | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.178 | 
     | scan_clk__L7_I0     | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.229 | 
     | scan_clk__L8_I0     | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.283 | 
     | scan_clk__L9_I0     | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.301 | 
     | M3/U1               | B ^ -> Y ^  | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.389 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.459 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v  | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.505 | 
     | REF_CLK_scan__L3_I3 | A v -> Y ^  | CLKINVX40M | 0.031 | 0.038 |   0.635 |    0.543 | 
     | U5/\Q_reg[0]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.147 |   0.782 |    0.690 | 
     | U5/\Q_reg[1]        | SI ^        | SDFFRQX1M  | 0.035 | 0.000 |   0.782 |    0.690 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.092 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.105 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.023 | 0.049 |   0.062 |    0.154 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.021 | 0.052 |   0.114 |    0.206 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.257 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.309 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.362 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.414 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.468 | 
     | scan_clk__L9_I0     | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.485 | 
     | M3/U1               | B ^ -> Y ^ | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.573 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.644 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.690 | 
     | REF_CLK_scan__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.058 | 0.051 |   0.649 |    0.741 | 
     | U5/\Q_reg[1]        | CK ^       | SDFFRQX1M  | 0.060 | 0.004 |   0.654 |    0.746 | 
     +------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U8/D1/\OUT_reg[1] /CK 
Endpoint:   U8/D1/\OUT_reg[1] /D (^) checked with  leading edge of 'TX_CLK'
Beginpoint: U8/D1/\Q_reg[1] /Q   (^) triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.621
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.665
  Arrival Time                  0.765
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |            |       |       |  Time   |   Time   | 
     |--------------------+-------------+------------+-------+-------+---------+----------| 
     |                    | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.100 | 
     | UART_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.088 | 
     | UART_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.012 | 0.013 |   0.025 |   -0.075 | 
     | M4/U1              | A ^ -> Y ^  | MX2X6M     | 0.048 | 0.075 |   0.100 |    0.001 | 
     | U10/div_clk_reg    | CK ^ -> Q ^ | SDFFSRX1M  | 0.050 | 0.230 |   0.330 |    0.231 | 
     | U10/U75            | B ^ -> Y ^  | MX2XLM     | 0.067 | 0.096 |   0.426 |    0.327 | 
     | M5/U1              | A ^ -> Y ^  | MX2X6M     | 0.039 | 0.078 |   0.505 |    0.405 | 
     | TX_CLK_scan__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.040 | 0.052 |   0.556 |    0.457 | 
     | TX_CLK_scan__L2_I0 | A ^ -> Y v  | CLKINVX32M | 0.031 | 0.034 |   0.590 |    0.490 | 
     | TX_CLK_scan__L3_I1 | A v -> Y ^  | CLKINVX32M | 0.027 | 0.027 |   0.617 |    0.517 | 
     | U8/D1/\Q_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.148 |   0.765 |    0.665 | 
     | U8/D1/\OUT_reg[1]  | D ^         | SDFFRQX1M  | 0.038 | 0.000 |   0.765 |    0.665 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.100 | 
     | UART_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.112 | 
     | UART_CLK__L2_I0      | A v -> Y ^ | CLKINVX8M  | 0.012 | 0.013 |   0.025 |    0.125 | 
     | M4/U1                | A ^ -> Y ^ | MX2X6M     | 0.048 | 0.075 |   0.100 |    0.200 | 
     | UART_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.057 |   0.157 |    0.257 | 
     | UART_CLK_scan__L2_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.046 |   0.203 |    0.303 | 
     | UART_CLK_scan__L3_I0 | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.043 |   0.246 |    0.346 | 
     | UART_CLK_scan__L4_I0 | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.061 |   0.307 |    0.407 | 
     | UART_CLK_scan__L5_I0 | A ^ -> Y v | CLKINVX32M | 0.021 | 0.023 |   0.330 |    0.429 | 
     | UART_CLK_scan__L6_I0 | A v -> Y ^ | CLKINVX24M | 0.011 | 0.014 |   0.344 |    0.443 | 
     | U10/U75              | A ^ -> Y ^ | MX2XLM     | 0.067 | 0.084 |   0.428 |    0.528 | 
     | M5/U1                | A ^ -> Y ^ | MX2X6M     | 0.039 | 0.078 |   0.507 |    0.606 | 
     | TX_CLK_scan__L1_I0   | A ^ -> Y ^ | BUFX16M    | 0.040 | 0.052 |   0.558 |    0.658 | 
     | TX_CLK_scan__L2_I0   | A ^ -> Y v | CLKINVX32M | 0.031 | 0.034 |   0.592 |    0.691 | 
     | TX_CLK_scan__L3_I1   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.027 |   0.619 |    0.718 | 
     | U8/D1/\OUT_reg[1]    | CK ^       | SDFFRQX1M  | 0.050 | 0.003 |   0.621 |    0.721 | 
     +-------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U8/D1/\OUT_reg[0] /CK 
Endpoint:   U8/D1/\OUT_reg[0] /D (^) checked with  leading edge of 'TX_CLK'
Beginpoint: U8/D1/\Q_reg[0] /Q   (^) triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.621
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.665
  Arrival Time                  0.765
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |            |       |       |  Time   |   Time   | 
     |--------------------+-------------+------------+-------+-------+---------+----------| 
     |                    | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.100 | 
     | UART_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.088 | 
     | UART_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.012 | 0.013 |   0.025 |   -0.075 | 
     | M4/U1              | A ^ -> Y ^  | MX2X6M     | 0.048 | 0.075 |   0.100 |    0.000 | 
     | U10/div_clk_reg    | CK ^ -> Q ^ | SDFFSRX1M  | 0.050 | 0.230 |   0.330 |    0.230 | 
     | U10/U75            | B ^ -> Y ^  | MX2XLM     | 0.067 | 0.096 |   0.426 |    0.326 | 
     | M5/U1              | A ^ -> Y ^  | MX2X6M     | 0.039 | 0.078 |   0.505 |    0.405 | 
     | TX_CLK_scan__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.040 | 0.052 |   0.556 |    0.456 | 
     | TX_CLK_scan__L2_I0 | A ^ -> Y v  | CLKINVX32M | 0.031 | 0.034 |   0.590 |    0.490 | 
     | TX_CLK_scan__L3_I1 | A v -> Y ^  | CLKINVX32M | 0.027 | 0.027 |   0.617 |    0.517 | 
     | U8/D1/\Q_reg[0]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.148 |   0.765 |    0.665 | 
     | U8/D1/\OUT_reg[0]  | D ^         | SDFFRQX1M  | 0.038 | 0.000 |   0.765 |    0.665 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.100 | 
     | UART_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.112 | 
     | UART_CLK__L2_I0      | A v -> Y ^ | CLKINVX8M  | 0.012 | 0.013 |   0.025 |    0.125 | 
     | M4/U1                | A ^ -> Y ^ | MX2X6M     | 0.048 | 0.075 |   0.100 |    0.201 | 
     | UART_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.057 |   0.157 |    0.257 | 
     | UART_CLK_scan__L2_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.046 |   0.203 |    0.303 | 
     | UART_CLK_scan__L3_I0 | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.043 |   0.246 |    0.347 | 
     | UART_CLK_scan__L4_I0 | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.061 |   0.307 |    0.407 | 
     | UART_CLK_scan__L5_I0 | A ^ -> Y v | CLKINVX32M | 0.021 | 0.023 |   0.330 |    0.430 | 
     | UART_CLK_scan__L6_I0 | A v -> Y ^ | CLKINVX24M | 0.011 | 0.014 |   0.344 |    0.444 | 
     | U10/U75              | A ^ -> Y ^ | MX2XLM     | 0.067 | 0.084 |   0.428 |    0.528 | 
     | M5/U1                | A ^ -> Y ^ | MX2X6M     | 0.039 | 0.078 |   0.507 |    0.607 | 
     | TX_CLK_scan__L1_I0   | A ^ -> Y ^ | BUFX16M    | 0.040 | 0.052 |   0.558 |    0.658 | 
     | TX_CLK_scan__L2_I0   | A ^ -> Y v | CLKINVX32M | 0.031 | 0.034 |   0.592 |    0.692 | 
     | TX_CLK_scan__L3_I1   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.027 |   0.619 |    0.719 | 
     | U8/D1/\OUT_reg[0]    | CK ^       | SDFFRQX1M  | 0.050 | 0.003 |   0.621 |    0.721 | 
     +-------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U8/D1/\OUT_reg[2] /CK 
Endpoint:   U8/D1/\OUT_reg[2] /D (^) checked with  leading edge of 'TX_CLK'
Beginpoint: U8/D1/\Q_reg[2] /Q   (^) triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.620
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.664
  Arrival Time                  0.766
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |            |       |       |  Time   |   Time   | 
     |--------------------+-------------+------------+-------+-------+---------+----------| 
     |                    | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.102 | 
     | UART_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.090 | 
     | UART_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.012 | 0.013 |   0.025 |   -0.077 | 
     | M4/U1              | A ^ -> Y ^  | MX2X6M     | 0.048 | 0.075 |   0.100 |   -0.002 | 
     | U10/div_clk_reg    | CK ^ -> Q ^ | SDFFSRX1M  | 0.050 | 0.230 |   0.330 |    0.228 | 
     | U10/U75            | B ^ -> Y ^  | MX2XLM     | 0.067 | 0.096 |   0.426 |    0.324 | 
     | M5/U1              | A ^ -> Y ^  | MX2X6M     | 0.039 | 0.078 |   0.505 |    0.403 | 
     | TX_CLK_scan__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.040 | 0.052 |   0.556 |    0.454 | 
     | TX_CLK_scan__L2_I0 | A ^ -> Y v  | CLKINVX32M | 0.031 | 0.034 |   0.590 |    0.488 | 
     | TX_CLK_scan__L3_I1 | A v -> Y ^  | CLKINVX32M | 0.027 | 0.027 |   0.617 |    0.515 | 
     | U8/D1/\Q_reg[2]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.149 |   0.766 |    0.664 | 
     | U8/D1/\OUT_reg[2]  | D ^         | SDFFRQX1M  | 0.039 | 0.000 |   0.766 |    0.664 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.102 | 
     | UART_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.114 | 
     | UART_CLK__L2_I0      | A v -> Y ^ | CLKINVX8M  | 0.012 | 0.013 |   0.025 |    0.127 | 
     | M4/U1                | A ^ -> Y ^ | MX2X6M     | 0.048 | 0.075 |   0.100 |    0.202 | 
     | UART_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.057 |   0.157 |    0.259 | 
     | UART_CLK_scan__L2_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.046 |   0.203 |    0.305 | 
     | UART_CLK_scan__L3_I0 | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.043 |   0.246 |    0.348 | 
     | UART_CLK_scan__L4_I0 | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.061 |   0.307 |    0.409 | 
     | UART_CLK_scan__L5_I0 | A ^ -> Y v | CLKINVX32M | 0.021 | 0.023 |   0.330 |    0.432 | 
     | UART_CLK_scan__L6_I0 | A v -> Y ^ | CLKINVX24M | 0.011 | 0.014 |   0.344 |    0.446 | 
     | U10/U75              | A ^ -> Y ^ | MX2XLM     | 0.067 | 0.084 |   0.428 |    0.530 | 
     | M5/U1                | A ^ -> Y ^ | MX2X6M     | 0.039 | 0.078 |   0.507 |    0.609 | 
     | TX_CLK_scan__L1_I0   | A ^ -> Y ^ | BUFX16M    | 0.040 | 0.052 |   0.558 |    0.660 | 
     | TX_CLK_scan__L2_I0   | A ^ -> Y v | CLKINVX32M | 0.031 | 0.034 |   0.592 |    0.694 | 
     | TX_CLK_scan__L3_I1   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.027 |   0.619 |    0.721 | 
     | U8/D1/\OUT_reg[2]    | CK ^       | SDFFRQX1M  | 0.050 | 0.002 |   0.620 |    0.722 | 
     +-------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U8/D1/\Q_reg[2] /CK 
Endpoint:   U8/D1/\Q_reg[2] /SI (^) checked with  leading edge of 'TX_CLK'
Beginpoint: U8/D1/\Q_reg[1] /Q  (^) triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.145
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |             |           |       |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+-------+---------+----------| 
     | U8/D1/\Q_reg[1] | CK ^        |           | 0.050 |       |   0.000 |   -0.105 | 
     | U8/D1/\Q_reg[1] | CK ^ -> Q ^ | SDFFRQX2M | 0.038 | 0.145 |   0.145 |    0.040 | 
     | U8/D1/\Q_reg[2] | SI ^        | SDFFRQX2M | 0.038 | 0.000 |   0.145 |    0.040 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |    Instance     |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |       |           |       |       |  Time   |   Time   | 
     |-----------------+-------+-----------+-------+-------+---------+----------| 
     | U8/D1/\Q_reg[2] | CK ^  | SDFFRQX2M | 0.050 |       |   0.000 |    0.105 | 
     +--------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U8/D1/\Q_reg[1] /CK 
Endpoint:   U8/D1/\Q_reg[1] /SI (^) checked with  leading edge of 'TX_CLK'
Beginpoint: U8/D1/\Q_reg[0] /Q  (^) triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.146
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |             |           |       |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+-------+---------+----------| 
     | U8/D1/\Q_reg[0] | CK ^        |           | 0.050 |       |   0.000 |   -0.105 | 
     | U8/D1/\Q_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.038 | 0.146 |   0.146 |    0.040 | 
     | U8/D1/\Q_reg[1] | SI ^        | SDFFRQX2M | 0.038 | 0.000 |   0.146 |    0.040 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |    Instance     |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |       |           |       |       |  Time   |   Time   | 
     |-----------------+-------+-----------+-------+-------+---------+----------| 
     | U8/D1/\Q_reg[1] | CK ^  | SDFFRQX2M | 0.050 |       |   0.000 |    0.105 | 
     +--------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin du/\Q_reg[1] /CK 
Endpoint:   du/\Q_reg[1] /D (^) checked with  leading edge of 'UART_CLK'
Beginpoint: du/\Q_reg[0] /Q (^) triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.652
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.698
  Arrival Time                  0.804
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     |                      | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | UART_CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.094 | 
     | UART_CLK__L2_I0      | A v -> Y ^  | CLKINVX8M  | 0.012 | 0.013 |   0.025 |   -0.081 | 
     | M4/U1                | A ^ -> Y ^  | MX2X6M     | 0.048 | 0.075 |   0.100 |   -0.005 | 
     | UART_CLK_scan__L1_I0 | A ^ -> Y ^  | CLKBUFX24M | 0.028 | 0.057 |   0.157 |    0.051 | 
     | UART_CLK_scan__L2_I0 | A ^ -> Y ^  | CLKBUFX24M | 0.018 | 0.046 |   0.203 |    0.097 | 
     | UART_CLK_scan__L3_I0 | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.043 |   0.246 |    0.141 | 
     | UART_CLK_scan__L4_I0 | A ^ -> Y ^  | CLKBUFX12M | 0.046 | 0.061 |   0.307 |    0.201 | 
     | UART_CLK_scan__L5_I0 | A ^ -> Y v  | CLKINVX32M | 0.021 | 0.023 |   0.330 |    0.224 | 
     | UART_CLK_scan__L6_I0 | A v -> Y ^  | CLKINVX24M | 0.011 | 0.014 |   0.344 |    0.238 | 
     | U11/U65              | A ^ -> Y ^  | MX2XLM     | 0.099 | 0.103 |   0.446 |    0.341 | 
     | M6/U1                | A ^ -> Y ^  | MX2X6M     | 0.040 | 0.083 |   0.530 |    0.424 | 
     | RX_CLK_scan__L1_I0   | A ^ -> Y ^  | BUFX16M    | 0.047 | 0.056 |   0.586 |    0.480 | 
     | RX_CLK_scan__L2_I0   | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.038 |   0.623 |    0.518 | 
     | RX_CLK_scan__L3_I2   | A v -> Y ^  | CLKINVX24M | 0.024 | 0.025 |   0.649 |    0.543 | 
     | du/\Q_reg[0]         | CK ^ -> Q ^ | SDFFRQX1M  | 0.049 | 0.156 |   0.804 |    0.698 | 
     | du/\Q_reg[1]         | D ^         | SDFFRQX2M  | 0.049 | 0.000 |   0.804 |    0.698 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | UART_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.118 | 
     | UART_CLK__L2_I0      | A v -> Y ^ | CLKINVX8M  | 0.012 | 0.013 |   0.025 |    0.131 | 
     | M4/U1                | A ^ -> Y ^ | MX2X6M     | 0.048 | 0.075 |   0.100 |    0.206 | 
     | UART_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.057 |   0.157 |    0.263 | 
     | UART_CLK_scan__L2_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.046 |   0.203 |    0.309 | 
     | UART_CLK_scan__L3_I0 | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.043 |   0.246 |    0.352 | 
     | UART_CLK_scan__L4_I0 | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.061 |   0.307 |    0.413 | 
     | UART_CLK_scan__L5_I0 | A ^ -> Y v | CLKINVX32M | 0.021 | 0.023 |   0.330 |    0.436 | 
     | UART_CLK_scan__L6_I0 | A v -> Y ^ | CLKINVX24M | 0.011 | 0.014 |   0.344 |    0.450 | 
     | U11/U65              | A ^ -> Y ^ | MX2XLM     | 0.099 | 0.103 |   0.446 |    0.552 | 
     | M6/U1                | A ^ -> Y ^ | MX2X6M     | 0.040 | 0.083 |   0.530 |    0.636 | 
     | RX_CLK_scan__L1_I0   | A ^ -> Y ^ | BUFX16M    | 0.047 | 0.056 |   0.586 |    0.691 | 
     | RX_CLK_scan__L2_I0   | A ^ -> Y v | CLKINVX40M | 0.035 | 0.038 |   0.623 |    0.729 | 
     | RX_CLK_scan__L3_I3   | A v -> Y ^ | CLKINVX24M | 0.026 | 0.027 |   0.651 |    0.756 | 
     | du/\Q_reg[1]         | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.652 |    0.757 | 
     +-------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U8/D1/\Q_reg[3] /CK 
Endpoint:   U8/D1/\Q_reg[3] /SI (^) checked with  leading edge of 'TX_CLK'
Beginpoint: U8/D1/\Q_reg[2] /Q  (^) triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.146
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |             |           |       |       |  Time   |   Time   | 
     |-----------------+-------------+-----------+-------+-------+---------+----------| 
     | U8/D1/\Q_reg[2] | CK ^        |           | 0.050 |       |   0.000 |   -0.106 | 
     | U8/D1/\Q_reg[2] | CK ^ -> Q ^ | SDFFRQX2M | 0.039 | 0.146 |   0.146 |    0.040 | 
     | U8/D1/\Q_reg[3] | SI ^        | SDFFRQX2M | 0.039 | 0.000 |   0.146 |    0.040 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |    Instance     |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |       |           |       |       |  Time   |   Time   | 
     |-----------------+-------+-----------+-------+-------+---------+----------| 
     | U8/D1/\Q_reg[3] | CK ^  | SDFFRQX2M | 0.050 |       |   0.000 |    0.106 | 
     +--------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U6/SYNC_RST_reg/CK 
Endpoint:   U6/SYNC_RST_reg/D (^) checked with  leading edge of 'UART_CLK'
Beginpoint: U6/\Q_reg[1] /Q   (^) triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.635
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.678
  Arrival Time                  0.786
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | UART_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.096 | 
     | UART_CLK__L2_I0       | A v -> Y ^  | CLKINVX8M  | 0.012 | 0.013 |   0.025 |   -0.083 | 
     | M4/U1                 | A ^ -> Y ^  | MX2X6M     | 0.048 | 0.075 |   0.100 |   -0.007 | 
     | UART_CLK_scan__L1_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.028 | 0.057 |   0.157 |    0.050 | 
     | UART_CLK_scan__L2_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.205 |    0.098 | 
     | UART_CLK_scan__L3_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.253 |    0.145 | 
     | UART_CLK_scan__L4_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.300 |    0.192 | 
     | UART_CLK_scan__L5_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.347 |    0.239 | 
     | UART_CLK_scan__L6_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.394 |    0.286 | 
     | UART_CLK_scan__L7_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.441 |    0.333 | 
     | UART_CLK_scan__L8_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.024 | 0.048 |   0.489 |    0.381 | 
     | UART_CLK_scan__L9_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.046 |   0.535 |    0.427 | 
     | UART_CLK_scan__L10_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.052 |   0.587 |    0.479 | 
     | UART_CLK_scan__L11_I0 | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.609 |    0.502 | 
     | UART_CLK_scan__L12_I0 | A v -> Y ^  | CLKINVX40M | 0.025 | 0.024 |   0.633 |    0.526 | 
     | U6/\Q_reg[1]          | CK ^ -> Q ^ | SDFFRQX1M  | 0.043 | 0.152 |   0.785 |    0.678 | 
     | U6/SYNC_RST_reg       | D ^         | SDFFRQX1M  | 0.043 | 0.000 |   0.786 |    0.678 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | UART_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.120 | 
     | UART_CLK__L2_I0       | A v -> Y ^ | CLKINVX8M  | 0.012 | 0.013 |   0.025 |    0.133 | 
     | M4/U1                 | A ^ -> Y ^ | MX2X6M     | 0.048 | 0.075 |   0.100 |    0.208 | 
     | UART_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.057 |   0.157 |    0.265 | 
     | UART_CLK_scan__L2_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.205 |    0.313 | 
     | UART_CLK_scan__L3_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.253 |    0.361 | 
     | UART_CLK_scan__L4_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.300 |    0.407 | 
     | UART_CLK_scan__L5_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.347 |    0.454 | 
     | UART_CLK_scan__L6_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.394 |    0.501 | 
     | UART_CLK_scan__L7_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.441 |    0.549 | 
     | UART_CLK_scan__L8_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.489 |    0.597 | 
     | UART_CLK_scan__L9_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.535 |    0.643 | 
     | UART_CLK_scan__L10_I0 | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.052 |   0.587 |    0.694 | 
     | UART_CLK_scan__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.609 |    0.717 | 
     | UART_CLK_scan__L12_I0 | A v -> Y ^ | CLKINVX40M | 0.025 | 0.024 |   0.633 |    0.741 | 
     | U6/SYNC_RST_reg       | CK ^       | SDFFRQX1M  | 0.025 | 0.001 |   0.635 |    0.742 | 
     +--------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U6/\Q_reg[1] /CK 
Endpoint:   U6/\Q_reg[1] /D (^) checked with  leading edge of 'dft_clk'
Beginpoint: U6/\Q_reg[0] /Q (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view3
Other End Arrival Time          0.636
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.679
  Arrival Time                  0.788
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.096 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX6M  | 0.014 | 0.014 |   0.027 |   -0.082 | 
     | M4/U1                 | B ^ -> Y ^  | MX2X6M     | 0.048 | 0.075 |   0.101 |   -0.007 | 
     | UART_CLK_scan__L1_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.028 | 0.057 |   0.158 |    0.049 | 
     | UART_CLK_scan__L2_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.206 |    0.097 | 
     | UART_CLK_scan__L3_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.254 |    0.145 | 
     | UART_CLK_scan__L4_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.301 |    0.192 | 
     | UART_CLK_scan__L5_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.348 |    0.239 | 
     | UART_CLK_scan__L6_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.395 |    0.286 | 
     | UART_CLK_scan__L7_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.442 |    0.333 | 
     | UART_CLK_scan__L8_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.024 | 0.048 |   0.490 |    0.381 | 
     | UART_CLK_scan__L9_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.046 |   0.536 |    0.427 | 
     | UART_CLK_scan__L10_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.052 |   0.588 |    0.479 | 
     | UART_CLK_scan__L11_I0 | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.610 |    0.501 | 
     | UART_CLK_scan__L12_I0 | A v -> Y ^  | CLKINVX40M | 0.025 | 0.024 |   0.634 |    0.525 | 
     | U6/\Q_reg[0]          | CK ^ -> Q ^ | SDFFRQX1M  | 0.044 | 0.153 |   0.788 |    0.679 | 
     | U6/\Q_reg[1]          | D ^         | SDFFRQX1M  | 0.044 | 0.000 |   0.788 |    0.679 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.122 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX6M  | 0.014 | 0.014 |   0.027 |    0.136 | 
     | M4/U1                 | B ^ -> Y ^ | MX2X6M     | 0.048 | 0.075 |   0.101 |    0.210 | 
     | UART_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.057 |   0.158 |    0.267 | 
     | UART_CLK_scan__L2_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.206 |    0.315 | 
     | UART_CLK_scan__L3_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.254 |    0.363 | 
     | UART_CLK_scan__L4_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.301 |    0.410 | 
     | UART_CLK_scan__L5_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.348 |    0.457 | 
     | UART_CLK_scan__L6_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.395 |    0.504 | 
     | UART_CLK_scan__L7_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.442 |    0.551 | 
     | UART_CLK_scan__L8_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.490 |    0.599 | 
     | UART_CLK_scan__L9_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.536 |    0.645 | 
     | UART_CLK_scan__L10_I0 | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.052 |   0.588 |    0.697 | 
     | UART_CLK_scan__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.610 |    0.719 | 
     | UART_CLK_scan__L12_I0 | A v -> Y ^ | CLKINVX40M | 0.025 | 0.024 |   0.634 |    0.743 | 
     | U6/\Q_reg[1]          | CK ^       | SDFFRQX1M  | 0.025 | 0.001 |   0.636 |    0.745 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin du/\Q_reg[1] /CK 
Endpoint:   du/\Q_reg[1] /SI (^) checked with  leading edge of 'dft_clk'
Beginpoint: du/\Q_reg[0] /Q  (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.642
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.681
  Arrival Time                  0.794
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |            |       |       |  Time   |   Time   | 
     |--------------------+-------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.100 | 
     | scan_clk__L2_I1    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.049 |   0.062 |   -0.051 | 
     | scan_clk__L3_I0    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.052 |   0.114 |    0.001 | 
     | scan_clk__L4_I0    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.052 | 
     | scan_clk__L5_I0    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.104 | 
     | scan_clk__L6_I0    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.157 | 
     | scan_clk__L7_I0    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.209 | 
     | scan_clk__L8_I0    | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.263 | 
     | scan_clk__L9_I1    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.428 |    0.315 | 
     | scan_clk__L10_I0   | A v -> Y ^  | CLKINVX6M  | 0.023 | 0.021 |   0.449 |    0.336 | 
     | M6/U1              | B ^ -> Y ^  | MX2X6M     | 0.040 | 0.071 |   0.520 |    0.407 | 
     | RX_CLK_scan__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.047 | 0.056 |   0.575 |    0.463 | 
     | RX_CLK_scan__L2_I0 | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.038 |   0.613 |    0.501 | 
     | RX_CLK_scan__L3_I2 | A v -> Y ^  | CLKINVX24M | 0.024 | 0.025 |   0.639 |    0.526 | 
     | du/\Q_reg[0]       | CK ^ -> Q ^ | SDFFRQX1M  | 0.049 | 0.156 |   0.794 |    0.681 | 
     | du/\Q_reg[1]       | SI ^        | SDFFRQX2M  | 0.049 | 0.000 |   0.794 |    0.681 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.126 | 
     | scan_clk__L2_I1    | A v -> Y v | CLKBUFX20M | 0.023 | 0.049 |   0.062 |    0.175 | 
     | scan_clk__L3_I0    | A v -> Y v | CLKBUFX20M | 0.021 | 0.052 |   0.114 |    0.227 | 
     | scan_clk__L4_I0    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.278 | 
     | scan_clk__L5_I0    | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.330 | 
     | scan_clk__L6_I0    | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.383 | 
     | scan_clk__L7_I0    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.435 | 
     | scan_clk__L8_I0    | A v -> Y v | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.489 | 
     | scan_clk__L9_I1    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.428 |    0.541 | 
     | scan_clk__L10_I0   | A v -> Y ^ | CLKINVX6M  | 0.023 | 0.021 |   0.449 |    0.562 | 
     | M6/U1              | B ^ -> Y ^ | MX2X6M     | 0.040 | 0.071 |   0.520 |    0.633 | 
     | RX_CLK_scan__L1_I0 | A ^ -> Y ^ | BUFX16M    | 0.047 | 0.056 |   0.575 |    0.688 | 
     | RX_CLK_scan__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.035 | 0.038 |   0.613 |    0.726 | 
     | RX_CLK_scan__L3_I3 | A v -> Y ^ | CLKINVX24M | 0.026 | 0.027 |   0.641 |    0.753 | 
     | du/\Q_reg[1]       | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.642 |    0.754 | 
     +-----------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0/\ALU_OUT_reg_reg[1] /CK 
Endpoint:   U0/\ALU_OUT_reg_reg[1] /SI (^) checked with  leading edge of 'dft_
clk'
Beginpoint: U0/\ALU_OUT_reg_reg[0] /Q  (^) triggered by  leading edge of 'dft_
clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.653
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.688
  Arrival Time                  0.801
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.101 | 
     | scan_clk__L2_I1        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.049 |   0.062 |   -0.051 | 
     | scan_clk__L3_I0        | A v -> Y v  | CLKBUFX20M | 0.021 | 0.052 |   0.114 |    0.001 | 
     | scan_clk__L4_I0        | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.052 | 
     | scan_clk__L5_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.104 | 
     | scan_clk__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.156 | 
     | scan_clk__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.208 | 
     | scan_clk__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.262 | 
     | scan_clk__L9_I0        | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.279 | 
     | M3/U1                  | B ^ -> Y ^  | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.368 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.438 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v  | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.484 | 
     | REF_CLK_scan__L3_I3    | A v -> Y ^  | CLKINVX40M | 0.031 | 0.038 |   0.635 |    0.522 | 
     | U0/\ALU_OUT_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX1M  | 0.058 | 0.166 |   0.801 |    0.688 | 
     | U0/\ALU_OUT_reg_reg[1] | SI ^        | SDFFRQX1M  | 0.058 | 0.000 |   0.801 |    0.688 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.126 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.023 | 0.049 |   0.062 |    0.175 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.021 | 0.052 |   0.114 |    0.227 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.278 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.330 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.383 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.435 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.489 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.506 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.594 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.665 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.711 | 
     | REF_CLK_scan__L3_I0    | A v -> Y ^ | CLKINVX40M | 0.058 | 0.051 |   0.649 |    0.762 | 
     | U0/\ALU_OUT_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.058 | 0.004 |   0.653 |    0.766 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U4/dut0/S/\counter_reg[3] /CK 
Endpoint:   U4/dut0/S/\counter_reg[3] /SI (^) checked with  leading edge of 'RX_
CLK'
Beginpoint: U4/dut0/S/\counter_reg[2] /QN (^) triggered by  leading edge of 'RX_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.051
  Arrival Time                  0.164
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |           |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+-------+---------+----------| 
     | U4/dut0/S/\counter_reg[2] | CK ^         |           | 0.050 |       |   0.000 |   -0.114 | 
     | U4/dut0/S/\counter_reg[2] | CK ^ -> QN ^ | SDFFSRX2M | 0.073 | 0.164 |   0.164 |    0.050 | 
     | U4/dut0/S/\counter_reg[3] | SI ^         | SDFFSQX1M | 0.073 | 0.000 |   0.164 |    0.051 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance          |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |       |           |       |       |  Time   |   Time   | 
     |---------------------------+-------+-----------+-------+-------+---------+----------| 
     | U4/dut0/S/\counter_reg[3] | CK ^  | SDFFSQX1M | 0.050 |       |   0.000 |    0.114 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U5/SYNC_RST_reg/CK 
Endpoint:   U5/SYNC_RST_reg/D (^) checked with  leading edge of 'REF_CLK'
Beginpoint: U5/\Q_reg[1] /Q   (^) triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.286
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.329
  Arrival Time                  0.443
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.114 | 
     | REF_CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.011 |   0.011 |   -0.103 | 
     | REF_CLK__L2_I0      | A v -> Y ^  | CLKINVX8M  | 0.013 | 0.012 |   0.023 |   -0.091 | 
     | M3/U1               | A ^ -> Y ^  | MX2X6M     | 0.069 | 0.089 |   0.112 |   -0.002 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.071 |   0.183 |    0.068 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v  | CLKINVX40M | 0.061 | 0.046 |   0.229 |    0.114 | 
     | REF_CLK_scan__L3_I0 | A v -> Y ^  | CLKINVX40M | 0.058 | 0.051 |   0.280 |    0.166 | 
     | U5/\Q_reg[1]        | CK ^ -> Q ^ | SDFFRQX1M  | 0.046 | 0.163 |   0.443 |    0.329 | 
     | U5/SYNC_RST_reg     | D ^         | SDFFRQX1M  | 0.046 | 0.000 |   0.443 |    0.329 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.114 | 
     | REF_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.006 | 0.011 |   0.011 |    0.126 | 
     | REF_CLK__L2_I0      | A v -> Y ^ | CLKINVX8M  | 0.013 | 0.012 |   0.023 |    0.137 | 
     | M3/U1               | A ^ -> Y ^ | MX2X6M     | 0.069 | 0.089 |   0.112 |    0.226 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.071 |   0.183 |    0.297 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.061 | 0.046 |   0.229 |    0.343 | 
     | REF_CLK_scan__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.058 | 0.051 |   0.280 |    0.394 | 
     | U5/SYNC_RST_reg     | CK ^       | SDFFRQX1M  | 0.060 | 0.006 |   0.286 |    0.400 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U7/\Q_reg[0] /CK 
Endpoint:   U7/\Q_reg[0] /D      (^) checked with  leading edge of 'TX_CLK'
Beginpoint: U4/dut0/F/busy_reg/Q (^) triggered by  leading edge of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.663
  Arrival Time                  0.777
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |            |       |       |  Time   |   Time   | 
     |--------------------+-------------+------------+-------+-------+---------+----------| 
     |                    | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.114 | 
     | UART_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.102 | 
     | UART_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.012 | 0.013 |   0.025 |   -0.089 | 
     | M4/U1              | A ^ -> Y ^  | MX2X6M     | 0.048 | 0.075 |   0.100 |   -0.014 | 
     | U10/div_clk_reg    | CK ^ -> Q ^ | SDFFSRX1M  | 0.050 | 0.230 |   0.330 |    0.216 | 
     | U10/U75            | B ^ -> Y ^  | MX2XLM     | 0.067 | 0.096 |   0.426 |    0.312 | 
     | M5/U1              | A ^ -> Y ^  | MX2X6M     | 0.039 | 0.078 |   0.505 |    0.390 | 
     | TX_CLK_scan__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.040 | 0.052 |   0.556 |    0.442 | 
     | TX_CLK_scan__L2_I0 | A ^ -> Y v  | CLKINVX32M | 0.031 | 0.034 |   0.590 |    0.476 | 
     | TX_CLK_scan__L3_I1 | A v -> Y ^  | CLKINVX32M | 0.027 | 0.027 |   0.617 |    0.503 | 
     | U4/dut0/F/busy_reg | CK ^ -> Q ^ | SDFFRX1M   | 0.035 | 0.160 |   0.777 |    0.663 | 
     | U7/\Q_reg[0]       | D ^         | SDFFRQX1M  | 0.035 | 0.000 |   0.777 |    0.663 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                      |            |                  |       |       |  Time   |   Time   | 
     |----------------------+------------+------------------+-------+-------+---------+----------| 
     |                      | UART_CLK ^ |                  | 0.000 |       |   0.000 |    0.114 | 
     | UART_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M       | 0.007 | 0.012 |   0.012 |    0.126 | 
     | UART_CLK__L2_I0      | A v -> Y ^ | CLKINVX8M        | 0.012 | 0.013 |   0.025 |    0.139 | 
     | M4/U1                | A ^ -> Y ^ | MX2X6M           | 0.048 | 0.075 |   0.100 |    0.215 | 
     | UART_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M       | 0.028 | 0.057 |   0.157 |    0.271 | 
     | UART_CLK_scan__L2_I0 | A ^ -> Y ^ | CLKBUFX24M       | 0.018 | 0.046 |   0.203 |    0.318 | 
     | UART_CLK_scan__L3_I0 | A ^ -> Y ^ | CLKBUFX12M       | 0.021 | 0.043 |   0.246 |    0.361 | 
     | UART_CLK_scan__L4_I0 | A ^ -> Y ^ | CLKBUFX12M       | 0.046 | 0.061 |   0.307 |    0.422 | 
     | UART_CLK_scan__L5_I0 | A ^ -> Y v | CLKINVX32M       | 0.021 | 0.023 |   0.330 |    0.444 | 
     | UART_CLK_scan__L6_I0 | A v -> Y ^ | CLKINVX24M       | 0.011 | 0.014 |   0.344 |    0.458 | 
     | U10/U75              | A ^ -> Y ^ | MX2XLM           | 0.067 | 0.084 |   0.428 |    0.542 | 
     | M5/U1                | A ^ -> Y ^ | MX2X6M           | 0.039 | 0.078 |   0.507 |    0.621 | 
     | TX_CLK_scan__L1_I0   | A ^ -> Y ^ | BUFX16M          | 0.040 | 0.052 |   0.558 |    0.672 | 
     | TX_CLK_scan__L2_I0   | A ^ -> Y v | CLKINVX32M       | 0.031 | 0.034 |   0.592 |    0.706 | 
     | TX_CLK_scan__L3_I1   | A v -> Y ^ | CLKINVX32M       | 0.027 | 0.027 |   0.619 |    0.733 | 
     | U7                   | CLK ^      | Pulse_Gen_test_1 |       |       |   0.619 |    0.734 | 
     | U7/\Q_reg[0]         | CK ^       | SDFFRQX1M        | 0.050 | 0.001 |   0.619 |    0.734 | 
     +-------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U6/SYNC_RST_reg/CK 
Endpoint:   U6/SYNC_RST_reg/SI (^) checked with  leading edge of 'dft_clk'
Beginpoint: U6/\Q_reg[1] /Q    (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.636
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.672
  Arrival Time                  0.787
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.115 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.102 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX6M  | 0.014 | 0.014 |   0.027 |   -0.088 | 
     | M4/U1                 | B ^ -> Y ^  | MX2X6M     | 0.048 | 0.075 |   0.101 |   -0.013 | 
     | UART_CLK_scan__L1_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.028 | 0.057 |   0.158 |    0.043 | 
     | UART_CLK_scan__L2_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.206 |    0.092 | 
     | UART_CLK_scan__L3_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.254 |    0.139 | 
     | UART_CLK_scan__L4_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.301 |    0.186 | 
     | UART_CLK_scan__L5_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.348 |    0.233 | 
     | UART_CLK_scan__L6_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.395 |    0.280 | 
     | UART_CLK_scan__L7_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.442 |    0.327 | 
     | UART_CLK_scan__L8_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.024 | 0.048 |   0.490 |    0.375 | 
     | UART_CLK_scan__L9_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.046 |   0.536 |    0.421 | 
     | UART_CLK_scan__L10_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.052 |   0.588 |    0.473 | 
     | UART_CLK_scan__L11_I0 | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.610 |    0.496 | 
     | UART_CLK_scan__L12_I0 | A v -> Y ^  | CLKINVX40M | 0.025 | 0.024 |   0.634 |    0.520 | 
     | U6/\Q_reg[1]          | CK ^ -> Q ^ | SDFFRQX1M  | 0.043 | 0.152 |   0.786 |    0.672 | 
     | U6/SYNC_RST_reg       | SI ^        | SDFFRQX1M  | 0.043 | 0.000 |   0.787 |    0.672 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.127 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX6M  | 0.014 | 0.014 |   0.027 |    0.142 | 
     | M4/U1                 | B ^ -> Y ^ | MX2X6M     | 0.048 | 0.075 |   0.101 |    0.216 | 
     | UART_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.057 |   0.158 |    0.273 | 
     | UART_CLK_scan__L2_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.206 |    0.321 | 
     | UART_CLK_scan__L3_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.254 |    0.369 | 
     | UART_CLK_scan__L4_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.301 |    0.415 | 
     | UART_CLK_scan__L5_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.348 |    0.462 | 
     | UART_CLK_scan__L6_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.395 |    0.509 | 
     | UART_CLK_scan__L7_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.442 |    0.557 | 
     | UART_CLK_scan__L8_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.490 |    0.605 | 
     | UART_CLK_scan__L9_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.536 |    0.651 | 
     | UART_CLK_scan__L10_I0 | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.052 |   0.588 |    0.702 | 
     | UART_CLK_scan__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.610 |    0.725 | 
     | UART_CLK_scan__L12_I0 | A v -> Y ^ | CLKINVX40M | 0.025 | 0.024 |   0.634 |    0.749 | 
     | U6/SYNC_RST_reg       | CK ^       | SDFFRQX1M  | 0.025 | 0.001 |   0.636 |    0.750 | 
     +--------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U8/U0/\mem_reg[5][4] /CK 
Endpoint:   U8/U0/\mem_reg[5][4] /SI (^) checked with  leading edge of 'dft_clk'
Beginpoint: U8/U0/\mem_reg[5][3] /Q  (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.662
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.697
  Arrival Time                  0.812
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.103 | 
     | scan_clk__L2_I1      | A v -> Y v  | CLKBUFX20M | 0.023 | 0.049 |   0.062 |   -0.054 | 
     | scan_clk__L3_I0      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.052 |   0.114 |   -0.002 | 
     | scan_clk__L4_I0      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.049 | 
     | scan_clk__L5_I0      | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.101 | 
     | scan_clk__L6_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.154 | 
     | scan_clk__L7_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.206 | 
     | scan_clk__L8_I0      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.260 | 
     | scan_clk__L9_I0      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.277 | 
     | M3/U1                | B ^ -> Y ^  | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.365 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.436 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v  | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.482 | 
     | REF_CLK_scan__L3_I2  | A v -> Y ^  | CLKINVX40M | 0.031 | 0.036 |   0.634 |    0.518 | 
     | U8/U0/\mem_reg[5][3] | CK ^ -> Q ^ | SDFFRQX1M  | 0.074 | 0.178 |   0.812 |    0.696 | 
     | U8/U0/\mem_reg[5][4] | SI ^        | SDFFRQX1M  | 0.074 | 0.000 |   0.812 |    0.697 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.129 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.023 | 0.049 |   0.062 |    0.178 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.021 | 0.052 |   0.114 |    0.230 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.281 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.333 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.386 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.438 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.492 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.509 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.597 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.667 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.714 | 
     | REF_CLK_scan__L3_I0  | A v -> Y ^ | CLKINVX40M | 0.058 | 0.051 |   0.649 |    0.765 | 
     | U8/U0/\mem_reg[5][4] | CK ^       | SDFFRQX1M  | 0.069 | 0.013 |   0.662 |    0.778 | 
     +-------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U6/\Q_reg[1] /CK 
Endpoint:   U6/\Q_reg[1] /SI (^) checked with  leading edge of 'dft_clk'
Beginpoint: U6/\Q_reg[0] /Q  (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.636
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.672
  Arrival Time                  0.788
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.103 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX6M  | 0.014 | 0.014 |   0.027 |   -0.089 | 
     | M4/U1                 | B ^ -> Y ^  | MX2X6M     | 0.048 | 0.075 |   0.101 |   -0.015 | 
     | UART_CLK_scan__L1_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.028 | 0.057 |   0.158 |    0.042 | 
     | UART_CLK_scan__L2_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.048 |   0.206 |    0.090 | 
     | UART_CLK_scan__L3_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.254 |    0.138 | 
     | UART_CLK_scan__L4_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.301 |    0.185 | 
     | UART_CLK_scan__L5_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.348 |    0.232 | 
     | UART_CLK_scan__L6_I1  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.395 |    0.279 | 
     | UART_CLK_scan__L7_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.442 |    0.326 | 
     | UART_CLK_scan__L8_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.024 | 0.048 |   0.490 |    0.374 | 
     | UART_CLK_scan__L9_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.046 |   0.536 |    0.420 | 
     | UART_CLK_scan__L10_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.030 | 0.052 |   0.588 |    0.472 | 
     | UART_CLK_scan__L11_I0 | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.023 |   0.610 |    0.494 | 
     | UART_CLK_scan__L12_I0 | A v -> Y ^  | CLKINVX40M | 0.025 | 0.024 |   0.634 |    0.518 | 
     | U6/\Q_reg[0]          | CK ^ -> Q ^ | SDFFRQX1M  | 0.044 | 0.153 |   0.788 |    0.672 | 
     | U6/\Q_reg[1]          | SI ^        | SDFFRQX1M  | 0.044 | 0.000 |   0.788 |    0.672 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.129 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX6M  | 0.014 | 0.014 |   0.027 |    0.143 | 
     | M4/U1                 | B ^ -> Y ^ | MX2X6M     | 0.048 | 0.075 |   0.101 |    0.218 | 
     | UART_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.057 |   0.158 |    0.274 | 
     | UART_CLK_scan__L2_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.048 |   0.206 |    0.322 | 
     | UART_CLK_scan__L3_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.048 |   0.254 |    0.370 | 
     | UART_CLK_scan__L4_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.301 |    0.417 | 
     | UART_CLK_scan__L5_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.348 |    0.464 | 
     | UART_CLK_scan__L6_I1  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.395 |    0.511 | 
     | UART_CLK_scan__L7_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.442 |    0.558 | 
     | UART_CLK_scan__L8_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.490 |    0.606 | 
     | UART_CLK_scan__L9_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.536 |    0.652 | 
     | UART_CLK_scan__L10_I0 | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.052 |   0.588 |    0.704 | 
     | UART_CLK_scan__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.019 | 0.023 |   0.610 |    0.726 | 
     | UART_CLK_scan__L12_I0 | A v -> Y ^ | CLKINVX40M | 0.025 | 0.024 |   0.634 |    0.750 | 
     | U6/\Q_reg[1]          | CK ^       | SDFFRQX1M  | 0.025 | 0.001 |   0.636 |    0.752 | 
     +--------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin du/pulse_ff_reg/CK 
Endpoint:   du/pulse_ff_reg/D (^) checked with  leading edge of 'UART_CLK'
Beginpoint: du/\Q_reg[1] /Q   (^) triggered by  leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.652
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.694
  Arrival Time                  0.811
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     |                      | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | UART_CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.104 | 
     | UART_CLK__L2_I0      | A v -> Y ^  | CLKINVX8M  | 0.012 | 0.013 |   0.025 |   -0.091 | 
     | M4/U1                | A ^ -> Y ^  | MX2X6M     | 0.048 | 0.075 |   0.100 |   -0.016 | 
     | UART_CLK_scan__L1_I0 | A ^ -> Y ^  | CLKBUFX24M | 0.028 | 0.057 |   0.157 |    0.041 | 
     | UART_CLK_scan__L2_I0 | A ^ -> Y ^  | CLKBUFX24M | 0.018 | 0.046 |   0.203 |    0.087 | 
     | UART_CLK_scan__L3_I0 | A ^ -> Y ^  | CLKBUFX12M | 0.021 | 0.043 |   0.246 |    0.130 | 
     | UART_CLK_scan__L4_I0 | A ^ -> Y ^  | CLKBUFX12M | 0.046 | 0.061 |   0.307 |    0.191 | 
     | UART_CLK_scan__L5_I0 | A ^ -> Y v  | CLKINVX32M | 0.021 | 0.023 |   0.330 |    0.214 | 
     | UART_CLK_scan__L6_I0 | A v -> Y ^  | CLKINVX24M | 0.011 | 0.014 |   0.344 |    0.227 | 
     | U11/U65              | A ^ -> Y ^  | MX2XLM     | 0.099 | 0.103 |   0.446 |    0.330 | 
     | M6/U1                | A ^ -> Y ^  | MX2X6M     | 0.040 | 0.083 |   0.530 |    0.414 | 
     | RX_CLK_scan__L1_I0   | A ^ -> Y ^  | BUFX16M    | 0.047 | 0.056 |   0.586 |    0.469 | 
     | RX_CLK_scan__L2_I0   | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.038 |   0.623 |    0.507 | 
     | RX_CLK_scan__L3_I3   | A v -> Y ^  | CLKINVX24M | 0.026 | 0.027 |   0.651 |    0.534 | 
     | du/\Q_reg[1]         | CK ^ -> Q ^ | SDFFRQX2M  | 0.058 | 0.160 |   0.810 |    0.694 | 
     | du/pulse_ff_reg      | D ^         | SDFFRQX1M  | 0.058 | 0.000 |   0.811 |    0.694 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | UART_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.128 | 
     | UART_CLK__L2_I0      | A v -> Y ^ | CLKINVX8M  | 0.012 | 0.013 |   0.025 |    0.141 | 
     | M4/U1                | A ^ -> Y ^ | MX2X6M     | 0.048 | 0.075 |   0.100 |    0.217 | 
     | UART_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.057 |   0.157 |    0.273 | 
     | UART_CLK_scan__L2_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.046 |   0.203 |    0.320 | 
     | UART_CLK_scan__L3_I0 | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.043 |   0.246 |    0.363 | 
     | UART_CLK_scan__L4_I0 | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.061 |   0.307 |    0.423 | 
     | UART_CLK_scan__L5_I0 | A ^ -> Y v | CLKINVX32M | 0.021 | 0.023 |   0.330 |    0.446 | 
     | UART_CLK_scan__L6_I0 | A v -> Y ^ | CLKINVX24M | 0.011 | 0.014 |   0.344 |    0.460 | 
     | U11/U65              | A ^ -> Y ^ | MX2XLM     | 0.099 | 0.103 |   0.446 |    0.563 | 
     | M6/U1                | A ^ -> Y ^ | MX2X6M     | 0.040 | 0.083 |   0.530 |    0.646 | 
     | RX_CLK_scan__L1_I0   | A ^ -> Y ^ | BUFX16M    | 0.047 | 0.056 |   0.586 |    0.702 | 
     | RX_CLK_scan__L2_I0   | A ^ -> Y v | CLKINVX40M | 0.035 | 0.038 |   0.623 |    0.740 | 
     | RX_CLK_scan__L3_I3   | A v -> Y ^ | CLKINVX24M | 0.026 | 0.027 |   0.651 |    0.767 | 
     | du/pulse_ff_reg      | CK ^       | SDFFRQX1M  | 0.026 | 0.002 |   0.652 |    0.768 | 
     +-------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin du/\sync_bus_reg[0] /CK 
Endpoint:   du/\sync_bus_reg[0] /SI (^) checked with  leading edge of 'dft_clk'
Beginpoint: du/pulse_ff_reg/Q       (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.642
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.681
  Arrival Time                  0.800
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0     | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.106 | 
     | scan_clk__L2_I1     | A v -> Y v  | CLKBUFX20M | 0.023 | 0.049 |   0.062 |   -0.056 | 
     | scan_clk__L3_I0     | A v -> Y v  | CLKBUFX20M | 0.021 | 0.052 |   0.114 |   -0.004 | 
     | scan_clk__L4_I0     | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.046 | 
     | scan_clk__L5_I0     | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.099 | 
     | scan_clk__L6_I0     | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.151 | 
     | scan_clk__L7_I0     | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.203 | 
     | scan_clk__L8_I0     | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.257 | 
     | scan_clk__L9_I1     | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.428 |    0.309 | 
     | scan_clk__L10_I0    | A v -> Y ^  | CLKINVX6M  | 0.023 | 0.021 |   0.449 |    0.331 | 
     | M6/U1               | B ^ -> Y ^  | MX2X6M     | 0.040 | 0.071 |   0.520 |    0.402 | 
     | RX_CLK_scan__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.047 | 0.056 |   0.575 |    0.457 | 
     | RX_CLK_scan__L2_I0  | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.038 |   0.613 |    0.495 | 
     | RX_CLK_scan__L3_I3  | A v -> Y ^  | CLKINVX24M | 0.026 | 0.027 |   0.641 |    0.522 | 
     | du/pulse_ff_reg     | CK ^ -> Q ^ | SDFFRQX1M  | 0.052 | 0.159 |   0.800 |    0.681 | 
     | du/\sync_bus_reg[0] | SI ^        | SDFFRQX4M  | 0.052 | 0.000 |   0.800 |    0.681 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.131 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.023 | 0.049 |   0.062 |    0.181 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.021 | 0.052 |   0.114 |    0.233 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.283 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.336 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.388 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.440 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.494 | 
     | scan_clk__L9_I1     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.428 |    0.546 | 
     | scan_clk__L10_I0    | A v -> Y ^ | CLKINVX6M  | 0.023 | 0.021 |   0.449 |    0.568 | 
     | M6/U1               | B ^ -> Y ^ | MX2X6M     | 0.040 | 0.071 |   0.520 |    0.638 | 
     | RX_CLK_scan__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.047 | 0.056 |   0.575 |    0.694 | 
     | RX_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.035 | 0.038 |   0.613 |    0.732 | 
     | RX_CLK_scan__L3_I3  | A v -> Y ^ | CLKINVX24M | 0.026 | 0.027 |   0.641 |    0.759 | 
     | du/\sync_bus_reg[0] | CK ^       | SDFFRQX4M  | 0.026 | 0.001 |   0.642 |    0.760 | 
     +------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U5/SYNC_RST_reg/CK 
Endpoint:   U5/SYNC_RST_reg/SI (^) checked with  leading edge of 'dft_clk'
Beginpoint: U5/\Q_reg[1] /Q    (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.655
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.691
  Arrival Time                  0.812
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.121 | 
     | scan_clk__L1_I0     | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.109 | 
     | scan_clk__L2_I1     | A v -> Y v  | CLKBUFX20M | 0.023 | 0.049 |   0.062 |   -0.059 | 
     | scan_clk__L3_I0     | A v -> Y v  | CLKBUFX20M | 0.021 | 0.052 |   0.114 |   -0.007 | 
     | scan_clk__L4_I0     | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.043 | 
     | scan_clk__L5_I0     | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.096 | 
     | scan_clk__L6_I0     | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.148 | 
     | scan_clk__L7_I0     | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.200 | 
     | scan_clk__L8_I0     | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.254 | 
     | scan_clk__L9_I0     | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.271 | 
     | M3/U1               | B ^ -> Y ^  | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.360 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.430 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v  | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.476 | 
     | REF_CLK_scan__L3_I0 | A v -> Y ^  | CLKINVX40M | 0.058 | 0.051 |   0.649 |    0.528 | 
     | U5/\Q_reg[1]        | CK ^ -> Q ^ | SDFFRQX1M  | 0.046 | 0.163 |   0.812 |    0.691 | 
     | U5/SYNC_RST_reg     | SI ^        | SDFFRQX1M  | 0.046 | 0.000 |   0.812 |    0.691 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.121 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.134 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.023 | 0.049 |   0.062 |    0.183 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.021 | 0.052 |   0.114 |    0.235 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.286 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.338 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.391 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.443 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.497 | 
     | scan_clk__L9_I0     | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.514 | 
     | M3/U1               | B ^ -> Y ^ | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.602 | 
     | REF_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.673 | 
     | REF_CLK_scan__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.719 | 
     | REF_CLK_scan__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.058 | 0.051 |   0.649 |    0.770 | 
     | U5/SYNC_RST_reg     | CK ^       | SDFFRQX1M  | 0.060 | 0.006 |   0.655 |    0.776 | 
     +------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0/\Address_reg_reg[1] /CK 
Endpoint:   U0/\Address_reg_reg[1] /SI (^) checked with  leading edge of 'dft_
clk'
Beginpoint: U0/\Address_reg_reg[0] /Q  (^) triggered by  leading edge of 'dft_
clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.639
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.675
  Arrival Time                  0.797
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.122 | 
     | scan_clk__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.109 | 
     | scan_clk__L2_I1        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.049 |   0.062 |   -0.060 | 
     | scan_clk__L3_I0        | A v -> Y v  | CLKBUFX20M | 0.021 | 0.052 |   0.114 |   -0.008 | 
     | scan_clk__L4_I0        | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.043 | 
     | scan_clk__L5_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.095 | 
     | scan_clk__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.148 | 
     | scan_clk__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.200 | 
     | scan_clk__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.254 | 
     | scan_clk__L9_I0        | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.271 | 
     | M3/U1                  | B ^ -> Y ^  | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.359 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.430 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v  | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.476 | 
     | REF_CLK_scan__L3_I3    | A v -> Y ^  | CLKINVX40M | 0.031 | 0.038 |   0.635 |    0.513 | 
     | U0/\Address_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX1M  | 0.051 | 0.161 |   0.797 |    0.675 | 
     | U0/\Address_reg_reg[1] | SI ^        | SDFFRQX1M  | 0.051 | 0.000 |   0.797 |    0.675 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.122 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.135 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.023 | 0.049 |   0.062 |    0.184 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.021 | 0.052 |   0.114 |    0.236 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.287 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.339 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.392 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.444 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.498 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.515 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.603 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.674 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.720 | 
     | REF_CLK_scan__L3_I3    | A v -> Y ^ | CLKINVX40M | 0.031 | 0.038 |   0.635 |    0.757 | 
     | U0/\Address_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.031 | 0.004 |   0.639 |    0.761 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U8/U0/\mem_reg[0][5] /CK 
Endpoint:   U8/U0/\mem_reg[0][5] /SI (^) checked with  leading edge of 'dft_clk'
Beginpoint: U8/U0/\mem_reg[0][4] /Q  (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.663
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.697
  Arrival Time                  0.819
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.122 | 
     | scan_clk__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.109 | 
     | scan_clk__L2_I1      | A v -> Y v  | CLKBUFX20M | 0.023 | 0.049 |   0.062 |   -0.060 | 
     | scan_clk__L3_I0      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.052 |   0.114 |   -0.008 | 
     | scan_clk__L4_I0      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.043 | 
     | scan_clk__L5_I0      | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.095 | 
     | scan_clk__L6_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.148 | 
     | scan_clk__L7_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.200 | 
     | scan_clk__L8_I0      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.254 | 
     | scan_clk__L9_I0      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.271 | 
     | M3/U1                | B ^ -> Y ^  | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.359 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.429 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v  | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.476 | 
     | REF_CLK_scan__L3_I4  | A v -> Y ^  | CLKINVX40M | 0.031 | 0.035 |   0.632 |    0.510 | 
     | U8/U0/\mem_reg[0][4] | CK ^ -> Q ^ | SDFFRQX1M  | 0.085 | 0.186 |   0.819 |    0.696 | 
     | U8/U0/\mem_reg[0][5] | SI ^        | SDFFRQX1M  | 0.085 | 0.000 |   0.819 |    0.697 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.122 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.135 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.023 | 0.049 |   0.062 |    0.184 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.021 | 0.052 |   0.114 |    0.236 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.287 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.339 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.392 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.444 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.498 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.515 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.603 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.674 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.720 | 
     | REF_CLK_scan__L3_I0  | A v -> Y ^ | CLKINVX40M | 0.058 | 0.051 |   0.649 |    0.771 | 
     | U8/U0/\mem_reg[0][5] | CK ^       | SDFFRQX1M  | 0.069 | 0.014 |   0.663 |    0.785 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U7/\Q_reg[1] /CK 
Endpoint:   U7/\Q_reg[1] /D (^) checked with  leading edge of 'TX_CLK'
Beginpoint: U7/\Q_reg[0] /Q (^) triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.661
  Arrival Time                  0.784
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                    |             |                  |       |       |  Time   |   Time   | 
     |--------------------+-------------+------------------+-------+-------+---------+----------| 
     |                    | UART_CLK ^  |                  | 0.000 |       |   0.000 |   -0.123 | 
     | UART_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M       | 0.007 | 0.012 |   0.012 |   -0.111 | 
     | UART_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M        | 0.012 | 0.013 |   0.025 |   -0.098 | 
     | M4/U1              | A ^ -> Y ^  | MX2X6M           | 0.048 | 0.075 |   0.100 |   -0.022 | 
     | U10/div_clk_reg    | CK ^ -> Q ^ | SDFFSRX1M        | 0.050 | 0.230 |   0.330 |    0.207 | 
     | U10/U75            | B ^ -> Y ^  | MX2XLM           | 0.067 | 0.096 |   0.426 |    0.304 | 
     | M5/U1              | A ^ -> Y ^  | MX2X6M           | 0.039 | 0.078 |   0.505 |    0.382 | 
     | TX_CLK_scan__L1_I0 | A ^ -> Y ^  | BUFX16M          | 0.040 | 0.052 |   0.556 |    0.434 | 
     | TX_CLK_scan__L2_I0 | A ^ -> Y v  | CLKINVX32M       | 0.031 | 0.034 |   0.590 |    0.467 | 
     | TX_CLK_scan__L3_I1 | A v -> Y ^  | CLKINVX32M       | 0.027 | 0.027 |   0.617 |    0.494 | 
     | U7                 | CLK ^       | Pulse_Gen_test_1 |       |       |   0.617 |    0.494 | 
     | U7/\Q_reg[0]       | CK ^ -> Q ^ | SDFFRQX1M        | 0.065 | 0.167 |   0.783 |    0.661 | 
     | U7/\Q_reg[1]       | D ^         | SDFFRQX1M        | 0.065 | 0.000 |   0.784 |    0.661 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |       Cell       |  Slew | Delay | Arrival | Required | 
     |                      |            |                  |       |       |  Time   |   Time   | 
     |----------------------+------------+------------------+-------+-------+---------+----------| 
     |                      | UART_CLK ^ |                  | 0.000 |       |   0.000 |    0.123 | 
     | UART_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M       | 0.007 | 0.012 |   0.012 |    0.135 | 
     | UART_CLK__L2_I0      | A v -> Y ^ | CLKINVX8M        | 0.012 | 0.013 |   0.025 |    0.148 | 
     | M4/U1                | A ^ -> Y ^ | MX2X6M           | 0.048 | 0.075 |   0.100 |    0.223 | 
     | UART_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M       | 0.028 | 0.057 |   0.157 |    0.280 | 
     | UART_CLK_scan__L2_I0 | A ^ -> Y ^ | CLKBUFX24M       | 0.018 | 0.046 |   0.203 |    0.326 | 
     | UART_CLK_scan__L3_I0 | A ^ -> Y ^ | CLKBUFX12M       | 0.021 | 0.043 |   0.246 |    0.369 | 
     | UART_CLK_scan__L4_I0 | A ^ -> Y ^ | CLKBUFX12M       | 0.046 | 0.061 |   0.307 |    0.430 | 
     | UART_CLK_scan__L5_I0 | A ^ -> Y v | CLKINVX32M       | 0.021 | 0.023 |   0.330 |    0.453 | 
     | UART_CLK_scan__L6_I0 | A v -> Y ^ | CLKINVX24M       | 0.011 | 0.014 |   0.344 |    0.466 | 
     | U10/U75              | A ^ -> Y ^ | MX2XLM           | 0.067 | 0.084 |   0.428 |    0.551 | 
     | M5/U1                | A ^ -> Y ^ | MX2X6M           | 0.039 | 0.078 |   0.507 |    0.629 | 
     | TX_CLK_scan__L1_I0   | A ^ -> Y ^ | BUFX16M          | 0.040 | 0.052 |   0.558 |    0.681 | 
     | TX_CLK_scan__L2_I0   | A ^ -> Y v | CLKINVX32M       | 0.031 | 0.034 |   0.592 |    0.714 | 
     | TX_CLK_scan__L3_I1   | A v -> Y ^ | CLKINVX32M       | 0.027 | 0.027 |   0.619 |    0.741 | 
     | U7                   | CLK ^      | Pulse_Gen_test_1 |       |       |   0.619 |    0.742 | 
     | U7/\Q_reg[1]         | CK ^       | SDFFRQX1M        | 0.050 | 0.001 |   0.619 |    0.742 | 
     +-------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin du/enable_pulse_reg/CK 
Endpoint:   du/enable_pulse_reg/SI (^) checked with  leading edge of 'dft_clk'
Beginpoint: du/\Q_reg[1] /Q        (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.642
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.678
  Arrival Time                  0.801
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.123 | 
     | scan_clk__L1_I0     | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.110 | 
     | scan_clk__L2_I1     | A v -> Y v  | CLKBUFX20M | 0.023 | 0.049 |   0.062 |   -0.061 | 
     | scan_clk__L3_I0     | A v -> Y v  | CLKBUFX20M | 0.021 | 0.052 |   0.114 |   -0.009 | 
     | scan_clk__L4_I0     | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.042 | 
     | scan_clk__L5_I0     | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.094 | 
     | scan_clk__L6_I0     | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.147 | 
     | scan_clk__L7_I0     | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.199 | 
     | scan_clk__L8_I0     | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.253 | 
     | scan_clk__L9_I1     | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.428 |    0.305 | 
     | scan_clk__L10_I0    | A v -> Y ^  | CLKINVX6M  | 0.023 | 0.021 |   0.449 |    0.326 | 
     | M6/U1               | B ^ -> Y ^  | MX2X6M     | 0.040 | 0.071 |   0.520 |    0.397 | 
     | RX_CLK_scan__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.047 | 0.056 |   0.575 |    0.453 | 
     | RX_CLK_scan__L2_I0  | A ^ -> Y v  | CLKINVX40M | 0.035 | 0.038 |   0.613 |    0.491 | 
     | RX_CLK_scan__L3_I3  | A v -> Y ^  | CLKINVX24M | 0.026 | 0.027 |   0.641 |    0.518 | 
     | du/\Q_reg[1]        | CK ^ -> Q ^ | SDFFRQX2M  | 0.058 | 0.160 |   0.800 |    0.678 | 
     | du/enable_pulse_reg | SI ^        | SDFFRQX1M  | 0.058 | 0.000 |   0.801 |    0.678 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |            |       |       |  Time   |   Time   | 
     |---------------------+------------+------------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.123 | 
     | scan_clk__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.136 | 
     | scan_clk__L2_I1     | A v -> Y v | CLKBUFX20M | 0.023 | 0.049 |   0.062 |    0.185 | 
     | scan_clk__L3_I0     | A v -> Y v | CLKBUFX20M | 0.021 | 0.052 |   0.114 |    0.237 | 
     | scan_clk__L4_I0     | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.288 | 
     | scan_clk__L5_I0     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.340 | 
     | scan_clk__L6_I0     | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.393 | 
     | scan_clk__L7_I0     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.444 | 
     | scan_clk__L8_I0     | A v -> Y v | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.498 | 
     | scan_clk__L9_I1     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.428 |    0.550 | 
     | scan_clk__L10_I0    | A v -> Y ^ | CLKINVX6M  | 0.023 | 0.021 |   0.449 |    0.572 | 
     | M6/U1               | B ^ -> Y ^ | MX2X6M     | 0.040 | 0.071 |   0.520 |    0.643 | 
     | RX_CLK_scan__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.047 | 0.056 |   0.575 |    0.698 | 
     | RX_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.035 | 0.038 |   0.613 |    0.736 | 
     | RX_CLK_scan__L3_I3  | A v -> Y ^ | CLKINVX24M | 0.026 | 0.027 |   0.641 |    0.763 | 
     | du/enable_pulse_reg | CK ^       | SDFFRQX1M  | 0.026 | 0.002 |   0.642 |    0.765 | 
     +------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U4/dut0/F/\current_state_reg[2] /CK 
Endpoint:   U4/dut0/F/\current_state_reg[2] /SI (^) checked with  leading edge 
of 'RX_CLK'
Beginpoint: U4/dut0/F/\current_state_reg[1] /QN (^) triggered by  leading edge 
of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.069
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.031
  Arrival Time                  0.154
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |          |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+----------+-------+-------+---------+----------| 
     | U4/dut0/F/\current_state_reg[1] | CK ^         |          | 0.050 |       |   0.000 |   -0.123 | 
     | U4/dut0/F/\current_state_reg[1] | CK ^ -> QN ^ | SDFFRX1M | 0.101 | 0.154 |   0.154 |    0.031 | 
     | U4/dut0/F/\current_state_reg[2] | SI ^         | SDFFRX1M | 0.101 | 0.000 |   0.154 |    0.031 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |       |          |       |       |  Time   |   Time   | 
     |---------------------------------+-------+----------+-------+-------+---------+----------| 
     | U4/dut0/F/\current_state_reg[2] | CK ^  | SDFFRX1M | 0.050 |       |   0.000 |    0.123 | 
     +-----------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U4/dut0/S/\mem_reg[2] /CK 
Endpoint:   U4/dut0/S/\mem_reg[2] /SI (^) checked with  leading edge of 'RX_CLK'
Beginpoint: U4/dut0/S/\mem_reg[1] /Q  (^) triggered by  leading edge of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.161
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |             |          |       |       |  Time   |   Time   | 
     |-----------------------+-------------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\mem_reg[1] | CK ^        |          | 0.050 |       |   0.000 |   -0.125 | 
     | U4/dut0/S/\mem_reg[1] | CK ^ -> Q ^ | SDFFRX1M | 0.036 | 0.161 |   0.161 |    0.036 | 
     | U4/dut0/S/\mem_reg[2] | SI ^        | SDFFRX1M | 0.036 | 0.000 |   0.161 |    0.036 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Instance        |  Arc  |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |       |          |       |       |  Time   |   Time   | 
     |-----------------------+-------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\mem_reg[2] | CK ^  | SDFFRX1M | 0.050 |       |   0.000 |    0.125 | 
     +-------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0/\Address_reg_reg[3] /CK 
Endpoint:   U0/\Address_reg_reg[3] /SI (^) checked with  leading edge of 'dft_
clk'
Beginpoint: U0/\Address_reg_reg[2] /Q  (^) triggered by  leading edge of 'dft_
clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.639
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.675
  Arrival Time                  0.800
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.125 | 
     | scan_clk__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.112 | 
     | scan_clk__L2_I1        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.049 |   0.062 |   -0.063 | 
     | scan_clk__L3_I0        | A v -> Y v  | CLKBUFX20M | 0.021 | 0.052 |   0.114 |   -0.011 | 
     | scan_clk__L4_I0        | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.040 | 
     | scan_clk__L5_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.092 | 
     | scan_clk__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.145 | 
     | scan_clk__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.197 | 
     | scan_clk__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.251 | 
     | scan_clk__L9_I0        | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.268 | 
     | M3/U1                  | B ^ -> Y ^  | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.356 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.427 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v  | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.473 | 
     | REF_CLK_scan__L3_I3    | A v -> Y ^  | CLKINVX40M | 0.031 | 0.038 |   0.635 |    0.510 | 
     | U0/\Address_reg_reg[2] | CK ^ -> Q ^ | SDFFRQX1M  | 0.055 | 0.164 |   0.799 |    0.675 | 
     | U0/\Address_reg_reg[3] | SI ^        | SDFFRQX1M  | 0.055 | 0.000 |   0.800 |    0.675 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.125 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.138 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.023 | 0.049 |   0.062 |    0.187 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.021 | 0.052 |   0.114 |    0.239 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.290 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.342 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.395 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.447 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.501 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.518 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.606 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.677 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.723 | 
     | REF_CLK_scan__L3_I3    | A v -> Y ^ | CLKINVX40M | 0.031 | 0.038 |   0.635 |    0.760 | 
     | U0/\Address_reg_reg[3] | CK ^       | SDFFRQX1M  | 0.031 | 0.004 |   0.639 |    0.764 | 
     +---------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U0/\Address_reg_reg[2] /CK 
Endpoint:   U0/\Address_reg_reg[2] /SI (^) checked with  leading edge of 'dft_
clk'
Beginpoint: U0/\Address_reg_reg[1] /Q  (^) triggered by  leading edge of 'dft_
clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.639
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.675
  Arrival Time                  0.800
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.125 | 
     | scan_clk__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.112 | 
     | scan_clk__L2_I1        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.049 |   0.062 |   -0.063 | 
     | scan_clk__L3_I0        | A v -> Y v  | CLKBUFX20M | 0.021 | 0.052 |   0.114 |   -0.011 | 
     | scan_clk__L4_I0        | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.040 | 
     | scan_clk__L5_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.092 | 
     | scan_clk__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.145 | 
     | scan_clk__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.197 | 
     | scan_clk__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.251 | 
     | scan_clk__L9_I0        | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.268 | 
     | M3/U1                  | B ^ -> Y ^  | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.356 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.427 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v  | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.473 | 
     | REF_CLK_scan__L3_I3    | A v -> Y ^  | CLKINVX40M | 0.031 | 0.038 |   0.635 |    0.510 | 
     | U0/\Address_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX1M  | 0.055 | 0.164 |   0.800 |    0.675 | 
     | U0/\Address_reg_reg[2] | SI ^        | SDFFRQX1M  | 0.055 | 0.000 |   0.800 |    0.675 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.125 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.138 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.023 | 0.049 |   0.062 |    0.187 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.021 | 0.052 |   0.114 |    0.239 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.290 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.342 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.395 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.447 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.501 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.518 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.606 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.677 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.723 | 
     | REF_CLK_scan__L3_I3    | A v -> Y ^ | CLKINVX40M | 0.031 | 0.038 |   0.635 |    0.760 | 
     | U0/\Address_reg_reg[2] | CK ^       | SDFFRQX1M  | 0.031 | 0.004 |   0.639 |    0.764 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U8/U0/\mem_reg[6][4] /CK 
Endpoint:   U8/U0/\mem_reg[6][4] /SI (^) checked with  leading edge of 'dft_clk'
Beginpoint: U8/U0/\mem_reg[6][3] /Q  (^) triggered by  leading edge of 'dft_clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.659
+ Hold                         -0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.693
  Arrival Time                  0.818
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.125 | 
     | scan_clk__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.112 | 
     | scan_clk__L2_I1      | A v -> Y v  | CLKBUFX20M | 0.023 | 0.049 |   0.062 |   -0.063 | 
     | scan_clk__L3_I0      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.052 |   0.114 |   -0.011 | 
     | scan_clk__L4_I0      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.040 | 
     | scan_clk__L5_I0      | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.092 | 
     | scan_clk__L6_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.145 | 
     | scan_clk__L7_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.197 | 
     | scan_clk__L8_I0      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.251 | 
     | scan_clk__L9_I0      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.268 | 
     | M3/U1                | B ^ -> Y ^  | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.356 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.426 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v  | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.473 | 
     | REF_CLK_scan__L3_I3  | A v -> Y ^  | CLKINVX40M | 0.031 | 0.038 |   0.635 |    0.510 | 
     | U8/U0/\mem_reg[6][3] | CK ^ -> Q ^ | SDFFRQX1M  | 0.086 | 0.182 |   0.818 |    0.693 | 
     | U8/U0/\mem_reg[6][4] | SI ^        | SDFFRQX1M  | 0.086 | 0.000 |   0.818 |    0.693 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.125 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.138 | 
     | scan_clk__L2_I1      | A v -> Y v | CLKBUFX20M | 0.023 | 0.049 |   0.062 |    0.187 | 
     | scan_clk__L3_I0      | A v -> Y v | CLKBUFX20M | 0.021 | 0.052 |   0.114 |    0.239 | 
     | scan_clk__L4_I0      | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.290 | 
     | scan_clk__L5_I0      | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.342 | 
     | scan_clk__L6_I0      | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.395 | 
     | scan_clk__L7_I0      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.447 | 
     | scan_clk__L8_I0      | A v -> Y v | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.501 | 
     | scan_clk__L9_I0      | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.518 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.606 | 
     | REF_CLK_scan__L1_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.677 | 
     | REF_CLK_scan__L2_I0  | A ^ -> Y v | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.723 | 
     | REF_CLK_scan__L3_I0  | A v -> Y ^ | CLKINVX40M | 0.058 | 0.051 |   0.649 |    0.774 | 
     | U8/U0/\mem_reg[6][4] | CK ^       | SDFFRQX1M  | 0.067 | 0.010 |   0.659 |    0.784 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U8/D1/\Q_reg[0] /CK 
Endpoint:   U8/D1/\Q_reg[0] /SI  (^) checked with  leading edge of 'TX_CLK'
Beginpoint: U8/D1/\OUT_reg[3] /Q (^) triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.164
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |           |       |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+-------+---------+----------| 
     | U8/D1/\OUT_reg[3] | CK ^        |           | 0.050 |       |   0.000 |   -0.125 | 
     | U8/D1/\OUT_reg[3] | CK ^ -> Q ^ | SDFFRQX1M | 0.062 | 0.164 |   0.164 |    0.039 | 
     | U8/D1/\Q_reg[0]   | SI ^        | SDFFRQX2M | 0.062 | 0.000 |   0.164 |    0.039 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |    Instance     |  Arc  |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |       |           |       |       |  Time   |   Time   | 
     |-----------------+-------+-----------+-------+-------+---------+----------| 
     | U8/D1/\Q_reg[0] | CK ^  | SDFFRQX2M | 0.050 |       |   0.000 |    0.125 | 
     +--------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U4/dut0/S/\mem_reg[4] /CK 
Endpoint:   U4/dut0/S/\mem_reg[4] /SI (^) checked with  leading edge of 'RX_CLK'
Beginpoint: U4/dut0/S/\mem_reg[3] /Q  (^) triggered by  leading edge of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.162
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |             |          |       |       |  Time   |   Time   | 
     |-----------------------+-------------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\mem_reg[3] | CK ^        |          | 0.050 |       |   0.000 |   -0.126 | 
     | U4/dut0/S/\mem_reg[3] | CK ^ -> Q ^ | SDFFRX1M | 0.037 | 0.162 |   0.162 |    0.036 | 
     | U4/dut0/S/\mem_reg[4] | SI ^        | SDFFRX1M | 0.037 | 0.000 |   0.162 |    0.036 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Instance        |  Arc  |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |       |          |       |       |  Time   |   Time   | 
     |-----------------------+-------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\mem_reg[4] | CK ^  | SDFFRX1M | 0.050 |       |   0.000 |    0.126 | 
     +-------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U4/dut0/S/\mem_reg[7] /CK 
Endpoint:   U4/dut0/S/\mem_reg[7] /SI (^) checked with  leading edge of 'RX_CLK'
Beginpoint: U4/dut0/S/\mem_reg[6] /Q  (^) triggered by  leading edge of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.162
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |             |          |       |       |  Time   |   Time   | 
     |-----------------------+-------------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\mem_reg[6] | CK ^        |          | 0.050 |       |   0.000 |   -0.126 | 
     | U4/dut0/S/\mem_reg[6] | CK ^ -> Q ^ | SDFFRX1M | 0.037 | 0.162 |   0.162 |    0.036 | 
     | U4/dut0/S/\mem_reg[7] | SI ^        | SDFFRX1M | 0.037 | 0.000 |   0.162 |    0.036 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Instance        |  Arc  |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |       |          |       |       |  Time   |   Time   | 
     |-----------------------+-------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\mem_reg[7] | CK ^  | SDFFRX1M | 0.050 |       |   0.000 |    0.126 | 
     +-------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0/\ALU_OUT_reg_reg[14] /CK 
Endpoint:   U0/\ALU_OUT_reg_reg[14] /SI (^) checked with  leading edge of 'dft_
clk'
Beginpoint: U0/\ALU_OUT_reg_reg[13] /Q  (^) triggered by  leading edge of 'dft_
clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.652
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.688
  Arrival Time                  0.814
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.126 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.113 | 
     | scan_clk__L2_I1         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.049 |   0.062 |   -0.064 | 
     | scan_clk__L3_I0         | A v -> Y v  | CLKBUFX20M | 0.021 | 0.052 |   0.114 |   -0.012 | 
     | scan_clk__L4_I0         | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.039 | 
     | scan_clk__L5_I0         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.091 | 
     | scan_clk__L6_I0         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.144 | 
     | scan_clk__L7_I0         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.195 | 
     | scan_clk__L8_I0         | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.249 | 
     | scan_clk__L9_I0         | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.267 | 
     | M3/U1                   | B ^ -> Y ^  | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.355 | 
     | REF_CLK_scan__L1_I0     | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.425 | 
     | REF_CLK_scan__L2_I0     | A ^ -> Y v  | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.471 | 
     | REF_CLK_scan__L3_I0     | A v -> Y ^  | CLKINVX40M | 0.058 | 0.051 |   0.649 |    0.523 | 
     | U0/\ALU_OUT_reg_reg[13] | CK ^ -> Q ^ | SDFFRQX1M  | 0.053 | 0.165 |   0.814 |    0.688 | 
     | U0/\ALU_OUT_reg_reg[14] | SI ^        | SDFFRQX1M  | 0.053 | 0.000 |   0.814 |    0.688 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.126 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.139 | 
     | scan_clk__L2_I1         | A v -> Y v | CLKBUFX20M | 0.023 | 0.049 |   0.062 |    0.188 | 
     | scan_clk__L3_I0         | A v -> Y v | CLKBUFX20M | 0.021 | 0.052 |   0.114 |    0.240 | 
     | scan_clk__L4_I0         | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.291 | 
     | scan_clk__L5_I0         | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.343 | 
     | scan_clk__L6_I0         | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.396 | 
     | scan_clk__L7_I0         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.448 | 
     | scan_clk__L8_I0         | A v -> Y v | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.502 | 
     | scan_clk__L9_I0         | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.519 | 
     | M3/U1                   | B ^ -> Y ^ | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.607 | 
     | REF_CLK_scan__L1_I0     | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.678 | 
     | REF_CLK_scan__L2_I0     | A ^ -> Y v | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.724 | 
     | REF_CLK_scan__L3_I0     | A v -> Y ^ | CLKINVX40M | 0.058 | 0.051 |   0.649 |    0.775 | 
     | U0/\ALU_OUT_reg_reg[14] | CK ^       | SDFFRQX1M  | 0.058 | 0.003 |   0.652 |    0.779 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0/\current_state_reg[0] /CK 
Endpoint:   U0/\current_state_reg[0] /SI (^) checked with  leading edge of 'dft_
clk'
Beginpoint: U0/\Address_reg_reg[3] /Q    (^) triggered by  leading edge of 'dft_
clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.638
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.678
  Arrival Time                  0.804
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.126 | 
     | scan_clk__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.114 | 
     | scan_clk__L2_I1          | A v -> Y v  | CLKBUFX20M | 0.023 | 0.049 |   0.062 |   -0.064 | 
     | scan_clk__L3_I0          | A v -> Y v  | CLKBUFX20M | 0.021 | 0.052 |   0.114 |   -0.012 | 
     | scan_clk__L4_I0          | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.038 | 
     | scan_clk__L5_I0          | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.091 | 
     | scan_clk__L6_I0          | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.143 | 
     | scan_clk__L7_I0          | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.195 | 
     | scan_clk__L8_I0          | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.249 | 
     | scan_clk__L9_I0          | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.266 | 
     | M3/U1                    | B ^ -> Y ^  | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.355 | 
     | REF_CLK_scan__L1_I0      | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.425 | 
     | REF_CLK_scan__L2_I0      | A ^ -> Y v  | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.471 | 
     | REF_CLK_scan__L3_I3      | A v -> Y ^  | CLKINVX40M | 0.031 | 0.038 |   0.635 |    0.509 | 
     | U0/\Address_reg_reg[3]   | CK ^ -> Q ^ | SDFFRQX1M  | 0.062 | 0.169 |   0.804 |    0.678 | 
     | U0/\current_state_reg[0] | SI ^        | SDFFRQX4M  | 0.062 | 0.000 |   0.804 |    0.678 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.126 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.139 | 
     | scan_clk__L2_I1          | A v -> Y v | CLKBUFX20M | 0.023 | 0.049 |   0.062 |    0.189 | 
     | scan_clk__L3_I0          | A v -> Y v | CLKBUFX20M | 0.021 | 0.052 |   0.114 |    0.241 | 
     | scan_clk__L4_I0          | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.291 | 
     | scan_clk__L5_I0          | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.344 | 
     | scan_clk__L6_I0          | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.396 | 
     | scan_clk__L7_I0          | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.448 | 
     | scan_clk__L8_I0          | A v -> Y v | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.502 | 
     | scan_clk__L9_I0          | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.519 | 
     | M3/U1                    | B ^ -> Y ^ | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.607 | 
     | REF_CLK_scan__L1_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.678 | 
     | REF_CLK_scan__L2_I0      | A ^ -> Y v | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.724 | 
     | REF_CLK_scan__L3_I3      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.038 |   0.635 |    0.762 | 
     | U0/\current_state_reg[0] | CK ^       | SDFFRQX4M  | 0.031 | 0.003 |   0.638 |    0.765 | 
     +-----------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U8/D1/\OUT_reg[3] /CK 
Endpoint:   U8/D1/\OUT_reg[3] /D (^) checked with  leading edge of 'TX_CLK'
Beginpoint: U8/D1/\Q_reg[3] /Q   (^) triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.621
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.661
  Arrival Time                  0.788
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |            |       |       |  Time   |   Time   | 
     |--------------------+-------------+------------+-------+-------+---------+----------| 
     |                    | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.127 | 
     | UART_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.115 | 
     | UART_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.012 | 0.013 |   0.025 |   -0.102 | 
     | M4/U1              | A ^ -> Y ^  | MX2X6M     | 0.048 | 0.075 |   0.100 |   -0.027 | 
     | U10/div_clk_reg    | CK ^ -> Q ^ | SDFFSRX1M  | 0.050 | 0.230 |   0.330 |    0.203 | 
     | U10/U75            | B ^ -> Y ^  | MX2XLM     | 0.067 | 0.096 |   0.426 |    0.299 | 
     | M5/U1              | A ^ -> Y ^  | MX2X6M     | 0.039 | 0.078 |   0.505 |    0.378 | 
     | TX_CLK_scan__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.040 | 0.052 |   0.556 |    0.429 | 
     | TX_CLK_scan__L2_I0 | A ^ -> Y v  | CLKINVX32M | 0.031 | 0.034 |   0.590 |    0.463 | 
     | TX_CLK_scan__L3_I1 | A v -> Y ^  | CLKINVX32M | 0.027 | 0.027 |   0.617 |    0.490 | 
     | U8/D1/\Q_reg[3]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.076 | 0.171 |   0.788 |    0.661 | 
     | U8/D1/\OUT_reg[3]  | D ^         | SDFFRQX1M  | 0.076 | 0.000 |   0.788 |    0.661 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.127 | 
     | UART_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.139 | 
     | UART_CLK__L2_I0      | A v -> Y ^ | CLKINVX8M  | 0.012 | 0.013 |   0.025 |    0.152 | 
     | M4/U1                | A ^ -> Y ^ | MX2X6M     | 0.048 | 0.075 |   0.100 |    0.227 | 
     | UART_CLK_scan__L1_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.028 | 0.057 |   0.157 |    0.284 | 
     | UART_CLK_scan__L2_I0 | A ^ -> Y ^ | CLKBUFX24M | 0.018 | 0.046 |   0.203 |    0.330 | 
     | UART_CLK_scan__L3_I0 | A ^ -> Y ^ | CLKBUFX12M | 0.021 | 0.043 |   0.246 |    0.373 | 
     | UART_CLK_scan__L4_I0 | A ^ -> Y ^ | CLKBUFX12M | 0.046 | 0.061 |   0.307 |    0.434 | 
     | UART_CLK_scan__L5_I0 | A ^ -> Y v | CLKINVX32M | 0.021 | 0.023 |   0.330 |    0.457 | 
     | UART_CLK_scan__L6_I0 | A v -> Y ^ | CLKINVX24M | 0.011 | 0.014 |   0.344 |    0.471 | 
     | U10/U75              | A ^ -> Y ^ | MX2XLM     | 0.067 | 0.084 |   0.428 |    0.555 | 
     | M5/U1                | A ^ -> Y ^ | MX2X6M     | 0.039 | 0.078 |   0.507 |    0.633 | 
     | TX_CLK_scan__L1_I0   | A ^ -> Y ^ | BUFX16M    | 0.040 | 0.052 |   0.558 |    0.685 | 
     | TX_CLK_scan__L2_I0   | A ^ -> Y v | CLKINVX32M | 0.031 | 0.034 |   0.592 |    0.719 | 
     | TX_CLK_scan__L3_I1   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.027 |   0.619 |    0.746 | 
     | U8/D1/\OUT_reg[3]    | CK ^       | SDFFRQX1M  | 0.050 | 0.002 |   0.621 |    0.748 | 
     +-------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U4/dut0/S/\mem_reg[3] /CK 
Endpoint:   U4/dut0/S/\mem_reg[3] /SI (^) checked with  leading edge of 'RX_CLK'
Beginpoint: U4/dut0/S/\mem_reg[2] /Q  (^) triggered by  leading edge of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  0.163
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |             |          |       |       |  Time   |   Time   | 
     |-----------------------+-------------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\mem_reg[2] | CK ^        |          | 0.050 |       |   0.000 |   -0.127 | 
     | U4/dut0/S/\mem_reg[2] | CK ^ -> Q ^ | SDFFRX1M | 0.039 | 0.163 |   0.163 |    0.036 | 
     | U4/dut0/S/\mem_reg[3] | SI ^        | SDFFRX1M | 0.039 | 0.000 |   0.163 |    0.036 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                 0.000
     = Beginpoint Arrival Time       0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Instance        |  Arc  |   Cell   |  Slew | Delay | Arrival | Required | 
     |                       |       |          |       |       |  Time   |   Time   | 
     |-----------------------+-------+----------+-------+-------+---------+----------| 
     | U4/dut0/S/\mem_reg[3] | CK ^  | SDFFRX1M | 0.050 |       |   0.000 |    0.127 | 
     +-------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U1/\Reg_File_reg[3][5] /CK 
Endpoint:   U1/\Reg_File_reg[3][5] /SI (^) checked with  leading edge of 'dft_
clk'
Beginpoint: U1/\Reg_File_reg[3][4] /Q  (^) triggered by  leading edge of 'dft_
clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.655
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.706
  Arrival Time                  0.834
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.128 | 
     | scan_clk__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.115 | 
     | scan_clk__L2_I1        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.049 |   0.062 |   -0.066 | 
     | scan_clk__L3_I0        | A v -> Y v  | CLKBUFX20M | 0.021 | 0.052 |   0.114 |   -0.014 | 
     | scan_clk__L4_I0        | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.037 | 
     | scan_clk__L5_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.089 | 
     | scan_clk__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.142 | 
     | scan_clk__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.194 | 
     | scan_clk__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.248 | 
     | scan_clk__L9_I0        | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.265 | 
     | M3/U1                  | B ^ -> Y ^  | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.353 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.424 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v  | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.470 | 
     | REF_CLK_scan__L3_I1    | A v -> Y ^  | CLKINVX40M | 0.053 | 0.045 |   0.642 |    0.514 | 
     | U1/\Reg_File_reg[3][4] | CK ^ -> Q ^ | SDFFRQX4M  | 0.088 | 0.191 |   0.833 |    0.705 | 
     | U1/\Reg_File_reg[3][5] | SI ^        | SDFFSQX4M  | 0.088 | 0.001 |   0.834 |    0.706 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.128 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.141 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.023 | 0.049 |   0.062 |    0.190 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.021 | 0.052 |   0.114 |    0.242 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.293 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.345 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.398 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.450 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.504 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.521 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.609 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.680 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.726 | 
     | REF_CLK_scan__L3_I0    | A v -> Y ^ | CLKINVX40M | 0.058 | 0.051 |   0.649 |    0.777 | 
     | U1/\Reg_File_reg[3][5] | CK ^       | SDFFSQX4M  | 0.059 | 0.006 |   0.655 |    0.783 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0/\ALU_OUT_reg_reg[2] /CK 
Endpoint:   U0/\ALU_OUT_reg_reg[2] /SI (^) checked with  leading edge of 'dft_
clk'
Beginpoint: U0/\ALU_OUT_reg_reg[1] /Q  (^) triggered by  leading edge of 'dft_
clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.655
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.690
  Arrival Time                  0.819
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.129 | 
     | scan_clk__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.116 | 
     | scan_clk__L2_I1        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.049 |   0.062 |   -0.067 | 
     | scan_clk__L3_I0        | A v -> Y v  | CLKBUFX20M | 0.021 | 0.052 |   0.114 |   -0.015 | 
     | scan_clk__L4_I0        | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.036 | 
     | scan_clk__L5_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.088 | 
     | scan_clk__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.141 | 
     | scan_clk__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.193 | 
     | scan_clk__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.247 | 
     | scan_clk__L9_I0        | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.264 | 
     | M3/U1                  | B ^ -> Y ^  | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.352 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.423 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v  | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.469 | 
     | REF_CLK_scan__L3_I0    | A v -> Y ^  | CLKINVX40M | 0.058 | 0.051 |   0.649 |    0.520 | 
     | U0/\ALU_OUT_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX1M  | 0.057 | 0.170 |   0.819 |    0.690 | 
     | U0/\ALU_OUT_reg_reg[2] | SI ^        | SDFFRQX1M  | 0.057 | 0.000 |   0.819 |    0.690 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.129 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.142 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.023 | 0.049 |   0.062 |    0.191 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.021 | 0.052 |   0.114 |    0.243 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.294 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.346 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.399 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.451 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.505 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.522 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.610 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.680 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.726 | 
     | REF_CLK_scan__L3_I0    | A v -> Y ^ | CLKINVX40M | 0.058 | 0.051 |   0.649 |    0.778 | 
     | U0/\ALU_OUT_reg_reg[2] | CK ^       | SDFFRQX1M  | 0.058 | 0.005 |   0.655 |    0.783 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0/\ALU_OUT_reg_reg[7] /CK 
Endpoint:   U0/\ALU_OUT_reg_reg[7] /SI (^) checked with  leading edge of 'dft_
clk'
Beginpoint: U0/\ALU_OUT_reg_reg[6] /Q  (^) triggered by  leading edge of 'dft_
clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.653
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.689
  Arrival Time                  0.818
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.129 | 
     | scan_clk__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.117 | 
     | scan_clk__L2_I1        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.049 |   0.062 |   -0.067 | 
     | scan_clk__L3_I0        | A v -> Y v  | CLKBUFX20M | 0.021 | 0.052 |   0.114 |   -0.015 | 
     | scan_clk__L4_I0        | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.036 | 
     | scan_clk__L5_I0        | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.088 | 
     | scan_clk__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.141 | 
     | scan_clk__L7_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.192 | 
     | scan_clk__L8_I0        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.246 | 
     | scan_clk__L9_I0        | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.264 | 
     | M3/U1                  | B ^ -> Y ^  | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.352 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.422 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v  | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.468 | 
     | REF_CLK_scan__L3_I0    | A v -> Y ^  | CLKINVX40M | 0.058 | 0.051 |   0.649 |    0.520 | 
     | U0/\ALU_OUT_reg_reg[6] | CK ^ -> Q ^ | SDFFRQX1M  | 0.054 | 0.169 |   0.818 |    0.689 | 
     | U0/\ALU_OUT_reg_reg[7] | SI ^        | SDFFRQX1M  | 0.054 | 0.000 |   0.818 |    0.689 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.129 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.142 | 
     | scan_clk__L2_I1        | A v -> Y v | CLKBUFX20M | 0.023 | 0.049 |   0.062 |    0.191 | 
     | scan_clk__L3_I0        | A v -> Y v | CLKBUFX20M | 0.021 | 0.052 |   0.114 |    0.243 | 
     | scan_clk__L4_I0        | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.294 | 
     | scan_clk__L5_I0        | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.346 | 
     | scan_clk__L6_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.399 | 
     | scan_clk__L7_I0        | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.451 | 
     | scan_clk__L8_I0        | A v -> Y v | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.505 | 
     | scan_clk__L9_I0        | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.522 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.610 | 
     | REF_CLK_scan__L1_I0    | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.681 | 
     | REF_CLK_scan__L2_I0    | A ^ -> Y v | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.727 | 
     | REF_CLK_scan__L3_I0    | A v -> Y ^ | CLKINVX40M | 0.058 | 0.051 |   0.649 |    0.778 | 
     | U0/\ALU_OUT_reg_reg[7] | CK ^       | SDFFRQX1M  | 0.058 | 0.004 |   0.653 |    0.783 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0/\ALU_OUT_reg_reg[11] /CK 
Endpoint:   U0/\ALU_OUT_reg_reg[11] /SI (^) checked with  leading edge of 'dft_
clk'
Beginpoint: U0/\ALU_OUT_reg_reg[10] /Q  (^) triggered by  leading edge of 'dft_
clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.653
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.688
  Arrival Time                  0.818
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.130 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.117 | 
     | scan_clk__L2_I1         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.049 |   0.062 |   -0.068 | 
     | scan_clk__L3_I0         | A v -> Y v  | CLKBUFX20M | 0.021 | 0.052 |   0.114 |   -0.016 | 
     | scan_clk__L4_I0         | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.035 | 
     | scan_clk__L5_I0         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.087 | 
     | scan_clk__L6_I0         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.140 | 
     | scan_clk__L7_I0         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.192 | 
     | scan_clk__L8_I0         | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.246 | 
     | scan_clk__L9_I0         | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.263 | 
     | M3/U1                   | B ^ -> Y ^  | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.351 | 
     | REF_CLK_scan__L1_I0     | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.422 | 
     | REF_CLK_scan__L2_I0     | A ^ -> Y v  | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.468 | 
     | REF_CLK_scan__L3_I0     | A v -> Y ^  | CLKINVX40M | 0.058 | 0.051 |   0.649 |    0.519 | 
     | U0/\ALU_OUT_reg_reg[10] | CK ^ -> Q ^ | SDFFRQX1M  | 0.059 | 0.169 |   0.818 |    0.688 | 
     | U0/\ALU_OUT_reg_reg[11] | SI ^        | SDFFRQX1M  | 0.059 | 0.000 |   0.818 |    0.688 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.130 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.143 | 
     | scan_clk__L2_I1         | A v -> Y v | CLKBUFX20M | 0.023 | 0.049 |   0.062 |    0.192 | 
     | scan_clk__L3_I0         | A v -> Y v | CLKBUFX20M | 0.021 | 0.052 |   0.114 |    0.244 | 
     | scan_clk__L4_I0         | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.295 | 
     | scan_clk__L5_I0         | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.347 | 
     | scan_clk__L6_I0         | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.400 | 
     | scan_clk__L7_I0         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.452 | 
     | scan_clk__L8_I0         | A v -> Y v | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.506 | 
     | scan_clk__L9_I0         | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.523 | 
     | M3/U1                   | B ^ -> Y ^ | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.611 | 
     | REF_CLK_scan__L1_I0     | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.682 | 
     | REF_CLK_scan__L2_I0     | A ^ -> Y v | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.728 | 
     | REF_CLK_scan__L3_I0     | A v -> Y ^ | CLKINVX40M | 0.058 | 0.051 |   0.649 |    0.779 | 
     | U0/\ALU_OUT_reg_reg[11] | CK ^       | SDFFRQX1M  | 0.058 | 0.004 |   0.653 |    0.783 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U4/dut0/S/\counter_reg[0] /CK 
Endpoint:   U4/dut0/S/\counter_reg[0] /D  (^) checked with  leading edge of 'RX_
CLK'
Beginpoint: U4/dut0/S/\counter_reg[0] /QN (v) triggered by  leading edge of 'RX_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.617
+ Hold                         -0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.662
  Arrival Time                  0.792
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |        Cell        |  Slew | Delay | Arrival | Required | 
     |                           |              |                    |       |       |  Time   |   Time   | 
     |---------------------------+--------------+--------------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^   |                    | 0.000 |       |   0.000 |   -0.131 | 
     | UART_CLK__L1_I0           | A ^ -> Y v   | CLKINVX40M         | 0.007 | 0.012 |   0.012 |   -0.119 | 
     | UART_CLK__L2_I0           | A v -> Y ^   | CLKINVX8M          | 0.012 | 0.013 |   0.025 |   -0.106 | 
     | M4/U1                     | A ^ -> Y ^   | MX2X6M             | 0.048 | 0.075 |   0.100 |   -0.030 | 
     | U10/div_clk_reg           | CK ^ -> Q ^  | SDFFSRX1M          | 0.050 | 0.230 |   0.330 |    0.200 | 
     | U10/U75                   | B ^ -> Y ^   | MX2XLM             | 0.067 | 0.096 |   0.426 |    0.296 | 
     | M5/U1                     | A ^ -> Y ^   | MX2X6M             | 0.039 | 0.078 |   0.505 |    0.374 | 
     | TX_CLK_scan__L1_I0        | A ^ -> Y ^   | BUFX16M            | 0.040 | 0.052 |   0.556 |    0.426 | 
     | TX_CLK_scan__L2_I0        | A ^ -> Y v   | CLKINVX32M         | 0.031 | 0.034 |   0.590 |    0.459 | 
     | TX_CLK_scan__L3_I0        | A v -> Y ^   | CLKINVX32M         | 0.027 | 0.025 |   0.615 |    0.484 | 
     | U4                        | TX_CLK ^     | UART_width8_test_1 |       |       |   0.615 |    0.484 | 
     | U4/dut0/S/\counter_reg[0] | CK ^ -> QN v | SDFFRX2M           | 0.055 | 0.121 |   0.736 |    0.605 | 
     | U4/dut0/S/U58             | A0 v -> Y ^  | OAI22X1M           | 0.071 | 0.057 |   0.792 |    0.662 | 
     | U4/dut0/S/\counter_reg[0] | D ^          | SDFFRX2M           | 0.071 | 0.000 |   0.792 |    0.662 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |        Cell        |  Slew | Delay | Arrival | Required | 
     |                           |            |                    |       |       |  Time   |   Time   | 
     |---------------------------+------------+--------------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^ |                    | 0.000 |       |   0.000 |    0.131 | 
     | UART_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M         | 0.007 | 0.012 |   0.012 |    0.143 | 
     | UART_CLK__L2_I0           | A v -> Y ^ | CLKINVX8M          | 0.012 | 0.013 |   0.025 |    0.156 | 
     | M4/U1                     | A ^ -> Y ^ | MX2X6M             | 0.048 | 0.075 |   0.100 |    0.231 | 
     | UART_CLK_scan__L1_I0      | A ^ -> Y ^ | CLKBUFX24M         | 0.028 | 0.057 |   0.157 |    0.288 | 
     | UART_CLK_scan__L2_I0      | A ^ -> Y ^ | CLKBUFX24M         | 0.018 | 0.046 |   0.203 |    0.334 | 
     | UART_CLK_scan__L3_I0      | A ^ -> Y ^ | CLKBUFX12M         | 0.021 | 0.043 |   0.246 |    0.377 | 
     | UART_CLK_scan__L4_I0      | A ^ -> Y ^ | CLKBUFX12M         | 0.046 | 0.061 |   0.307 |    0.438 | 
     | UART_CLK_scan__L5_I0      | A ^ -> Y v | CLKINVX32M         | 0.021 | 0.023 |   0.330 |    0.460 | 
     | UART_CLK_scan__L6_I0      | A v -> Y ^ | CLKINVX24M         | 0.011 | 0.014 |   0.344 |    0.474 | 
     | U10/U75                   | A ^ -> Y ^ | MX2XLM             | 0.067 | 0.084 |   0.428 |    0.559 | 
     | M5/U1                     | A ^ -> Y ^ | MX2X6M             | 0.039 | 0.078 |   0.507 |    0.637 | 
     | TX_CLK_scan__L1_I0        | A ^ -> Y ^ | BUFX16M            | 0.040 | 0.052 |   0.558 |    0.689 | 
     | TX_CLK_scan__L2_I0        | A ^ -> Y v | CLKINVX32M         | 0.031 | 0.034 |   0.592 |    0.722 | 
     | TX_CLK_scan__L3_I0        | A v -> Y ^ | CLKINVX32M         | 0.027 | 0.025 |   0.617 |    0.747 | 
     | U4                        | TX_CLK ^   | UART_width8_test_1 |       |       |   0.617 |    0.747 | 
     | U4/dut0/S/\counter_reg[0] | CK ^       | SDFFRX2M           | 0.050 | 0.000 |   0.617 |    0.747 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0/\ALU_OUT_reg_reg[15] /CK 
Endpoint:   U0/\ALU_OUT_reg_reg[15] /SI (^) checked with  leading edge of 'dft_
clk'
Beginpoint: U0/\ALU_OUT_reg_reg[14] /Q  (^) triggered by  leading edge of 'dft_
clk'
Path Groups:  {reg2reg}
Analysis View: hold_analysis_view2
Other End Arrival Time          0.652
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.688
  Arrival Time                  0.818
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.131 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.118 | 
     | scan_clk__L2_I1         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.049 |   0.062 |   -0.068 | 
     | scan_clk__L3_I0         | A v -> Y v  | CLKBUFX20M | 0.021 | 0.052 |   0.114 |   -0.016 | 
     | scan_clk__L4_I0         | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.034 | 
     | scan_clk__L5_I0         | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.087 | 
     | scan_clk__L6_I0         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.139 | 
     | scan_clk__L7_I0         | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.191 | 
     | scan_clk__L8_I0         | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.245 | 
     | scan_clk__L9_I0         | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.262 | 
     | M3/U1                   | B ^ -> Y ^  | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.350 | 
     | REF_CLK_scan__L1_I0     | A ^ -> Y ^  | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.421 | 
     | REF_CLK_scan__L2_I0     | A ^ -> Y v  | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.467 | 
     | REF_CLK_scan__L3_I0     | A v -> Y ^  | CLKINVX40M | 0.058 | 0.051 |   0.649 |    0.518 | 
     | U0/\ALU_OUT_reg_reg[14] | CK ^ -> Q ^ | SDFFRQX1M  | 0.057 | 0.169 |   0.818 |    0.688 | 
     | U0/\ALU_OUT_reg_reg[15] | SI ^        | SDFFRQX1M  | 0.057 | 0.000 |   0.818 |    0.688 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.131 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.143 | 
     | scan_clk__L2_I1         | A v -> Y v | CLKBUFX20M | 0.023 | 0.049 |   0.062 |    0.193 | 
     | scan_clk__L3_I0         | A v -> Y v | CLKBUFX20M | 0.021 | 0.052 |   0.114 |    0.245 | 
     | scan_clk__L4_I0         | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.165 |    0.295 | 
     | scan_clk__L5_I0         | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.217 |    0.348 | 
     | scan_clk__L6_I0         | A v -> Y v | CLKBUFX20M | 0.022 | 0.053 |   0.270 |    0.400 | 
     | scan_clk__L7_I0         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.322 |    0.452 | 
     | scan_clk__L8_I0         | A v -> Y v | CLKBUFX20M | 0.024 | 0.054 |   0.376 |    0.506 | 
     | scan_clk__L9_I0         | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.393 |    0.523 | 
     | M3/U1                   | B ^ -> Y ^ | MX2X6M     | 0.069 | 0.088 |   0.481 |    0.612 | 
     | REF_CLK_scan__L1_I0     | A ^ -> Y ^ | CLKBUFX24M | 0.038 | 0.071 |   0.552 |    0.682 | 
     | REF_CLK_scan__L2_I0     | A ^ -> Y v | CLKINVX40M | 0.061 | 0.046 |   0.598 |    0.728 | 
     | REF_CLK_scan__L3_I0     | A v -> Y ^ | CLKINVX40M | 0.058 | 0.051 |   0.649 |    0.780 | 
     | U0/\ALU_OUT_reg_reg[15] | CK ^       | SDFFRQX1M  | 0.058 | 0.003 |   0.652 |    0.783 | 
     +----------------------------------------------------------------------------------------+ 

