#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jul 11 15:55:45 2019
# Process ID: 13908
# Current directory: E:/Desktop/spartan_cam
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1532 E:\Desktop\spartan_cam\spartan_cam.xpr
# Log file: E:/Desktop/spartan_cam/vivado.log
# Journal file: E:/Desktop/spartan_cam\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Desktop/spartan_cam/spartan_cam.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/dell/Desktop/xilinx/span7/color_1/Demo_project-master/mipi_camera_prj/spartan_cam' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'E:/../../color/Digital-Design-Lab-master/Chapter_16/Ball_Tracking/IP_Catalog', nor could it be found using path 'C:/Users/dell/Desktop/xilinx/span7/color/Digital-Design-Lab-master/Chapter_16/Ball_Tracking/IP_Catalog'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/spartan_cam/ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Desktop/spartan_cam/color/Digital-Design-Lab-master/Chapter_16/Ball_Tracking/IP_Catalog'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 851.340 ; gain = 170.930
update_compile_order -fileset sources_1
open_bd_design {E:/Desktop/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- trenz.biz:user:csi2_d_phy_rx:1.0 - csi2_d_phy_rx_0
Adding cell -- trenz.biz:user:csi_to_axis:1.0 - csi_to_axis_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_200M
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi_0
Adding cell -- xilinx.com:module_ref:bayer2rgb:1.0 - bayer2rgb_0
Adding cell -- xilinx.com:module_ref:colorDetect:1.0 - colorDetect_0
Adding cell -- xilinx.com:module_ref:rgb2hsv_top:1.0 - rgb2hsv_top_0
Adding cell -- xilinx.com:module_ref:csi2dvp:1.0 - csi2dvp_0
Adding cell -- xilinx.com:module_ref:dilate:1.0 - dilate_0
Adding cell -- xilinx.com:module_ref:erode:1.0 - erode_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /rst_clk_wiz_0_200M/ext_reset_in(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /rgb2hsv_top_0/pclk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /colorDetect_0/PClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /dilate_0/PCLK(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /erode_0/PCLK(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <system> from BD file <E:/Desktop/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 888.000 ; gain = 35.637
set_property location {7 2252 124} [get_bd_cells rgb2dvi_0]
regenerate_bd_layout
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
regenerate_bd_layout
save_bd_design
Wrote  : <E:/Desktop/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 11 16:02:19 2019] Launched impl_1...
Run output will be captured here: E:/Desktop/spartan_cam/spartan_cam.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 781 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/dell/Desktop/xilinx/span7/color_1/Demo_project-master/mipi_camera_prj/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0.edf but preserved for implementation. [c:/Users/dell/Desktop/xilinx/span7/color_1/Demo_project-master/mipi_camera_prj/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0.edf:296]
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1643.105 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1643.105 ; gain = 0.000
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: E:/Desktop/spartan_cam/spartan_cam.sdk/spartan_cam/Release/spartan_cam.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 338 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 240 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRLC16E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1686.855 ; gain = 769.324
open_report: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1724.473 ; gain = 32.035
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-249] Generated clock system_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_out1_system_clk_wiz_1_0.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1876.184 ; gain = 13.520
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 11 17:30:16 2019...
