// Seed: 1351357636
module module_0 (
    input  wor  id_0,
    input  wire id_1,
    input  wire id_2,
    output wand id_3
);
  wire id_5;
  assign module_1.type_2 = 0;
  wire id_6;
endmodule
module module_1 (
    output wor id_0,
    input logic id_1,
    input wor id_2,
    output tri0 id_3,
    output uwire id_4,
    output supply1 id_5,
    output wire id_6,
    input supply0 id_7,
    input supply0 id_8,
    output supply1 id_9
);
  assign id_3 = id_8;
  supply1 id_11;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_7,
      id_9
  );
  wire id_12;
  logic id_13, id_14;
  always @(posedge 1 / 1'd0) begin : LABEL_0
    id_13 <= 1;
    id_14 = id_1;
    id_11 = 1'b0 == 1;
  end
endmodule
