library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity TestDisarm is 
port (KEY: in std_logic_vector(3 downto 0);
		SW: in std_logic_vector(2 downto 1);
		HEX0, HEX1, HEX2: out std_logic_vector(6 downto 0);
		LEDG : out  std_logic_vector(7 downto 0)); 
end TestDisarm;

architecture behaviour of TestDisarm is

component DisarmSystem is 
port (clock : in std_logic;
		w : in std_logic_vector (1 downto 0);
		disarm : out std_logic;
		sseg0, sseg1, sseg2: out std_logic_vector(6 downto 0)); 
end component; 
begin

	obj1: DisarmSystem
	port map(
		sseg0 => HEX2,
		sseg1 => HEX1,
		sseg2 => HEX0,
		disarm => LEDG(0),
		clock => KEY(0),
		w => SW(2 downto 1)
		);
end behaviour;
