
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version O-2018.06-SP1 for linux64 - Jul 19, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ICer/.synopsys_dv_prefs.tcl
###############SETUP##############
# make the tool use more cores in its operation for fast operation
set_host_options -max_cores 6  
1
# Appending the path including all the libraries that i might use
# We can append anything on this search paths as rtl files or the outputs files that may be used in the other parts of the flow 
# So just we can call it by name anytime we want to use it in our script without calling its path
lappend search_path "/home/ICer/Downloads/Lib/synopsys/models"
. /home/synopsys/syn/O-2018.06-SP1/libraries/syn /home/synopsys/syn/O-2018.06-SP1/minpower/syn /home/synopsys/syn/O-2018.06-SP1/dw/syn_ver /home/synopsys/syn/O-2018.06-SP1/dw/sim_ver /home/ICer/Downloads/Lib/synopsys/models
lappend search_path "/home/ICer/Downloads/Lib/synopsys/models/clock_gating"
. /home/synopsys/syn/O-2018.06-SP1/libraries/syn /home/synopsys/syn/O-2018.06-SP1/minpower/syn /home/synopsys/syn/O-2018.06-SP1/dw/syn_ver /home/synopsys/syn/O-2018.06-SP1/dw/sim_ver /home/ICer/Downloads/Lib/synopsys/models /home/ICer/Downloads/Lib/synopsys/models/clock_gating
# Worst Case library for setup (SS)
set worst_case "saed90nm_max.db"
saed90nm_max.db
# Worst Case libray for Hold (FF)
set best_case "saed90nm_min.db"
saed90nm_min.db
set clk_gating_lib "saed90nm_max_cg.db"
saed90nm_max_cg.db
# Typical (TT)
set balanced_case "saed90nm_typ.db"
saed90nm_typ.db
#set H_worst_case "saed90nm_max_hvt.db"
#set best_case "saed90nm_min.db"
#set balanced_case "saed90nm_typ.db" 
# "set_app_var" special set command for DC only 
set_app_var target_library [list $worst_case $best_case $clk_gating_lib] 
saed90nm_max.db saed90nm_min.db saed90nm_max_cg.db
# Linking the .lib with macros if exist and "*" is a refrence to all the rtl files 
set_app_var link_library "* $target_library"
* saed90nm_max.db saed90nm_min.db saed90nm_max_cg.db
# shell command to remove any work directory
sh rm -rf work
# Create a new directory
sh mkdir -p work
# define its path in which "./" means in the same location we opened the terminal 
# "../" means previous directory, "../../" means prev prev directory
define_design_lib work -path ./work
1
# set a variable "design" holding the top module
set design SYSTEM_TOP
SYSTEM_TOP
# --fixes all violations in the design (do optimization on all the hirarical level not only top module)
set compile_top_all_paths true
true
# create the structured verification format (used in formality) 
set_svf ${design}.svf
1
############## Translate ###################
# analyzing the design for syntax errors then create intermidiate files for elaborate step
analyze -format verilog -lib work ../rtl/${design}.v
Running PRESTO HDLC
Compiling source file ../rtl/SYSTEM_TOP.v
Opening include file ../rtl/ALU.v
Opening include file ../rtl/ASYNC_FIFO.v
Opening include file ../rtl/FIFO_MEM_CNTRL.v
Opening include file ../rtl/FIFO_WR.v
Opening include file ../rtl/FIFO_RD.v
Opening include file ../rtl/ClkDiv.v
Opening include file ../rtl/CLK_GATE.v
Opening include file ../rtl/DATA_SYNC.v
Opening include file ../rtl/BIT_SYNC.v
Opening include file ../rtl/PULSE_GEN.v
Opening include file ../rtl/REG_FILE.v
Opening include file ../rtl/SYS_CTRL.v
Opening include file ../rtl/UART.v
Opening include file ../rtl/UART_TX.v
Opening include file ../rtl/serializer.v
Opening include file ../rtl/controller_fsm.v
Opening include file ../rtl/parity_calc.v
Opening include file ../rtl/mux4x1.v
Opening include file ../rtl/UART_RX.v
Opening include file ../rtl/uart_rx_fsm.v
Opening include file ../rtl/edge_bit_counter.v
Opening include file ../rtl/data_sampling.v
Opening include file ../rtl/deserializer.v
Opening include file ../rtl/parity_check.v
Opening include file ../rtl/strt_check.v
Opening include file ../rtl/stop_check.v
Opening include file ../rtl/RST_SYNC.v
Opening include file ../rtl/Prescale_mux.v
Opening include file ../rtl/Mux2x1.v
Presto compilation completed successfully.
Loading db file '/home/ICer/Downloads/Lib/synopsys/models/saed90nm_max.db'
Loading db file '/home/ICer/Downloads/Lib/synopsys/models/saed90nm_min.db'
Loading db file '/home/ICer/Downloads/Lib/synopsys/models/clock_gating/saed90nm_max_cg.db'
1
# Translate RTl to GTECH netlist 
elaborate $design -lib work
Loading db file '/home/synopsys/syn/O-2018.06-SP1/libraries/syn/gtech.db'
Loading db file '/home/synopsys/syn/O-2018.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'saed90nm_max'
  Loading link library 'saed90nm_min'
  Loading link library 'saed90nm_max_cg'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYSTEM_TOP'.
Information: Building the design 'Mux2x1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RST_SYNC'. (HDL-193)

Inferred memory devices in process
	in routine RST_SYNC line 14 in file
		'../rtl/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_rst_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ClkDiv'. (HDL-193)

Inferred memory devices in process
	in routine ClkDiv line 19 in file
		'../rtl/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| odd_flag_toggle_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Prescale_mux'. (HDL-193)

Statistics for case statements in always block at line 7 in file
	'../rtl/Prescale_mux.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            8             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'REG_FILE'. (HDL-193)

Inferred memory devices in process
	in routine REG_FILE line 26 in file
		'../rtl/REG_FILE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  RdData_Valid_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   REG_FILE/39    |   16   |    8    |      4       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'UART'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC'. (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC line 36 in file
		'../rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  enable_pulse_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 41 in file
		'../rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'SYS_CTRL'. (HDL-193)
Warning:  ../rtl/SYS_CTRL.v:64: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 63 in file
	'../rtl/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            64            |    auto/auto     |
|            67            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 113 in file
	'../rtl/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           125            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SYS_CTRL line 56 in file
		'../rtl/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cs_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL line 213 in file
		'../rtl/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   stored_addr_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ALU'. (HDL-193)

Statistics for case statements in always block at line 33 in file
	'../rtl/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            39            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU line 21 in file
		'../rtl/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ASYNC_FIFO'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PULSE_GEN'. (HDL-193)

Inferred memory devices in process
	in routine PULSE_GEN line 11 in file
		'../rtl/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    SYNC_REG_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_TX'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_RX'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'BIT_SYNC' instantiated from design 'DATA_SYNC' with
	the parameters "BUS_WIDTH=1'h1,NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine BIT_SYNC_1_2 line 18 in file
		'../rtl/BIT_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_MEM_CNTRL' instantiated from design 'ASYNC_FIFO' with
	the parameters "DATA_WIDTH=8,PTR_WIDTH=4,FIFO_DEPTH=8". (HDL-193)

Inferred memory devices in process
	in routine FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8 line 21 in file
		'../rtl/FIFO_MEM_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      fifo_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==========================================================================================
|                   block name/line                    | Inputs | Outputs | # sel inputs |
==========================================================================================
| FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8/31 |   8    |    8    |      3       |
==========================================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_WR' instantiated from design 'ASYNC_FIFO' with
	the parameters "PTR_WIDTH=4". (HDL-193)

Inferred memory devices in process
	in routine FIFO_WR_PTR_WIDTH4 line 21 in file
		'../rtl/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      w_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_RD' instantiated from design 'ASYNC_FIFO' with
	the parameters "PTR_WIDTH=4". (HDL-193)

Inferred memory devices in process
	in routine FIFO_RD_PTR_WIDTH4 line 20 in file
		'../rtl/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      r_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'BIT_SYNC' instantiated from design 'ASYNC_FIFO' with
	the parameters "BUS_WIDTH=4,NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine BIT_SYNC_BUS_WIDTH4_NUM_STAGES2 line 18 in file
		'../rtl/BIT_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'serializer'. (HDL-193)

Inferred memory devices in process
	in routine serializer line 16 in file
		'../rtl/serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  P_DATA_Valid_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serializer line 22 in file
		'../rtl/serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'controller_fsm'. (HDL-193)

Statistics for case statements in always block at line 32 in file
	'../rtl/controller_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine controller_fsm line 26 in file
		'../rtl/controller_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cs_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine controller_fsm line 76 in file
		'../rtl/controller_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      busy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_calc'. (HDL-193)

Inferred memory devices in process
	in routine parity_calc line 16 in file
		'../rtl/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  P_DATA_Valid_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine parity_calc line 23 in file
		'../rtl/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux4x1'. (HDL-193)
Warning:  ../rtl/mux4x1.v:16: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 13 in file
	'../rtl/mux4x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            16            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine mux4x1 line 13 in file
		'../rtl/mux4x1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     TX_OUT_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'uart_rx_fsm'. (HDL-193)

Statistics for case statements in always block at line 43 in file
	'../rtl/uart_rx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            44            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 72 in file
	'../rtl/uart_rx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            82            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine uart_rx_fsm line 37 in file
		'../rtl/uart_rx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cs_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'edge_bit_counter'. (HDL-193)

Inferred memory devices in process
	in routine edge_bit_counter line 12 in file
		'../rtl/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    edge_cnt_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'data_sampling'. (HDL-193)

Inferred memory devices in process
	in routine data_sampling line 24 in file
		'../rtl/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     samples_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine data_sampling line 34 in file
		'../rtl/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'deserializer'. (HDL-193)

Inferred memory devices in process
	in routine deserializer line 10 in file
		'../rtl/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_check'. (HDL-193)

Inferred memory devices in process
	in routine parity_check line 13 in file
		'../rtl/parity_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'strt_check'. (HDL-193)

Inferred memory devices in process
	in routine strt_check line 10 in file
		'../rtl/strt_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   strt_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'stop_check'. (HDL-193)

Inferred memory devices in process
	in routine stop_check line 10 in file
		'../rtl/stop_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     stp_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
# making sure of what is my current_design (must be the top module)
current_design
Current design is 'SYSTEM_TOP'.
{SYSTEM_TOP}
# Check Linting
check_design
 
****************************************
check_design summary:
Version:     O-2018.06-SP1
Date:        Thu Aug 28 01:19:40 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     14
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       5
    Constant outputs (LINT-52)                                      5

Cells                                                              21
    Cells do not drive (LINT-1)                                    17
    Connected to power or ground (LINT-32)                          4
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C86' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C353' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C381' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C383' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR_PTR_WIDTH4', cell 'C46' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD_PTR_WIDTH4', cell 'C43' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C94' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C116' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C117' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C76' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'uart_rx_fsm', port 'edge_cnt[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'edge_cnt[5]' is not connected to any nets. (LINT-28)
Warning: In design 'Prescale_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[3]'. (LINT-31)
Warning: In design 'Prescale_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[4]'. (LINT-31)
Warning: In design 'Prescale_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[5]'. (LINT-31)
Warning: In design 'Prescale_mux', output port 'div_ratio[7]' is connected directly to output port 'div_ratio[6]'. (LINT-31)
Warning: In design 'uart_rx_fsm', output port 'counter_en' is connected directly to output port 'data_samp_en'. (LINT-31)
Warning: In design 'SYSTEM_TOP', a pin on submodule 'TX_CLK_DIV' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYSTEM_TOP', a pin on submodule 'RX_CLK_DIV' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'UART_TX', a pin on submodule 'U0_MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start_bit' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'U0_MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop_bit' is connected to logic 1. 
Warning: In design 'Prescale_mux', output port 'div_ratio[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Prescale_mux', output port 'div_ratio[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Prescale_mux', output port 'div_ratio[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Prescale_mux', output port 'div_ratio[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Prescale_mux', output port 'div_ratio[3]' is connected directly to 'logic 0'. (LINT-52)
1
# Add constraints file
source -echo ../cons/cons.tcl
set REF_CLK_PERIOD 10
set UART_CLK_PERIOD 271.267
set TX_CLK_PERIOD 8680.55
set CLK_SETUP_SKEW 0.2
set CLK_HOLD_SKEW 0.1
set CLK_LAT 0
set CLK_RISE 0.05
set CLK_FALL 0.05
## Timing Constraints ## 
# REF_CLK_Constraints
create_clock -name FUN_REF_CLK -period $REF_CLK_PERIOD -waveform "0 [expr $REF_CLK_PERIOD/2]" [get_ports FUN_REF_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks FUN_REF_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW [get_clocks FUN_REF_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks FUN_REF_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks FUN_REF_CLK]
set_dont_touch_network [get_clocks FUN_REF_CLK]
# UART_CLK_Constraints
create_clock -name FUN_UART_CLK -period $UART_CLK_PERIOD -waveform "0 [expr $UART_CLK_PERIOD/2]" [get_ports FUN_UART_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks FUN_UART_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW [get_clocks FUN_UART_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks FUN_UART_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks FUN_UART_CLK]
set_dont_touch_network [get_clocks FUN_UART_CLK]
# Genereated Clocks 
## TX_CLK
create_generated_clock -master_clock FUN_UART_CLK -source [get_ports FUN_UART_CLK]                        -name "FUN_TX_CLK" [get_port TX_CLK_DIV/o_div_clk]                        -divide_by 32
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks FUN_TX_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks FUN_TX_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks FUN_TX_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks FUN_TX_CLK]
set_clock_latency $CLK_LAT [get_clocks FUN_TX_CLK]
## RX_CLK
create_generated_clock -master_clock FUN_UART_CLK -source [get_ports FUN_UART_CLK]                        -name "FUN_RX_CLK" [get_port RX_CLK_DIV/o_div_clk]                        -divide_by 1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks FUN_RX_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks FUN_RX_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks FUN_RX_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks FUN_RX_CLK]
set_clock_latency $CLK_LAT [get_clocks FUN_RX_CLK]
## ALU_CLK
create_generated_clock -master_clock FUN_REF_CLK -source [get_ports FUN_REF_CLK]                        -name "ALU_CLK" [get_port U0_CLK_GATE/GATED_CLK]                        -divide_by 1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks ALU_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks ALU_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks ALU_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks ALU_CLK]
set_clock_latency $CLK_LAT [get_clocks ALU_CLK]
#group_path -name "comp_paths" -to {fun_clk}
set_app_var compile_ultra_ungroup_dw false
set_app_var auto_wire_load_selection false
#set_wire_load_model  -name ForQA
set_case_analysis 0 TEST_MODE
## Define Clock Groups to prevent any setup/hold checks by the tool on CDC paths
set_clock_groups -asynchronous -group [get_clocks "ALU_CLK FUN_REF_CLK"] -group [get_clocks "FUN_UART_CLK FUN_RX_CLK FUN_TX_CLK"]
# --- Modeling outside for Timing 
# -- Type of Path IN to Reg >> pesudo as [input_delay =  Tcq + Tpd ] 
set in_delay [expr 0.2 * $UART_CLK_PERIOD]
set out_delay [expr 0.2 * $UART_CLK_PERIOD]
set_input_delay $in_delay -clock FUN_TX_CLK [get_port RX_IN]
# -- Type of Path Reg to Output >> pesudo as [output_delay = Tpd + Tsetup ] 
set_output_delay $out_delay -clock FUN_TX_CLK [get_port TX_OUT]
## Optimization Constraints ##
set_max_area 0.0 
set_max_transition 0.5 [current_design]
Current design is 'SYSTEM_TOP'.
#set_max_transition 0.5 -data_path [get_clocks fun_clk]
#set_max_capacitance 3.0 [current_design]
set_max_fanout 8 $design
#set_max_transition 0.2 [current_design]  
# Ensures all combinational paths ending at outputs are no slower than 3 ns
#set_max_delay 2 -group_path "comp_paths" -to [all_outputs]
## Interface (enviroment) Constraints ##
set_driving_cell -lib_cell INVX8 -pin ZN [get_port RX_IN]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -lib_cell INVX8 -pin ZN [get_port TEST_MODE]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_load 0.5 [get_port TX_OUT]
## Operating Conditions
#set min_lib "saed90nm_min.db"
#set max_lib "saed90nm_max.db"
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
# -min_library -> library name itself
# -min -> operating condition name inside the library
set_operating_conditions -min_library "saed90nm_min" -min "BEST" -max_library "saed90nm_max" -max "WORST"
Using operating conditions 'WORST' found in library 'saed90nm_max'.
Using operating conditions 'BEST' found in library 'saed90nm_min'.
#size_cell [get_cells U0_ALU/div_43/U*] -library saed90nm_max -drive_strength X4
##################################################
# ----- don't use  ---------  # 
################################################## 
set_dont_use [get_lib_cells */*DELLN*]
1
# finds all nets driven by multiple ports, and if they're connected to constants, adds logic buffers to isolate the loads
set_fix_multiple_port -all -buffer_constants
1
# we can ignore it if we translating using (analyze/elaborate) method, for (read_file) method we need to add it
link

  Linking design 'SYSTEM_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (31 designs)              /home/ICer/Projects/Digital_System(RTL-to-GDSII)/syn/scripts/SYSTEM_TOP.db, etc
  saed90nm_max (library)      /home/ICer/Downloads/Lib/synopsys/models/saed90nm_max.db
  saed90nm_min (library)      /home/ICer/Downloads/Lib/synopsys/models/saed90nm_min.db
  saed90nm_max_cg (library)   /home/ICer/Downloads/Lib/synopsys/models/clock_gating/saed90nm_max_cg.db

1
# optimization level -> compile do both (Mapping + Optimization)
compile -map_effort high
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.1 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 35 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition WORST set on design SYSTEM_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
saed90nm_min is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'PULSE_GEN_0'
  Processing 'BIT_SYNC_BUS_WIDTH4_NUM_STAGES2_0'
  Processing 'FIFO_RD_PTR_WIDTH4'
  Processing 'FIFO_WR_PTR_WIDTH4'
  Processing 'FIFO_MEM_CNTRL_DATA_WIDTH8_PTR_WIDTH4_FIFO_DEPTH8'
  Processing 'ASYNC_FIFO'
  Processing 'ALU'
  Processing 'CLK_GATE'
  Processing 'SYS_CTRL'
  Processing 'BIT_SYNC_1_2'
  Processing 'DATA_SYNC'
  Processing 'stop_check'
  Processing 'strt_check'
  Processing 'parity_check'
  Processing 'deserializer'
  Processing 'data_sampling'
  Processing 'edge_bit_counter'
  Processing 'uart_rx_fsm'
  Processing 'UART_RX'
  Processing 'mux4x1'
  Processing 'parity_calc'
  Processing 'controller_fsm'
  Processing 'serializer'
  Processing 'UART_TX'
  Processing 'UART'
  Processing 'REG_FILE'
  Processing 'Prescale_mux'
  Processing 'ClkDiv_0'
  Processing 'RST_SYNC_0'
  Processing 'Mux2x1_0'
  Processing 'Mux2x1_1'
  Processing 'SYSTEM_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_cmp6_0'
  Processing 'data_sampling_DW01_cmp6_0'
  Processing 'data_sampling_DW01_cmp6_1'
  Processing 'data_sampling_DW01_cmp6_2'
  Processing 'data_sampling_DW01_inc_0'
  Processing 'data_sampling_DW01_dec_0'
  Processing 'edge_bit_counter_DW01_inc_0'
  Processing 'edge_bit_counter_DW01_cmp6_0'
  Processing 'edge_bit_counter_DW01_dec_0'
  Processing 'uart_rx_fsm_DW01_cmp6_0'
  Processing 'uart_rx_fsm_DW01_add_0'
  Processing 'ClkDiv_1_DW01_inc_0'
  Processing 'ClkDiv_1_DW01_cmp6_0'
  Processing 'ClkDiv_1_DW01_add_0'
  Processing 'ClkDiv_1_DW01_cmp6_1'
  Processing 'ClkDiv_1_DW01_dec_0'
  Processing 'ClkDiv_0_DW01_inc_0'
  Processing 'ClkDiv_0_DW01_cmp6_0'
  Processing 'ClkDiv_0_DW01_add_0'
  Processing 'ClkDiv_0_DW01_cmp6_1'
  Processing 'ClkDiv_0_DW01_dec_0'
  Processing 'ALU_DW02_mult_0'
  Processing 'ALU_DW01_add_1'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
Loading db file '/home/ICer/Downloads/Lib/synopsys/models/saed90nm_min.db'
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   30948.2      6.29     722.8       1.6                          
    0:00:04   30941.8      6.78     774.3       1.6                          
    0:00:04   30941.8      6.78     774.3       1.6                          
    0:00:04   30936.3      6.72     760.8       1.5                          
    0:00:04   30936.3      6.72     760.8       1.5                          
    0:00:04   27529.1      6.88     790.9       0.3                          
    0:00:04   27633.3      6.35     744.5       0.3                          
    0:00:04   27625.9      6.26     676.8       0.3                          
    0:00:04   27642.5      5.82     667.7       0.3                          
    0:00:04   27683.9      5.68     547.6       0.3                          
    0:00:04   27708.8      5.64     554.4       0.3                          
    0:00:04   27718.0      5.64     482.9       0.3                          
    0:00:04   27718.0      5.53     466.7       0.3                          
    0:00:04   27752.1      5.37     450.7       0.3                          
    0:00:04   27767.8      5.11     449.8       0.3                          
    0:00:04   27824.9      4.82     435.0       0.3                          
    0:00:05   27862.7      4.76     407.1       0.2                          
    0:00:05   27883.0      4.76     404.7       0.2                          
    0:00:05   27917.1      4.71     399.3       0.2                          
    0:00:05   27917.1      4.71     399.3       0.2                          
    0:00:05   27917.1      4.71     399.3       0.2                          
    0:00:05   27917.1      4.71     399.3       0.2                          
    0:00:05   27919.0      4.71     401.9       0.1                          
    0:00:05   27921.7      4.71     406.7       0.0                          
    0:00:05   27921.7      4.71     406.7       0.0                          
    0:00:05   27921.7      4.71     406.7       0.0                          
    0:00:05   27921.7      4.71     406.7       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   27921.7      4.71     406.7       0.0                          
    0:00:05   27944.8      4.61     406.3       0.0 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:05   27986.2      4.61     323.1       0.1 U0_REG_FILE/RdData_reg[5]/D
    0:00:05   28161.3      4.61     138.6       0.1 U0_DATA_SYNC/sync_bus_reg[0]/D
    0:00:05   28201.9      4.52     137.9       0.1 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:05   28220.3      4.45     137.5       0.1 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:05   28304.2      3.88     135.6       0.1 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:05   28407.4      2.83     124.9      53.5 U0_ALU/ALU_OUT_reg[0]/D  
    0:00:05   28439.7      2.55     116.1      53.5 U0_ALU/ALU_OUT_reg[0]/D  
    0:00:05   28450.7      2.42     115.7      53.5 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:05   28495.0      2.40     115.3      53.5 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:05   28568.7      2.19     112.3      53.4 U0_ALU/ALU_OUT_reg[10]/D 
    0:00:06   28604.6      2.07     116.0      53.4 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:06   28681.1      1.88     107.2      53.4 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:06   28692.2      1.83     107.1      53.4 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:06   28689.4      1.82     106.9      53.4 U0_ALU/ALU_OUT_reg[0]/D  
    0:00:06   28723.5      1.76     109.1      53.4 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:06   28728.1      1.70     109.0      53.4 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:06   28753.0      1.61     108.0      53.4 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:06   28761.3      1.46     105.7      53.4 U0_ALU/ALU_OUT_reg[0]/D  
    0:00:06   28777.9      1.39     105.4      53.4 U0_ALU/ALU_OUT_reg[0]/D  
    0:00:06   28792.6      1.27     103.0      53.4 U0_ALU/ALU_OUT_reg[12]/D 
    0:00:06   28824.0      1.17     102.7      53.4 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:06   28851.6      1.11     100.4      53.4 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:06   28858.1      1.07     100.2      53.4 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:06   28892.2      0.98      99.7      53.4 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:06   28880.2      0.94      99.2      53.4 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:06   28918.0      0.82      96.2      53.4 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:07   28935.5      0.82      93.6      53.4 U0_ALU/ALU_OUT_reg[0]/D  
    0:00:07   28933.6      0.82      91.9      53.4 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:07   28946.5      0.82      91.5      53.4 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:07   28947.5      0.82      93.1      53.4 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:07   28952.1      0.82      91.2      53.4 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:09   29041.5      0.82      91.0      53.4                          
    0:00:09   29046.1      0.82      90.1      53.4 U0_ALU/ALU_OUT_reg[12]/D 
    0:00:09   29048.8      0.82      89.9      53.4 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:09   29074.6      0.82      89.1      53.4 U0_ALU/ALU_OUT_reg[0]/D  
    0:00:09   29098.6      0.82      84.8      53.4 U0_ALU/ALU_OUT_reg[12]/D 
    0:00:09   29139.1      0.75      78.0      53.4                          
    0:00:09   29180.6      0.71      74.2      53.4 U0_REG_FILE/regfile_reg[3][5]/D
    0:00:09   29209.2      0.48      24.2      53.4 U0_REG_FILE/regfile_reg[3][5]/D
    0:00:09   29262.6      0.02       0.1      53.4 U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][4]/D
    0:00:09   29268.2      0.00       0.0      53.4                          
    0:00:09   29212.9      0.00       0.0      53.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   29212.9      0.00       0.0      53.4                          
    0:00:09   29169.6      0.00       0.0       0.0 U0_REG_FILE/RdData_reg[7]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   29169.6      0.00       0.0       0.0                          
    0:00:09   29169.6      0.00       0.0       0.0                          
    0:00:09   28671.0      0.14       0.5       0.0                          
    0:00:10   28455.3      0.14       0.5       0.0                          
    0:00:10   28314.3      0.14       0.5       0.0                          
    0:00:10   28259.9      0.14       0.5       0.0                          
    0:00:10   28254.4      0.14       0.5       0.0                          
    0:00:10   28254.4      0.14       0.5       0.0                          
    0:00:10   28258.1      0.02       0.1       0.0                          
    0:00:10   27888.5      0.04       0.6       0.0                          
    0:00:10   27757.7      0.05       0.7       0.0                          
    0:00:10   27725.4      0.05       0.7       0.0                          
    0:00:10   27725.4      0.05       0.7       0.0                          
    0:00:10   27725.4      0.05       0.7       0.0                          
    0:00:10   27725.4      0.05       0.7       0.0                          
    0:00:10   27725.4      0.05       0.7       0.0                          
    0:00:10   27725.4      0.05       0.7       0.0                          
    0:00:10   27735.6      0.04       0.1       0.0 U0_REG_FILE/RdData_reg[0]/D
    0:00:10   27742.0      0.01       0.0       0.0 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:10   27749.4      0.00       0.0       0.0 U0_ALU/ALU_OUT_reg[10]/D 
    0:00:10   27622.2      0.00       0.0       0.0                          
    0:00:10   27524.5      0.00       0.0       0.0                          
    0:00:10   27496.9      0.00       0.0       0.0                          
    0:00:10   27491.3      0.00       0.0       0.0                          
    0:00:10   27456.3      0.02       0.1       0.0                          
    0:00:10   27456.3      0.02       0.1       0.0                          
    0:00:10   27456.3      0.02       0.1       0.0                          
    0:00:10   27456.3      0.02       0.1       0.0                          
    0:00:10   27456.3      0.02       0.1       0.0                          
    0:00:10   27456.3      0.02       0.1       0.0                          
    0:00:10   27465.5      0.00       0.0       0.0 U0_REG_FILE/RdData_reg[7]/D
    0:00:10   27465.5      0.00       0.0       0.0                          
    0:00:11   27396.4      0.06       1.5       0.0                          
    0:00:11   27340.2      0.08       3.1       0.0                          
    0:00:11   27306.1      0.08       3.2       0.0                          
    0:00:11   27285.8      0.08       3.2       0.0                          
    0:00:11   27254.5      0.08       3.2       0.0                          
    0:00:11   27239.7      0.08       3.2       0.0                          
    0:00:11   27239.7      0.08       3.2       0.0                          
    0:00:11   27239.7      0.08       3.2       0.0                          
    0:00:11   27232.4      0.08       3.2       0.0                          
    0:00:11   27232.4      0.08       3.2       0.0                          
    0:00:11   27232.4      0.08       3.2       0.0                          
    0:00:11   27232.4      0.08       3.2       0.0                          
    0:00:11   27232.4      0.08       3.2       0.0                          
    0:00:11   27232.4      0.08       3.2       0.0                          
    0:00:11   27274.8      0.01       0.1       0.0 U0_ALU/ALU_OUT_reg[9]/D  
    0:00:12   27341.1      0.00       0.0       0.0                          
Loading db file '/home/ICer/Downloads/Lib/synopsys/models/saed90nm_max.db'
Loading db file '/home/ICer/Downloads/Lib/synopsys/models/clock_gating/saed90nm_max_cg.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
# ################################## #
# ==== optimize_Critical_path  ===== #
# ################################## #
#source ../cons/cons2.tcl 
# -- Fixes design-rule and top-level timing violations
# do more optimization if you still have setup violations it does not perform any mapping but it increases the compilation time
compile -top

Information: There are 58 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition WORST set on design SYSTEM_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
saed90nm_min is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   28200.0      2.68     353.5       0.0                          
    0:00:01   28233.2      2.65     284.8       0.0 U0_ALU/ALU_OUT_reg[6]/D  
    0:00:01   28233.2      2.43     230.9       0.0 U0_ALU/ALU_OUT_reg[6]/D  
    0:00:01   28220.3      2.43     227.0       0.0 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:01   28220.3      0.84      79.8       0.1 U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][1]/D
    0:00:01   28319.8      0.49      49.1       0.1 U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][1]/D
    0:00:01   28305.1      0.24      19.3       0.1 U0_REG_FILE/RdData_reg[1]/D
    0:00:01   28322.6      0.08       0.3       0.1 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:01   28319.8      0.03       0.0       0.1 U0_ALU/ALU_OUT_reg[1]/D  
    0:00:01   28330.9      0.00       0.0       0.1 U0_ALU/ALU_OUT_reg[15]/D 
    0:00:01   28329.1      0.00       0.0       0.1                          


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   28329.1      0.00       0.0       0.1                          
Loading db file '/home/ICer/Downloads/Lib/synopsys/models/saed90nm_min.db'
Loading db file '/home/ICer/Downloads/Lib/synopsys/models/saed90nm_max.db'
Loading db file '/home/ICer/Downloads/Lib/synopsys/models/clock_gating/saed90nm_max_cg.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#report_timing -max_paths 20 > ./reports/synth_timing_after_optimize.rpt 
# write sdc file in output folder 
write_sdc ../outputs/${design}.sdc
1
# write sdf file in output used for primetime if needed
write_sdf ../outputs/${design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/ICer/Projects/Digital_System(RTL-to-GDSII)/syn/outputs/SYSTEM_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
# write netlist.v file in hierarchy form
write -hierarchy -format verilog -output ../outputs/${design}.v
Writing verilog file '/home/ICer/Projects/Digital_System(RTL-to-GDSII)/syn/outputs/SYSTEM_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 5 nets to module SYSTEM_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write -f ddc -hierarchy -output ../outputs/${design}.ddc
Writing ddc file '../outputs/SYSTEM_TOP.ddc'.
1
# Reports
# create file that contains timing informations on setup as we defined only the highest 20 max paths
report_timing -max_paths 1 -delay_type max > ../reports/critical_path.rpt
report_timing -max_paths 100 -delay_type max > ../reports/setup.rpt
report_timing -max_paths 20 -delay_type min > ../reports/hold.rpt
report_area -nosplit > ../reports/syn_area.rpt
report_power -nosplit > ../reports/syn_power.rpt
report_clock -attributes > ../reports/clocks.rpt
report_constraint -all_violators -nosplit > ../reports/syn_violations.rpt
#### DFT Preperation ####
set num_flops [sizeof_collection [all_registers -edge_triggered]]
338
puts $num_flops
338
dc_shell> exit

Memory usage for main task 128 Mbytes.
Memory usage for this session 128 Mbytes.
CPU usage for this session 20 seconds ( 0.01 hours ).

Thank you...
