{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521813073102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521813073103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 23 15:51:12 2018 " "Processing started: Fri Mar 23 15:51:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521813073103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521813073103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aTOP_ARCTIUM -c aTOP_ARCTIUM " "Command: quartus_map --read_settings_files=on --write_settings_files=off aTOP_ARCTIUM -c aTOP_ARCTIUM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521813073103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1521813073628 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "aTOP_ARCTIUM.v(273) " "Verilog HDL Module Instantiation warning at aTOP_ARCTIUM.v(273): ignored dangling comma in List of Port Connections" {  } { { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 273 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1521813073720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUD1 aud1 aTOP_ARCTIUM.v(39) " "Verilog HDL Declaration information at aTOP_ARCTIUM.v(39): object \"AUD1\" differs only in case from object \"aud1\" in the same scope" {  } { { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1521813073720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atop_arctium.v 1 1 " "Found 1 design units, including 1 entities, in source file atop_arctium.v" { { "Info" "ISGN_ENTITY_NAME" "1 aTOP_ARCTIUM " "Found entity 1: aTOP_ARCTIUM" {  } { { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtc.v" { { "Info" "ISGN_ENTITY_NAME" "1 RTC " "Found entity 1: RTC" {  } { { "RTC.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/RTC.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/optional/taho_impuls_top.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/optional/taho_impuls_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAHO_IMPULS_TOP " "Found entity 1: TAHO_IMPULS_TOP" {  } { { "FDAU/optional/TAHO_IMPULS_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/optional/TAHO_IMPULS_TOP.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073729 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte GPS.v(50) " "Verilog HDL Declaration warning at GPS.v(50): \"byte\" is SystemVerilog-2005 keyword" {  } { { "GPS.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/GPS.v" 50 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1521813073731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "byte BYTE GPS.v(50) " "Verilog HDL Declaration information at GPS.v(50): object \"byte\" differs only in case from object \"BYTE\" in the same scope" {  } { { "GPS.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/GPS.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1521813073733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "speed SPEED GPS.v(152) " "Verilog HDL Declaration information at GPS.v(152): object \"speed\" differs only in case from object \"SPEED\" in the same scope" {  } { { "GPS.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/GPS.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1521813073733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "course COURSE GPS.v(153) " "Verilog HDL Declaration information at GPS.v(153): object \"course\" differs only in case from object \"COURSE\" in the same scope" {  } { { "GPS.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/GPS.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1521813073733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "altitude ALTITUDE GPS.v(132) " "Verilog HDL Declaration information at GPS.v(132): object \"altitude\" differs only in case from object \"ALTITUDE\" in the same scope" {  } { { "GPS.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/GPS.v" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1521813073733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gps.v 1 1 " "Found 1 design units, including 1 entities, in source file gps.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPS " "Found entity 1: GPS" {  } { { "GPS.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/GPS.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/rz/rz_line_top.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/rz/rz_line_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 RZ_LINE_TOP " "Found entity 1: RZ_LINE_TOP" {  } { { "FDAU/RZ/RZ_LINE_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/RZ_LINE_TOP.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cnt CNT Get_All_and_Trans_TOP.v(189) " "Verilog HDL Declaration information at Get_All_and_Trans_TOP.v(189): object \"cnt\" differs only in case from object \"CNT\" in the same scope" {  } { { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 189 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1521813073740 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Get_All_and_Trans_TOP Get_All_and_Trans_TOP.v(63) " "Verilog Module Declaration warning at Get_All_and_Trans_TOP.v(63): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Get_All_and_Trans_TOP\"" {  } { { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 63 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521813073740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_cc_lpc/get_all_and_trans_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_cc_lpc/get_all_and_trans_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Get_All_and_Trans_TOP " "Found entity 1: Get_All_and_Trans_TOP" {  } { { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073741 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit sound_store4.v(48) " "Verilog HDL Declaration warning at sound_store4.v(48): \"bit\" is SystemVerilog-2005 keyword" {  } { { "sound_CC_LPC/sound_store4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store4.v" 48 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1521813073743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_cc_lpc/sound_store4.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_cc_lpc/sound_store4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sound_store4 " "Found entity 1: sound_store4" {  } { { "sound_CC_LPC/sound_store4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store4.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073744 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit sound_store2.v(48) " "Verilog HDL Declaration warning at sound_store2.v(48): \"bit\" is SystemVerilog-2005 keyword" {  } { { "sound_CC_LPC/sound_store2.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store2.v" 48 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1521813073747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_cc_lpc/sound_store2.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_cc_lpc/sound_store2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sound_store2 " "Found entity 1: sound_store2" {  } { { "sound_CC_LPC/sound_store2.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store2.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_cc_lpc/s_buff4.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_cc_lpc/s_buff4.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_Buff4 " "Found entity 1: s_Buff4" {  } { { "sound_CC_LPC/s_Buff4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_cc_lpc/s_buff2.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_cc_lpc/s_buff2.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_Buff2 " "Found entity 1: s_Buff2" {  } { { "sound_CC_LPC/s_Buff2.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "delay Delay LPC_tx.v(53) " "Verilog HDL Declaration information at LPC_tx.v(53): object \"delay\" differs only in case from object \"Delay\" in the same scope" {  } { { "sound_CC_LPC/LPC_tx.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/LPC_tx.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1521813073759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_cc_lpc/lpc_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_cc_lpc/lpc_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_tx " "Found entity 1: LPC_tx" {  } { { "sound_CC_LPC/LPC_tx.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/LPC_tx.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_cc_lpc/lpc_all_buff.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_cc_lpc/lpc_all_buff.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_all_buff " "Found entity 1: LPC_all_buff" {  } { { "sound_CC_LPC/LPC_all_buff.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/LPC_all_buff.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "delay Delay CC_transmit.v(52) " "Verilog HDL Declaration information at CC_transmit.v(52): object \"delay\" differs only in case from object \"Delay\" in the same scope" {  } { { "sound_CC_LPC/CC_transmit.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/CC_transmit.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1521813073766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_cc_lpc/cc_transmit.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_cc_lpc/cc_transmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_transmit " "Found entity 1: CC_transmit" {  } { { "sound_CC_LPC/CC_transmit.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/CC_transmit.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_cc_lpc/cc_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_cc_lpc/cc_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_ram " "Found entity 1: CC_ram" {  } { { "sound_CC_LPC/CC_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/CC_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/rz/rz_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/rz/rz_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rz_ram " "Found entity 1: rz_ram" {  } { { "FDAU/RZ/rz_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/rz_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/rz/arinc_429.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/rz/arinc_429.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARINC_429 " "Found entity 1: ARINC_429" {  } { { "FDAU/RZ/ARINC_429.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/ARINC_429.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/optional/taho.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/optional/taho.v" { { "Info" "ISGN_ENTITY_NAME" "1 TAHO " "Found entity 1: TAHO" {  } { { "FDAU/optional/TAHO.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/optional/TAHO.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/optional/impuls.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/optional/impuls.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMPULS " "Found entity 1: IMPULS" {  } { { "FDAU/optional/IMPULS.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/optional/IMPULS.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "delay DELAY UARTx.v(93) " "Verilog HDL Declaration information at UARTx.v(93): object \"delay\" differs only in case from object \"DELAY\" in the same scope" {  } { { "FDAU/UARTx.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/UARTx.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1521813073784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/uartx.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/uartx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTx " "Found entity 1: UARTx" {  } { { "FDAU/UARTx.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/UARTx.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/fdau_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/fdau_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdau_ram " "Found entity 1: fdau_ram" {  } { { "FDAU/fdau_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/fdau_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START ADC.v(49) " "Verilog HDL Declaration information at ADC.v(49): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "FDAU/ADC.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADC.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1521813073789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/adc.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "FDAU/ADC.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADC.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/adau_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/adau_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 adau_ram " "Found entity 1: adau_ram" {  } { { "FDAU/adau_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/adau_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/adau.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/adau.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADAU " "Found entity 1: ADAU" {  } { { "FDAU/ADAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_input.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sync_input " "Found entity 1: Sync_input" {  } { { "Sync_input.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/Sync_input.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cnt CNT Flight_data.v(67) " "Verilog HDL Declaration information at Flight_data.v(67): object \"cnt\" differs only in case from object \"CNT\" in the same scope" {  } { { "Flight_data.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/Flight_data.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1521813073799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "subframe SUBFRAME Flight_data.v(70) " "Verilog HDL Declaration information at Flight_data.v(70): object \"subframe\" differs only in case from object \"SUBFRAME\" in the same scope" {  } { { "Flight_data.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/Flight_data.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1521813073804 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Flight_data Flight_data.v(42) " "Verilog Module Declaration warning at Flight_data.v(42): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Flight_data\"" {  } { { "Flight_data.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/Flight_data.v" 42 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521813073804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flight_data.v 1 1 " "Found 1 design units, including 1 entities, in source file flight_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flight_data " "Found entity 1: Flight_data" {  } { { "Flight_data.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/Flight_data.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.v 1 1 " "Found 1 design units, including 1 entities, in source file clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK " "Found entity 1: CLK" {  } { { "CLK.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/CLK.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cnt CNT SUBFRAME_FORMER.v(72) " "Verilog HDL Declaration information at SUBFRAME_FORMER.v(72): object \"cnt\" differs only in case from object \"CNT\" in the same scope" {  } { { "FDAU/SUBFRAME_FORMER.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/SUBFRAME_FORMER.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1521813073809 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "subframe SUBFRAME SUBFRAME_FORMER.v(75) " "Verilog HDL Declaration information at SUBFRAME_FORMER.v(75): object \"subframe\" differs only in case from object \"SUBFRAME\" in the same scope" {  } { { "FDAU/SUBFRAME_FORMER.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/SUBFRAME_FORMER.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1521813073809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/subframe_former.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/subframe_former.v" { { "Info" "ISGN_ENTITY_NAME" "1 SUBFRAME_FORMER " "Found entity 1: SUBFRAME_FORMER" {  } { { "FDAU/SUBFRAME_FORMER.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/SUBFRAME_FORMER.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/fdau.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/fdau.v" { { "Info" "ISGN_ENTITY_NAME" "1 FDAU " "Found entity 1: FDAU" {  } { { "FDAU/FDAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/FDAU.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/subframe_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/subframe_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 subframe_ram " "Found entity 1: subframe_ram" {  } { { "FDAU/subframe_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/subframe_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdau/frame.v 1 1 " "Found 1 design units, including 1 entities, in source file fdau/frame.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame " "Found entity 1: frame" {  } { { "FDAU/frame.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/frame.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813073819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813073819 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LED aTOP_ARCTIUM.v(131) " "Verilog HDL Implicit Net warning at aTOP_ARCTIUM.v(131): created implicit net for \"LED\"" {  } { { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521813073819 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "I2C_DATA aTOP_ARCTIUM.v(219) " "Verilog HDL Implicit Net warning at aTOP_ARCTIUM.v(219): created implicit net for \"I2C_DATA\"" {  } { { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 219 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521813073819 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TAHO1 TAHO_IMPULS_TOP.v(62) " "Verilog HDL Implicit Net warning at TAHO_IMPULS_TOP.v(62): created implicit net for \"TAHO1\"" {  } { { "FDAU/optional/TAHO_IMPULS_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/optional/TAHO_IMPULS_TOP.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521813073819 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aTOP_ARCTIUM " "Elaborating entity \"aTOP_ARCTIUM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1521813073948 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_FPGA aTOP_ARCTIUM.v(82) " "Output port \"LED_FPGA\" at aTOP_ARCTIUM.v(82) has no driver" {  } { { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1521813073951 "|aTOP_ARCTIUM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTC RTC:RTCUnit " "Elaborating entity \"RTC\" for hierarchy \"RTC:RTCUnit\"" {  } { { "aTOP_ARCTIUM.v" "RTCUnit" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813073951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK RTC:RTCUnit\|CLK:CLOCK " "Elaborating entity \"CLK\" for hierarchy \"RTC:RTCUnit\|CLK:CLOCK\"" {  } { { "RTC.v" "CLOCK" { Text "D:/Altera/LUCH ALL/FDR/Universal/RTC.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813073956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\"" {  } { { "CLK.v" "altpll_component" { Text "D:/Altera/LUCH ALL/FDR/Universal/CLK.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component " "Elaborated megafunction instantiation \"RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\"" {  } { { "CLK.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/CLK.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521813074030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component " "Instantiated megafunction \"RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 125 " "Parameter \"clk3_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=CLK " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=CLK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074032 ""}  } { { "CLK.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/CLK.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521813074032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_altpll " "Found entity 1: CLK_altpll" {  } { { "db/clk_altpll.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813074161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813074161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_altpll RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated " "Elaborating entity \"CLK_altpll\" for hierarchy \"RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPS GPS:GPS_Unit " "Elaborating entity \"GPS\" for hierarchy \"GPS:GPS_Unit\"" {  } { { "aTOP_ARCTIUM.v" "GPS_Unit" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sync_input GPS:GPS_Unit\|Sync_input:Sync_GPS " "Elaborating entity \"Sync_input\" for hierarchy \"GPS:GPS_Unit\|Sync_input:Sync_GPS\"" {  } { { "GPS.v" "Sync_GPS" { Text "D:/Altera/LUCH ALL/FDR/Universal/GPS.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FDAU FDAU:FDAU " "Elaborating entity \"FDAU\" for hierarchy \"FDAU:FDAU\"" {  } { { "aTOP_ARCTIUM.v" "FDAU" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADAU FDAU:FDAU\|ADAU:ADAU_FRAME " "Elaborating entity \"ADAU\" for hierarchy \"FDAU:FDAU\|ADAU:ADAU_FRAME\"" {  } { { "FDAU/FDAU.v" "ADAU_FRAME" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/FDAU.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074258 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ADAU.v(186) " "Verilog HDL assignment warning at ADAU.v(186): truncated value with size 32 to match size of target (8)" {  } { { "FDAU/ADAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1521813074262 "|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame FDAU:FDAU\|ADAU:ADAU_FRAME\|frame:RAM_with_FRAME " "Elaborating entity \"frame\" for hierarchy \"FDAU:FDAU\|ADAU:ADAU_FRAME\|frame:RAM_with_FRAME\"" {  } { { "FDAU/ADAU.v" "RAM_with_FRAME" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FDAU:FDAU\|ADAU:ADAU_FRAME\|frame:RAM_with_FRAME\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FDAU:FDAU\|ADAU:ADAU_FRAME\|frame:RAM_with_FRAME\|altsyncram:altsyncram_component\"" {  } { { "FDAU/frame.v" "altsyncram_component" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/frame.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FDAU:FDAU\|ADAU:ADAU_FRAME\|frame:RAM_with_FRAME\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FDAU:FDAU\|ADAU:ADAU_FRAME\|frame:RAM_with_FRAME\|altsyncram:altsyncram_component\"" {  } { { "FDAU/frame.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/frame.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521813074327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FDAU:FDAU\|ADAU:ADAU_FRAME\|frame:RAM_with_FRAME\|altsyncram:altsyncram_component " "Instantiated megafunction \"FDAU:FDAU\|ADAU:ADAU_FRAME\|frame:RAM_with_FRAME\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file all_frame.mif " "Parameter \"init_file\" = \"all_frame.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074328 ""}  } { { "FDAU/frame.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/frame.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521813074328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ecq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ecq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ecq1 " "Found entity 1: altsyncram_ecq1" {  } { { "db/altsyncram_ecq1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_ecq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813074446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813074446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ecq1 FDAU:FDAU\|ADAU:ADAU_FRAME\|frame:RAM_with_FRAME\|altsyncram:altsyncram_component\|altsyncram_ecq1:auto_generated " "Elaborating entity \"altsyncram_ecq1\" for hierarchy \"FDAU:FDAU\|ADAU:ADAU_FRAME\|frame:RAM_with_FRAME\|altsyncram:altsyncram_component\|altsyncram_ecq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC FDAU:FDAU\|ADAU:ADAU_FRAME\|ADC:AD7983 " "Elaborating entity \"ADC\" for hierarchy \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADC:AD7983\"" {  } { { "FDAU/ADAU.v" "AD7983" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTx FDAU:FDAU\|ADAU:ADAU_FRAME\|UARTx:DATA_STREAM " "Elaborating entity \"UARTx\" for hierarchy \"FDAU:FDAU\|ADAU:ADAU_FRAME\|UARTx:DATA_STREAM\"" {  } { { "FDAU/ADAU.v" "DATA_STREAM" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAHO_IMPULS_TOP FDAU:FDAU\|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit " "Elaborating entity \"TAHO_IMPULS_TOP\" for hierarchy \"FDAU:FDAU\|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit\"" {  } { { "FDAU/FDAU.v" "TAHO_IMPULS_TOPUnit" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/FDAU.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAHO FDAU:FDAU\|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit\|TAHO:TAHO_Unit1 " "Elaborating entity \"TAHO\" for hierarchy \"FDAU:FDAU\|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit\|TAHO:TAHO_Unit1\"" {  } { { "FDAU/optional/TAHO_IMPULS_TOP.v" "TAHO_Unit1" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/optional/TAHO_IMPULS_TOP.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074466 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 TAHO.v(59) " "Verilog HDL assignment warning at TAHO.v(59): truncated value with size 17 to match size of target (16)" {  } { { "FDAU/optional/TAHO.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/optional/TAHO.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1521813074466 "|aTOP_ARCTIUM|FDAU:FDAU|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit|TAHO:TAHO_Unit1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMPULS FDAU:FDAU\|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit\|IMPULS:IMPULS_Unit " "Elaborating entity \"IMPULS\" for hierarchy \"FDAU:FDAU\|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit\|IMPULS:IMPULS_Unit\"" {  } { { "FDAU/optional/TAHO_IMPULS_TOP.v" "IMPULS_Unit" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/optional/TAHO_IMPULS_TOP.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RZ_LINE_TOP FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit " "Elaborating entity \"RZ_LINE_TOP\" for hierarchy \"FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\"" {  } { { "FDAU/FDAU.v" "RZ_LINE_TOP_Unit" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/FDAU.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARINC_429 FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1 " "Elaborating entity \"ARINC_429\" for hierarchy \"FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\"" {  } { { "FDAU/RZ/RZ_LINE_TOP.v" "ARINC_429_1" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/RZ_LINE_TOP.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rz_ram FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|rz_ram:rz_ram_unit " "Elaborating entity \"rz_ram\" for hierarchy \"FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|rz_ram:rz_ram_unit\"" {  } { { "FDAU/RZ/ARINC_429.v" "rz_ram_unit" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/ARINC_429.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|rz_ram:rz_ram_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|rz_ram:rz_ram_unit\|altsyncram:altsyncram_component\"" {  } { { "FDAU/RZ/rz_ram.v" "altsyncram_component" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/rz_ram.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|rz_ram:rz_ram_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|rz_ram:rz_ram_unit\|altsyncram:altsyncram_component\"" {  } { { "FDAU/RZ/rz_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/rz_ram.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521813074505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|rz_ram:rz_ram_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|rz_ram:rz_ram_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074505 ""}  } { { "FDAU/RZ/rz_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/RZ/rz_ram.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521813074505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_04k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_04k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_04k1 " "Found entity 1: altsyncram_04k1" {  } { { "db/altsyncram_04k1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_04k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813074626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813074626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_04k1 FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|rz_ram:rz_ram_unit\|altsyncram:altsyncram_component\|altsyncram_04k1:auto_generated " "Elaborating entity \"altsyncram_04k1\" for hierarchy \"FDAU:FDAU\|RZ_LINE_TOP:RZ_LINE_TOP_Unit\|ARINC_429:ARINC_429_1\|rz_ram:rz_ram_unit\|altsyncram:altsyncram_component\|altsyncram_04k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdau_ram FDAU:FDAU\|fdau_ram:fdau_ram_UNIT " "Elaborating entity \"fdau_ram\" for hierarchy \"FDAU:FDAU\|fdau_ram:fdau_ram_UNIT\"" {  } { { "FDAU/FDAU.v" "fdau_ram_UNIT" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/FDAU.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FDAU:FDAU\|fdau_ram:fdau_ram_UNIT\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FDAU:FDAU\|fdau_ram:fdau_ram_UNIT\|altsyncram:altsyncram_component\"" {  } { { "FDAU/fdau_ram.v" "altsyncram_component" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/fdau_ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FDAU:FDAU\|fdau_ram:fdau_ram_UNIT\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FDAU:FDAU\|fdau_ram:fdau_ram_UNIT\|altsyncram:altsyncram_component\"" {  } { { "FDAU/fdau_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/fdau_ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521813074742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FDAU:FDAU\|fdau_ram:fdau_ram_UNIT\|altsyncram:altsyncram_component " "Instantiated megafunction \"FDAU:FDAU\|fdau_ram:fdau_ram_UNIT\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074743 ""}  } { { "FDAU/fdau_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/fdau_ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521813074743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_08o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_08o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_08o1 " "Found entity 1: altsyncram_08o1" {  } { { "db/altsyncram_08o1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_08o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813074863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813074863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_08o1 FDAU:FDAU\|fdau_ram:fdau_ram_UNIT\|altsyncram:altsyncram_component\|altsyncram_08o1:auto_generated " "Elaborating entity \"altsyncram_08o1\" for hierarchy \"FDAU:FDAU\|fdau_ram:fdau_ram_UNIT\|altsyncram:altsyncram_component\|altsyncram_08o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUBFRAME_FORMER SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT " "Elaborating entity \"SUBFRAME_FORMER\" for hierarchy \"SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT\"" {  } { { "aTOP_ARCTIUM.v" "SUBFRAME_FORMER_UNIT" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subframe_ram SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT\|subframe_ram:subframe_ram_Unit " "Elaborating entity \"subframe_ram\" for hierarchy \"SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT\|subframe_ram:subframe_ram_Unit\"" {  } { { "FDAU/SUBFRAME_FORMER.v" "subframe_ram_Unit" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/SUBFRAME_FORMER.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT\|subframe_ram:subframe_ram_Unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT\|subframe_ram:subframe_ram_Unit\|altsyncram:altsyncram_component\"" {  } { { "FDAU/subframe_ram.v" "altsyncram_component" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/subframe_ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT\|subframe_ram:subframe_ram_Unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT\|subframe_ram:subframe_ram_Unit\|altsyncram:altsyncram_component\"" {  } { { "FDAU/subframe_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/subframe_ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521813074903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT\|subframe_ram:subframe_ram_Unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT\|subframe_ram:subframe_ram_Unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813074903 ""}  } { { "FDAU/subframe_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/subframe_ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521813074903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_28o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_28o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_28o1 " "Found entity 1: altsyncram_28o1" {  } { { "db/altsyncram_28o1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_28o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813075030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813075030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_28o1 SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT\|subframe_ram:subframe_ram_Unit\|altsyncram:altsyncram_component\|altsyncram_28o1:auto_generated " "Elaborating entity \"altsyncram_28o1\" for hierarchy \"SUBFRAME_FORMER:SUBFRAME_FORMER_UNIT\|subframe_ram:subframe_ram_Unit\|altsyncram:altsyncram_component\|altsyncram_28o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Get_All_and_Trans_TOP Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT " "Elaborating entity \"Get_All_and_Trans_TOP\" for hierarchy \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\"" {  } { { "aTOP_ARCTIUM.v" "Get_All_and_Trans_TOP_UNIT" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075035 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt Get_All_and_Trans_TOP.v(189) " "Verilog HDL or VHDL warning at Get_All_and_Trans_TOP.v(189): object \"cnt\" assigned a value but never read" {  } { { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1521813075040 "|aTOP_ARCTIUM|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_store4 Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit " "Elaborating entity \"sound_store4\" for hierarchy \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\"" {  } { { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "sound_storeUnit" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_Buff4 Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit " "Elaborating entity \"s_Buff4\" for hierarchy \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\"" {  } { { "sound_CC_LPC/sound_store4.v" "s_BuffUnit" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store4.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\"" {  } { { "sound_CC_LPC/s_Buff4.v" "altsyncram_component" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\"" {  } { { "sound_CC_LPC/s_Buff4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521813075065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component " "Instantiated megafunction \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075065 ""}  } { { "sound_CC_LPC/s_Buff4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/s_Buff4.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521813075065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lao1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lao1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lao1 " "Found entity 1: altsyncram_lao1" {  } { { "db/altsyncram_lao1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_lao1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813075194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813075194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lao1 Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated " "Elaborating entity \"altsyncram_lao1\" for hierarchy \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|s_Buff4:s_BuffUnit\|altsyncram:altsyncram_component\|altsyncram_lao1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_ram Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_ram:CC_ramUnit " "Elaborating entity \"CC_ram\" for hierarchy \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_ram:CC_ramUnit\"" {  } { { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "CC_ramUnit" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_ram:CC_ramUnit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_ram:CC_ramUnit\|altsyncram:altsyncram_component\"" {  } { { "sound_CC_LPC/CC_ram.v" "altsyncram_component" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/CC_ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_ram:CC_ramUnit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_ram:CC_ramUnit\|altsyncram:altsyncram_component\"" {  } { { "sound_CC_LPC/CC_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/CC_ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521813075220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_ram:CC_ramUnit\|altsyncram:altsyncram_component " "Instantiated megafunction \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_ram:CC_ramUnit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075220 ""}  } { { "sound_CC_LPC/CC_ram.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/CC_ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521813075220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k8o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k8o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k8o1 " "Found entity 1: altsyncram_k8o1" {  } { { "db/altsyncram_k8o1.tdf" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/altsyncram_k8o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521813075342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521813075342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k8o1 Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_ram:CC_ramUnit\|altsyncram:altsyncram_component\|altsyncram_k8o1:auto_generated " "Elaborating entity \"altsyncram_k8o1\" for hierarchy \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_ram:CC_ramUnit\|altsyncram:altsyncram_component\|altsyncram_k8o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_transmit Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_transmit:CC_transmitUnit " "Elaborating entity \"CC_transmit\" for hierarchy \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_transmit:CC_transmitUnit\"" {  } { { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "CC_transmitUnit" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521813075351 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "FDAU:FDAU\|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit\|TAHO1 " "Net \"FDAU:FDAU\|TAHO_IMPULS_TOP:TAHO_IMPULS_TOPUnit\|TAHO1\" is missing source, defaulting to GND" {  } { { "FDAU/optional/TAHO_IMPULS_TOP.v" "TAHO1" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/optional/TAHO_IMPULS_TOP.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1521813075783 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1521813075783 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "31 " "Ignored 31 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1521813076405 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1521813076405 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|aTOP_ARCTIUM\|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|state " "State machine \"\|aTOP_ARCTIUM\|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|state\" will be implemented as a safe state machine." {  } { { "sound_CC_LPC/Get_All_and_Trans_TOP.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/Get_All_and_Trans_TOP.v" 191 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1521813079511 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|aTOP_ARCTIUM\|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_transmit:CC_transmitUnit\|state " "State machine \"\|aTOP_ARCTIUM\|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_transmit:CC_transmitUnit\|state\" will be implemented as a safe state machine." {  } { { "sound_CC_LPC/CC_transmit.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/CC_transmit.v" 55 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1521813079513 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|aTOP_ARCTIUM\|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|state " "State machine \"\|aTOP_ARCTIUM\|Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|sound_store4:sound_storeUnit\|state\" will be implemented as a safe state machine." {  } { { "sound_CC_LPC/sound_store4.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/sound_store4.v" 55 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1521813079514 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|aTOP_ARCTIUM\|FDAU:FDAU\|st_m " "State machine \"\|aTOP_ARCTIUM\|FDAU:FDAU\|st_m\" will be implemented as a safe state machine." {  } { { "FDAU/FDAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/FDAU.v" 253 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1521813079517 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|aTOP_ARCTIUM\|FDAU:FDAU\|ADAU:ADAU_FRAME\|state " "State machine \"\|aTOP_ARCTIUM\|FDAU:FDAU\|ADAU:ADAU_FRAME\|state\" will be implemented as a safe state machine." {  } { { "FDAU/ADAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 95 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1521813079522 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|aTOP_ARCTIUM\|FDAU:FDAU\|ADAU:ADAU_FRAME\|UARTx:DATA_STREAM\|state " "State machine \"\|aTOP_ARCTIUM\|FDAU:FDAU\|ADAU:ADAU_FRAME\|UARTx:DATA_STREAM\|state\" will be implemented as a safe state machine." {  } { { "FDAU/UARTx.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/UARTx.v" 97 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1521813079523 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|aTOP_ARCTIUM\|FDAU:FDAU\|ADAU:ADAU_FRAME\|ADC:AD7983\|state " "State machine \"\|aTOP_ARCTIUM\|FDAU:FDAU\|ADAU:ADAU_FRAME\|ADC:AD7983\|state\" will be implemented as a safe state machine." {  } { { "FDAU/ADC.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADC.v" 69 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1521813079524 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|aTOP_ARCTIUM\|GPS:GPS_Unit\|fstate " "State machine \"\|aTOP_ARCTIUM\|GPS:GPS_Unit\|fstate\" will be implemented as a safe state machine." {  } { { "GPS.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/GPS.v" 159 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1521813079528 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|aTOP_ARCTIUM\|RTC:RTCUnit\|state " "State machine \"\|aTOP_ARCTIUM\|RTC:RTCUnit\|state\" will be implemented as a safe state machine." {  } { { "RTC.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/RTC.v" 216 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1521813079531 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1521813081068 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FDAU/UARTx.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/UARTx.v" 50 -1 0 } } { "sound_CC_LPC/CC_transmit.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/CC_transmit.v" 39 -1 0 } } { "FDAU/ADAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 132 -1 0 } } { "RTC.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/RTC.v" 185 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1521813081223 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1521813081223 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[0\] FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[0\]~_emulated FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[0\]~1 " "Register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[0\]\" is converted into an equivalent circuit using register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[0\]~_emulated\" and latch \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[0\]~1\"" {  } { { "FDAU/ADAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 132 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1521813081223 "|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ADDR[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[1\] FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[1\]~_emulated FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[1\]~5 " "Register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[1\]\" is converted into an equivalent circuit using register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[1\]~_emulated\" and latch \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[1\]~5\"" {  } { { "FDAU/ADAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 132 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1521813081223 "|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ADDR[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[2\] FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[2\]~_emulated FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[2\]~9 " "Register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[2\]\" is converted into an equivalent circuit using register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[2\]~_emulated\" and latch \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[2\]~9\"" {  } { { "FDAU/ADAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 132 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1521813081223 "|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ADDR[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[3\] FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[3\]~_emulated FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[3\]~13 " "Register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[3\]\" is converted into an equivalent circuit using register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[3\]~_emulated\" and latch \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ADDR\[3\]~13\"" {  } { { "FDAU/ADAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 132 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1521813081223 "|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ADDR[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[0\] FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[0\]~_emulated FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[0\]~1 " "Register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[0\]\" is converted into an equivalent circuit using register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[0\]~_emulated\" and latch \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[0\]~1\"" {  } { { "FDAU/ADAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 132 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1521813081223 "|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ENA[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[1\] FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[1\]~_emulated FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[1\]~5 " "Register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[1\]\" is converted into an equivalent circuit using register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[1\]~_emulated\" and latch \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[1\]~5\"" {  } { { "FDAU/ADAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 132 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1521813081223 "|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ENA[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[2\] FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[2\]~_emulated FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[2\]~9 " "Register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[2\]\" is converted into an equivalent circuit using register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[2\]~_emulated\" and latch \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[2\]~9\"" {  } { { "FDAU/ADAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 132 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1521813081223 "|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ENA[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[3\] FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[3\]~_emulated FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[3\]~13 " "Register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[3\]\" is converted into an equivalent circuit using register \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[3\]~_emulated\" and latch \"FDAU:FDAU\|ADAU:ADAU_FRAME\|ENA\[3\]~13\"" {  } { { "FDAU/ADAU.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/ADAU.v" 132 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1521813081223 "|aTOP_ARCTIUM|FDAU:FDAU|ADAU:ADAU_FRAME|ENA[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1521813081223 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_FPGA GND " "Pin \"LED_FPGA\" is stuck at GND" {  } { { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521813085600 "|aTOP_ARCTIUM|LED_FPGA"} { "Warning" "WMLS_MLS_STUCK_PIN" "div VCC " "Pin \"div\" is stuck at VCC" {  } { { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521813085600 "|aTOP_ARCTIUM|div"} { "Warning" "WMLS_MLS_STUCK_PIN" "mul GND " "Pin \"mul\" is stuck at GND" {  } { { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521813085600 "|aTOP_ARCTIUM|mul"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1521813085600 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1521813086266 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "59 " "59 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1521813089678 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Altera/LUCH ALL/FDR/Universal/output_files/aTOP_ARCTIUM.map.smsg " "Generated suppressed messages file D:/Altera/LUCH ALL/FDR/Universal/output_files/aTOP_ARCTIUM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1521813089961 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1521813090565 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521813090565 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/clk_altpll.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "CLK.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/CLK.v" 102 0 0 } } { "RTC.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/RTC.v" 95 0 0 } } { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 137 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1521813090867 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "taho1 " "No output dependent on input pin \"taho1\"" {  } { { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521813091288 "|aTOP_ARCTIUM|taho1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "taho2 " "No output dependent on input pin \"taho2\"" {  } { { "aTOP_ARCTIUM.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/aTOP_ARCTIUM.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521813091288 "|aTOP_ARCTIUM|taho2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1521813091288 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2784 " "Implemented 2784 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1521813091288 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1521813091288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2588 " "Implemented 2588 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1521813091288 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1521813091288 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1521813091288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1521813091288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "527 " "Peak virtual memory: 527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521813091368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 23 15:51:31 2018 " "Processing ended: Fri Mar 23 15:51:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521813091368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521813091368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521813091368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521813091368 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521813093659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521813093661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 23 15:51:32 2018 " "Processing started: Fri Mar 23 15:51:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521813093661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1521813093661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off aTOP_ARCTIUM -c aTOP_ARCTIUM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off aTOP_ARCTIUM -c aTOP_ARCTIUM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1521813093662 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1521813093768 ""}
{ "Info" "0" "" "Project  = aTOP_ARCTIUM" {  } {  } 0 0 "Project  = aTOP_ARCTIUM" 0 0 "Fitter" 0 0 1521813093768 ""}
{ "Info" "0" "" "Revision = aTOP_ARCTIUM" {  } {  } 0 0 "Revision = aTOP_ARCTIUM" 0 0 "Fitter" 0 0 1521813093768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1521813094029 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "aTOP_ARCTIUM EP3C10E144C8 " "Selected device EP3C10E144C8 for design \"aTOP_ARCTIUM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1521813094104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521813094204 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521813094204 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521813094204 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|wire_pll1_clk\[0\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_altpll.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 2337 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1521813094321 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|wire_pll1_clk\[1\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clk_altpll.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 2338 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1521813094321 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|wire_pll1_clk\[3\] 1 125 0 0 " "Implementing clock multiplication of 1, clock division of 125, and phase shift of 0 degrees (0 ps) for RTC:RTCUnit\|CLK:CLOCK\|altpll:altpll_component\|CLK_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/clk_altpll.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 2340 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1521813094321 ""}  } { { "db/clk_altpll.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/db/clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 2337 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1521813094321 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1521813094505 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1521813094523 ""}
{ "Error" "EFITCC_FITCC_TYPE_OF_ATOM_LOCATION_ASSIGNED_MISMATCH" "FDAU:FDAU\|ADAU:ADAU_FRAME\|UARTx:DATA_STREAM\|tx Pin_143 Register cell " "Can't assign node \"FDAU:FDAU\|ADAU:ADAU_FRAME\|UARTx:DATA_STREAM\|tx\" to location Pin_143 -- node is type Register cell" {  } { { "FDAU/UARTx.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/FDAU/UARTx.v" 50 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDAU:FDAU\|ADAU:ADAU_FRAME\|UARTx:DATA_STREAM\|tx" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FDAU:FDAU|ADAU:ADAU_FRAME|UARTx:DATA_STREAM|tx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 1428 9662 10382 0}  }  } }  } 0 171011 "Can't assign node \"%1!s!\" to location %2!s! -- node is type %3!s!" 0 0 "Fitter" 0 -1 1521813094828 ""}
{ "Error" "EFITCC_FITCC_TYPE_OF_ATOM_LOCATION_ASSIGNED_MISMATCH" "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_transmit:CC_transmitUnit\|tx Pin_30 Register cell " "Can't assign node \"Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_transmit:CC_transmitUnit\|tx\" to location Pin_30 -- node is type Register cell" {  } { { "sound_CC_LPC/CC_transmit.v" "" { Text "D:/Altera/LUCH ALL/FDR/Universal/sound_CC_LPC/CC_transmit.v" 39 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT\|CC_transmit:CC_transmitUnit\|tx" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Get_All_and_Trans_TOP:Get_All_and_Trans_TOP_UNIT|CC_transmit:CC_transmitUnit|tx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Altera/LUCH ALL/FDR/Universal/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 171011 "Can't assign node \"%1!s!\" to location %2!s! -- node is type %3!s!" 0 0 "Fitter" 0 -1 1521813094828 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521813094840 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1521813097136 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "609 " "Peak virtual memory: 609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521813097566 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 23 15:51:37 2018 " "Processing ended: Fri Mar 23 15:51:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521813097566 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521813097566 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521813097566 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1521813097566 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 34 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 34 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1521813098252 ""}
