#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002bbc05c7d00 .scope module, "dvfs_controller_tb" "dvfs_controller_tb" 2 3;
 .timescale -9 -12;
v000002bbc05a2f60_0 .var "clk", 0 0;
v000002bbc05a3000_0 .net "dvfs_busy", 0 0, v000002bbc05cd520_0;  1 drivers
v000002bbc0639770_0 .net "freq_sel", 1 0, v000002bbc05cd5c0_0;  1 drivers
v000002bbc06394f0_0 .var "job_queue_occupancy", 7 0;
v000002bbc06391d0_0 .var "rst_n", 0 0;
v000002bbc0639590_0 .net "volt_sel", 1 0, v000002bbc05a2ec0_0;  1 drivers
S_000002bbc05c9070 .scope module, "dut" "dvfs_controller" 2 20, 3 1 0, S_000002bbc05c7d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "job_queue_occupancy";
    .port_info 3 /OUTPUT 2 "freq_sel";
    .port_info 4 /OUTPUT 2 "volt_sel";
    .port_info 5 /OUTPUT 1 "dvfs_busy";
P_000002bbc05c9200 .param/l "S_HIGH_PERF" 1 3 22, C4<10>;
P_000002bbc05c9238 .param/l "S_LOW_POWER" 1 3 20, C4<00>;
P_000002bbc05c9270 .param/l "S_NORMAL" 1 3 21, C4<01>;
P_000002bbc05c92a8 .param/l "S_TRANSITION" 1 3 23, C4<11>;
P_000002bbc05c92e0 .param/l "THRESH_HIGH" 1 3 27, C4<10000000>;
P_000002bbc05c9318 .param/l "THRESH_LOW" 1 3 26, C4<00111100>;
P_000002bbc05c9350 .param/l "TRANSITION_CYCLES" 1 3 30, C4<01100100>;
v000002bbc06dbb50_0 .net "clk", 0 0, v000002bbc05a2f60_0;  1 drivers
v000002bbc06dbbf0_0 .var "current_state", 1 0;
v000002bbc05cd520_0 .var "dvfs_busy", 0 0;
v000002bbc05cd5c0_0 .var "freq_sel", 1 0;
v000002bbc05cd660_0 .net "job_queue_occupancy", 7 0, v000002bbc06394f0_0;  1 drivers
v000002bbc05cd700_0 .var "next_state", 1 0;
v000002bbc05a2ce0_0 .net "rst_n", 0 0, v000002bbc06391d0_0;  1 drivers
v000002bbc05a2d80_0 .var "target_state", 1 0;
v000002bbc05a2e20_0 .var "transition_counter", 7 0;
v000002bbc05a2ec0_0 .var "volt_sel", 1 0;
E_000002bbc05c5e30/0 .event negedge, v000002bbc05a2ce0_0;
E_000002bbc05c5e30/1 .event posedge, v000002bbc06dbb50_0;
E_000002bbc05c5e30 .event/or E_000002bbc05c5e30/0, E_000002bbc05c5e30/1;
E_000002bbc05c5a30 .event anyedge, v000002bbc06dbbf0_0, v000002bbc05cd660_0, v000002bbc05a2e20_0, v000002bbc05a2d80_0;
S_000002bbc05cd390 .scope function.vec4.s2, "calculate_target_state" "calculate_target_state" 3 94, 3 94 0, S_000002bbc05c9070;
 .timescale 0 0;
; Variable calculate_target_state is vec4 return value of scope S_000002bbc05cd390
v000002bbc05a3560_0 .var "occupancy", 7 0;
TD_dvfs_controller_tb.dut.calculate_target_state ;
    %load/vec4 v000002bbc05a3560_0;
    %cmpi/u 128, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.0, 5;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to calculate_target_state (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002bbc05a3560_0;
    %cmpi/u 60, 0, 8;
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to calculate_target_state (store_vec4_to_lval)
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to calculate_target_state (store_vec4_to_lval)
T_0.3 ;
T_0.1 ;
    %end;
    .scope S_000002bbc05c9070;
T_1 ;
    %wait E_000002bbc05c5e30;
    %load/vec4 v000002bbc05a2ce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002bbc06dbbf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002bbc05cd700_0;
    %assign/vec4 v000002bbc06dbbf0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002bbc05c9070;
T_2 ;
    %wait E_000002bbc05c5a30;
    %load/vec4 v000002bbc06dbbf0_0;
    %store/vec4 v000002bbc05cd700_0, 0, 2;
    %load/vec4 v000002bbc06dbbf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002bbc05cd700_0, 0, 2;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v000002bbc05cd660_0;
    %cmpi/u 128, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.6, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002bbc05cd700_0, 0, 2;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000002bbc05cd660_0;
    %cmpi/u 60, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.8, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002bbc05cd700_0, 0, 2;
T_2.8 ;
T_2.7 ;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v000002bbc05cd660_0;
    %cmpi/u 128, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.10, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002bbc05cd700_0, 0, 2;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v000002bbc05cd660_0;
    %cmpi/u 60, 0, 8;
    %jmp/0xz  T_2.12, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002bbc05cd700_0, 0, 2;
T_2.12 ;
T_2.11 ;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v000002bbc05cd660_0;
    %cmpi/u 60, 0, 8;
    %jmp/0xz  T_2.14, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002bbc05cd700_0, 0, 2;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002bbc05cd660_0;
    %cmpi/u 128, 0, 8;
    %jmp/0xz  T_2.16, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002bbc05cd700_0, 0, 2;
T_2.16 ;
T_2.15 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v000002bbc05a2e20_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_2.18, 4;
    %load/vec4 v000002bbc05a2d80_0;
    %store/vec4 v000002bbc05cd700_0, 0, 2;
    %jmp T_2.19;
T_2.18 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002bbc05cd700_0, 0, 2;
T_2.19 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002bbc05c9070;
T_3 ;
    %wait E_000002bbc05c5e30;
    %load/vec4 v000002bbc05a2ce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002bbc05a2e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bbc05cd520_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002bbc05a2d80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002bbc05cd700_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_3.4, 4;
    %load/vec4 v000002bbc06dbbf0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 100, 0, 8;
    %assign/vec4 v000002bbc05a2e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bbc05cd520_0, 0;
    %load/vec4 v000002bbc05cd660_0;
    %store/vec4 v000002bbc05a3560_0, 0, 8;
    %callf/vec4 TD_dvfs_controller_tb.dut.calculate_target_state, S_000002bbc05cd390;
    %assign/vec4 v000002bbc05a2d80_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000002bbc06dbbf0_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_3.7, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000002bbc05a2e20_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v000002bbc05a2e20_0;
    %subi 1, 0, 8;
    %assign/vec4 v000002bbc05a2e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bbc05cd520_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002bbc05a2e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bbc05cd520_0, 0;
T_3.6 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002bbc05c9070;
T_4 ;
    %wait E_000002bbc05c5e30;
    %load/vec4 v000002bbc05a2ce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002bbc05cd5c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002bbc05a2ec0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002bbc05cd700_0;
    %load/vec4 v000002bbc06dbbf0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_4.4, 4;
    %load/vec4 v000002bbc05cd700_0;
    %pushi/vec4 3, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002bbc05cd700_0;
    %assign/vec4 v000002bbc05cd5c0_0, 0;
    %load/vec4 v000002bbc05cd700_0;
    %assign/vec4 v000002bbc05a2ec0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002bbc05c7d00;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bbc05a2f60_0, 0, 1;
T_5.0 ;
    %delay 10000, 0;
    %load/vec4 v000002bbc05a2f60_0;
    %inv;
    %store/vec4 v000002bbc05a2f60_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000002bbc05c7d00;
T_6 ;
    %vpi_call 2 43 "$dumpfile", "dvfs_wave.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002bbc05c7d00 {0 0 0};
    %vpi_call 2 47 "$display", "Time | Load | Current State | Busy | Freq/Volt | Target State" {0 0 0};
    %vpi_call 2 48 "$monitor", "%0t | %0d | %b | %b | %b | %b", $time, v000002bbc06394f0_0, v000002bbc06dbbf0_0, v000002bbc05a3000_0, v000002bbc0639770_0, v000002bbc05a2d80_0 {0 0 0};
    %vpi_call 2 50 "$display", "---------------------------------------------------------------" {0 0 0};
    %end;
    .thread T_6;
    .scope S_000002bbc05c7d00;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bbc06391d0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002bbc06394f0_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bbc06391d0_0, 0, 1;
    %pushi/vec4 80, 0, 8;
    %store/vec4 v000002bbc06394f0_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 69 "$display", "\012--- Simulation Start (Stable in Normal State) ---" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 73 "$display", "\012--- TEST 1: Normal -> Low Power (Load=30) ---" {0 0 0};
    %pushi/vec4 30, 0, 8;
    %store/vec4 v000002bbc06394f0_0, 0, 8;
    %delay 2500000, 0;
    %vpi_call 2 79 "$display", "\012--- TEST 2: Low Power -> High Performance (Load=200) ---" {0 0 0};
    %pushi/vec4 200, 0, 8;
    %store/vec4 v000002bbc06394f0_0, 0, 8;
    %delay 2500000, 0;
    %vpi_call 2 85 "$display", "\012--- TEST 3: High Performance -> Normal (Load=90) ---" {0 0 0};
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000002bbc06394f0_0, 0, 8;
    %delay 2500000, 0;
    %vpi_call 2 91 "$display", "\012--- Simulation Finished ---" {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 93 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "dvfs_controller_tb.v";
    "dvfs_controller.v";
