

================================================================
== Vitis HLS Report for 'compute_all_attention_coefficients'
================================================================
* Date:           Sat Dec 11 19:30:58 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.845 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_exp_28_10_s_fu_158  |exp_28_10_s  |       12|       12|  48.000 ns|  48.000 ns|    1|    1|      yes|
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_130_1_VITIS_LOOP_131_2_VITIS_LOOP_132_3  |        ?|        ?|        69|          1|          1|     ?|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      563|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|     4613|     3623|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      107|    -|
|Register             |        -|     -|     3111|      320|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|     7724|     4613|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+------+------+-----+
    |           Instance          |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------+-----------------------+---------+----+------+------+-----+
    |mul_3ns_9ns_10_1_1_U1060     |mul_3ns_9ns_10_1_1     |        0|   0|     0|    49|    0|
    |mul_3ns_9ns_11_1_1_U1059     |mul_3ns_9ns_11_1_1     |        0|   0|     0|    49|    0|
    |sdiv_46ns_28s_28_50_1_U1061  |sdiv_46ns_28s_28_50_1  |        0|   0|  4613|  3525|    0|
    +-----------------------------+-----------------------+---------+----+------+------+-----+
    |Total                        |                       |        0|   0|  4613|  3623|    0|
    +-----------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    +-----------------------------------------------+-----------------------------------------+---------------------+
    |                    Instance                   |                  Module                 |      Expression     |
    +-----------------------------------------------+-----------------------------------------+---------------------+
    |ama_addmuladd_11ns_18ns_8ns_18ns_18_4_1_U1063  |ama_addmuladd_11ns_18ns_8ns_18ns_18_4_1  |  (i0 + i1) * i2 + i3|
    |mac_muladd_3ns_8ns_10ns_10_4_1_U1062           |mac_muladd_3ns_8ns_10ns_10_4_1           |         i0 * i1 + i2|
    +-----------------------------------------------+-----------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln130_1_fu_255_p2                  |         +|   0|  0|  73|          66|           1|
    |add_ln130_fu_264_p2                    |         +|   0|  0|  10|           3|           1|
    |add_ln131_1_fu_373_p2                  |         +|   0|  0|  71|          64|           1|
    |add_ln131_fu_320_p2                    |         +|   0|  0|  39|          32|           1|
    |add_ln132_fu_367_p2                    |         +|   0|  0|  25|          18|           1|
    |empty_106_fu_418_p2                    |         +|   0|  0|  17|          10|          10|
    |ap_predicate_op155_call_state9_state8  |       and|   0|  0|   2|           1|           1|
    |icmp_ln130_fu_250_p2                   |      icmp|   0|  0|  29|          66|          66|
    |icmp_ln131_fu_270_p2                   |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln132_1_fu_216_p2                 |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln132_fu_245_p2                   |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1552_fu_448_p2                  |      icmp|   0|  0|  18|          28|           1|
    |or_ln131_fu_326_p2                     |        or|   0|  0|   2|           1|           1|
    |select_ln130_1_fu_283_p3               |    select|   0|  0|   3|           1|           3|
    |select_ln130_2_fu_305_p3               |    select|   0|  0|  18|           1|           1|
    |select_ln130_3_fu_431_p3               |    select|   0|  0|  10|           1|          10|
    |select_ln130_4_fu_313_p3               |    select|   0|  0|   2|           1|           1|
    |select_ln130_fu_275_p3                 |    select|   0|  0|  32|           1|           1|
    |select_ln131_1_fu_348_p3               |    select|   0|  0|  18|           1|          18|
    |select_ln131_2_fu_437_p3               |    select|   0|  0|  10|           1|          10|
    |select_ln131_3_fu_356_p3               |    select|   0|  0|  32|           1|          32|
    |select_ln131_4_fu_379_p3               |    select|   0|  0|  63|           1|           1|
    |select_ln131_fu_332_p3                 |    select|   0|  0|  18|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 563|         428|         261|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter5                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter68                 |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_150_p4      |   9|          2|   28|         56|
    |ap_phi_reg_pp0_iter6_storemerge_reg_146  |   9|          2|   28|         56|
    |indvar_flatten22_fu_94                   |   9|          2|   66|        132|
    |indvar_flatten_fu_86                     |   9|          2|   64|        128|
    |n1_fu_82                                 |   9|          2|   32|         64|
    |n2_fu_78                                 |   9|          2|   18|         36|
    |nh_fu_90                                 |   9|          2|    3|          6|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 107|         23|  242|        487|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln130_reg_574                          |   3|   0|    3|          0|
    |all_attention_coefficients_V_addr_reg_629  |  18|   0|   18|          0|
    |ap_CS_fsm                                  |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter11_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter12_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter13_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter14_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter15_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter16_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter17_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter18_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter19_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_146    |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter20_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter21_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter22_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter23_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter24_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter25_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter26_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter27_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter28_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter29_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter2_storemerge_reg_146    |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter30_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter31_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter32_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter33_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter34_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter35_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter36_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter37_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter38_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter39_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter3_storemerge_reg_146    |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter40_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter41_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter42_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter43_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter44_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter45_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter46_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter47_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter48_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter49_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter4_storemerge_reg_146    |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter50_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter51_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter52_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter53_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter54_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter55_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter56_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter57_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter58_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter59_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter5_storemerge_reg_146    |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter60_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter61_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter62_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter63_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter64_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter65_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter66_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter67_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter68_storemerge_reg_146   |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter6_storemerge_reg_146    |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter7_storemerge_reg_146    |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter8_storemerge_reg_146    |  28|   0|   28|          0|
    |ap_phi_reg_pp0_iter9_storemerge_reg_146    |  28|   0|   28|          0|
    |bound_reg_545                              |  64|   0|   64|          0|
    |empty_102_reg_565                          |  10|   0|   10|          0|
    |empty_105_reg_604                          |  10|   0|   10|          0|
    |empty_106_reg_619                          |  10|   0|   10|          0|
    |grp_exp_28_10_s_fu_158_ap_start_reg        |   1|   0|    1|          0|
    |icmp_ln130_reg_570                         |   1|   0|    1|          0|
    |icmp_ln131_reg_579                         |   1|   0|    1|          0|
    |icmp_ln132_1_reg_555                       |   1|   0|    1|          0|
    |icmp_ln1552_reg_644                        |   1|   0|    1|          0|
    |indvar_flatten22_fu_94                     |  66|   0|   66|          0|
    |indvar_flatten_fu_86                       |  64|   0|   64|          0|
    |mul_ln135_reg_584                          |  11|   0|   11|          0|
    |n1_fu_82                                   |  32|   0|   32|          0|
    |n2_fu_78                                   |  18|   0|   18|          0|
    |nh_2_reg_560                               |   3|   0|    3|          0|
    |nh_fu_90                                   |   3|   0|    3|          0|
    |op_V_reg_653                               |  28|   0|   28|          0|
    |select_ln130_4_reg_594                     |   1|   0|    1|          0|
    |select_ln131_1_reg_609                     |  18|   0|   18|          0|
    |select_ln131_2_reg_624                     |  10|   0|   10|          0|
    |select_ln131_reg_599                       |  18|   0|   18|          0|
    |tmp_reg_550                                |  64|   0|   66|          2|
    |trunc_ln130_reg_589                        |  10|   0|   10|          0|
    |x_V_reg_639                                |  28|   0|   28|          0|
    |add_ln130_reg_574                          |  64|  32|    3|          0|
    |all_attention_coefficients_V_addr_reg_629  |  64|  32|   18|          0|
    |empty_102_reg_565                          |  64|  32|   10|          0|
    |empty_106_reg_619                          |  64|  32|   10|          0|
    |icmp_ln130_reg_570                         |  64|  32|    1|          0|
    |icmp_ln131_reg_579                         |  64|  32|    1|          0|
    |icmp_ln1552_reg_644                        |  64|  32|    1|          0|
    |select_ln130_4_reg_594                     |  64|  32|    1|          0|
    |select_ln131_2_reg_624                     |  64|  32|   10|          0|
    |select_ln131_reg_599                       |  64|  32|   18|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |3111| 320| 2546|          2|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|  compute_all_attention_coefficients|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|  compute_all_attention_coefficients|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|  compute_all_attention_coefficients|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|  compute_all_attention_coefficients|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|  compute_all_attention_coefficients|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|  compute_all_attention_coefficients|  return value|
|grp_exp_28_10_s_fu_2454_p_din1         |  out|   28|  ap_ctrl_hs|  compute_all_attention_coefficients|  return value|
|grp_exp_28_10_s_fu_2454_p_dout0        |   in|   28|  ap_ctrl_hs|  compute_all_attention_coefficients|  return value|
|grp_exp_28_10_s_fu_2454_p_start        |  out|    1|  ap_ctrl_hs|  compute_all_attention_coefficients|  return value|
|grp_exp_28_10_s_fu_2454_p_ready        |   in|    1|  ap_ctrl_hs|  compute_all_attention_coefficients|  return value|
|grp_exp_28_10_s_fu_2454_p_done         |   in|    1|  ap_ctrl_hs|  compute_all_attention_coefficients|  return value|
|grp_exp_28_10_s_fu_2454_p_idle         |   in|    1|  ap_ctrl_hs|  compute_all_attention_coefficients|  return value|
|grp_fu_2450_p_din0                     |  out|   32|  ap_ctrl_hs|  compute_all_attention_coefficients|  return value|
|grp_fu_2450_p_din1                     |  out|   32|  ap_ctrl_hs|  compute_all_attention_coefficients|  return value|
|grp_fu_2450_p_dout0                    |   in|   64|  ap_ctrl_hs|  compute_all_attention_coefficients|  return value|
|grp_fu_2450_p_ce                       |  out|    1|  ap_ctrl_hs|  compute_all_attention_coefficients|  return value|
|num_of_nodes                           |   in|   32|     ap_none|                        num_of_nodes|        scalar|
|all_attention_coefficients_V_address1  |  out|   18|   ap_memory|        all_attention_coefficients_V|         array|
|all_attention_coefficients_V_ce1       |  out|    1|   ap_memory|        all_attention_coefficients_V|         array|
|all_attention_coefficients_V_we1       |  out|    1|   ap_memory|        all_attention_coefficients_V|         array|
|all_attention_coefficients_V_d1        |  out|   28|   ap_memory|        all_attention_coefficients_V|         array|
|attention_coefficients_sum_V_address0  |  out|   10|   ap_memory|        attention_coefficients_sum_V|         array|
|attention_coefficients_sum_V_ce0       |  out|    1|   ap_memory|        attention_coefficients_sum_V|         array|
|attention_coefficients_sum_V_q0        |   in|   28|   ap_memory|        attention_coefficients_sum_V|         array|
|all_scores_V_address0                  |  out|   18|   ap_memory|                        all_scores_V|         array|
|all_scores_V_ce0                       |  out|    1|   ap_memory|                        all_scores_V|         array|
|all_scores_V_q0                        |   in|   28|   ap_memory|                        all_scores_V|         array|
+---------------------------------------+-----+-----+------------+------------------------------------+--------------+

