# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab3-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab3-ECE385/385_lab4_adders_provided_fa20 {C:/Users/alijh/Documents/ECE 385/lab3-ECE385/385_lab4_adders_provided_fa20/select_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:24 on Feb 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab3-ECE385/385_lab4_adders_provided_fa20" C:/Users/alijh/Documents/ECE 385/lab3-ECE385/385_lab4_adders_provided_fa20/select_adder.sv 
# -- Compiling module select_adder
# 
# Top level modules:
# 	select_adder
# End time: 22:45:24 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab3-ECE385 {C:/Users/alijh/Documents/ECE 385/lab3-ECE385/4bitRippleAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:24 on Feb 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab3-ECE385" C:/Users/alijh/Documents/ECE 385/lab3-ECE385/4bitRippleAdder.sv 
# -- Compiling module full_adder
# -- Compiling module fourbitRippleAdder
# 
# Top level modules:
# 	fourbitRippleAdder
# End time: 22:45:24 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab3-ECE385 {C:/Users/alijh/Documents/ECE 385/lab3-ECE385/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:24 on Feb 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab3-ECE385" C:/Users/alijh/Documents/ECE 385/lab3-ECE385/multiplexer.sv 
# -- Compiling module multiplexer
# 
# Top level modules:
# 	multiplexer
# End time: 22:45:24 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab3-ECE385 {C:/Users/alijh/Documents/ECE 385/lab3-ECE385/fourbitCSA.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:24 on Feb 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab3-ECE385" C:/Users/alijh/Documents/ECE 385/lab3-ECE385/fourbitCSA.sv 
# -- Compiling module fourbitCSA
# 
# Top level modules:
# 	fourbitCSA
# End time: 22:45:24 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab3-ECE385 {C:/Users/alijh/Documents/ECE 385/lab3-ECE385/testbench_CSA.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:24 on Feb 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab3-ECE385" C:/Users/alijh/Documents/ECE 385/lab3-ECE385/testbench_CSA.sv 
# -- Compiling module testbench_CSA
# 
# Top level modules:
# 	testbench_CSA
# End time: 22:45:24 on Feb 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_CSA
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_CSA 
# Start time: 22:45:24 on Feb 10,2022
# Loading sv_std.std
# Loading work.testbench_CSA
# Loading work.select_adder
# Loading work.fourbitRippleAdder
# Loading work.full_adder
# Loading work.fourbitCSA
# Loading work.multiplexer
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200 ns
# End time: 22:45:42 on Feb 10,2022, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
