
*** Running vivado
    with args -log tpu_top_32X32.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tpu_top_32X32.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source tpu_top_32X32.tcl -notrace
Command: synth_design -top tpu_top_32X32 -part xcvu29p_CIV-fsga2577-3-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu29p_CIV'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu29p_CIV'
INFO: [Device 21-403] Loading part xcvu29p_CIV-fsga2577-3-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26556
WARNING: [Synth 8-2611] redeclaration of ansi port uram_write_enable is not allowed [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/tpu_top_32X32.v:174]
WARNING: [Synth 8-2611] redeclaration of ansi port uram_wdata is not allowed [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/tpu_top_32X32.v:175]
WARNING: [Synth 8-2611] redeclaration of ansi port uram_wdata_addr is not allowed [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/tpu_top_32X32.v:176]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2083.281 ; gain = 242.664
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tpu_top_32X32' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/tpu_top_32X32.v:3]
INFO: [Synth 8-6157] synthesizing module 'quantize' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/quantize.v:8]
	Parameter ARRAY_SIZE bound to: 32 - type: integer 
	Parameter SRAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'quantize' (1#1) [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/quantize.v:8]
INFO: [Synth 8-6157] synthesizing module 'systolic' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:3]
	Parameter ARRAY_SIZE bound to: 32 - type: integer 
	Parameter SRAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'systolic' (2#1) [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:3]
INFO: [Synth 8-6157] synthesizing module 'systolic_controll' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic_controll.v:3]
	Parameter ARRAY_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'systolic_controll' (3#1) [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic_controll.v:3]
INFO: [Synth 8-6157] synthesizing module 'write_out_new' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:24]
	Parameter ARRAY_SIZE bound to: 32 - type: integer 
	Parameter OUTPUT_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [D:/vivado2021.1/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
	Parameter MEMORY_SIZE bound to: 2097152 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: ultra - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 512 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 512 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 12 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 512 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 12 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/vivado2021.1/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (4#1) [D:/vivado2021.1/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (5#1) [D:/vivado2021.1/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
WARNING: [Synth 8-689] width (1) of port connection 'doutb' does not match port width (512) of module 'xpm_memory_sdpram' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:185]
INFO: [Synth 8-6155] done synthesizing module 'write_out_new' (6#1) [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'uram_rd_data' does not match port width (512) of module 'write_out_new' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/tpu_top_32X32.v:196]
INFO: [Synth 8-6155] done synthesizing module 'tpu_top_32X32' (7#1) [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/tpu_top_32X32.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2883.625 ; gain = 1043.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2883.625 ; gain = 1043.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2883.625 ; gain = 1043.008
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.752 . Memory (MB): peak = 2883.625 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/vivado2021.1/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2021.1/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tpu_top_32X32_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tpu_top_32X32_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2887.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 2887.824 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2887.824 ; gain = 1047.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu29p_CIV-fsga2577-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'systolic_controll'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_state_nx_reg' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic_controll.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_state_nx_reg' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic_controll.v:67]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
               LOAD_DATA |                               01 |                              001
                   WAIT1 |                               10 |                              010
                 ROLLING |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'systolic_controll'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_state_nx_reg' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic_controll.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_index_nx_reg' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic_controll.v:137]
WARNING: [Synth 8-327] inferring latch for variable 'data_set_nx_reg' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic_controll.v:138]
WARNING: [Synth 8-327] inferring latch for variable 'tpu_done_nx_reg' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic_controll.v:70]
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg"'.
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][1]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][2]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][3]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][4]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][5]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][6]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][7]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][8]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][9]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][10]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][11]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][12]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][13]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][14]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][15]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][16]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][17]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][18]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][19]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][20]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][21]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][22]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][23]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][24]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][25]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][26]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][27]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][28]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][29]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][30]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[0][31]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][1]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][2]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][3]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][4]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][5]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][6]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][7]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][8]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][9]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][10]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][11]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][12]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][13]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][14]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][15]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][16]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][17]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][18]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][19]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][20]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][21]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][22]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][23]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][24]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][25]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][26]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][27]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][28]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][29]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][30]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[1][31]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][1]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][2]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][3]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][4]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][5]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][6]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][7]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][8]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][9]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][10]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][11]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][12]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][13]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][14]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][15]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][16]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][17]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][18]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][19]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][20]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][21]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][22]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][23]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][24]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][25]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][26]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][27]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][28]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'temp_matrix_reg[2][29]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/write_out_new.v:69]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 3133.766 ; gain = 1293.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   14 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               28 Bit    Registers := 528   
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1981  
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	            2048K Bit	(4096 X 512 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  896 Bit        Muxes := 2     
	   2 Input  512 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 4128  
	   2 Input   16 Bit        Muxes := 126   
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 3     
	   4 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   4 Input    6 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 347   
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"write_out_newi_9/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"write_out_newi_9/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-4471] merging register 'weight_queue_reg[10][21][7:0]' into 'weight_queue_reg[10][21][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:60]
INFO: [Synth 8-4471] merging register 'weight_queue_reg[10][20][7:0]' into 'weight_queue_reg[10][20][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:60]
INFO: [Synth 8-4471] merging register 'data_queue_reg[11][10][7:0]' into 'data_queue_reg[11][10][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'weight_queue_reg[12][15][7:0]' into 'weight_queue_reg[12][15][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:60]
INFO: [Synth 8-4471] merging register 'weight_queue_reg[13][15][7:0]' into 'weight_queue_reg[13][15][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:60]
INFO: [Synth 8-4471] merging register 'data_queue_reg[1][0][7:0]' into 'data_queue_reg[1][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'weight_queue_reg[9][20][7:0]' into 'weight_queue_reg[9][20][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:60]
INFO: [Synth 8-4471] merging register 'data_queue_reg[0][0][7:0]' into 'data_queue_reg[0][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[2][0][7:0]' into 'data_queue_reg[2][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[3][0][7:0]' into 'data_queue_reg[3][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[4][0][7:0]' into 'data_queue_reg[4][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[5][0][7:0]' into 'data_queue_reg[5][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[6][0][7:0]' into 'data_queue_reg[6][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[7][0][7:0]' into 'data_queue_reg[7][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[8][0][7:0]' into 'data_queue_reg[8][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[9][0][7:0]' into 'data_queue_reg[9][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[10][0][7:0]' into 'data_queue_reg[10][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[11][0][7:0]' into 'data_queue_reg[11][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[12][0][7:0]' into 'data_queue_reg[12][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[13][0][7:0]' into 'data_queue_reg[13][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[14][0][7:0]' into 'data_queue_reg[14][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[15][0][7:0]' into 'data_queue_reg[15][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[16][0][7:0]' into 'data_queue_reg[16][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[17][0][7:0]' into 'data_queue_reg[17][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[18][0][7:0]' into 'data_queue_reg[18][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[19][0][7:0]' into 'data_queue_reg[19][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[20][0][7:0]' into 'data_queue_reg[20][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[21][0][7:0]' into 'data_queue_reg[21][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[22][0][7:0]' into 'data_queue_reg[22][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[23][0][7:0]' into 'data_queue_reg[23][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[24][0][7:0]' into 'data_queue_reg[24][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[25][0][7:0]' into 'data_queue_reg[25][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[26][0][7:0]' into 'data_queue_reg[26][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[27][0][7:0]' into 'data_queue_reg[27][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[28][0][7:0]' into 'data_queue_reg[28][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[29][0][7:0]' into 'data_queue_reg[29][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[30][0][7:0]' into 'data_queue_reg[30][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[2][0][7:0]' into 'data_queue_reg[2][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[3][0][7:0]' into 'data_queue_reg[3][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[4][0][7:0]' into 'data_queue_reg[4][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[5][0][7:0]' into 'data_queue_reg[5][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[6][0][7:0]' into 'data_queue_reg[6][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[7][0][7:0]' into 'data_queue_reg[7][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[8][0][7:0]' into 'data_queue_reg[8][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[9][0][7:0]' into 'data_queue_reg[9][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[10][0][7:0]' into 'data_queue_reg[10][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[11][0][7:0]' into 'data_queue_reg[11][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[12][0][7:0]' into 'data_queue_reg[12][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[13][0][7:0]' into 'data_queue_reg[13][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[14][0][7:0]' into 'data_queue_reg[14][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[15][0][7:0]' into 'data_queue_reg[15][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[16][0][7:0]' into 'data_queue_reg[16][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[17][0][7:0]' into 'data_queue_reg[17][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[18][0][7:0]' into 'data_queue_reg[18][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[19][0][7:0]' into 'data_queue_reg[19][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[20][0][7:0]' into 'data_queue_reg[20][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[21][0][7:0]' into 'data_queue_reg[21][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[22][0][7:0]' into 'data_queue_reg[22][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[23][0][7:0]' into 'data_queue_reg[23][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[24][0][7:0]' into 'data_queue_reg[24][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[25][0][7:0]' into 'data_queue_reg[25][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[26][0][7:0]' into 'data_queue_reg[26][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[27][0][7:0]' into 'data_queue_reg[27][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[28][0][7:0]' into 'data_queue_reg[28][0][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[3][1][7:0]' into 'data_queue_reg[3][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[4][1][7:0]' into 'data_queue_reg[4][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[5][1][7:0]' into 'data_queue_reg[5][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[6][1][7:0]' into 'data_queue_reg[6][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[7][1][7:0]' into 'data_queue_reg[7][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[8][1][7:0]' into 'data_queue_reg[8][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[9][1][7:0]' into 'data_queue_reg[9][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[10][1][7:0]' into 'data_queue_reg[10][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[11][1][7:0]' into 'data_queue_reg[11][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[12][1][7:0]' into 'data_queue_reg[12][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[13][1][7:0]' into 'data_queue_reg[13][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[14][1][7:0]' into 'data_queue_reg[14][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[15][1][7:0]' into 'data_queue_reg[15][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[16][1][7:0]' into 'data_queue_reg[16][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[17][1][7:0]' into 'data_queue_reg[17][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[18][1][7:0]' into 'data_queue_reg[18][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[19][1][7:0]' into 'data_queue_reg[19][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[20][1][7:0]' into 'data_queue_reg[20][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[21][1][7:0]' into 'data_queue_reg[21][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[22][1][7:0]' into 'data_queue_reg[22][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[23][1][7:0]' into 'data_queue_reg[23][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[24][1][7:0]' into 'data_queue_reg[24][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[25][1][7:0]' into 'data_queue_reg[25][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[26][1][7:0]' into 'data_queue_reg[26][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[27][1][7:0]' into 'data_queue_reg[27][1][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[4][2][7:0]' into 'data_queue_reg[4][2][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[5][2][7:0]' into 'data_queue_reg[5][2][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[6][2][7:0]' into 'data_queue_reg[6][2][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[7][2][7:0]' into 'data_queue_reg[7][2][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[8][2][7:0]' into 'data_queue_reg[8][2][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[9][2][7:0]' into 'data_queue_reg[9][2][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[10][2][7:0]' into 'data_queue_reg[10][2][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[11][2][7:0]' into 'data_queue_reg[11][2][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[12][2][7:0]' into 'data_queue_reg[12][2][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[13][2][7:0]' into 'data_queue_reg[13][2][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Synth 8-4471] merging register 'data_queue_reg[14][2][7:0]' into 'data_queue_reg[14][2][7:0]' [D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.srcs/sources_1/new/systolic.v:61]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:02:06 . Memory (MB): peak = 3167.711 ; gain = 1327.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:06 ; elapsed = 00:02:20 . Memory (MB): peak = 3279.402 ; gain = 1438.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:02:30 . Memory (MB): peak = 3311.738 ; gain = 1471.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:21 ; elapsed = 00:02:45 . Memory (MB): peak = 3319.500 ; gain = 1478.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:22 ; elapsed = 00:02:47 . Memory (MB): peak = 3319.500 ; gain = 1478.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:22 ; elapsed = 00:02:47 . Memory (MB): peak = 3319.500 ; gain = 1478.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:22 ; elapsed = 00:02:47 . Memory (MB): peak = 3319.500 ; gain = 1478.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:22 ; elapsed = 00:02:47 . Memory (MB): peak = 3319.500 ; gain = 1478.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:22 ; elapsed = 00:02:47 . Memory (MB): peak = 3319.500 ; gain = 1478.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:22 ; elapsed = 00:02:47 . Memory (MB): peak = 3319.500 ; gain = 1478.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     3|
|4     |LUT3  |     6|
|5     |LUT4  |    10|
|6     |LUT5  |     8|
|7     |LUT6  |    13|
|8     |FDRE  |    22|
|9     |LD    |     6|
|10    |IBUF  |     3|
|11    |OBUF  |    20|
|12    |OBUFT |   520|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:22 ; elapsed = 00:02:47 . Memory (MB): peak = 3319.500 ; gain = 1478.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1030 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:47 ; elapsed = 00:02:40 . Memory (MB): peak = 3319.500 ; gain = 1474.684
Synthesis Optimization Complete : Time (s): cpu = 00:02:22 ; elapsed = 00:02:48 . Memory (MB): peak = 3319.500 ; gain = 1478.883
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3331.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3371.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  LD => LDCE: 6 instances

Synth Design complete, checksum: d0186bc1
INFO: [Common 17-83] Releasing license: Synthesis
140 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:29 ; elapsed = 00:02:56 . Memory (MB): peak = 3371.539 ; gain = 2008.664
INFO: [Common 17-1381] The checkpoint 'D:/lab_project/TPU_32X4096_addr/TPU_32X4096_addr.runs/synth_1/tpu_top_32X32.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tpu_top_32X32_utilization_synth.rpt -pb tpu_top_32X32_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 24 10:18:12 2026...
