<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="simulation/submodules/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_mm_pkg" />
 <file
   path="simulation/submodules/hps_sdram.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq_lib/alt_mem_ddrx_buffer.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq_lib/hmctl_synchronizer.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq_lib/alt_mem_ddrx_fifo.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/hps_sdram_p0_acv_ldc.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/hps_sdram_p0_altdqdqs.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/hps_sdram_p0_reset_sync.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/hps_sdram_p0_reset.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_reg_file.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_hhp_decompress_avl_mm_bridge.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_scc_reg_file.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_altera_hhp_apb2avalon_bridge.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_addr_router_001.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_altera_avalon_mm_clock_crossing_bridge.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_scc_hhp_wrapper.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_addr_router.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_addr_router_001_default_decode.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_altera_merlin_burst_uncompressor.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_scc_hhp_phase_decode.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_addr_router_default_decode.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_altera_avalon_st_pipeline_base.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_altera_merlin_master_translator.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_altera_avalon_mm_bridge.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_altera_merlin_slave_translator.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_altera_merlin_arbitrator.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_altera_avalon_dc_fifo.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_id_router.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_rsp_xbar_demux.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_altera_mem_if_simple_avalon_mm_bridge.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_cmd_xbar_mux.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_altera_merlin_arb_adder.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_cmd_xbar_demux_001.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_rsp_xbar_mux.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_trk_mgr.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_cmd_xbar_demux.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_altera_merlin_traffic_limiter.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_scc_mgr.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_altera_merlin_slave_agent.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_id_router_default_decode.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/seq/seq_altera_merlin_master_agent.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_mem_if_hhp_qseq_top.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/hps_sdram_pll.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/hps_sdram_p0_phy_csr.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/hps_sdram_p0.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/hps_sdram_p0_generic_ddio.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/hps_software/sequencer.c"
   type="OTHER"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/hps_software/sequencer_defines.h"
   type="OTHER"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/hps_software/sequencer.h"
   type="OTHER"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/hps_sdram_p0_acv_hard_memphy.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/hps_inst_ROM.hex"
   type="HEX"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/hps_sdram_p0_acv_hard_io_pads.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/hps_sdram_p0_clock_pair_generator.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/hps_AC_ROM.hex"
   type="HEX"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/hps_sdram_p0_iss_probe.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v"
   type="VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/questa_mvc_svapi.svh"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_common_axi.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_axi_master.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_axi_slave.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/soc_system_hps_0_fpga_interfaces_f2h_cold_reset_req.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/soc_system_hps_0_fpga_interfaces_f2h_debug_reset_req.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/soc_system_hps_0_fpga_interfaces_f2h_warm_reset_req.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/soc_system_hps_0_fpga_interfaces_f2h_stm_hw_events.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/soc_system_hps_0_fpga_interfaces.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/soc_system_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_2.v"
   type="VERILOG"
   library="mm_interconnect_2" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="simulation/submodules/soc_system_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="sc_fifo_cols" />
 <file
   path="simulation/submodules/soc_system_pio_0.v"
   type="VERILOG"
   library="pio_0" />
 <file
   path="simulation/submodules/soc_system_msgdma_write.v"
   type="VERILOG"
   library="msgdma_write" />
 <file
   path="simulation/submodules/soc_system_msgdma_read.v"
   type="VERILOG"
   library="msgdma_read" />
 <file
   path="simulation/submodules/soc_system_hps_0.v"
   type="VERILOG"
   library="hps_0" />
 <file
   path="simulation/submodules/soc_system_fifo_instr.v"
   type="VERILOG"
   library="fifo_instr" />
 <file
   path="simulation/submodules/soc_system_demux_cols_rows.sv"
   type="SYSTEM_VERILOG"
   library="demux_cols_rows" />
 <file
   path="simulation/submodules/soc_system_clk_95.vo"
   type="VERILOG"
   library="clk_95" />
 <file path="simulation/soc_system.v" type="VERILOG" />
 <topLevel name="soc_system" />
 <deviceFamily name="cyclonev" />
 <modelMap controllerPath="soc_system.hps_0" modelPath="soc_system.hps_0" />
 <modelMap
   controllerPath="soc_system.hps_0.fpga_interfaces"
   modelPath="soc_system.hps_0.fpga_interfaces" />
 <modelMap
   controllerPath="soc_system.hps_0.hps_io"
   modelPath="soc_system.hps_0.hps_io" />
</simPackage>
