Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar  7 11:08:14 2025
| Host         : DESKTOP-FEDBMRF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    44 |
|    Minimum number of control sets                        |    44 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    93 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    44 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           27 |
| No           | No                    | Yes                    |              23 |           17 |
| No           | Yes                   | No                     |              49 |           15 |
| Yes          | No                    | No                     |             143 |           45 |
| Yes          | No                    | Yes                    |             104 |           27 |
| Yes          | Yes                   | No                     |             180 |           55 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |                                                                        Enable Signal                                                                       |                                                      Set/Reset Signal                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_wiz/inst/clk_out1 |                                                                                                                                                            | extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i           |                1 |              3 |         3.00 |
|  clk_wiz/inst/clk_out1 |                                                                                                                                                            | txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                    |                1 |              3 |         3.00 |
|  clk_wiz/inst/clk_out1 |                                                                                                                                                            | txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                    |                1 |              3 |         3.00 |
|  clk_wiz/inst/clk_out1 |                                                                                                                                                            | spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  clk_wiz/inst/clk_out1 |                                                                                                                                                            | spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i      |                1 |              3 |         3.00 |
|  clk_wiz/inst/clk_out1 | txrx_unit/clk_toggles0                                                                                                                                     |                                                                                                                            |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1 | spi_m/raw_payload_buffer_3                                                                                                                                 | spi_m/raw_payload_buffer[28]_i_1_n_0                                                                                       |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1 |                                                                                                                                                            | txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                     |                2 |              6 |         3.00 |
|  clk_wiz/inst/clk_out1 | spi_m/u_w5500_axi_data_streamer/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg[0]                                                                       |                                                                                                                            |                4 |              6 |         1.50 |
|  clk_wiz/inst/clk_out1 |                                                                                                                                                            | txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                     |                2 |              7 |         3.50 |
|  clk_wiz/inst/clk_out1 |                                                                                                                                                            | spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                2 |              7 |         3.50 |
|  clk_wiz/inst/clk_out1 |                                                                                                                                                            | extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]            |                2 |              7 |         3.50 |
|  clk_wiz/inst/clk_out1 |                                                                                                                                                            | spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              7 |         3.50 |
|  clk_wiz/inst/clk_out1 | txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                    | txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                     |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out1 | txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                    | txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                     |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out1 | txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                     | txrx_unit/u_rx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                     |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out1 | txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                     | txrx_unit/u_tx_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                     |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out1 | spi_m/payload_byte_length_2                                                                                                                                | spi_m/payload_byte_length[10]_i_1_n_0                                                                                      |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out1 | extdatahandler/GEN_TEST_1.rdata_buffer[7]_i_1_n_0                                                                                                          |                                                                                                                            |                1 |              8 |         8.00 |
|  clk_wiz/inst/clk_out1 | spi_m/u_w5500_axi_data_streamer/tdata[7]_i_1_n_0                                                                                                           | reset_IBUF                                                                                                                 |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out1 | txrx_unit/rx_buffer0                                                                                                                                       |                                                                                                                            |                1 |              8 |         8.00 |
|  clk_wiz/inst/clk_out1 | txrx_unit/tx_buffer0                                                                                                                                       |                                                                                                                            |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out1 | spi_m/payload_data[7]_i_1_n_0                                                                                                                              | reset_IBUF                                                                                                                 |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out1 | spi_m/ext_pl_rlast_i_1_n_0                                                                                                                                 | reset_IBUF                                                                                                                 |                2 |              9 |         4.50 |
|  clk_wiz/inst/clk_out1 | spi_m/u_w5500_axi_data_streamer/w5500state_reg[3][0]                                                                                                       |                                                                                                                            |                3 |             10 |         3.33 |
|  clk_wiz/inst/clk_out1 | spi_m/u_w5500_axi_data_streamer/E[0]                                                                                                                       |                                                                                                                            |                2 |             10 |         5.00 |
|  clk_wiz/inst/clk_out1 | spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             12 |         2.40 |
|  clk_wiz/inst/clk_out1 | spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | spi_m/u_w5500_axi_data_streamer/u_payload_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |             12 |         3.00 |
|  clk_wiz/inst/clk_out1 | spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]      | spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                5 |             12 |         2.40 |
|  clk_wiz/inst/clk_out1 | spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                       | spi_m/u_w5500_axi_data_streamer/u_rx_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                5 |             12 |         2.40 |
|  clk_wiz/inst/clk_out1 | extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                            | extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]            |                4 |             12 |         3.00 |
|  clk_wiz/inst/clk_out1 | extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]           | extdatahandler/loop_back_buffer_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]            |                4 |             12 |         3.00 |
|  clk_wiz/inst/clk_out1 | spi_m/u_w5500_axi_data_streamer/rx_pointer_reg_4                                                                                                           |                                                                                                                            |                3 |             16 |         5.33 |
|  clk_wiz/inst/clk_out1 | spi_m/u_w5500_axi_data_streamer/rx_received_size_reg_1                                                                                                     |                                                                                                                            |                4 |             16 |         4.00 |
|  clk_wiz/inst/clk_out1 | spi_m/u_w5500_axi_data_streamer/tx_write_pointer                                                                                                           |                                                                                                                            |                4 |             16 |         4.00 |
|  clk_wiz/inst/clk_out1 | spi_m/u_w5500_axi_data_streamer/gen_fwft.gdvld_fwft.data_valid_fwft_reg[0]                                                                                 | reset_IBUF                                                                                                                 |                6 |             16 |         2.67 |
|  clk_wiz/inst/clk_out1 | spi_m/spi_header                                                                                                                                           |                                                                                                                            |                7 |             19 |         2.71 |
|  clk_wiz/inst/clk_out1 | spi_m/raw_payload_buffer_3                                                                                                                                 |                                                                                                                            |               12 |             22 |         1.83 |
|  clk_wiz/inst/clk_out1 |                                                                                                                                                            | reset_IBUF                                                                                                                 |               17 |             23 |         1.35 |
|  clk_wiz/inst/clk_out1 | spi_m/shift_payload_buffer[31]_i_1_n_0                                                                                                                     | reset_IBUF                                                                                                                 |                6 |             31 |         5.17 |
|  clk_wiz/inst/clk_out1 | spi_m/byte_length_buffer[0]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                 |                8 |             32 |         4.00 |
|  clk_wiz/inst/clk_out1 | extdatahandler/header_byte_counter_0                                                                                                                       | reset_IBUF                                                                                                                 |                6 |             32 |         5.33 |
|  clk_wiz/inst/clk_out1 | txrx_unit/bytes_received0                                                                                                                                  | txrx_unit/clear                                                                                                            |                8 |             32 |         4.00 |
|  clk_wiz/inst/clk_out1 |                                                                                                                                                            |                                                                                                                            |               27 |             64 |         2.37 |
+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


