{"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentDefinition"]]},"schemaVersion":{"major":0,"minor":3,"patch":0},"sections":[],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentDefinition\/init(name:port:generic:)","interfaceLanguage":"swift"},"abstract":[{"text":"Creates a new ","type":"text"},{"code":"ComponentDefinition","type":"codeVoice"},{"text":" with the given name and port declaration.","type":"text"}],"metadata":{"externalID":"s:11VHDLParsing19ComponentDefinitionV4name4port7genericAcA12VariableNameV_AA9PortBlockVAA07GenericJ0VSgtcfc","symbolKind":"init","title":"init(name:port:generic:)","roleHeading":"Initializer","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"name"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"port","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"PortBlock","preciseIdentifier":"s:11VHDLParsing9PortBlockV","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"generic","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"GenericBlock","preciseIdentifier":"s:11VHDLParsing12GenericBlockV","kind":"typeIdentifier"},{"text":"?)","kind":"text"}],"role":"symbol","modules":[{"name":"VHDLParsing"}]},"kind":"symbol","variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/componentdefinition\/init(name:port:generic:)"]}],"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"},{"kind":"text","text":", "},{"kind":"externalParam","text":"port"},{"kind":"text","text":": "},{"kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortBlock","preciseIdentifier":"s:11VHDLParsing9PortBlockV","text":"PortBlock"},{"kind":"text","text":", "},{"kind":"externalParam","text":"generic"},{"kind":"text","text":": "},{"kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericBlock","preciseIdentifier":"s:11VHDLParsing12GenericBlockV","text":"GenericBlock"},{"kind":"text","text":"? = nil)"}]}],"kind":"declarations"},{"parameters":[{"content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The name of the entity."}]}],"name":"name"},{"content":[{"inlineContent":[{"text":"The port declaration.","type":"text"}],"type":"paragraph"}],"name":"port"}],"kind":"parameters"}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/ComponentDefinition/init(name:port:generic:)":{"title":"init(name:port:generic:)","abstract":[{"text":"Creates a new ","type":"text"},{"code":"ComponentDefinition","type":"codeVoice"},{"text":" with the given name and port declaration.","type":"text"}],"url":"\/documentation\/vhdlparsing\/componentdefinition\/init(name:port:generic:)","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentDefinition\/init(name:port:generic:)","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"port","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"PortBlock","preciseIdentifier":"s:11VHDLParsing9PortBlockV","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"generic","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"GenericBlock","preciseIdentifier":"s:11VHDLParsing12GenericBlockV","kind":"typeIdentifier"},{"text":"?)","kind":"text"}],"role":"symbol","kind":"symbol","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/ComponentDefinition":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/componentdefinition","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentDefinition","abstract":[{"text":"A definition of a ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" component that can be instantiated in the architecture body.","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ComponentDefinition"}],"type":"topic","title":"ComponentDefinition","navigatorTitle":[{"kind":"identifier","text":"ComponentDefinition"}]},"doc://VHDLParsing/documentation/VHDLParsing/VariableName":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/variablename","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName","abstract":[{"text":"Valid VHDL variable names.","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"VariableName","kind":"identifier"}],"type":"topic","title":"VariableName","navigatorTitle":[{"text":"VariableName","kind":"identifier"}]},"doc://VHDLParsing/documentation/VHDLParsing/PortBlock":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/portblock","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortBlock","abstract":[{"text":"A port statement in ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":".","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"PortBlock"}],"type":"topic","title":"PortBlock","navigatorTitle":[{"kind":"identifier","text":"PortBlock"}]},"doc://VHDLParsing/documentation/VHDLParsing/GenericBlock":{"url":"\/documentation\/vhdlparsing\/genericblock","fragments":[{"text":"struct","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"GenericBlock"}],"type":"topic","title":"GenericBlock","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"GenericBlock"}],"abstract":[{"text":"A struct for representing generic declarations in an entity\/component block.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericBlock","role":"symbol"}}}