Checking out Encounter license ...
Virtuoso_Digital_Implem 9.1 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.


*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2010.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.14-s273_1 (32bit) 02/17/2011 18:35 (Linux 2.6)
@(#)CDS: NanoRoute v09.14-s029 NR110207-1105/USR65-UB (database version 2.30, 112.2.1) {superthreading v1.15}
@(#)CDS: CeltIC v09.14-s097_1 (32bit) 02/08/2011 02:24:38 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 09.14-s001 (32bit) 02/17/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 09.14-s140_1 (32bit) Feb  8 2011 01:13:15 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v09.14-s001
--- Starting "Encounter v09.14-s273_1" on Thu Nov  3 02:14:52 2016 (mem=50.6M) ---
--- Running on coe-ee-cad45.sjsuad.sjsu.edu (x86_64 w/Linux 4.7.9-200.fc24.x86_64+debug) ---
This version was compiled on Thu Feb 17 18:35:02 PST 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD_INTERNAL> setUIVar rda_Input ui_gndnet gnd
<CMD_INTERNAL> setUIVar rda_Input ui_timingcon_file ../eth_core_OSU180CG_netlist.sdc
<CMD_INTERNAL> setUIVar rda_Input ui_leffile ../../../../lib/tsmc018/lib/osu018_stdcells.lef
<CMD_INTERNAL> setUIVar rda_Input ui_netlist ../eth_core_OSU180CG_netlist.v
<CMD_INTERNAL> setUIVar rda_Input ui_timelib,max ../../../../lib/tsmc018/lib/osu018_stdcells.tlf
<CMD_INTERNAL> setUIVar rda_Input ui_topcell eth_core
<CMD_INTERNAL> setUIVar rda_Input ui_pwrnet vdd
<CMD> commitConfig

Loading Lef file ../../../../lib/tsmc018/lib/osu018_stdcells.lef...
**WARN: (ENCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 800.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Thu Nov  3 02:18:14 2016
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN3 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN4 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN5 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN6 GENERATE
viaInitial ends at Thu Nov  3 02:18:14 2016
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../eth_core_OSU180CG_netlist.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.159.2.9 (Current mem = 265.953M, initial mem = 50.625M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:01.0, mem=266.0M) ***
Set top cell to eth_core.
Reading max timing library '../../../../lib/tsmc018/lib/osu018_stdcells.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 32 cells in library 'osu018_stdcells' 
**WARN: (ENCTS-302):	Min timing libraries are not specified, while max timing libraries are specified in configuration file. This may cause issues in hold analysis. Use rda_Input(ui_timelib) instead of rda_Input(ui_timelib,max) for timing library specification, or use setTimingLibrary command to set min timing libraries. By default max timing libraries will be used for hold analysis.
*** End library_loading (cpu=0.00min, mem=0.1M, fe_cpu=0.53min, fe_mem=266.1M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell eth_core ...
*** Netlist is unique.
** info: there are 123 modules.
** info: there are 21245 stdCell insts.

*** Memory Usage v0.159.2.9 (Current mem = 275.898M, initial mem = 50.625M) ***
*info - Done with setDoAssign with 472 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file '../eth_core_OSU180CG_netlist.sdc' ...
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 8 of File ../eth_core_OSU180CG_netlist.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.1 mem=284.0M) ***
Total number of combinational cells: 26
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4 CLKBUF1
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Horizontal Layer M1 offset = 500 (guessed)
Vertical Layer M2 offset = 400 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 0.1 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
<CMD> fit
<CMD> setDrawView fplan
<CMD> selectObject Module tx_core/axi_master
<CMD> deselectAll
<CMD> selectObject Module tx_core/dma_reg_tx
<CMD> deselectAll
<CMD> selectObject Module tx_core/axi_master
<CMD> deselectAll
<CMD> getIoFlowFlag
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.996751329002 0.50 20.0 20.0 20.0 20.0
Horizontal Layer M1 offset = 500 (guessed)
Vertical Layer M2 offset = 400 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -spacing_bottom 0.5 -width_left 20 -width_bottom 20 -width_top 20 -spacing_top 0.5 -layer_bottom metal1 -stacked_via_top_layer metal6 -width_right 20 -around core -jog_distance 0.8 -offset_bottom 0.8 -layer_top metal1 -threshold 0.8 -offset_left 0.8 -spacing_right 0.5 -spacing_left 0.5 -offset_right 0.8 -offset_top 0.8 -layer_right metal2 -nets {gnd vdd } -stacked_via_bottom_layer metal1 -layer_left metal2

**WARN: (ENCPP-220):	The power planner does not create core rings outside the design boundary.  
	Check the design boundary, or specify valid offsets.
<CMD> addRing -spacing_bottom 0.5 -width_left 10 -width_bottom 10 -width_top 10 -spacing_top 0.5 -layer_bottom metal1 -stacked_via_top_layer metal6 -width_right 10 -around core -jog_distance 0.8 -offset_bottom 0.8 -layer_top metal1 -threshold 0.8 -offset_left 0.8 -spacing_right 0.5 -spacing_left 0.5 -offset_right 0.8 -offset_top 0.8 -layer_right metal2 -nets {gnd vdd } -stacked_via_bottom_layer metal1 -layer_left metal2

**WARN: (ENCPP-220):	The power planner does not create core rings outside the design boundary.  
	Check the design boundary, or specify valid offsets.
<CMD> getIoFlowFlag
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.987608310817 0.599998 20.0 20.0 20.0 20.0
Horizontal Layer M1 offset = 500 (guessed)
Vertical Layer M2 offset = 400 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -spacing_bottom 0.5 -width_left 10 -width_bottom 10 -width_top 10 -spacing_top 0.5 -layer_bottom metal1 -stacked_via_top_layer metal6 -width_right 10 -around core -jog_distance 0.8 -offset_bottom 0.8 -layer_top metal1 -threshold 0.8 -offset_left 0.8 -spacing_right 0.5 -spacing_left 0.5 -offset_right 0.8 -offset_top 0.8 -layer_right metal2 -nets {gnd vdd } -stacked_via_bottom_layer metal1 -layer_left metal2

**WARN: (ENCPP-220):	The power planner does not create core rings outside the design boundary.  
	Check the design boundary, or specify valid offsets.
<CMD> getIoFlowFlag
<CMD> addRing -spacing_bottom 0.5 -width_left 9 -width_bottom 9 -width_top 9 -spacing_top 0.5 -layer_bottom metal1 -stacked_via_top_layer metal6 -width_right 9 -around core -jog_distance 0.8 -offset_bottom 0.8 -layer_top metal1 -threshold 0.8 -offset_left 0.8 -spacing_right 0.5 -spacing_left 0.5 -offset_right 0.8 -offset_top 0.8 -layer_right metal2 -nets {gnd vdd } -stacked_via_bottom_layer metal1 -layer_left metal2

The power planner created 8 wires.
<CMD> undo
<CMD> getIoFlowFlag
<CMD> addRing -spacing_bottom 0.5 -width_left 9 -width_bottom 9 -width_top 9 -spacing_top 0.5 -layer_bottom metal1 -stacked_via_top_layer metal6 -width_right 9 -around core -jog_distance 0.8 -offset_bottom 0.8 -layer_top metal1 -threshold 0.8 -offset_left 0.8 -spacing_right 0.5 -spacing_left 0.5 -offset_right 0.8 -offset_top 0.8 -layer_right metal2 -nets {gnd vdd } -stacked_via_bottom_layer metal1 -layer_left metal2

The power planner created 8 wires.
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 1.0 -padcore_ring_bottom_layer_limit metal1 -number_of_sets 15 -stacked_via_top_layer metal6 -padcore_ring_top_layer_limit metal3 -spacing 0.5 -merge_stripes_value 0.8 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 5 -nets {gnd vdd } -stacked_via_bottom_layer metal1
**WARN: (ENCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
**WARN: (ENCPP-354):	The power planner did not generate Vertical stripe at 22.50 either because the stripe merged with rings, 
	or because stripe could not be connected to any legal targets.
Stripe generation is complete; vias are now being generated.
The power planner created 29 wires.
<CMD> undo
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 1.0 -padcore_ring_bottom_layer_limit metal1 -number_of_sets 15 -stacked_via_top_layer metal6 -padcore_ring_top_layer_limit metal3 -spacing 0.5 -merge_stripes_value 0.8 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 9 -nets {gnd vdd } -stacked_via_bottom_layer metal1
**WARN: (ENCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
**WARN: (ENCPP-354):	The power planner did not generate Vertical stripe at 24.50 either because the stripe merged with rings, 
	or because stripe could not be connected to any legal targets.
Stripe generation is complete; vias are now being generated.
The power planner created 29 wires.
<CMD> getMultiCpuUsage -localCpu
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 301.4M, InitMEM = 301.4M)
Number of Loop : 2
Start delay calculation (mem=301.371M)...
Delay calculation completed. (cpu=0:00:00.4 real=0:00:01.0 mem=307.098M 0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 307.1M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 1004 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.1) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=307.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=307.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=307.5M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=20241 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=20873 #term=67551 #term/net=3.24, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1153
stdCell: 20241 single + 0 double + 0 multi
Total standard cell length = 125.4360 (mm), area = 1.2544 (mm^2)
Average module density = 0.729.
Density for the design = 0.729.
       = stdcell_area 156795 (1254360 um^2) / alloc_area 215187 (1721498 um^2).
Pin Density = 0.431.
            = total # of pins 67551 / total Instance area 156795.
Iteration  1: Total net bbox = 1.264e-07 (8.08e-08 4.56e-08)
              Est.  stn bbox = 1.264e-07 (8.08e-08 4.56e-08)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 315.9M
Iteration  2: Total net bbox = 1.264e-07 (8.08e-08 4.56e-08)
              Est.  stn bbox = 1.264e-07 (8.08e-08 4.56e-08)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 315.9M
Iteration  3: Total net bbox = 1.970e+03 (1.00e+03 9.68e+02)
              Est.  stn bbox = 1.970e+03 (1.00e+03 9.68e+02)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 315.9M
Iteration  4: Total net bbox = 4.987e+05 (2.68e+05 2.31e+05)
              Est.  stn bbox = 4.987e+05 (2.68e+05 2.31e+05)
              cpu = 0:00:04.7 real = 0:00:05.0 mem = 315.9M
Iteration  5: Total net bbox = 9.843e+05 (5.42e+05 4.42e+05)
              Est.  stn bbox = 9.843e+05 (5.42e+05 4.42e+05)
              cpu = 0:00:06.1 real = 0:00:06.0 mem = 315.9M
Iteration  6: Total net bbox = 1.107e+06 (6.11e+05 4.96e+05)
              Est.  stn bbox = 1.107e+06 (6.11e+05 4.96e+05)
              cpu = 0:00:06.2 real = 0:00:07.0 mem = 316.8M
Iteration  7: Total net bbox = 1.424e+06 (7.55e+05 6.69e+05)
              Est.  stn bbox = 1.667e+06 (8.98e+05 7.69e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 313.1M
Iteration  8: Total net bbox = 1.422e+06 (7.54e+05 6.69e+05)
              Est.  stn bbox = 1.666e+06 (8.97e+05 7.69e+05)
              cpu = 0:00:02.7 real = 0:00:02.0 mem = 312.8M
Iteration  9: Total net bbox = 1.408e+06 (7.20e+05 6.88e+05)
              Est.  stn bbox = 1.669e+06 (8.62e+05 8.06e+05)
              cpu = 0:00:03.9 real = 0:00:04.0 mem = 316.4M
Iteration 10: Total net bbox = 1.408e+06 (7.20e+05 6.88e+05)
              Est.  stn bbox = 1.669e+06 (8.63e+05 8.07e+05)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 313.6M
Iteration 11: Total net bbox = 1.411e+06 (7.24e+05 6.87e+05)
              Est.  stn bbox = 1.682e+06 (8.69e+05 8.13e+05)
              cpu = 0:00:04.5 real = 0:00:04.0 mem = 316.0M
Iteration 12: Total net bbox = 1.411e+06 (7.24e+05 6.87e+05)
              Est.  stn bbox = 1.683e+06 (8.69e+05 8.14e+05)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 314.0M
Iteration 13: Total net bbox = 1.450e+06 (7.36e+05 7.14e+05)
              Est.  stn bbox = 1.722e+06 (8.82e+05 8.39e+05)
              cpu = 0:00:05.3 real = 0:00:06.0 mem = 317.0M
Iteration 14: Total net bbox = 1.495e+06 (7.72e+05 7.23e+05)
              Est.  stn bbox = 1.769e+06 (9.20e+05 8.49e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 317.0M
*** cost = 1.495e+06 (7.72e+05 7.23e+05) (cpu for global=0:00:39.5) real=0:00:40.0***
Core Placement runtime cpu: 0:00:30.9 real: 0:00:31.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.5, Real Time = 0:00:01.0
move report: preRPlace moves 12169 insts, mean move: 3.56 um, max move: 28.40 um
	max move on inst (tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][23]): (385.60, 1230.00) --> (404.00, 1220.00)
Placement tweakage begins.
wire length = 1.506e+06 = 7.753e+05 H + 7.302e+05 V
wire length = 1.435e+06 = 7.169e+05 H + 7.178e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 8602 insts, mean move: 11.45 um, max move: 66.40 um
	max move on inst (tx_core/tx_crc/crcpkt0/U634): (1055.20, 520.00) --> (1121.60, 520.00)
move report: rPlace moves 138 insts, mean move: 7.56 um, max move: 30.80 um
	max move on inst (tx_core/tx_crc/crcpkt1/U1385): (764.80, 890.00) --> (744.00, 880.00)
move report: overall moves 15258 insts, mean move: 8.12 um, max move: 75.60 um
	max move on inst (tx_core/tx_crc/crcpkt0/U634): (1056.00, 510.00) --> (1121.60, 520.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        75.60 um
  inst (tx_core/tx_crc/crcpkt0/U634) with max move: (1056, 510) -> (1121.6, 520)
  mean    (X+Y) =         8.12 um
Total instances flipped for WireLenOpt: 359
Total instances flipped, including legalization: 3564
Total instances moved : 15258
*** cpu=0:00:02.0   mem=322.6M  mem(used)=5.7M***
Total net length = 1.437e+06 (7.172e+05 7.201e+05) (ext = 2.321e+05)
*** End of Placement (cpu=0:00:42.3, real=0:00:43.0, mem=322.6M) ***
default core: bins with density >  0.75 = 43.6 % ( 98 / 225 )
*** Free Virtual Timing Model ...(mem=318.9M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:44, real = 0: 0:44, mem = 318.9M **
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> selectObject IO_Pin {xgmii_tx.TXD[12]}
<CMD> deselectAll
<CMD> selectObject IO_Pin {xgmii_tx.TXD[12]}
<CMD> deselectAll
<CMD> selectObject IO_Pin {xgmii_tx.TXD[12]}
<CMD> deselectAll
<CMD> selectObject IO_Pin {memif_pdfifo1.f0_rdata[50]}
<CMD> setDrawView place
<CMD> deselectAll
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd -type net -net 1'b1
**ERROR: (ENCDB-1225):	Cannot find net '1'b1' in the design.
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal6 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer metal1 -allowLayerChange 1 -targetViaTopLayer metal6 -crossoverViaTopLayer metal6 -targetViaBottomLayer metal1 -nets { gnd vdd }
*** Begin SPECIAL ROUTE on Thu Nov  3 02:57:43 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_CG/PnR
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.7.9-200.fc24.x86_64+debug x86_64 3.53Ghz)

Begin option processing ...
(from .sroute_14366.conf) srouteConnectPowerBump set to false
(from .sroute_14366.conf) routeSelectNet set to "gnd vdd"
(from .sroute_14366.conf) routeSpecial set to true
(from .sroute_14366.conf) srouteCrossoverViaTopLayer set to 6
(from .sroute_14366.conf) srouteFollowCorePinEnd set to 3
(from .sroute_14366.conf) srouteFollowPadPin set to true
(from .sroute_14366.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_14366.conf) sroutePadPinAllPorts set to true
(from .sroute_14366.conf) sroutePreserveExistingRoutes set to true
(from .sroute_14366.conf) srouteTopLayerLimit set to 6
(from .sroute_14366.conf) srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 518.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 16 layers, 6 routing layers, 0 overlap layer
Read in 33 macros, 26 used
Read in 20241 components
  20241 core components: 0 unplaced, 20241 placed, 0 fixed
Read in 1208 physical pins
  1208 physical pins: 0 unplaced, 1208 placed, 0 fixed
Read in 56 logical pins
Read in 1192 nets
Read in 2 special nets, 2 routed
Read in 1208 terminals
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1253):	Net vdd does not have standard cells to be routed. Please check net list.
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1253):	Net gnd does not have standard cells to be routed. Please check net list.
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 292
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 146
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 524.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 1208 io pins ...
 Updating DB with 7 via definition ...

sroute post-processing starts at Thu Nov  3 02:57:43 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Thu Nov  3 02:57:43 2016

sroute post-processing starts at Thu Nov  3 02:57:43 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Thu Nov  3 02:57:43 2016
**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.07 megs
sroute: Total Peak Memory used = 318.95 megs
<CMD> setNanoRouteMode -routeAllowPowerGroundPin true
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 318.9) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 4000
  VERIFY GEOMETRY ...... SubArea : 1 of 4
**WARN: (ENCVFG-47):	Pin of Cell tx_core/tx_crc/crcpkt2/U657 at (142.200, 39.700), (142.250, 40.300) on Layer metal1 is not connected to any net. Use globalNetConnect or GUI FloorPlan->Connect Global Nets to specify global net connection rules properly.

  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  1 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 1 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  1 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 1 Viols. 0 Wrngs.
VG: elapsed time: 2.00
Begin Summary ...
  Cells       : 0
  SameNet     : 2
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 2 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:02.5  MEM: 48.7M)

<CMD> selectMarker 1076.0000 412.6000 1076.2000 415.4000 2 1 2
<CMD> violationBrowser -all -no_display_false
<CMD> zoomBox 1074.6 411.2 1077.6 416.8
<CMD> zoomBox 1074.6 411.2 1077.6 416.8
<CMD> zoomBox 1074.6 411.2 1077.6 416.8
<CMD> zoomBox 1074.6 411.2 1077.6 416.8
<CMD> zoomBox 1074.6 411.2 1077.6 416.8
<CMD> zoomBox 1074.6 411.2 1077.6 416.8
<CMD> ::Rda_Browser::VB::violationBrowserSetObjs
<CMD> zoomBox 1074.6 411.2 1077.6 416.8
<CMD> zoomBox 1074.6 411.2 1077.6 416.8
<CMD> addCTSCellList CLKBUF1
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList CLKBUF1
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList CLKBUF1 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)

**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M) ***
*** End createClockTreeSpec (cpu=0:00:00.4, real=0:00:01.0, mem=372.6M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)

**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...

changeClockStatus Option :  -all -fixedBuffers 
*** Changed status on (3818) instances, and (0) nets in Clock clks.clk.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...

deleteClockTree Option :  -all 
*** 84 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock clks.clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 372.605M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 372.605M)

Start to trace clock trees ...
*** Begin Tracer (mem=372.6M) ***
Tracing Clock clks.clk ...
*** End Tracer (mem=372.6M) ***
***** Allocate Obstruction Memory  Finished (MEM: 372.605M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          disabled
Check pin capacitance                             :          disabled
Check multiple path through MUX                   :          disabled
Check gating depth                                :          disabled
Check placement near clock pins                   :          disabled
Check route blockages over clock pins             :          disabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          disabled
MacroModel checks                                 :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Clock gating location check
   Allowed clock gate detour                      :          1160(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
4) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          44.7(ps) (derived from CLKBUF1)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0(disabled)
Check pin capacitance                             :          0(disabled)
Check multiple path through MUX                   :          0(disabled)
Check gating depth                                :          0(disabled)
Check placement near clock pins                   :          0(disabled)
Check route blockages over clock pins             :          0(disabled)
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0(disabled)
MacroModel checks                                 :          0(disabled)


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          disabled
Check route layer follows preference              :          disabled
Check route follows guide                         :          disabled
clock gating checks                               :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          48(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          25% (default)
   Minimum length to check threshold              :          48(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          1160(um) (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          44.7(ps) (derived from CLKBUF1)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          37.250000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clks.clk) Structure
Max. Skew           : 132(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKBUF1) 
Nr. Subtrees                    : 169
Nr. Sinks                       : 3650
Nr.          Rising  Sync Pins  : 3566
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 84
***********************************************************
SubTree No: 0

Input_Pin:  (tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/U2/A)
Output_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/U2/Y)
Output_Net: (tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/n1)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 1

Input_Pin:  (tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/main_gate/Y)
Output_Net: (tx_core/axi_master/net7484)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7484 (78-leaf) (mem=372.6M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 4 topdown clustering. 
Trig. Edge Skew=34[600,633*] N78 B8 G1 A8(8.0) L[3,3] score=73206 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7484 (cpu=0:00:00.7, real=0:00:01.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 2

Input_Pin:  (tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/U2/A)
Output_Pin: (tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/U2/Y)
Output_Net: (tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 3

Input_Pin:  (tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_rs/net5453)   
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/net5453 (92-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=22[578,600*] N92 B8 G1 A8(8.0) L[3,3] score=69626 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/net5453 (cpu=0:00:00.8, real=0:00:01.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 4

Input_Pin:  (tx_core/tx_rs/clk_gate_crc_tx_d_reg/U2/A)
Output_Pin: (tx_core/tx_rs/clk_gate_crc_tx_d_reg/U2/Y)
Output_Net: (tx_core/tx_rs/clk_gate_crc_tx_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 5

Input_Pin:  (tx_core/tx_rs/clk_gate_crc_tx_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_rs/clk_gate_crc_tx_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_rs/net5458)   
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/net5458 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[439,445*] trVio=B25(51)ps N32 B2 G1 A2(2.0) L[2,2] score=55243 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/net5458 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

*buffer: max rise/fall tran=[228,182], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 6

Input_Pin:  (tx_core/tx_rs/clk_gate_crc_left_d_reg/U2/A)
Output_Pin: (tx_core/tx_rs/clk_gate_crc_left_d_reg/U2/Y)
Output_Net: (tx_core/tx_rs/clk_gate_crc_left_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 7

Input_Pin:  (tx_core/tx_rs/clk_gate_crc_left_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_rs/clk_gate_crc_left_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_rs/net5463)   
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/net5463 (34-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[459,466*] trVio=B36(72)ps N34 B2 G1 A2(2.0) L[2,2] score=58308 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/net5463 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

*buffer: max rise/fall tran=[234,187], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 8

Input_Pin:  (tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/U2/A)
Output_Pin: (tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/U2/Y)
Output_Net: (tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 9

Input_Pin:  (tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_rs/net5468)   
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/net5468 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[443,452*] trVio=B31(63)ps N32 B2 G1 A2(2.0) L[2,2] score=56624 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/net5468 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

*buffer: max rise/fall tran=[234,187], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 10

Input_Pin:  (tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/U2/A)
Output_Pin: (tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/U2/Y)
Output_Net: (tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/n1)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 11

Input_Pin:  (tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_rs/net6817)   
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/net6817 (41-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=9[558,567*] N41 B5 G1 A5(5.0) L[3,3] score=65187 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/net6817 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 12

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 13

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7389)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7389 (24-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[428,436*] N24 B4 G1 A4(4.0) L[2,2] score=51853 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7389 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 14

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 15

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7384)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7384 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[373,376*] N32 B2 G1 A2(2.0) L[2,2] score=45723 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7384 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 16

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 17

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7379)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7379 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[391,395*] N32 B2 G1 A2(2.0) L[2,2] score=47559 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7379 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 18

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 19

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7374)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7374 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=11[423,434*] N32 B2 G1 A2(2.0) L[2,2] score=51608 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7374 (cpu=0:00:00.2, real=0:00:01.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 20

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 21

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7369)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7369 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=7[400,408*] N32 B2 G1 A2(2.0) L[2,2] score=48901 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7369 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 22

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 23

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7364)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7364 (32-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=8[413,421*] N32 B2 G1 A2(2.0) L[2,2] score=50226 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7364 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 24

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 25

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7359)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7359 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[445,450*] N32 B2 G1 A2(2.0) L[2,2] score=53176 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7359 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 26

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 27

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7354)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7354 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[388,398*] N32 B2 G1 A2(2.0) L[2,2] score=48012 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7354 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 28

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 29

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7349)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7349 (56-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=25[573,598*] N56 B4 G1 A4(4.0) L[3,3] score=68488 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7349 (cpu=0:00:00.2, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 30

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 31

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7344)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7344 (40-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[487,495*] trVio=B43(86)ps N40 B2 G1 A2(2.0) L[2,2] score=61980 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7344 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

*buffer: max rise/fall tran=[244,195], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 32

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 33

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7339)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7339 (48-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=11[604,615*] N48 B4 G1 A4(4.0) L[3,3] score=69924 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7339 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 34

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 35

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7334)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7334 (64-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=16[499,515*] trVio=B28(85)ps N64 B3 G1 A3(3.0) L[2,2] score=62680 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7334 (cpu=0:00:00.2, real=0:00:01.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

*buffer: max rise/fall tran=[228,196], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 36

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 37

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7329)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7329 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=9[576,585*] N32 B4 G1 A4(4.0) L[3,3] score=66914 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7329 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 38

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 39

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7324)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7324 (16-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[395,397*] N16 B1 G1 A1(1.0) L[2,2] score=46893 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7324 (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 40

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 41

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net7319)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7319 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[466,471*] trVio=B54(108)ps N32 B2 G1 A2(2.0) L[2,2] score=60642 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net7319 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

*buffer: max rise/fall tran=[252,201], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 42

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 43

Input_Pin:  (tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/net6832)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net6832 (32-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=15[546,561*] N32 B8 G1 A8(8.0) L[3,3] score=65645 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/net6832 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 44

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 45

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7389)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7389 (24-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=12[440,453*] trVio=B11(44)ps N24 B4 G1 A4(4.0) L[2,2] score=54725 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7389 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

*buffer: max rise/fall tran=[210,181], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 46

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 47

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7384)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7384 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[401,405*] N32 B2 G1 A2(2.0) L[2,2] score=48639 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7384 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 48

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 49

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7379)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7379 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=12[401,413*] N32 B3 G1 A3(3.0) L[2,2] score=49579 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7379 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 50

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 51

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7374)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7374 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[399,403*] N32 B2 G1 A2(2.0) L[2,2] score=48440 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7374 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 52

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 53

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7369)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7369 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[463,474*] trVio=B8(16)ps N32 B2 G1 A2(2.0) L[2,2] score=56385 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7369 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

*buffer: max rise/fall tran=[207,178], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 54

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 55

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7364)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7364 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=16[379,395*] N32 B2 G1 A2(2.0) L[2,2] score=47760 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7364 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 56

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 57

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7359)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7359 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[396,404*] N32 B2 G1 A2(2.0) L[2,2] score=48546 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7359 (cpu=0:00:00.1, real=0:00:01.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 58

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 59

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7354)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7354 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=11[420,431*] N32 B2 G1 A2(2.0) L[2,2] score=51341 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7354 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 60

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 61

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7349)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7349 (56-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=18[445,463*] trVio=B18(72)ps N56 B4 G1 A4(4.0) L[2,2] score=56506 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7349 (cpu=0:00:00.2, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

*buffer: max rise/fall tran=[217,187], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 62

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 63

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7344)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7344 (40-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=8[590,598*] N40 B5 G1 A5(5.0) L[3,3] score=68293 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7344 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 64

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 65

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7339)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7339 (48-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=26[572,598*] N48 B4 G1 A4(4.0) L[3,3] score=68394 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7339 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 66

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 67

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7334)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7334 (64-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=23[482,505*] trVio=B22(67)ps N64 B3 G1 A3(3.0) L[2,2] score=61178 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7334 (cpu=0:00:00.2, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

*buffer: max rise/fall tran=[222,190], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 68

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 69

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7329)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7329 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[459,465*] trVio=B36(73)ps N32 B2 G1 A2(2.0) L[2,2] score=58285 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7329 (cpu=0:00:00.1, real=0:00:01.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

*buffer: max rise/fall tran=[235,188], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 70

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 71

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7324)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7324 (16-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=11[359,370*] N16 B1 G1 A1(1.0) L[2,2] score=44388 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7324 (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 72

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 73

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net7319)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7319 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[436,444*] trVio=B18(37)ps N32 B2 G1 A2(2.0) L[2,2] score=54363 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net7319 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

*buffer: max rise/fall tran=[216,173], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 74

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 75

Input_Pin:  (tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/net6832)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net6832 (32-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=18[579,597*] N32 B8 G1 A8(8.0) L[3,3] score=69239 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/net6832 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 76

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 77

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7389)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7389 (24-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=6[447,454*] trVio=B14(57)ps N24 B4 G1 A4(4.0) L[2,2] score=55058 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7389 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

*buffer: max rise/fall tran=[215,185], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 78

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 79

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7384)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7384 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[371,378*] N32 B2 G1 A2(2.0) L[2,2] score=45898 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7384 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 80

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 81

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7379)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7379 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=7[400,408*] N32 B2 G1 A2(2.0) L[2,2] score=48901 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7379 (cpu=0:00:00.2, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 82

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 83

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7374)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7374 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[426,431*] N32 B2 G1 A2(2.0) L[2,2] score=51198 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7374 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 84

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 85

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7369)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7369 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=9[406,415*] N32 B2 G1 A2(2.0) L[2,2] score=49635 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7369 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 86

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 87

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7364)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7364 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=12[410,421*] N32 B2 G1 A2(2.0) L[2,2] score=50323 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7364 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 88

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 89

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7359)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7359 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[388,396*] N32 B2 G1 A2(2.0) L[2,2] score=47757 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7359 (cpu=0:00:00.1, real=0:00:01.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 90

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 91

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7354)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7354 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=7[379,386*] N32 B2 G1 A2(2.0) L[2,2] score=46722 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7354 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 92

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 93

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7349)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7349 (56-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=20[466,487*] trVio=B23(71)ps N56 B3 G1 A3(3.0) L[2,2] score=59456 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7349 (cpu=0:00:00.3, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

*buffer: max rise/fall tran=[224,192], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 94

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 95

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7344)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7344 (40-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=7[587,594*] N40 B5 G1 A5(5.0) L[3,3] score=67854 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7344 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 96

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 97

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7339)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7339 (48-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=15[606,621*] N48 B5 G1 A5(5.0) L[3,3] score=70675 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7339 (cpu=0:00:00.2, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 98

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 99

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7334)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7334 (64-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=14[483,498*] trVio=B14(43)ps N64 B3 G1 A3(3.0) L[2,2] score=59558 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7334 (cpu=0:00:00.2, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

*buffer: max rise/fall tran=[216,185], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 100

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 101

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7329)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7329 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[566,570*] N32 B4 G1 A4(4.0) L[3,3] score=65280 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7329 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 102

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 103

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7324)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7324 (16-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[403,404*] N16 B1 G1 A1(1.0) L[2,2] score=47633 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7324 (cpu=0:00:00.0, real=0:00:01.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 104

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 105

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net7319)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7319 (32-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[436,440*] trVio=B20(41)ps N32 B2 G1 A2(2.0) L[2,2] score=54143 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net7319 (cpu=0:00:00.2, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

*buffer: max rise/fall tran=[222,177], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 106

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/U2/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/U2/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/n1)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 107

Input_Pin:  (tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/main_gate/B)
Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/main_gate/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/net6832)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net6832 (32-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=17[566,583*] N32 B8 G1 A8(8.0) L[3,3] score=67825 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/net6832 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 108

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 109

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7818)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7818 (40-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=9[562,571*] N40 B5 G1 A5(5.0) L[3,3] score=65547 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7818 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 110

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 111

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7813)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7813 (40-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=9[556,565*] N40 B5 G1 A5(5.0) L[3,3] score=64990 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7813 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 112

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 113

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7808)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7808 (40-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=17[555,571*] N40 B4 G1 A4(4.0) L[3,3] score=65629 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7808 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 114

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 115

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7803)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7803 (40-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=12[550,562*] N40 B5 G1 A5(5.0) L[3,3] score=64682 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7803 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 116

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 117

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7798)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7798 (40-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=19[551,570*] N40 B5 G1 A5(5.0) L[3,3] score=65564 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7798 (cpu=0:00:00.2, real=0:00:01.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 118

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 119

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7793)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7793 (40-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=13[548,561*] N40 B5 G1 A5(5.0) L[3,3] score=64638 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7793 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 120

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 121

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7788)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7788 (40-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=22[548,570*] N40 B5 G1 A5(5.0) L[3,3] score=65695 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7788 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 122

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 123

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7783)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7783 (40-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=8[552,560*] N40 B5 G1 A5(5.0) L[3,3] score=64416 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7783 (cpu=0:00:00.2, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 124

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 125

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7778)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7778 (40-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=13[551,564*] N40 B5 G1 A5(5.0) L[3,3] score=64889 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7778 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 126

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 127

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7773)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7773 (40-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=15[570,585*] N40 B5 G1 A5(5.0) L[3,3] score=67072 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7773 (cpu=0:00:00.2, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 128

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 129

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7768)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7768 (40-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=12[556,568*] N40 B5 G1 A5(5.0) L[3,3] score=65254 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7768 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 130

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 131

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7763)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7763 (40-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[557,567*] N40 B4 G1 A4(4.0) L[3,3] score=65080 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7763 (cpu=0:00:00.1, real=0:00:01.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 132

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 133

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7758)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7758 (40-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=17[547,564*] N40 B5 G1 A5(5.0) L[3,3] score=64919 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7758 (cpu=0:00:00.2, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 134

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 135

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7753)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7753 (40-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=18[554,572*] N40 B5 G1 A5(5.0) L[3,3] score=65830 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7753 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 136

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 137

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7748)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7748 (40-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=10[553,563*] N40 B5 G1 A5(5.0) L[3,3] score=64762 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7748 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 138

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/U2/A)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/U2/Y)
Output_Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/n1)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 139

Input_Pin:  (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/main_gate/B)
Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/main_gate/Y)
Output_Net: (tx_core/dma_reg_tx/net7743)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/net7743 (40-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=21[562,583*] N40 B5 G1 A5(5.0) L[3,3] score=66961 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/net7743 (cpu=0:00:00.2, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 140

Input_Pin:  (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/U2/A)
Output_Pin: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/U2/Y)
Output_Net: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 141

Input_Pin:  (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/main_gate/B)
Output_Pin: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/main_gate/Y)
Output_Net: (tx_core/axi_master/link_addr_1_fifo/net7723)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_1_fifo/net7723 (32-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=28[566,594*] N32 B8 G1 A8(8.0) L[3,3] score=69153 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_1_fifo/net7723 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 142

Input_Pin:  (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/U2/A)
Output_Pin: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/U2/Y)
Output_Net: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 143

Input_Pin:  (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/main_gate/B)
Output_Pin: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/main_gate/Y)
Output_Net: (tx_core/axi_master/link_addr_1_fifo/net7728)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_1_fifo/net7728 (32-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=13[578,591*] N32 B8 G1 A8(8.0) L[3,3] score=68555 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_1_fifo/net7728 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 144

Input_Pin:  (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/U2/A)
Output_Pin: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/U2/Y)
Output_Net: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 145

Input_Pin:  (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/main_gate/B)
Output_Pin: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/main_gate/Y)
Output_Net: (tx_core/axi_master/link_addr_0_fifo/net7723)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_0_fifo/net7723 (32-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=18[577,595*] N32 B8 G1 A8(8.0) L[3,3] score=69044 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_0_fifo/net7723 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 146

Input_Pin:  (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/U2/A)
Output_Pin: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/U2/Y)
Output_Net: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 147

Input_Pin:  (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/main_gate/B)
Output_Pin: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/main_gate/Y)
Output_Net: (tx_core/axi_master/link_addr_0_fifo/net7728)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_0_fifo/net7728 (32-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=8[583,592*] N32 B8 G1 A8(8.0) L[3,3] score=68596 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_0_fifo/net7728 (cpu=0:00:00.1, real=0:00:01.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 148

Input_Pin:  (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/U2/A)
Output_Pin: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/U2/Y)
Output_Net: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 149

Input_Pin:  (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/main_gate/B)
Output_Pin: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/main_gate/Y)
Output_Net: (tx_core/axi_master/link_addr_2_fifo/net7723)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_2_fifo/net7723 (32-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=22[562,584*] N32 B8 G1 A8(8.0) L[3,3] score=67987 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_2_fifo/net7723 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 150

Input_Pin:  (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/U2/A)
Output_Pin: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/U2/Y)
Output_Net: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/n1)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 151

Input_Pin:  (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/main_gate/B)
Output_Pin: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/main_gate/Y)
Output_Net: (tx_core/axi_master/link_addr_2_fifo/net7728)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_2_fifo/net7728 (32-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=13[573,586*] N32 B8 G1 A8(8.0) L[3,3] score=68114 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_2_fifo/net7728 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 152

Input_Pin:  (tx_core/axi_master/clk_gate_haddr1_d_reg/U2/A)
Output_Pin: (tx_core/axi_master/clk_gate_haddr1_d_reg/U2/Y)
Output_Net: (tx_core/axi_master/clk_gate_haddr1_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 153

Input_Pin:  (tx_core/axi_master/clk_gate_haddr1_d_reg/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_haddr1_d_reg/main_gate/Y)
Output_Net: (tx_core/axi_master/net7708)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7708 (40-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[592,598*] N40 B4 G1 A4(4.0) L[3,3] score=68123 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7708 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 154

Input_Pin:  (tx_core/axi_master/clk_gate_haddr0_d_reg/U2/A)
Output_Pin: (tx_core/axi_master/clk_gate_haddr0_d_reg/U2/Y)
Output_Net: (tx_core/axi_master/clk_gate_haddr0_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 155

Input_Pin:  (tx_core/axi_master/clk_gate_haddr0_d_reg/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_haddr0_d_reg/main_gate/Y)
Output_Net: (tx_core/axi_master/net7703)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7703 (40-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=6[593,599*] N40 B5 G1 A5(5.0) L[3,3] score=68339 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7703 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 156

Input_Pin:  (tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/U2/A)
Output_Pin: (tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/U2/Y)
Output_Net: (tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 157

Input_Pin:  (tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/main_gate/Y)
Output_Net: (tx_core/axi_master/net7698)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7698 (40-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=6[579,585*] N40 B5 G1 A5(5.0) L[3,3] score=66956 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7698 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 158

Input_Pin:  (tx_core/axi_master/clk_gate_link_datain_2_d_reg/U2/A)
Output_Pin: (tx_core/axi_master/clk_gate_link_datain_2_d_reg/U2/Y)
Output_Net: (tx_core/axi_master/clk_gate_link_datain_2_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 159

Input_Pin:  (tx_core/axi_master/clk_gate_link_datain_2_d_reg/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_link_datain_2_d_reg/main_gate/Y)
Output_Net: (tx_core/axi_master/net7692)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7692 (39-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=12[554,566*] N39 B5 G1 A5(5.0) L[3,3] score=65044 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7692 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 160

Input_Pin:  (tx_core/axi_master/clk_gate_link_datain_1_d_reg/U2/A)
Output_Pin: (tx_core/axi_master/clk_gate_link_datain_1_d_reg/U2/Y)
Output_Net: (tx_core/axi_master/clk_gate_link_datain_1_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 161

Input_Pin:  (tx_core/axi_master/clk_gate_link_datain_1_d_reg/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_link_datain_1_d_reg/main_gate/Y)
Output_Net: (tx_core/axi_master/net7680)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7680 (39-leaf) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[569,574*] N39 B4 G1 A4(4.0) L[3,3] score=65691 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7680 (cpu=0:00:00.1, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 162

Input_Pin:  (tx_core/axi_master/clk_gate_link_datain_0_d_reg/U2/A)
Output_Pin: (tx_core/axi_master/clk_gate_link_datain_0_d_reg/U2/Y)
Output_Net: (tx_core/axi_master/clk_gate_link_datain_0_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 163

Input_Pin:  (tx_core/axi_master/clk_gate_link_datain_0_d_reg/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_link_datain_0_d_reg/main_gate/Y)
Output_Net: (tx_core/axi_master/net7667)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7667 (39-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=9[609,618*] N39 B5 G1 A5(5.0) L[3,3] score=70242 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7667 (cpu=0:00:00.1, real=0:00:01.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 164

Input_Pin:  (tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/U2/A)
Output_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/U2/Y)
Output_Net: (tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 165

Input_Pin:  (tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/main_gate/Y)
Output_Net: (tx_core/axi_master/net7653)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7653 (78-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=23[609,632*] N78 B8 G1 A8(8.0) L[3,3] score=72817 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7653 (cpu=0:00:00.5, real=0:00:00.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 166

Input_Pin:  (tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/U2/A)
Output_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/U2/Y)
Output_Net: (tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/n2)   
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 167

Input_Pin:  (tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/main_gate/B)
Output_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/main_gate/Y)
Output_Net: (tx_core/axi_master/net7569)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/net7569 (78-leaf) (mem=372.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=23[581,604*] N78 B8 G1 A8(8.0) L[3,3] score=70065 cpu=0:00:00.0 mem=373M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/net7569 (cpu=0:00:00.6, real=0:00:01.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
**** CK_START: Macro Models Generation (mem=372.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
SubTree No: 168

Input_Pin:  (NULL)
Output_Pin: (clks.clk)
Output_Net: (clks.clk)   
**** CK_START: TopDown Tree Construction for clks.clk (496-leaf) (168 macro model) (mem=372.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=*138[1248,1386*] trVio=B38(1133)ps N496 B53 G169 A53(53.0) L[4,6] C1/2 score=165370 cpu=0:00:08.0 mem=373M 

**** CK_END: TopDown Tree Construction for clks.clk (cpu=0:00:09.0, real=0:00:09.0, mem=372.6M)



**** CK_START: Update Database (mem=372.6M)
53 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=372.6M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.6, Real Time = 0:00:02.0
move report: preRPlace moves 4695 insts, mean move: 3.42 um, max move: 58.00 um
	max move on inst (tx_core/axi_master/U1838): (376.80, 860.00) --> (328.80, 850.00)
move report: rPlace moves 14 insts, mean move: 7.34 um, max move: 21.60 um
	max move on inst (tx_core/tx_crc/crcpkt0/U1835): (764.80, 420.00) --> (743.20, 420.00)
move report: overall moves 4694 insts, mean move: 3.44 um, max move: 67.60 um
	max move on inst (tx_core/axi_master/U1838): (376.80, 860.00) --> (319.20, 850.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        67.60 um
  inst (tx_core/axi_master/U1838) with max move: (376.8, 860) -> (319.2, 850)
  mean    (X+Y) =         3.44 um
Total instances moved : 4694
*** cpu=0:00:01.7   mem=372.6M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:01.8  MEM: 372.605M)

#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clks.clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 169
Nr. of Sinks                   : 3650
Nr. of Buffer                  : 393
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(F): tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/latch/CLK 1387.3(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt1/crcin32_d_reg[0]/CLK 1248.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1248.4~1415.3(ps)      0~10(ps)            
Fall Phase Delay               : 1267.9~1437.5(ps)      0~10(ps)            
Trig. Edge Skew                : 138.9(ps)              132(ps)             
Rise Skew                      : 166.9(ps)              
Fall Skew                      : 169.6(ps)              
Max. Rise Buffer Tran.         : 251.6(ps)              200(ps)             
Max. Fall Buffer Tran.         : 201.1(ps)              200(ps)             
Max. Rise Sink Tran.           : 194.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 162.9(ps)              200(ps)             
Min. Rise Buffer Tran.         : 37.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 34.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 70.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 62.5(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.1)



globalDetailRoute

#Start globalDetailRoute on Thu Nov  3 03:06:07 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 372.00 (Mb)
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin m_r_ach.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.650.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu Nov  3 03:06:08 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Nov  3 03:06:08 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       23715      72.85%
#  Metal 2        V       23715      12.82%
#  Metal 3        H       23715       0.00%
#  Metal 4        V       23715       0.00%
#  Metal 5        H       23715       0.00%
#  Metal 6        V       23715       0.00%
#  ------------------------------------------
#  Total                 142290      14.28%
#
#  562 nets (2.41%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 380.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 380.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 380.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 380.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     42(0.20%)      9(0.04%)   (0.25%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     42(0.03%)      9(0.01%)   (0.04%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 184235 um.
#Total half perimeter of net bounding box = 141509 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 1667 um.
#Total wire length on LAYER metal3 = 103272 um.
#Total wire length on LAYER metal4 = 78925 um.
#Total wire length on LAYER metal5 = 370 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 13400
#Up-Via Summary (total 13400):
#           
#-----------------------
#  Metal 1         4490
#  Metal 2         4409
#  Metal 3         4473
#  Metal 4           28
#-----------------------
#                 13400 
#
#Max overcon = 2 tracks.
#Total overcon = 0.04%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 380.00 (Mb)
#Peak memory = 412.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 2.3% of the total area was rechecked for DRC, and 95.8% required routing.
#    number of violations = 1
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 380.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 380.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 179708 um.
#Total half perimeter of net bounding box = 141509 um.
#Total wire length on LAYER metal1 = 251 um.
#Total wire length on LAYER metal2 = 1589 um.
#Total wire length on LAYER metal3 = 94104 um.
#Total wire length on LAYER metal4 = 83764 um.
#Total wire length on LAYER metal5 = 1 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 15506
#Up-Via Summary (total 15506):
#           
#-----------------------
#  Metal 1         4709
#  Metal 2         4599
#  Metal 3         6196
#  Metal 4            2
#-----------------------
#                 15506 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 0.00 (Mb)
#Total memory = 380.00 (Mb)
#Peak memory = 412.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 8.00 (Mb)
#Total memory = 380.00 (Mb)
#Peak memory = 412.00 (Mb)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Nov  3 03:06:14 2016
#
*** Look For Un-Routed Clock Tree Net ***
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.

#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 169
Nr. of Sinks                   : 3650
Nr. of Buffer                  : 393
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][25]/CLK 1415.2(ps)
Min trig. edge delay at sink(R): tx_core/axi_master/pfifo_frag_cnt_1_d_reg[1]/CLK 1271(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1271~1441.4(ps)        0~10(ps)            
Fall Phase Delay               : 1289.3~1467.3(ps)      0~10(ps)            
Trig. Edge Skew                : 144.2(ps)              132(ps)             
Rise Skew                      : 170.4(ps)              
Fall Skew                      : 178(ps)                
Max. Rise Buffer Tran.         : 251.9(ps)              200(ps)             
Max. Fall Buffer Tran.         : 201.3(ps)              200(ps)             
Max. Rise Sink Tran.           : 197.6(ps)              200(ps)             
Max. Fall Sink Tran.           : 165.5(ps)              200(ps)             
Min. Rise Buffer Tran.         : 36.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 33.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 70.4(ps)               0(ps)               
Min. Fall Sink Tran.           : 62(ps)                 0(ps)               


Clock Analysis (CPU Time 0:00:00.1)


Optimizing clock tree 'clks.clk' ...

Calculating clk-route-only downstream delay for clock tree 'clks.clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
*** ckiInputTermCanInsertBuffer find sync pin tx_core/axi_master/pfifo_frag_cnt_1_d_reg[2]/CLK
attaching a dummy cell FECTS_clks_clk___I0(CLKBUF1) loc=(531200 1080000) at the net FECTS_clks_clk___L4_N5 around the input term FECTS_clks_clk___L5_I27/A
global skew: 140.2(ps)
max(R): 1415.2(ps) tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][25]/CLK
min(R): 1275(ps) tx_core/tx_crc/crcpkt1/crcin32_d_reg[0]/CLK
buffer tran max: [257.9(ps) 214.7(ps)]
sink tran max: [197.6(ps) 165.5(ps)]
*** ckiInputTermCanInsertBuffer find sync pin tx_core/tx_crc/crcpkt1/crcin32_d_reg[0]/CLK
attaching a dummy cell FECTS_clks_clk___I1(CLKBUF1) loc=(1211200 1010000) at the net FECTS_clks_clk___L3_N5 around the input term tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/main_gate/B
global skew: 140(ps)
max(R): 1415.2(ps) tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][25]/CLK
min(R): 1275.2(ps) tx_core/tx_crc/crcpkt0/data40_d_reg[11]/CLK
buffer tran max: [257.9(ps) 214.7(ps)]
sink tran max: [197.6(ps) 165.5(ps)]
*** ckiInputTermCanInsertBuffer find sync pin tx_core/tx_crc/crcpkt0/data40_d_reg[11]/CLK
attaching a dummy cell FECTS_clks_clk___I2(CLKBUF1) loc=(1096000 420000) at the net FECTS_clks_clk___L3_N12 around the input term tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/main_gate/B
global skew: 139.9(ps)
max(R): 1415.2(ps) tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][25]/CLK
min(R): 1275.3(ps) tx_core/tx_crc/crcpkt1/data16_d_reg[15]/CLK
buffer tran max: [257.9(ps) 214.7(ps)]
sink tran max: [197.6(ps) 165.5(ps)]
*** ckiInputTermCanInsertBuffer find sync pin tx_core/tx_crc/crcpkt1/data16_d_reg[15]/CLK
attaching a dummy cell net7324__I3(CLKBUF1) loc=(1246400 950000) at the net tx_core/tx_crc/crcpkt1/net7324 around the input term tx_core/tx_crc/crcpkt1/net7324__L1_I0/A
global skew: 137.5(ps)
max(R): 1415.2(ps) tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][25]/CLK
min(R): 1277.7(ps) tx_core/tx_crc/crcpkt0/crc_vld_d_reg/CLK
buffer tran max: [257.9(ps) 214.7(ps)]
sink tran max: [197.6(ps) 165.5(ps)]
*** ckiInputTermCanInsertBuffer find sync pin tx_core/tx_crc/crcpkt0/crc_vld_d_reg/CLK
attaching a dummy cell FECTS_clks_clk___I4(CLKBUF1) loc=(842400 1050000) at the net FECTS_clks_clk___L4_N3 around the input term FECTS_clks_clk___L5_I18/A
Inserted dummy cell (CLKBUF1): FECTS_clks_clk___I0
Inserted dummy cell (CLKBUF1): FECTS_clks_clk___I4
Inserted dummy cell (CLKBUF1): tx_core/tx_crc/crcpkt1/net7324__I3
Inserted dummy cell (CLKBUF1): tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/FECTS_clks_clk___I1
Inserted dummy cell (CLKBUF1): tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/FECTS_clks_clk___I2
resized 0 standard cell(s).
inserted 5 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:01.2 real=0:00:01.0 mem=380.7M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:01.2 real=0:00:01.0 mem=380.7M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.7, Real Time = 0:00:01.0
move report: preRPlace moves 9 insts, mean move: 6.80 um, max move: 10.00 um
	max move on inst (FECTS_clks_clk___I4): (842.40, 1050.00) --> (842.40, 1040.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 9 insts, mean move: 6.80 um, max move: 10.00 um
	max move on inst (FECTS_clks_clk___I4): (842.40, 1050.00) --> (842.40, 1040.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        10.00 um
  inst (FECTS_clks_clk___I4) with max move: (842.4, 1050) -> (842.4, 1040)
  mean    (X+Y) =         6.80 um
Total instances moved : 9
*** cpu=0:00:00.7   mem=380.7M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.8  MEM: 380.738M)

globalDetailRoute

#Start globalDetailRoute on Thu Nov  3 03:06:17 2016
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1098.250 426.350) on metal1 for NET FECTS_clks_clk___L3_N12. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1211.850 1013.650) on metal1 for NET FECTS_clks_clk___L3_N5. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (843.050 1046.350) on metal1 for NET FECTS_clks_clk___L4_N3. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (531.850 1073.650) on metal1 for NET FECTS_clks_clk___L4_N5. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (537.600 1075.000) on metal1 for NET FECTS_clks_clk___L5_N27. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1254.250 953.650) on metal1 for NET tx_core\/tx_crc\/crcpkt1/net7324. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1260.000 955.000) on metal1 for NET tx_core\/tx_crc\/crcpkt1/net7324__L1_N0. The NET is considered partially routed.
#7 routed nets are extracted.
#    7 (0.03%) extracted nets are partially routed.
#555 routed nets are imported.
#20704 (88.82%) nets are without wires.
#2043 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 23309.
#Number of eco nets is 7
#
#Start data preparation...
#
#Data preparation is done on Thu Nov  3 03:06:17 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Nov  3 03:06:17 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       23715      72.87%
#  Metal 2        V       23715      12.82%
#  Metal 3        H       23715       0.00%
#  Metal 4        V       23715       0.00%
#  Metal 5        H       23715       0.00%
#  Metal 6        V       23715       0.00%
#  ------------------------------------------
#  Total                 142290      14.28%
#
#  562 nets (2.41%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 380.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 380.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      3(0.02%)   (0.02%)
#   Metal 2      1(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      4(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 179738 um.
#Total half perimeter of net bounding box = 141503 um.
#Total wire length on LAYER metal1 = 251 um.
#Total wire length on LAYER metal2 = 1589 um.
#Total wire length on LAYER metal3 = 94104 um.
#Total wire length on LAYER metal4 = 83793 um.
#Total wire length on LAYER metal5 = 1 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 15521
#Up-Via Summary (total 15521):
#           
#-----------------------
#  Metal 1         4714
#  Metal 2         4604
#  Metal 3         6201
#  Metal 4            2
#-----------------------
#                 15521 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 380.00 (Mb)
#Peak memory = 412.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 15.8% of the total area was rechecked for DRC, and 0.9% required routing.
#    number of violations = 0
#0.2% of the total area is being checked for drcs
#0.2% of the total area was checked
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 380.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 380.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 179729 um.
#Total half perimeter of net bounding box = 141503 um.
#Total wire length on LAYER metal1 = 252 um.
#Total wire length on LAYER metal2 = 1598 um.
#Total wire length on LAYER metal3 = 94109 um.
#Total wire length on LAYER metal4 = 83770 um.
#Total wire length on LAYER metal5 = 1 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 15520
#Up-Via Summary (total 15520):
#           
#-----------------------
#  Metal 1         4715
#  Metal 2         4604
#  Metal 3         6199
#  Metal 4            2
#-----------------------
#                 15520 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 380.00 (Mb)
#Peak memory = 412.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 380.00 (Mb)
#Peak memory = 412.00 (Mb)
#Number of warnings = 14
#Total number of warnings = 42
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Nov  3 03:06:18 2016
#
*** Re-Route Steiner Clock Tree/Signal Net (cpu=0:00:01.4 mem=380.7M) ***
*** Look For Un-Routed Clock Tree Net ***

#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 169
Nr. of Sinks                   : 3650
Nr. of Buffer                  : 398
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt0/data56_d_reg[43]/CLK 1415.6(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt2/data56_d_reg[15]/CLK 1284.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1284.6~1441.5(ps)      0~10(ps)            
Fall Phase Delay               : 1301.7~1467.3(ps)      0~10(ps)            
Trig. Edge Skew                : 131(ps)                132(ps)             
Rise Skew                      : 156.9(ps)              
Fall Skew                      : 165.6(ps)              
Max. Rise Buffer Tran.         : 259(ps)                200(ps)             
Max. Fall Buffer Tran.         : 215.7(ps)              200(ps)             
Max. Rise Sink Tran.           : 197.6(ps)              200(ps)             
Max. Fall Sink Tran.           : 165.5(ps)              200(ps)             
Min. Rise Buffer Tran.         : 36.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 33.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 70.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 62(ps)                 0(ps)               


Clock Analysis (CPU Time 0:00:00.1)



*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 169
Nr. of Sinks                   : 3650
Nr. of Buffer                  : 398
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt0/data56_d_reg[43]/CLK 1415.6(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt2/data56_d_reg[15]/CLK 1284.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1284.6~1441.5(ps)      0~10(ps)            
Fall Phase Delay               : 1301.7~1467.3(ps)      0~10(ps)            
Trig. Edge Skew                : 131(ps)                132(ps)             
Rise Skew                      : 156.9(ps)              
Fall Skew                      : 165.6(ps)              
Max. Rise Buffer Tran.         : 259(ps)                200(ps)             
Max. Fall Buffer Tran.         : 215.7(ps)              200(ps)             
Max. Rise Sink Tran.           : 197.6(ps)              200(ps)             
Max. Fall Sink Tran.           : 165.5(ps)              200(ps)             
Min. Rise Buffer Tran.         : 36.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 33.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 70.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 62(ps)                 0(ps)               


Clock clks.clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide eth_core.rguide ....
Clock Analysis (CPU Time 0:00:00.1)



#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0(disabled)
Check route layer follows preference              :          0(disabled)
Check route follows guide                         :          0(disabled)
clock gating checks                               :          0(disabled)

*** End ckSynthesis (cpu=0:00:34.7, real=0:00:35.0, mem=380.7M) ***
<clockDesign CMD> timeDesign -postCTS -outDir clock_report
*** Starting trialRoute (mem=380.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 562
There are 562 nets with 1 extra space.
routingBox: (0 0) (1511200 1490000)
coreBox:    (20000 20000) (1491200 1470000)
There are 562 prerouted nets with extraSpace.
Number of multi-gpin terms=6104, multi-gpins=17647, moved blk term=0/0

Phase 1a route (0:00:00.1 380.7M):
Est net length = 1.657e+06um = 8.176e+05H + 8.395e+05V
Usage: (27.7%H 28.1%V) = (1.236e+06um 1.772e+06um) = (307436 177143)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 81 = 4 (0.01% H) + 77 (0.14% V)

Phase 1b route (0:00:00.1 380.7M):
Usage: (27.6%H 28.1%V) = (1.233e+06um 1.772e+06um) = (306861 177142)
Overflow: 73 = 4 (0.01% H) + 69 (0.12% V)

Phase 1c route (0:00:00.1 380.7M):
Usage: (27.6%H 28.1%V) = (1.231e+06um 1.771e+06um) = (306388 177124)
Overflow: 61 = 3 (0.00% H) + 58 (0.10% V)

Phase 1d route (0:00:00.1 380.7M):
Usage: (27.6%H 28.1%V) = (1.231e+06um 1.771e+06um) = (306393 177130)
Overflow: 50 = 1 (0.00% H) + 48 (0.09% V)

Phase 1e route (0:00:00.0 380.7M):
Usage: (27.6%H 28.1%V) = (1.231e+06um 1.772e+06um) = (306390 177151)
Overflow: 39 = 0 (0.00% H) + 39 (0.07% V)

Phase 1f route (0:00:00.1 380.7M):
Usage: (27.6%H 28.1%V) = (1.231e+06um 1.772e+06um) = (306423 177166)
Overflow: 22 = 0 (0.00% H) + 22 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	2	 0.00%
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	14	 0.03%
--------------------------------------
  0:	11	 0.02%	140	 0.25%
  1:	15	 0.03%	331	 0.60%
  2:	28	 0.05%	845	 1.52%
  3:	75	 0.13%	1844	 3.32%
  4:	186	 0.33%	3535	 6.36%
  5:	390	 0.70%	4399	 7.92%
  6:	564	 1.01%	4634	 8.34%
  7:	849	 1.53%	4926	 8.86%
  8:	1143	 2.06%	10133	18.23%
  9:	1798	 3.24%	7837	14.10%
 10:	2491	 4.48%	4938	 8.88%
 11:	3515	 6.32%	4139	 7.45%
 12:	4313	 7.76%	3138	 5.65%
 13:	5237	 9.42%	3273	 5.89%
 14:	5794	10.43%	1248	 2.25%
 15:	6061	10.91%	166	 0.30%
 16:	5917	10.65%	29	 0.05%
 17:	5268	 9.48%	0	 0.00%
 18:	4528	 8.15%	1	 0.00%
 19:	3071	 5.53%	0	 0.00%
 20:	4323	 7.78%	2	 0.00%


Global route (cpu=0.4s real=1.0s 380.7M)
Phase 1l route (0:00:00.4 380.7M):
There are 562 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (28.5%H 29.8%V) = (1.274e+06um 1.876e+06um) = (317009 187582)
Overflow: 55 = 0 (0.00% H) + 55 (0.10% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	2	 0.00%
 -2:	0	 0.00%	4	 0.01%
 -1:	0	 0.00%	44	 0.08%
--------------------------------------
  0:	14	 0.03%	244	 0.44%
  1:	21	 0.04%	566	 1.02%
  2:	39	 0.07%	1348	 2.43%
  3:	110	 0.20%	2497	 4.49%
  4:	244	 0.44%	3726	 6.70%
  5:	416	 0.75%	4218	 7.59%
  6:	622	 1.12%	4435	 7.98%
  7:	972	 1.75%	4599	 8.28%
  8:	1318	 2.37%	9812	17.65%
  9:	1957	 3.52%	7606	13.69%
 10:	2764	 4.97%	4749	 8.54%
 11:	3690	 6.64%	4056	 7.30%
 12:	4472	 8.05%	3123	 5.62%
 13:	5272	 9.49%	3190	 5.74%
 14:	5713	10.28%	1160	 2.09%
 15:	5899	10.61%	167	 0.30%
 16:	5606	10.09%	27	 0.05%
 17:	4997	 8.99%	0	 0.00%
 18:	4297	 7.73%	1	 0.00%
 19:	2988	 5.38%	0	 0.00%
 20:	4166	 7.50%	2	 0.00%



*** Completed Phase 1 route (0:00:00.9 380.7M) ***


Total length: 1.913e+06um, number of vias: 155801
M1(H) length: 2.516e+02um, number of vias: 67127
M2(V) length: 3.347e+05um, number of vias: 59255
M3(H) length: 7.576e+05um, number of vias: 26400
M4(V) length: 6.050e+05um, number of vias: 2296
M5(H) length: 1.577e+05um, number of vias: 723
M6(V) length: 5.828e+04um
*** Completed Phase 2 route (0:00:00.6 380.7M) ***

*** Finished all Phases (cpu=0:00:01.5 mem=380.7M) ***
Peak Memory Usage was 380.7M 
*** Finished trialRoute (cpu=0:00:01.7 mem=380.7M) ***

Extraction called for design 'eth_core' of instances=20639 and nets=23309 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 380.738M)
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -19.978 | -19.978 | -18.522 | -2.136  | -2.582  | -0.650  |
|           TNS (ns):| -7493.2 | -6516.4 | -6443.4 |-342.989 |-236.645 | -24.113 |
|    Violating Paths:|  1613   |  1183   |  1024   |   295   |   183   |   47    |
|          All Paths:|  7538   |  2719   |  5652   |   522   |   341   |   84    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     44 (44)      |   -4.177   |     44 (44)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.281%
Routing Overflow: 0.00% H and 0.10% V
------------------------------------------------------------
Reported timing to dir clock_report
Total CPU time: 4.3 sec
Total Real time: 6.0 sec
Total Memory Usage: 380.738281 Mbytes
<CMD> trialRoute -maxRouteLayer 6
*** Starting trialRoute (mem=380.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -maxRouteLayer 6 -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 562
There are 562 nets with 1 extra space.
routingBox: (0 0) (1511200 1490000)
coreBox:    (20000 20000) (1491200 1470000)
There are 562 prerouted nets with extraSpace.
Number of multi-gpin terms=6104, multi-gpins=17647, moved blk term=0/0

Phase 1a route (0:00:00.1 380.7M):
Est net length = 1.657e+06um = 8.176e+05H + 8.395e+05V
Usage: (27.7%H 28.1%V) = (1.236e+06um 1.772e+06um) = (307436 177143)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 81 = 4 (0.01% H) + 77 (0.14% V)

Phase 1b route (0:00:00.1 380.7M):
Usage: (27.6%H 28.1%V) = (1.233e+06um 1.772e+06um) = (306861 177142)
Overflow: 73 = 4 (0.01% H) + 69 (0.12% V)

Phase 1c route (0:00:00.1 380.7M):
Usage: (27.6%H 28.1%V) = (1.231e+06um 1.771e+06um) = (306388 177124)
Overflow: 61 = 3 (0.00% H) + 58 (0.10% V)

Phase 1d route (0:00:00.1 380.7M):
Usage: (27.6%H 28.1%V) = (1.231e+06um 1.771e+06um) = (306393 177130)
Overflow: 50 = 1 (0.00% H) + 48 (0.09% V)

Phase 1e route (0:00:00.1 380.7M):
Usage: (27.6%H 28.1%V) = (1.231e+06um 1.772e+06um) = (306390 177151)
Overflow: 39 = 0 (0.00% H) + 39 (0.07% V)

Phase 1f route (0:00:00.0 380.7M):
Usage: (27.6%H 28.1%V) = (1.231e+06um 1.772e+06um) = (306423 177166)
Overflow: 22 = 0 (0.00% H) + 22 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	2	 0.00%
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	14	 0.03%
--------------------------------------
  0:	11	 0.02%	140	 0.25%
  1:	15	 0.03%	331	 0.60%
  2:	28	 0.05%	845	 1.52%
  3:	75	 0.13%	1844	 3.32%
  4:	186	 0.33%	3535	 6.36%
  5:	390	 0.70%	4399	 7.92%
  6:	564	 1.01%	4634	 8.34%
  7:	849	 1.53%	4926	 8.86%
  8:	1143	 2.06%	10133	18.23%
  9:	1798	 3.24%	7837	14.10%
 10:	2491	 4.48%	4938	 8.88%
 11:	3515	 6.32%	4139	 7.45%
 12:	4313	 7.76%	3138	 5.65%
 13:	5237	 9.42%	3273	 5.89%
 14:	5794	10.43%	1248	 2.25%
 15:	6061	10.91%	166	 0.30%
 16:	5917	10.65%	29	 0.05%
 17:	5268	 9.48%	0	 0.00%
 18:	4528	 8.15%	1	 0.00%
 19:	3071	 5.53%	0	 0.00%
 20:	4323	 7.78%	2	 0.00%


Global route (cpu=0.5s real=0.0s 380.7M)
Phase 1l route (0:00:00.5 380.7M):
There are 562 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (28.5%H 29.8%V) = (1.274e+06um 1.876e+06um) = (317009 187582)
Overflow: 55 = 0 (0.00% H) + 55 (0.10% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	2	 0.00%
 -2:	0	 0.00%	4	 0.01%
 -1:	0	 0.00%	44	 0.08%
--------------------------------------
  0:	14	 0.03%	244	 0.44%
  1:	21	 0.04%	566	 1.02%
  2:	39	 0.07%	1348	 2.43%
  3:	110	 0.20%	2497	 4.49%
  4:	244	 0.44%	3726	 6.70%
  5:	416	 0.75%	4218	 7.59%
  6:	622	 1.12%	4435	 7.98%
  7:	972	 1.75%	4599	 8.28%
  8:	1318	 2.37%	9812	17.65%
  9:	1957	 3.52%	7606	13.69%
 10:	2764	 4.97%	4749	 8.54%
 11:	3690	 6.64%	4056	 7.30%
 12:	4472	 8.05%	3123	 5.62%
 13:	5272	 9.49%	3190	 5.74%
 14:	5713	10.28%	1160	 2.09%
 15:	5899	10.61%	167	 0.30%
 16:	5606	10.09%	27	 0.05%
 17:	4997	 8.99%	0	 0.00%
 18:	4297	 7.73%	1	 0.00%
 19:	2988	 5.38%	0	 0.00%
 20:	4166	 7.50%	2	 0.00%



*** Completed Phase 1 route (0:00:01.2 380.7M) ***


Total length: 1.913e+06um, number of vias: 155801
M1(H) length: 2.516e+02um, number of vias: 67127
M2(V) length: 3.347e+05um, number of vias: 59255
M3(H) length: 7.576e+05um, number of vias: 26400
M4(V) length: 6.050e+05um, number of vias: 2296
M5(H) length: 1.577e+05um, number of vias: 723
M6(V) length: 5.828e+04um
*** Completed Phase 2 route (0:00:00.7 380.7M) ***

*** Finished all Phases (cpu=0:00:01.9 mem=380.7M) ***
Peak Memory Usage was 384.7M 
*** Finished trialRoute (cpu=0:00:02.0 mem=380.7M) ***

<CMD> setDrawView place
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=380.7M, init mem=380.7M)
*info: Placed = 16423
*info: Unplaced = 0
Placement Density:74.28%(1283016/1727240)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=380.7M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (562) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=380.7M) ***

globalDetailRoute

#Start globalDetailRoute on Thu Nov  3 03:09:08 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin m_r_ach.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Nov  3 03:09:09 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Nov  3 03:09:09 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       23715      72.87%
#  Metal 2        V       23715      12.82%
#  Metal 3        H       23715       0.00%
#  Metal 4        V       23715       0.00%
#  Metal 5        H       23715       0.00%
#  Metal 6        V       23715       0.00%
#  ------------------------------------------
#  Total                 142290      14.28%
#
#  562 nets (2.41%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 382.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 384.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 400.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 402.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 402.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 403.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2   1741(8.42%)    263(1.27%)     86(0.42%)      6(0.03%)   (10.1%)
#   Metal 3     35(0.15%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.15%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      5(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#   Metal 6      5(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#  --------------------------------------------------------------------------
#     Total   1786(1.38%)    263(0.20%)     86(0.07%)      6(0.00%)   (1.65%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 1989751 um.
#Total half perimeter of net bounding box = 1664041 um.
#Total wire length on LAYER metal1 = 554 um.
#Total wire length on LAYER metal2 = 306153 um.
#Total wire length on LAYER metal3 = 641216 um.
#Total wire length on LAYER metal4 = 555721 um.
#Total wire length on LAYER metal5 = 357009 um.
#Total wire length on LAYER metal6 = 129098 um.
#Total number of vias = 132415
#Up-Via Summary (total 132415):
#           
#-----------------------
#  Metal 1        53484
#  Metal 2        46770
#  Metal 3        22988
#  Metal 4         6812
#  Metal 5         2361
#-----------------------
#                132415 
#
#Max overcon = 8 tracks.
#Total overcon = 1.65%.
#Worst layer Gcell overcon rate = 0.15%.
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 3.00 (Mb)
#Total memory = 383.00 (Mb)
#Peak memory = 415.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 91
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 390.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 22
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 390.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 390.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 390.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 390.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 390.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 390.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 390.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 390.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 390.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 390.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 390.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 390.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 1960870 um.
#Total half perimeter of net bounding box = 1664041 um.
#Total wire length on LAYER metal1 = 52682 um.
#Total wire length on LAYER metal2 = 345238 um.
#Total wire length on LAYER metal3 = 589023 um.
#Total wire length on LAYER metal4 = 505530 um.
#Total wire length on LAYER metal5 = 341921 um.
#Total wire length on LAYER metal6 = 126474 um.
#Total number of vias = 165607
#Up-Via Summary (total 165607):
#           
#-----------------------
#  Metal 1        66121
#  Metal 2        61450
#  Metal 3        27748
#  Metal 4         7883
#  Metal 5         2405
#-----------------------
#                165607 
#
#Total number of DRC violations = 7
#Total number of violations on LAYER metal1 = 1
#Total number of violations on LAYER metal2 = 6
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:31
#Elapsed time = 00:00:32
#Increased memory = 1.00 (Mb)
#Total memory = 384.00 (Mb)
#Peak memory = 424.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 7
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 384.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 6
#cpu time = 00:00:02, elapsed time = 00:00:03, memory = 384.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 6
#cpu time = 00:00:02, elapsed time = 00:00:04, memory = 384.00 (Mb)
#start 4th post routing optimization iteration ...
#    number of DRC violations = 6
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 384.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:06
#Elapsed time = 00:00:11
#Increased memory = 0.00 (Mb)
#Total memory = 384.00 (Mb)
#Peak memory = 424.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 1960838 um.
#Total half perimeter of net bounding box = 1664041 um.
#Total wire length on LAYER metal1 = 52684 um.
#Total wire length on LAYER metal2 = 345401 um.
#Total wire length on LAYER metal3 = 589121 um.
#Total wire length on LAYER metal4 = 505342 um.
#Total wire length on LAYER metal5 = 341840 um.
#Total wire length on LAYER metal6 = 126449 um.
#Total number of vias = 165578
#Up-Via Summary (total 165578):
#           
#-----------------------
#  Metal 1        66118
#  Metal 2        61445
#  Metal 3        27740
#  Metal 4         7872
#  Metal 5         2403
#-----------------------
#                165578 
#
#Total number of DRC violations = 6
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 6
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:38
#Elapsed time = 00:00:43
#Increased memory = 1.00 (Mb)
#Total memory = 384.00 (Mb)
#Peak memory = 424.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:50
#Elapsed time = 00:00:55
#Increased memory = 4.00 (Mb)
#Total memory = 384.00 (Mb)
#Peak memory = 424.00 (Mb)
#Number of warnings = 27
#Total number of warnings = 69
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Nov  3 03:10:03 2016
#
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Nov  3 03:10:44 2016

Design Name: eth_core
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1511.2000, 1490.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 03:10:44 **** Processed 5000 nets (Total 23309)
**** 03:10:44 **** Processed 10000 nets (Total 23309)
**** 03:10:44 **** Processed 15000 nets (Total 23309)
**** 03:10:45 **** Processed 20000 nets (Total 23309)

VC Elapsed Time: 0:00:01.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Nov  3 03:10:45 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.7  MEM: 0.000M)

<CMD> selectMarker 763.9000 1489.0000 764.9000 1490.0000 2 1 2
<CMD> zoomBox 763.4 1488.5 765.4 1490.5
<CMD> zoomBox 763.4 1488.5 765.4 1490.5
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix eth_core_postRoute -outDir timingReports
Extraction called for design 'eth_core' of instances=20639 and nets=23309 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_wx0sKh_14366.rcdb.d  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 384.8M)
Creating parasitic data file './eth_core_wx0sKh_14366.rcdb.d/header.seq' for storing RC.
Extracted 10.0012% (CPU Time= 0:00:00.2  MEM= 384.8M)
Extracted 20.001% (CPU Time= 0:00:00.2  MEM= 384.8M)
Extracted 30.0008% (CPU Time= 0:00:00.3  MEM= 384.8M)
Extracted 40.0013% (CPU Time= 0:00:00.3  MEM= 384.8M)
Extracted 50.0011% (CPU Time= 0:00:00.4  MEM= 384.8M)
Extracted 60.0009% (CPU Time= 0:00:00.5  MEM= 384.8M)
Extracted 70.0013% (CPU Time= 0:00:00.5  MEM= 384.8M)
Extracted 80.0011% (CPU Time= 0:00:00.6  MEM= 384.8M)
Extracted 90.0009% (CPU Time= 0:00:00.7  MEM= 384.8M)
Extracted 100% (CPU Time= 0:00:00.8  MEM= 384.8M)
Nr. Extracted Resistors     : 309705
Nr. Extracted Ground Cap.   : 330960
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_wx0sKh_14366.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:02.0  MEM: 384.785M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -21.028 | -21.028 | -19.554 | -2.387  | -3.046  | -0.676  |
|           TNS (ns):| -8593.3 | -7437.8 | -7455.5 |-393.408 |-292.903 | -24.798 |
|    Violating Paths:|  1644   |  1217   |  1037   |   295   |   184   |   49    |
|          All Paths:|  7538   |  2719   |  5652   |   522   |   341   |   84    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     58 (58)      |   -4.489   |     58 (58)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.281%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.8 sec
Total Real time: 5.0 sec
Total Memory Usage: 393.316406 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix eth_core_postRouteHold -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
Extraction called for design 'eth_core' of instances=20639 and nets=23309 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_wx0sKh_14366.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 388.6M)
Creating parasitic data file './eth_core_wx0sKh_14366.rcdb.d/header.seq' for storing RC.
Extracted 10.0012% (CPU Time= 0:00:00.2  MEM= 390.6M)
Extracted 20.001% (CPU Time= 0:00:00.2  MEM= 390.6M)
Extracted 30.0008% (CPU Time= 0:00:00.3  MEM= 390.6M)
Extracted 40.0013% (CPU Time= 0:00:00.3  MEM= 390.6M)
Extracted 50.0011% (CPU Time= 0:00:00.4  MEM= 390.6M)
Extracted 60.0009% (CPU Time= 0:00:00.5  MEM= 390.6M)
Extracted 70.0013% (CPU Time= 0:00:00.5  MEM= 390.6M)
Extracted 80.0011% (CPU Time= 0:00:00.6  MEM= 390.6M)
Extracted 90.0009% (CPU Time= 0:00:00.7  MEM= 390.6M)
Extracted 100% (CPU Time= 0:00:00.8  MEM= 390.6M)
Nr. Extracted Resistors     : 309705
Nr. Extracted Ground Cap.   : 330960
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_wx0sKh_14366.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:02.0  MEM: 388.551M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.029  | -0.024  | -1.029  |  1.577  |  0.650  |  0.337  |
|           TNS (ns):| -3502.2 | -0.036  | -3502.2 |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|  4592   |    2    |  4590   |    0    |    0    |    0    |
|          All Paths:|  7538   |  2719   |  5652   |   522   |   341   |   84    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 74.281%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.63 sec
Total Real time: 6.0 sec
Total Memory Usage: 389.820312 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 389.8M **
#Created 34 library cell signatures
#Created 23309 NETS and 0 SPECIALNETS signatures
#Created 20640 instance signatures
Begin checking placement ... (start mem=398.8M, init mem=398.8M)
*info: Placed = 16423
*info: Unplaced = 0
Placement Density:74.28%(1283016/1727240)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=398.8M)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Deleting the dont_use list
Extraction called for design 'eth_core' of instances=20639 and nets=23309 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_wx0sKh_14366.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 396.8M)
Creating parasitic data file './eth_core_wx0sKh_14366.rcdb.d/header.seq' for storing RC.
Extracted 10.0012% (CPU Time= 0:00:00.2  MEM= 395.8M)
Extracted 20.001% (CPU Time= 0:00:00.2  MEM= 395.8M)
Extracted 30.0008% (CPU Time= 0:00:00.3  MEM= 395.8M)
Extracted 40.0013% (CPU Time= 0:00:00.3  MEM= 395.8M)
Extracted 50.0011% (CPU Time= 0:00:00.4  MEM= 395.8M)
Extracted 60.0009% (CPU Time= 0:00:00.5  MEM= 395.8M)
Extracted 70.0013% (CPU Time= 0:00:00.6  MEM= 395.8M)
Extracted 80.0011% (CPU Time= 0:00:00.7  MEM= 395.8M)
Extracted 90.0009% (CPU Time= 0:00:00.7  MEM= 395.8M)
Extracted 100% (CPU Time= 0:00:00.8  MEM= 395.8M)
Nr. Extracted Resistors     : 309705
Nr. Extracted Ground Cap.   : 330960
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_wx0sKh_14366.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:02.0  MEM: 395.824M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 397.6M, InitMEM = 397.6M)
Number of Loop : 6
Start delay calculation (mem=397.578M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_wx0sKh_14366.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 400.7M)
Closing parasitic data file './eth_core_wx0sKh_14366.rcdb.d/header.seq'. 21266 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.1 real=0:00:01.0 mem=400.805M 0)
*** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 400.8M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -21.028 |
|           TNS (ns):| -8593.3 |
|    Violating Paths:|  1644   |
|          All Paths:|  7538   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     58 (58)      |   -4.489   |     58 (58)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.281%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 400.8M **
*info: Start fixing DRV (Mem = 400.80M) ...
*info: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (400.8M)
*info: 562 clock nets excluded
*info: 2 special nets excluded.
*info: 1983 no-driver nets excluded.
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.742813
Start fixing design rules ... (0:00:00.2 400.8M)
Topological Sorting (CPU = 0:00:00.0, MEM = 400.7M, InitMEM = 400.7M)
Number of Loop : 6
Done fixing design rule (0:00:12.4 402.5M)

Summary:
90 buffers added on 90 nets (with 0 driver resized)

Density after buffering = 0.744457
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.6, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.7   mem=402.5M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:13.3 402.5M)

End  of fixDrcViolation iteration 1.
*** Starting dpFixDRCViolation (402.5M)
*info: 562 clock nets excluded
*info: 2 special nets excluded.
*info: 1983 no-driver nets excluded.
Start fixing design rules ... (0:00:00.2 402.5M)
Done fixing design rule (0:00:00.5 402.5M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.744457
*** Completed dpFixDRCViolation (0:00:00.5 402.5M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:14, Mem = 402.47M).

------------------------------------------------------------
     Summary (cpu=0.23min real=0.23min mem=402.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.220  |
|           TNS (ns):| -2665.3 |
|    Violating Paths:|  1436   |
|          All Paths:|  7538   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.446%
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 402.5M **
*** Timing NOT met, worst failing slack is -4.220
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -4.220
*** Check timing (0:00:00.0)
Info: 562 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=402.5M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 74.446%
total 20910 net, 56 ipo_ignored
total 63860 term, 0 ipo_ignored
total 17079 comb inst, 566 fixed, 0 dont_touch, 0 no_footp
total 3650 seq inst, 3650 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -4.220ns, TNS = -2642.487ns (cpu=0:00:00.6 mem=407.2M)

Iter 0 ...

Collected 10610 nets for fixing
Evaluate 769(81) resize, Select 25 cand. (cpu=0:00:01.9 mem=407.5M)

Commit 5 cand, 3 upSize, 0 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.9 mem=407.5M)

Calc. DC (cpu=0:00:02.0 mem=407.5M) ***

Estimated WNS = -4.214ns, TNS = -2634.688ns (cpu=0:00:02.2 mem=407.5M)

Iter 1 ...

Collected 10608 nets for fixing
Evaluate 769(77) resize, Select 15 cand. (cpu=0:00:03.5 mem=407.5M)

Commit 2 cand, 0 upSize, 2 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.5 mem=407.5M)

Calc. DC (cpu=0:00:03.5 mem=407.5M) ***

Estimated WNS = -4.173ns, TNS = -2640.401ns (cpu=0:00:03.7 mem=407.5M)

Iter 2 ...

Collected 10607 nets for fixing
Evaluate 762(69) resize, Select 20 cand. (cpu=0:00:05.0 mem=407.5M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:05.0 mem=407.5M)

Calc. DC (cpu=0:00:05.0 mem=407.5M) ***

Estimated WNS = -4.173ns, TNS = -2640.401ns (cpu=0:00:05.2 mem=407.5M)

Calc. DC (cpu=0:00:05.2 mem=407.5M) ***
*summary:      7 instances changed cell type
density after = 74.448%

*** Finish Post Route Setup Fixing (cpu=0:00:05.3 mem=407.5M) ***

Info: 562 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=407.5M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 74.448%
total 20910 net, 56 ipo_ignored
total 63860 term, 0 ipo_ignored
total 17079 comb inst, 566 fixed, 0 dont_touch, 0 no_footp
total 3650 seq inst, 3650 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -4.173ns, TNS = -2640.094ns (cpu=0:00:00.5 mem=407.7M)

Iter 0 ...

Collected 10607 nets for fixing
Evaluate 762(69) resize, Select 20 cand. (cpu=0:00:01.8 mem=407.9M)
Evaluate 21(1206) addBuf, Select 11 cand. (cpu=0:00:09.3 mem=408.0M)
Evaluate 1(1) delBuf, Select 0 cand. (cpu=0:00:09.3 mem=408.0M)

Commit 4 cand, 0 upSize, 0 downSize, 0 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:09.3 mem=408.0M)

Calc. DC (cpu=0:00:09.4 mem=408.2M) ***

Estimated WNS = -3.891ns, TNS = -2448.010ns (cpu=0:00:09.5 mem=408.2M)

Iter 1 ...

Collected 10604 nets for fixing
Evaluate 831(92) resize, Select 17 cand. (cpu=0:00:10.9 mem=408.2M)
Evaluate 21(659) addBuf, Select 14 cand. (cpu=0:00:14.5 mem=408.2M)
Evaluate 4(4) delBuf, Select 1 cand. (cpu=0:00:14.6 mem=408.2M)

Commit 8 cand, 0 upSize, 0 downSize, 3 sameSize, 4 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:14.6 mem=408.2M)

Calc. DC (cpu=0:00:14.6 mem=408.2M) ***

Estimated WNS = -3.678ns, TNS = -2380.582ns (cpu=0:00:14.8 mem=408.2M)

Iter 2 ...

Collected 10605 nets for fixing
Evaluate 776(79) resize, Select 21 cand. (cpu=0:00:16.0 mem=408.3M)
Evaluate 21(1223) addBuf, Select 11 cand. (cpu=0:00:22.8 mem=408.4M)
Evaluate 7(7) delBuf, Select 0 cand. (cpu=0:00:22.9 mem=408.4M)

Commit 8 cand, 1 upSize, 2 downSize, 0 sameSize, 5 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:22.9 mem=408.4M)

Calc. DC (cpu=0:00:22.9 mem=408.3M) ***

Estimated WNS = -3.346ns, TNS = -2238.351ns (cpu=0:00:23.1 mem=408.3M)

Iter 3 ...

Collected 10609 nets for fixing
Evaluate 763(81) resize, Select 17 cand. (cpu=0:00:24.4 mem=408.4M)
Evaluate 21(599) addBuf, Select 10 cand. (cpu=0:00:27.5 mem=408.5M)
Evaluate 13(13) delBuf, Select 0 cand. (cpu=0:00:27.5 mem=408.5M)

Commit 9 cand, 1 upSize, 1 downSize, 2 sameSize, 5 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:27.5 mem=408.5M)

Calc. DC (cpu=0:00:27.6 mem=408.5M) ***

Estimated WNS = -3.318ns, TNS = -2060.915ns (cpu=0:00:27.8 mem=408.5M)

Iter 4 ...

Collected 10611 nets for fixing
Evaluate 830(92) resize, Select 19 cand. (cpu=0:00:29.2 mem=408.6M)
Evaluate 21(1085) addBuf, Select 10 cand. (cpu=0:00:35.9 mem=408.6M)
Evaluate 18(18) delBuf, Select 0 cand. (cpu=0:00:36.0 mem=408.6M)

Commit 5 cand, 0 upSize, 0 downSize, 1 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:36.0 mem=408.6M)

Calc. DC (cpu=0:00:36.1 mem=408.6M) ***

Estimated WNS = -3.039ns, TNS = -1999.876ns (cpu=0:00:36.3 mem=408.6M)

Iter 5 ...

Collected 10613 nets for fixing
Evaluate 787(87) resize, Select 16 cand. (cpu=0:00:37.5 mem=408.7M)
Evaluate 22(571) addBuf, Select 7 cand. (cpu=0:00:40.6 mem=408.8M)
Evaluate 23(23) delBuf, Select 0 cand. (cpu=0:00:40.7 mem=408.8M)

Commit 8 cand, 1 upSize, 2 downSize, 2 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:40.7 mem=408.8M)

Calc. DC (cpu=0:00:40.8 mem=408.7M) ***

Estimated WNS = -2.908ns, TNS = -1944.349ns (cpu=0:00:41.0 mem=408.7M)

Iter 6 ...

Collected 10614 nets for fixing
Evaluate 751(80) resize, Select 20 cand. (cpu=0:00:42.0 mem=408.8M)
Evaluate 21(927) addBuf, Select 9 cand. (cpu=0:00:47.5 mem=408.9M)
Evaluate 28(28) delBuf, Select 1 cand. (cpu=0:00:47.6 mem=408.9M)

Commit 6 cand, 1 upSize, 0 downSize, 0 sameSize, 4 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:47.6 mem=408.9M)

Calc. DC (cpu=0:00:47.7 mem=408.8M) ***

Estimated WNS = -2.606ns, TNS = -1832.039ns (cpu=0:00:47.9 mem=408.8M)

Iter 7 ...

Collected 10614 nets for fixing
Evaluate 762(78) resize, Select 12 cand. (cpu=0:00:49.2 mem=408.8M)
Evaluate 22(483) addBuf, Select 7 cand. (cpu=0:00:52.1 mem=408.9M)
Evaluate 28(28) delBuf, Select 1 cand. (cpu=0:00:52.2 mem=408.9M)

Commit 6 cand, 0 upSize, 2 downSize, 1 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:52.2 mem=408.9M)

Calc. DC (cpu=0:00:52.2 mem=408.9M) ***

Estimated WNS = -2.591ns, TNS = -1808.232ns (cpu=0:00:52.5 mem=408.9M)

Iter 8 ...

Collected 10616 nets for fixing
Evaluate 750(78) resize, Select 19 cand. (cpu=0:00:53.7 mem=409.0M)
Evaluate 21(1028) addBuf, Select 8 cand. (cpu=0:00:59.0 mem=409.0M)
Evaluate 31(31) delBuf, Select 1 cand. (cpu=0:00:59.1 mem=409.0M)

Commit 8 cand, 1 upSize, 2 downSize, 0 sameSize, 4 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:59.1 mem=409.0M)

Calc. DC (cpu=0:00:59.2 mem=409.1M) ***

Estimated WNS = -2.452ns, TNS = -1739.770ns (cpu=0:00:59.4 mem=409.1M)

Iter 9 ...

Collected 10614 nets for fixing
Evaluate 790(104) resize, Select 19 cand. (cpu=0:01:01 mem=409.1M)
Evaluate 22(326) addBuf, Select 4 cand. (cpu=0:01:02 mem=409.2M)
Evaluate 36(36) delBuf, Select 0 cand. (cpu=0:01:02 mem=409.2M)

Commit 7 cand, 3 upSize, 2 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:02 mem=409.2M)

Calc. DC (cpu=0:01:02 mem=409.2M) ***

Estimated WNS = -2.272ns, TNS = -1692.791ns (cpu=0:01:02 mem=409.2M)

Iter 10 ...

Collected 10613 nets for fixing
Evaluate 792(98) resize, Select 25 cand. (cpu=0:01:03 mem=409.3M)
Evaluate 21(680) addBuf, Select 6 cand. (cpu=0:01:07 mem=409.3M)
Evaluate 37(37) delBuf, Select 1 cand. (cpu=0:01:07 mem=409.3M)

Commit 9 cand, 1 upSize, 2 downSize, 0 sameSize, 5 addBuf, 1 delBuf, 0 pinSwap (cpu=0:01:07 mem=409.3M)

Calc. DC (cpu=0:01:07 mem=409.3M) ***

Estimated WNS = -2.115ns, TNS = -1655.351ns (cpu=0:01:07 mem=409.3M)

Iter 11 ...

Collected 10616 nets for fixing
Evaluate 777(90) resize, Select 13 cand. (cpu=0:01:08 mem=409.4M)
Evaluate 21(352) addBuf, Select 4 cand. (cpu=0:01:10 mem=409.4M)
Evaluate 43(43) delBuf, Select 0 cand. (cpu=0:01:10 mem=409.4M)

Commit 4 cand, 0 upSize, 1 downSize, 0 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:10 mem=409.4M)

Calc. DC (cpu=0:01:10 mem=409.4M) ***

Estimated WNS = -2.055ns, TNS = -1640.410ns (cpu=0:01:11 mem=409.4M)

Iter 12 ...

Collected 10617 nets for fixing
Evaluate 752(87) resize, Select 21 cand. (cpu=0:01:12 mem=409.5M)
Evaluate 21(522) addBuf, Select 5 cand. (cpu=0:01:14 mem=409.5M)
Evaluate 48(48) delBuf, Select 1 cand. (cpu=0:01:14 mem=409.5M)

Commit 5 cand, 0 upSize, 2 downSize, 0 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:14 mem=409.4M)

Calc. DC (cpu=0:01:14 mem=409.4M) ***

Estimated WNS = -2.009ns, TNS = -1630.570ns (cpu=0:01:14 mem=409.4M)

Iter 13 ...

Collected 10618 nets for fixing
Evaluate 752(83) resize, Select 13 cand. (cpu=0:01:15 mem=409.5M)
Evaluate 22(324) addBuf, Select 2 cand. (cpu=0:01:17 mem=409.6M)
Evaluate 52(52) delBuf, Select 1 cand. (cpu=0:01:17 mem=409.6M)

Commit 3 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 1 delBuf, 0 pinSwap (cpu=0:01:17 mem=409.6M)

Calc. DC (cpu=0:01:17 mem=409.6M) ***

Estimated WNS = -1.996ns, TNS = -1628.185ns (cpu=0:01:17 mem=409.6M)

Iter 14 ...

Collected 10614 nets for fixing
Evaluate 750(86) resize, Select 18 cand. (cpu=0:01:18 mem=409.7M)
Evaluate 21(524) addBuf, Select 4 cand. (cpu=0:01:20 mem=409.7M)
Evaluate 51(51) delBuf, Select 0 cand. (cpu=0:01:21 mem=409.7M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:21 mem=409.6M)

Calc. DC (cpu=0:01:21 mem=409.6M) ***

Estimated WNS = -1.973ns, TNS = -1628.842ns (cpu=0:01:21 mem=409.6M)
*summary:     35 instances changed cell type
density after = 74.525%

*** Finish Post Route Setup Fixing (cpu=0:01:21 mem=409.6M) ***

*** Timing NOT met, worst failing slack is -1.973
*** Check timing (0:00:00.0)
Info: 562 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=409.6M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 74.525%
total 20956 net, 56 ipo_ignored
total 63952 term, 0 ipo_ignored
total 17125 comb inst, 566 fixed, 0 dont_touch, 0 no_footp
total 3650 seq inst, 3650 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -1.973ns, TNS = -1628.813ns (cpu=0:00:00.5 mem=409.6M)

Iter 0 ...

Collected 10615 nets for fixing
Evaluate 784(72) resize, Select 20 cand. (cpu=0:00:01.5 mem=409.6M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.5 mem=409.6M)

Calc. DC (cpu=0:00:01.5 mem=409.6M) ***

Estimated WNS = -1.973ns, TNS = -1628.813ns (cpu=0:00:01.7 mem=409.6M)

Calc. DC (cpu=0:00:01.7 mem=409.6M) ***
*summary:      0 instances changed cell type
density after = 74.525%

*** Finish Post Route Setup Fixing (cpu=0:00:01.7 mem=409.6M) ***

Info: 562 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=409.6M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 74.525%
total 20956 net, 56 ipo_ignored
total 63952 term, 0 ipo_ignored
total 17125 comb inst, 566 fixed, 0 dont_touch, 0 no_footp
total 3650 seq inst, 3650 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -1.973ns, TNS = -1628.813ns (cpu=0:00:00.5 mem=409.6M)

Iter 0 ...

Collected 10615 nets for fixing
Evaluate 784(72) resize, Select 20 cand. (cpu=0:00:01.5 mem=409.6M)
Evaluate 22(621) addBuf, Select 3 cand. (cpu=0:00:04.4 mem=409.6M)
Evaluate 53(53) delBuf, Select 0 cand. (cpu=0:00:04.7 mem=409.6M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.7 mem=409.6M)

Calc. DC (cpu=0:00:04.7 mem=409.6M) ***

Estimated WNS = -1.951ns, TNS = -1627.237ns (cpu=0:00:04.9 mem=409.6M)

Iter 1 ...

Collected 10610 nets for fixing
Evaluate 774(78) resize, Select 12 cand. (cpu=0:00:06.0 mem=409.6M)
Evaluate 23(318) addBuf, Select 2 cand. (cpu=0:00:07.5 mem=409.6M)
Evaluate 56(56) delBuf, Select 0 cand. (cpu=0:00:07.7 mem=409.6M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:07.7 mem=409.6M)

Calc. DC (cpu=0:00:07.8 mem=409.6M) ***

Estimated WNS = -1.948ns, TNS = -1626.625ns (cpu=0:00:08.0 mem=409.6M)

Iter 2 ...

Collected 10611 nets for fixing
Evaluate 773(75) resize, Select 20 cand. (cpu=0:00:09.0 mem=409.6M)
Evaluate 22(808) addBuf, Select 6 cand. (cpu=0:00:12.1 mem=409.6M)
Evaluate 56(56) delBuf, Select 0 cand. (cpu=0:00:12.4 mem=409.6M)

Commit 3 cand, 0 upSize, 1 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:12.4 mem=409.6M)

Calc. DC (cpu=0:00:12.5 mem=409.6M) ***

Estimated WNS = -1.943ns, TNS = -1548.078ns (cpu=0:00:12.7 mem=409.6M)

Iter 3 ...

Collected 10613 nets for fixing
Evaluate 813(93) resize, Select 14 cand. (cpu=0:00:13.6 mem=409.6M)
Evaluate 24(228) addBuf, Select 3 cand. (cpu=0:00:14.4 mem=409.6M)
Evaluate 58(58) delBuf, Select 0 cand. (cpu=0:00:14.7 mem=409.6M)

Commit 2 cand, 1 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:14.7 mem=409.6M)

Calc. DC (cpu=0:00:14.7 mem=409.6M) ***

Estimated WNS = -1.933ns, TNS = -1531.588ns (cpu=0:00:14.9 mem=409.6M)

Iter 4 ...

Collected 10614 nets for fixing
Evaluate 750(94) resize, Select 26 cand. (cpu=0:00:15.8 mem=409.6M)
Evaluate 23(620) addBuf, Select 3 cand. (cpu=0:00:18.6 mem=409.6M)
Evaluate 58(58) delBuf, Select 0 cand. (cpu=0:00:18.9 mem=409.6M)

Commit 2 cand, 1 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:18.9 mem=409.6M)

Calc. DC (cpu=0:00:19.0 mem=409.6M) ***

Estimated WNS = -1.917ns, TNS = -1529.846ns (cpu=0:00:19.1 mem=409.6M)

Iter 5 ...

Collected 10615 nets for fixing
Evaluate 756(99) resize, Select 19 cand. (cpu=0:00:20.1 mem=409.6M)
Evaluate 22(313) addBuf, Select 2 cand. (cpu=0:00:21.6 mem=409.6M)
Evaluate 59(59) delBuf, Select 0 cand. (cpu=0:00:21.9 mem=409.6M)

Commit 3 cand, 1 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:21.9 mem=409.6M)

Calc. DC (cpu=0:00:22.0 mem=409.6M) ***

Estimated WNS = -1.904ns, TNS = -1534.753ns (cpu=0:00:22.2 mem=409.6M)

Iter 6 ...

Collected 10615 nets for fixing
Evaluate 810(96) resize, Select 28 cand. (cpu=0:00:23.1 mem=409.6M)
Evaluate 23(607) addBuf, Select 3 cand. (cpu=0:00:25.9 mem=409.6M)
Evaluate 59(59) delBuf, Select 0 cand. (cpu=0:00:26.1 mem=409.6M)

Commit 2 cand, 0 upSize, 0 downSize, 1 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:26.1 mem=409.6M)

Calc. DC (cpu=0:00:26.2 mem=409.6M) ***

Estimated WNS = -1.887ns, TNS = -1532.828ns (cpu=0:00:26.4 mem=409.6M)

Iter 7 ...

Collected 10616 nets for fixing
Evaluate 750(92) resize, Select 16 cand. (cpu=0:00:27.3 mem=409.6M)
Evaluate 23(310) addBuf, Select 2 cand. (cpu=0:00:28.8 mem=409.6M)
Evaluate 61(61) delBuf, Select 0 cand. (cpu=0:00:29.1 mem=409.6M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:29.1 mem=409.6M)

Calc. DC (cpu=0:00:29.2 mem=409.6M) ***

Estimated WNS = -1.876ns, TNS = -1532.161ns (cpu=0:00:29.3 mem=409.6M)

Iter 8 ...

Collected 10617 nets for fixing
Evaluate 750(97) resize, Select 27 cand. (cpu=0:00:30.3 mem=409.6M)
Evaluate 23(596) addBuf, Select 3 cand. (cpu=0:00:33.0 mem=409.6M)
Evaluate 64(64) delBuf, Select 0 cand. (cpu=0:00:33.3 mem=409.6M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:33.3 mem=409.6M)

Calc. DC (cpu=0:00:33.3 mem=409.6M) ***

Estimated WNS = -1.875ns, TNS = -1530.632ns (cpu=0:00:33.5 mem=409.6M)

Iter 9 ...

Collected 10618 nets for fixing
Evaluate 751(93) resize, Select 17 cand. (cpu=0:00:34.4 mem=409.6M)
Evaluate 24(226) addBuf, Select 3 cand. (cpu=0:00:35.1 mem=409.6M)
Evaluate 64(64) delBuf, Select 0 cand. (cpu=0:00:35.5 mem=409.6M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:35.5 mem=409.6M)

Calc. DC (cpu=0:00:35.5 mem=409.6M) ***

Estimated WNS = -1.861ns, TNS = -1525.996ns (cpu=0:00:35.7 mem=409.6M)

Iter 10 ...

Collected 10619 nets for fixing
Evaluate 764(92) resize, Select 24 cand. (cpu=0:00:36.7 mem=409.6M)
Evaluate 24(461) addBuf, Select 4 cand. (cpu=0:00:38.1 mem=409.6M)
Evaluate 65(65) delBuf, Select 0 cand. (cpu=0:00:38.4 mem=409.6M)

Commit 3 cand, 0 upSize, 1 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:38.4 mem=409.6M)

Calc. DC (cpu=0:00:38.5 mem=409.6M) ***

Estimated WNS = -1.851ns, TNS = -1523.594ns (cpu=0:00:38.6 mem=409.6M)

Iter 11 ...

Collected 10621 nets for fixing
Evaluate 764(93) resize, Select 15 cand. (cpu=0:00:39.6 mem=409.6M)
Evaluate 21(250) addBuf, Select 3 cand. (cpu=0:00:40.5 mem=409.6M)
Evaluate 67(67) delBuf, Select 0 cand. (cpu=0:00:40.9 mem=409.6M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:40.9 mem=409.6M)

Calc. DC (cpu=0:00:40.9 mem=409.6M) ***

Estimated WNS = -1.847ns, TNS = -1522.570ns (cpu=0:00:41.1 mem=409.6M)

Iter 12 ...

Collected 10622 nets for fixing
Evaluate 764(93) resize, Select 22 cand. (cpu=0:00:42.1 mem=409.6M)
Evaluate 21(513) addBuf, Select 4 cand. (cpu=0:00:44.0 mem=409.6M)
Evaluate 68(68) delBuf, Select 0 cand. (cpu=0:00:44.3 mem=409.6M)

Commit 2 cand, 0 upSize, 0 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:44.3 mem=409.6M)

Calc. DC (cpu=0:00:44.4 mem=409.6M) ***

Estimated WNS = -1.843ns, TNS = -1517.985ns (cpu=0:00:44.5 mem=409.6M)

Iter 13 ...

Collected 10624 nets for fixing
Evaluate 765(88) resize, Select 15 cand. (cpu=0:00:45.5 mem=409.6M)
Evaluate 23(286) addBuf, Select 2 cand. (cpu=0:00:46.8 mem=409.6M)
Evaluate 71(71) delBuf, Select 0 cand. (cpu=0:00:47.1 mem=409.6M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:47.1 mem=409.6M)

Calc. DC (cpu=0:00:47.2 mem=409.6M) ***

Estimated WNS = -1.832ns, TNS = -1516.053ns (cpu=0:00:47.4 mem=409.6M)

Iter 14 ...

Collected 10625 nets for fixing
Evaluate 764(94) resize, Select 22 cand. (cpu=0:00:48.3 mem=409.6M)
Evaluate 23(573) addBuf, Select 3 cand. (cpu=0:00:50.8 mem=409.6M)
Evaluate 72(72) delBuf, Select 0 cand. (cpu=0:00:51.2 mem=409.6M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:51.2 mem=409.6M)

Calc. DC (cpu=0:00:51.2 mem=409.6M) ***

Estimated WNS = -1.825ns, TNS = -1514.555ns (cpu=0:00:51.4 mem=409.6M)
*summary:     12 instances changed cell type
density after = 74.555%

*** Finish Post Route Setup Fixing (cpu=0:00:51.5 mem=409.6M) ***

*** Timing NOT met, worst failing slack is -1.825
*** Check timing (0:00:00.0)
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.7, Real Time = 0:00:00.0
move report: preRPlace moves 12 insts, mean move: 1.13 um, max move: 2.40 um
	max move on inst (tx_core/tx_crc/crcpkt0/U3883): (1146.40, 250.00) --> (1148.80, 250.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 12 insts, mean move: 1.13 um, max move: 2.40 um
	max move on inst (tx_core/tx_crc/crcpkt0/U3883): (1146.40, 250.00) --> (1148.80, 250.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.40 um
  inst (tx_core/tx_crc/crcpkt0/U3883) with max move: (1146.4, 250) -> (1148.8, 250)
  mean    (X+Y) =         1.13 um
Total instances moved : 12
*** cpu=0:00:00.7   mem=409.6M  mem(used)=0.0M***
Total net length = 1.609e+06 (8.084e+05 8.001e+05) (ext = 2.396e+05)
default core: bins with density >  0.75 = 23.1 % ( 52 / 225 )

------------------------------------------------------------
     Summary (cpu=2.35min real=2.37min mem=409.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.825  |
|           TNS (ns):| -1537.3 |
|    Violating Paths:|  1436   |
|          All Paths:|  7538   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.555%
------------------------------------------------------------
**optDesign ... cpu = 0:02:39, real = 0:02:41, mem = 409.6M **
*** Timing NOT met, worst failing slack is -1.825
*** Check timing (0:00:00.2)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -1.825
*** Check timing (0:00:00.4)
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Thu Nov  3 03:18:10 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin m_r_ach.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#Created 20146 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 164
#  Number of instances deleted (including moved) = 10
#  Number of instances resized = 20
#  Total number of placement changes (moved instances are counted twice) = 194
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1287.650 575.000) on metal1 for NET FE_OFCN1_tx_core_pfifo_datain_0_48_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1195.650 575.000) on metal1 for NET FE_OFCN2_tx_core_pfifo_datain_0_41_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (629.250 155.000) on metal1 for NET FE_OFCN3_tx_core_pfifo_datain_2_52_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (822.850 1465.000) on metal1 for NET FE_OFCN55_n2026. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1050.850 1435.000) on metal1 for NET FE_OFCN56_n2474. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1023.650 1425.000) on metal1 for NET FE_OFCN57_n2470. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1097.250 1455.000) on metal1 for NET FE_OFCN58_n2471. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (721.200 695.000) on metal1 for NET memif_pdfifo0.f0_write. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (372.400 675.000) on metal1 for NET memif_pdfifo2.f0_wdata[21]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (118.800 895.000) on metal1 for NET memif_pdfifo2.f0_write. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (821.250 1465.700) on metal1 for NET n2026. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1234.000 1332.300) on metal1 for NET n2115. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (1232.400 1334.700) on metal1 for NET n2117. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1248.400 1386.700) on metal1 for NET n2251. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1232.950 1335.000) on metal1 for NET n2317. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1022.050 1425.700) on metal1 for NET n2470. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1095.650 1454.300) on metal1 for NET n2471. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1049.250 1434.300) on metal1 for NET n2474. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1210.800 1386.700) on metal1 for NET n2530. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN B at (1220.400 1253.700) on metal1 for NET n2823. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/axi_master/FE_PSN93_n1035 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/axi_master/n1083 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/axi_master/n1388 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/dma_reg_tx/n654 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/tx_crc\/crcpkt2/FE_PSN92_FE_OFCN68_n2749 are dangling and deleted.
#18400 routed nets are extracted.
#    296 (1.26%) extracted nets are partially routed.
#3018 routed nets are imported.
#2 (0.01%) nets are without wires.
#2043 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 23463.
#Number of eco nets is 296
#
#Start data preparation...
#
#Data preparation is done on Thu Nov  3 03:18:12 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Nov  3 03:18:12 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       23715      73.02%
#  Metal 2        V       23715      12.82%
#  Metal 3        H       23715       0.00%
#  Metal 4        V       23715       0.00%
#  Metal 5        H       23715       0.00%
#  Metal 6        V       23715       0.00%
#  ------------------------------------------
#  Total                 142290      14.31%
#
#  562 nets (2.40%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 419.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1    433(3.12%)     16(0.12%)      0(0.00%)      0(0.00%)   (3.23%)
#   Metal 2    191(0.92%)     65(0.31%)     11(0.05%)      9(0.04%)   (1.33%)
#   Metal 3     23(0.10%)      8(0.03%)      2(0.01%)      1(0.00%)   (0.14%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    647(0.50%)     89(0.07%)     13(0.01%)     10(0.01%)   (0.59%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 1962036 um.
#Total half perimeter of net bounding box = 1685377 um.
#Total wire length on LAYER metal1 = 52609 um.
#Total wire length on LAYER metal2 = 345875 um.
#Total wire length on LAYER metal3 = 589887 um.
#Total wire length on LAYER metal4 = 505456 um.
#Total wire length on LAYER metal5 = 341810 um.
#Total wire length on LAYER metal6 = 126398 um.
#Total number of vias = 165940
#Up-Via Summary (total 165940):
#           
#-----------------------
#  Metal 1        66313
#  Metal 2        61573
#  Metal 3        27771
#  Metal 4         7880
#  Metal 5         2403
#-----------------------
#                165940 
#
#Max overcon = 4 tracks.
#Total overcon = 0.59%.
#Worst layer Gcell overcon rate = 0.14%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.00 (Mb)
#Total memory = 417.00 (Mb)
#Peak memory = 432.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 19.7% required routing.
#    number of violations = 111
#5.3% of the total area is being checked for drcs
#5.3% of the total area was checked
#    number of violations = 398
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 422.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 26
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 422.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 11
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 422.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 8
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 422.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 8
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 422.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 8
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 422.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 422.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 422.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 422.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 422.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 422.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 422.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 423.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 1961992 um.
#Total half perimeter of net bounding box = 1685377 um.
#Total wire length on LAYER metal1 = 52364 um.
#Total wire length on LAYER metal2 = 346097 um.
#Total wire length on LAYER metal3 = 589981 um.
#Total wire length on LAYER metal4 = 505236 um.
#Total wire length on LAYER metal5 = 341925 um.
#Total wire length on LAYER metal6 = 126389 um.
#Total number of vias = 166286
#Up-Via Summary (total 166286):
#           
#-----------------------
#  Metal 1        66412
#  Metal 2        61786
#  Metal 3        27803
#  Metal 4         7888
#  Metal 5         2397
#-----------------------
#                166286 
#
#Total number of DRC violations = 6
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 6
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 1.00 (Mb)
#Total memory = 418.00 (Mb)
#Peak memory = 432.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 6
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 418.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 6
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 418.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 418.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:03
#Elapsed time = 00:00:04
#Increased memory = 0.00 (Mb)
#Total memory = 418.00 (Mb)
#Peak memory = 441.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 1961992 um.
#Total half perimeter of net bounding box = 1685377 um.
#Total wire length on LAYER metal1 = 52364 um.
#Total wire length on LAYER metal2 = 346097 um.
#Total wire length on LAYER metal3 = 589981 um.
#Total wire length on LAYER metal4 = 505236 um.
#Total wire length on LAYER metal5 = 341925 um.
#Total wire length on LAYER metal6 = 126389 um.
#Total number of vias = 166286
#Up-Via Summary (total 166286):
#           
#-----------------------
#  Metal 1        66412
#  Metal 2        61786
#  Metal 3        27803
#  Metal 4         7888
#  Metal 5         2397
#-----------------------
#                166286 
#
#Total number of DRC violations = 6
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 6
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:09
#Increased memory = 1.00 (Mb)
#Total memory = 418.00 (Mb)
#Peak memory = 441.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 23463 NETS and 0 SPECIALNETS signatures
#Created 20794 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:12
#Increased memory = 16.00 (Mb)
#Total memory = 425.00 (Mb)
#Peak memory = 441.00 (Mb)
#Number of warnings = 53
#Total number of warnings = 122
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Nov  3 03:18:22 2016
#
**optDesign ... cpu = 0:02:51, real = 0:02:54, mem = 424.7M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'eth_core' of instances=20793 and nets=23463 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_wx0sKh_14366.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 424.7M)
Creating parasitic data file './eth_core_wx0sKh_14366.rcdb.d/header.seq' for storing RC.
Extracted 10.001% (CPU Time= 0:00:00.2  MEM= 424.7M)
Extracted 20.0013% (CPU Time= 0:00:00.2  MEM= 424.7M)
Extracted 30.0008% (CPU Time= 0:00:00.3  MEM= 424.7M)
Extracted 40.0011% (CPU Time= 0:00:00.4  MEM= 424.7M)
Extracted 50.0014% (CPU Time= 0:00:00.5  MEM= 424.7M)
Extracted 60.001% (CPU Time= 0:00:00.5  MEM= 424.7M)
Extracted 70.0013% (CPU Time= 0:00:00.6  MEM= 424.7M)
Extracted 80.0008% (CPU Time= 0:00:00.7  MEM= 424.7M)
Extracted 90.0011% (CPU Time= 0:00:00.8  MEM= 424.7M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 424.7M)
Nr. Extracted Resistors     : 310936
Nr. Extracted Ground Cap.   : 332345
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_wx0sKh_14366.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:03.0  MEM: 424.719M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 426.5M, InitMEM = 426.5M)
Number of Loop : 6
Start delay calculation (mem=426.473M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_wx0sKh_14366.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 428.5M)
Closing parasitic data file './eth_core_wx0sKh_14366.rcdb.d/header.seq'. 21420 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.1 real=0:00:01.0 mem=426.473M 0)
*** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 426.5M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:54, real = 0:02:59, mem = 426.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.812  | -1.812  | -1.004  | -1.689  | -0.759  | -0.676  |
|           TNS (ns):| -1525.3 | -1149.7 |-264.350 |-353.046 | -52.650 | -22.536 |
|    Violating Paths:|  1434   |  1096   |   524   |   295   |   162   |   43    |
|          All Paths:|  7538   |  2719   |  5652   |   522   |   341   |   84    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.555%
------------------------------------------------------------
**optDesign ... cpu = 0:02:55, real = 0:03:00, mem = 426.5M **
*** Finished optDesign ***
**ERROR: **ERROR: (ENCCK-2012):	Select a clock first.

Calculating clk-route-only downstream delay for clock tree 'clks.clk' ...

Traversing the clock tree ...

Rebuilding the hierarchical clock tree ...

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postRoute -hold
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 438.2M **
#Created 34 library cell signatures
#Created 23463 NETS and 0 SPECIALNETS signatures
#Created 20794 instance signatures
Begin checking placement ... (start mem=450.1M, init mem=450.9M)
*info: Placed = 16577
*info: Unplaced = 0
Placement Density:74.56%(1287744/1727240)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=450.9M)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Extraction called for design 'eth_core' of instances=20793 and nets=23463 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_wx0sKh_14366.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 450.9M)
Creating parasitic data file './eth_core_wx0sKh_14366.rcdb.d/header.seq' for storing RC.
Extracted 10.001% (CPU Time= 0:00:00.2  MEM= 452.9M)
Extracted 20.0013% (CPU Time= 0:00:00.2  MEM= 452.9M)
Extracted 30.0008% (CPU Time= 0:00:00.3  MEM= 452.9M)
Extracted 40.0011% (CPU Time= 0:00:00.4  MEM= 452.9M)
Extracted 50.0014% (CPU Time= 0:00:00.5  MEM= 452.9M)
Extracted 60.001% (CPU Time= 0:00:00.5  MEM= 452.9M)
Extracted 70.0013% (CPU Time= 0:00:00.6  MEM= 452.9M)
Extracted 80.0008% (CPU Time= 0:00:00.8  MEM= 452.9M)
Extracted 90.0011% (CPU Time= 0:00:00.8  MEM= 452.9M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 452.9M)
Nr. Extracted Resistors     : 310936
Nr. Extracted Ground Cap.   : 332345
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_wx0sKh_14366.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:02.0  MEM: 450.938M)
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu018_stdcells
*info:           CLKBUF2         -   osu018_stdcells
*info:             BUFX2         -   osu018_stdcells
*info:             BUFX4         -   osu018_stdcells
*info:           CLKBUF1         -   osu018_stdcells
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private
Opening parasitic data file './eth_core_wx0sKh_14366.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 449.2M)
Closing parasitic data file './eth_core_wx0sKh_14366.rcdb.d/header.seq'. 21420 times net's RC data read were performed.
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:11:27, mem=449.2M)
Setting analysis mode to hold ...
New  timing data 1d1c5698
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 452.2M, InitMEM = 452.2M)
Number of Loop : 6
Start delay calculation (mem=452.191M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.9 real=0:00:01.0 mem=452.191M 0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 452.2M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -1.029 ns 
 TNS         : -1096.931 ns 
 Viol paths  : 1383 
 Max Local density  : 0.980 
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:02.5, REAL=0:00:02.0, totSessionCpu=0:11:29, mem=455.4M)
Setting analysis mode to setup ...
Info: 562 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   -1.812 ns     -1.812 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : -1.812 ns 
 reg2reg WS  : -1.812 ns 
 reg2reg Viol paths  : 1096 
 Worst Slack : -1.812 ns 
 Viol paths  : 1434 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:05.2, REAL=0:00:05.0, totSessionCpu=0:11:32, mem=457.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.812  |
|           TNS (ns):| -1525.3 |
|    Violating Paths:|  1434   |
|          All Paths:|  7538   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -1.029  |
|           TNS (ns):| -3501.2 |
|    Violating Paths:|  4589   |
|          All Paths:|  7538   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.555%
------------------------------------------------------------
Info: 562 clock nets excluded from IPO operation.
*** Initial Summary (holdfix) CPU=0:00:05.5, REAL=0:00:05.0, TOTCPU=0:00:05.5, TOTREAL=0:00:05.0, MEM=457.0M
*** Started fixing hold violations (CPU=0:00:05.5, REAL=0:00:05.0, totSessionCpu=0:11:32, mem=457.0M)
Density before buffering = 0.746 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   1.568/1.601 (0.900/0.900, 3.000)   1.568/1.601 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.505/1.536 (0.900/0.900, 3.000)   1.505/1.536 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.209/0.170 (0.420/0.420, 0.050)   0.209/0.170 (0.420/0.420, 0.050)
*Info:   BUFX4    4.0   0.232/0.198 (0.420/0.420, 0.100)   0.232/0.198 (0.420/0.420, 0.100)
*Info:   CLKBUF1    9.0   1.438/1.481 (0.900/0.900, 3.000)   1.438/1.481 (0.900/0.900, 3.000)
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][16]/D net w_dch.WDATA[48]
Iter 0: Hold WNS: -1.029 Hold TNS: -1096.931 #Viol Endpoints: 1383 CPU: 0:01:36
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 210 Moves Failed: 13
*info: Moves Generated: 237 Moves Failed: 24
*info: Moves Generated: 251 Moves Failed: 35
*info: Moves Generated: 260 Moves Failed: 69
*info: Moves Generated: 278 Moves Failed: 105
*info: Active Nodes: 5894 Moves Generated: 280 Moves Failed: 105 Moves Committed: 273
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][7]/D net w_dch.WDATA[39]
Iter 1: Hold WNS: -1.020 Hold TNS: -944.650 #Viol Endpoints: 1358 CPU: 0:01:42
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 191 Moves Failed: 20
*info: Moves Generated: 216 Moves Failed: 30
*info: Moves Generated: 233 Moves Failed: 39
*info: Moves Generated: 241 Moves Failed: 50
*info: Moves Generated: 245 Moves Failed: 54
*info: Active Nodes: 5726 Moves Generated: 249 Moves Failed: 56 Moves Committed: 244
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][1]/D net w_dch.WDATA[33]
Iter 2: Hold WNS: -1.015 Hold TNS: -829.677 #Viol Endpoints: 1272 CPU: 0:01:46
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 160 Moves Failed: 39
*info: Moves Generated: 187 Moves Failed: 51
*info: Moves Generated: 192 Moves Failed: 57
*info: Moves Generated: 205 Moves Failed: 59
*info: Moves Generated: 222 Moves Failed: 66
*info: Active Nodes: 5404 Moves Generated: 230 Moves Failed: 68 Moves Committed: 227
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][7]/D net w_dch.WDATA[39]
Iter 3: Hold WNS: -1.008 Hold TNS: -739.329 #Viol Endpoints: 1105 CPU: 0:01:50
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 121 Moves Failed: 88
*info: Moves Generated: 148 Moves Failed: 140
*info: Moves Generated: 162 Moves Failed: 151
*info: Moves Generated: 174 Moves Failed: 161
*info: Active Nodes: 4523 Moves Generated: 184 Moves Failed: 170 Moves Committed: 184
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][8]/D net w_dch.WDATA[40]
Iter 4: Hold WNS: -0.995 Hold TNS: -692.599 #Viol Endpoints: 1018 CPU: 0:01:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 79 Moves Failed: 68
*info: Moves Generated: 100 Moves Failed: 161
*info: Moves Generated: 138 Moves Failed: 211
*info: Moves Generated: 191 Moves Failed: 250
*info: Active Nodes: 4022 Moves Generated: 192 Moves Failed: 252 Moves Committed: 192
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][8]/D net w_dch.WDATA[40]
Iter 5: Hold WNS: -0.985 Hold TNS: -658.605 #Viol Endpoints: 958 CPU: 0:01:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 70 Moves Failed: 36
*info: Moves Generated: 78 Moves Failed: 75
*info: Moves Generated: 121 Moves Failed: 167
*info: Active Nodes: 3134 Moves Generated: 130 Moves Failed: 172 Moves Committed: 130
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][8]/D net w_dch.WDATA[40]
Iter 6: Hold WNS: -0.982 Hold TNS: -633.739 #Viol Endpoints: 911 CPU: 0:02:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 65 Moves Failed: 23
*info: Moves Generated: 68 Moves Failed: 42
*info: Active Nodes: 2548 Moves Generated: 82 Moves Failed: 63 Moves Committed: 82
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][8]/D net w_dch.WDATA[40]
Iter 7: Hold WNS: -0.977 Hold TNS: -615.724 #Viol Endpoints: 890 CPU: 0:02:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 61 Moves Failed: 16
*info: Moves Generated: 63 Moves Failed: 31
*info: Active Nodes: 2449 Moves Generated: 71 Moves Failed: 55 Moves Committed: 71
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][1]/D net w_dch.WDATA[33]
Iter 8: Hold WNS: -0.973 Hold TNS: -595.028 #Viol Endpoints: 870 CPU: 0:02:09
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 60 Moves Failed: 16
*info: Moves Generated: 62 Moves Failed: 24
*info: Active Nodes: 2385 Moves Generated: 62 Moves Failed: 35 Moves Committed: 62
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][6]/D net w_dch.WDATA[14]
Iter 9: Hold WNS: -0.969 Hold TNS: -578.019 #Viol Endpoints: 851 CPU: 0:02:13
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 59 Moves Failed: 17
*info: Moves Generated: 61 Moves Failed: 21
*info: Active Nodes: 2423 Moves Generated: 62 Moves Failed: 32 Moves Committed: 62
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][7]/D net w_dch.WDATA[39]
Iter 10: Hold WNS: -0.963 Hold TNS: -563.886 #Viol Endpoints: 833 CPU: 0:02:17
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 55 Moves Failed: 16
*info: Moves Generated: 59 Moves Failed: 21
*info: Active Nodes: 2428 Moves Generated: 61 Moves Failed: 33 Moves Committed: 61
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][4]/D net w_dch.WDATA[12]
Iter 11: Hold WNS: -0.956 Hold TNS: -551.577 #Viol Endpoints: 818 CPU: 0:02:21
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 59 Moves Failed: 17
*info: Moves Generated: 64 Moves Failed: 22
*info: Active Nodes: 2429 Moves Generated: 68 Moves Failed: 34 Moves Committed: 68
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][4]/D net w_dch.WDATA[12]
Iter 12: Hold WNS: -0.940 Hold TNS: -536.841 #Viol Endpoints: 786 CPU: 0:02:25
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 52 Moves Failed: 11
*info: Moves Generated: 56 Moves Failed: 18
*info: Active Nodes: 2431 Moves Generated: 61 Moves Failed: 29 Moves Committed: 61
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][4]/D net w_dch.WDATA[12]
Iter 13: Hold WNS: -0.931 Hold TNS: -527.764 #Viol Endpoints: 751 CPU: 0:02:29
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 49 Moves Failed: 11
*info: Moves Generated: 52 Moves Failed: 20
*info: Active Nodes: 2325 Moves Generated: 56 Moves Failed: 35 Moves Committed: 56
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][8]/D net w_dch.WDATA[40]
Iter 14: Hold WNS: -0.927 Hold TNS: -519.910 #Viol Endpoints: 743 CPU: 0:02:32
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 49 Moves Failed: 10
*info: Moves Generated: 50 Moves Failed: 14
*info: Active Nodes: 2330 Moves Generated: 52 Moves Failed: 26 Moves Committed: 52
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][8]/D net w_dch.WDATA[40]
Iter 15: Hold WNS: -0.927 Hold TNS: -513.696 #Viol Endpoints: 733 CPU: 0:02:36
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 48 Moves Failed: 12
*info: Moves Generated: 49 Moves Failed: 16
*info: Active Nodes: 2344 Moves Generated: 61 Moves Failed: 28 Moves Committed: 61
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][8]/D net w_dch.WDATA[40]
Iter 16: Hold WNS: -0.927 Hold TNS: -503.854 #Viol Endpoints: 700 CPU: 0:02:39
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 46 Moves Failed: 10
*info: Moves Generated: 46 Moves Failed: 11
*info: Active Nodes: 2327 Moves Generated: 49 Moves Failed: 26 Moves Committed: 49
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][8]/D net w_dch.WDATA[40]
Iter 17: Hold WNS: -0.914 Hold TNS: -497.084 #Viol Endpoints: 686 CPU: 0:02:43
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 44 Moves Failed: 11
*info: Moves Generated: 44 Moves Failed: 11
*info: Active Nodes: 2309 Moves Generated: 47 Moves Failed: 27 Moves Committed: 47
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][8]/D net w_dch.WDATA[40]
Iter 18: Hold WNS: -0.896 Hold TNS: -491.065 #Viol Endpoints: 679 CPU: 0:02:45
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 44 Moves Failed: 11
*info: Moves Generated: 44 Moves Failed: 11
*info: Active Nodes: 2341 Moves Generated: 46 Moves Failed: 27 Moves Committed: 46
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][8]/D net w_dch.WDATA[40]
Iter 19: Hold WNS: -0.877 Hold TNS: -485.559 #Viol Endpoints: 674 CPU: 0:02:45
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 43 Moves Failed: 9
*info: Moves Generated: 44 Moves Failed: 10
*info: Active Nodes: 2391 Moves Generated: 44 Moves Failed: 27 Moves Committed: 44
Worst hold path end point: tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][8]/D net tx_core/dma_reg_tx/FE_PHN1732_w_dch_WDATA_40_
Iter 20: Hold WNS: -0.865 Hold TNS: -480.029 #Viol Endpoints: 672 CPU: 0:02:46
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 43 Moves Failed: 9
*info: Moves Generated: 43 Moves Failed: 9
*info: Active Nodes: 2473 Moves Generated: 44 Moves Failed: 27 Moves Committed: 44
Worst hold slack term: clks.rst net clks.rst
Iter 21: Hold WNS: -0.844 Hold TNS: -474.610 #Viol Endpoints: 666 CPU: 0:02:46
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 42 Moves Failed: 8
*info: Moves Generated: 42 Moves Failed: 8
*info: Active Nodes: 2521 Moves Generated: 44 Moves Failed: 27 Moves Committed: 44
Worst hold slack term: clks.rst net clks.rst
Iter 22: Hold WNS: -0.844 Hold TNS: -468.522 #Viol Endpoints: 662 CPU: 0:02:47
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 42 Moves Failed: 7
*info: Moves Generated: 42 Moves Failed: 8
*info: Active Nodes: 2573 Moves Generated: 44 Moves Failed: 25 Moves Committed: 44
Worst hold slack term: clks.rst net clks.rst
Iter 23: Hold WNS: -0.844 Hold TNS: -462.636 #Viol Endpoints: 659 CPU: 0:02:47
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 42 Moves Failed: 7
*info: Moves Generated: 42 Moves Failed: 8
*info: Active Nodes: 2624 Moves Generated: 42 Moves Failed: 25 Moves Committed: 42
Worst hold slack term: clks.rst net clks.rst
Iter 24: Hold WNS: -0.844 Hold TNS: -456.655 #Viol Endpoints: 656 CPU: 0:02:48
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 42 Moves Failed: 7
*info: Moves Generated: 42 Moves Failed: 8
*info: Active Nodes: 2691 Moves Generated: 42 Moves Failed: 25 Moves Committed: 42
Worst hold slack term: clks.rst net clks.rst
Iter 25: Hold WNS: -0.844 Hold TNS: -450.559 #Viol Endpoints: 654 CPU: 0:02:48
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 41 Moves Failed: 6
*info: Moves Generated: 42 Moves Failed: 8
*info: Active Nodes: 2773 Moves Generated: 42 Moves Failed: 25 Moves Committed: 42
Worst hold slack term: clks.rst net clks.rst
Iter 26: Hold WNS: -0.844 Hold TNS: -444.611 #Viol Endpoints: 650 CPU: 0:02:49
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 2819 Moves Generated: 42 Moves Failed: 25 Moves Committed: 42
Worst hold slack term: clks.rst net clks.rst
Iter 27: Hold WNS: -0.844 Hold TNS: -438.832 #Viol Endpoints: 645 CPU: 0:02:49
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 2856 Moves Generated: 42 Moves Failed: 24 Moves Committed: 42
Worst hold slack term: clks.rst net clks.rst
Iter 28: Hold WNS: -0.844 Hold TNS: -433.182 #Viol Endpoints: 643 CPU: 0:02:50
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 2895 Moves Generated: 41 Moves Failed: 23 Moves Committed: 41
Worst hold slack term: clks.rst net clks.rst
Iter 29: Hold WNS: -0.844 Hold TNS: -427.431 #Viol Endpoints: 642 CPU: 0:02:50
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 2957 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 30: Hold WNS: -0.844 Hold TNS: -421.594 #Viol Endpoints: 642 CPU: 0:02:51
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 8
*info: Active Nodes: 3037 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 31: Hold WNS: -0.844 Hold TNS: -415.514 #Viol Endpoints: 642 CPU: 0:02:51
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 3117 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 32: Hold WNS: -0.844 Hold TNS: -409.848 #Viol Endpoints: 642 CPU: 0:02:52
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 3197 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 33: Hold WNS: -0.844 Hold TNS: -403.999 #Viol Endpoints: 642 CPU: 0:02:52
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 3277 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 34: Hold WNS: -0.844 Hold TNS: -397.480 #Viol Endpoints: 642 CPU: 0:02:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 3357 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 35: Hold WNS: -0.844 Hold TNS: -390.344 #Viol Endpoints: 642 CPU: 0:02:53
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 3437 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 36: Hold WNS: -0.844 Hold TNS: -383.840 #Viol Endpoints: 642 CPU: 0:02:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 3515 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 37: Hold WNS: -0.844 Hold TNS: -377.020 #Viol Endpoints: 642 CPU: 0:02:54
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 3595 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 38: Hold WNS: -0.844 Hold TNS: -370.135 #Viol Endpoints: 642 CPU: 0:02:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 3675 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 39: Hold WNS: -0.844 Hold TNS: -363.852 #Viol Endpoints: 642 CPU: 0:02:55
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 3755 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 40: Hold WNS: -0.844 Hold TNS: -357.244 #Viol Endpoints: 642 CPU: 0:02:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 3831 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 41: Hold WNS: -0.844 Hold TNS: -350.851 #Viol Endpoints: 642 CPU: 0:02:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 3911 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 42: Hold WNS: -0.844 Hold TNS: -344.637 #Viol Endpoints: 642 CPU: 0:02:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 3989 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 43: Hold WNS: -0.844 Hold TNS: -338.653 #Viol Endpoints: 642 CPU: 0:02:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 9
*info: Active Nodes: 4069 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 44: Hold WNS: -0.844 Hold TNS: -331.835 #Viol Endpoints: 642 CPU: 0:02:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Active Nodes: 4149 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 45: Hold WNS: -0.844 Hold TNS: -325.399 #Viol Endpoints: 642 CPU: 0:02:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 4229 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 46: Hold WNS: -0.844 Hold TNS: -319.457 #Viol Endpoints: 642 CPU: 0:02:59
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 4309 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 47: Hold WNS: -0.844 Hold TNS: -313.058 #Viol Endpoints: 642 CPU: 0:02:59
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 4389 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 48: Hold WNS: -0.844 Hold TNS: -306.924 #Viol Endpoints: 642 CPU: 0:03:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 4469 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 49: Hold WNS: -0.844 Hold TNS: -301.014 #Viol Endpoints: 642 CPU: 0:03:00
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 4547 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 50: Hold WNS: -0.844 Hold TNS: -295.029 #Viol Endpoints: 642 CPU: 0:03:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 4627 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 51: Hold WNS: -0.844 Hold TNS: -288.813 #Viol Endpoints: 642 CPU: 0:03:01
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 4707 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 52: Hold WNS: -0.844 Hold TNS: -282.995 #Viol Endpoints: 642 CPU: 0:03:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 4787 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 53: Hold WNS: -0.844 Hold TNS: -276.851 #Viol Endpoints: 642 CPU: 0:03:02
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 4867 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 54: Hold WNS: -0.844 Hold TNS: -271.026 #Viol Endpoints: 642 CPU: 0:03:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 4947 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 55: Hold WNS: -0.844 Hold TNS: -265.396 #Viol Endpoints: 642 CPU: 0:03:03
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 14
*info: Active Nodes: 5021 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 56: Hold WNS: -0.844 Hold TNS: -259.659 #Viol Endpoints: 642 CPU: 0:03:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 10
*info: Active Nodes: 5099 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 57: Hold WNS: -0.844 Hold TNS: -253.382 #Viol Endpoints: 642 CPU: 0:03:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 9
*info: Active Nodes: 5175 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 58: Hold WNS: -0.844 Hold TNS: -247.250 #Viol Endpoints: 642 CPU: 0:03:05
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Active Nodes: 5253 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 59: Hold WNS: -0.844 Hold TNS: -241.258 #Viol Endpoints: 642 CPU: 0:03:05
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Active Nodes: 5331 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 60: Hold WNS: -0.844 Hold TNS: -235.918 #Viol Endpoints: 642 CPU: 0:03:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Active Nodes: 5409 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 61: Hold WNS: -0.844 Hold TNS: -230.560 #Viol Endpoints: 642 CPU: 0:03:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 5483 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 62: Hold WNS: -0.844 Hold TNS: -225.581 #Viol Endpoints: 642 CPU: 0:03:06
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 5563 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 63: Hold WNS: -0.844 Hold TNS: -220.286 #Viol Endpoints: 642 CPU: 0:03:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 5643 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 64: Hold WNS: -0.844 Hold TNS: -214.716 #Viol Endpoints: 642 CPU: 0:03:07
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 5721 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 65: Hold WNS: -0.844 Hold TNS: -209.503 #Viol Endpoints: 642 CPU: 0:03:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 5797 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 66: Hold WNS: -0.844 Hold TNS: -204.365 #Viol Endpoints: 642 CPU: 0:03:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 5877 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 67: Hold WNS: -0.844 Hold TNS: -198.357 #Viol Endpoints: 642 CPU: 0:03:09
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Active Nodes: 5957 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 68: Hold WNS: -0.844 Hold TNS: -192.370 #Viol Endpoints: 642 CPU: 0:03:09
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 18
*info: Active Nodes: 6037 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 69: Hold WNS: -0.844 Hold TNS: -186.846 #Viol Endpoints: 642 CPU: 0:03:10
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 11
*info: Active Nodes: 6117 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 70: Hold WNS: -0.844 Hold TNS: -181.899 #Viol Endpoints: 641 CPU: 0:03:10
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 10
*info: Active Nodes: 6190 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 71: Hold WNS: -0.844 Hold TNS: -176.721 #Viol Endpoints: 641 CPU: 0:03:11
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 10
*info: Active Nodes: 6266 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 72: Hold WNS: -0.844 Hold TNS: -171.455 #Viol Endpoints: 641 CPU: 0:03:11
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 5
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 10
*info: Active Nodes: 6346 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 73: Hold WNS: -0.844 Hold TNS: -165.867 #Viol Endpoints: 639 CPU: 0:03:12
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 10
*info: Active Nodes: 6410 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 74: Hold WNS: -0.844 Hold TNS: -160.409 #Viol Endpoints: 639 CPU: 0:03:12
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 10
*info: Active Nodes: 6484 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 75: Hold WNS: -0.844 Hold TNS: -155.137 #Viol Endpoints: 638 CPU: 0:03:13
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 10
*info: Active Nodes: 6555 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 76: Hold WNS: -0.844 Hold TNS: -150.173 #Viol Endpoints: 639 CPU: 0:03:13
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 10
*info: Active Nodes: 6640 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 77: Hold WNS: -0.844 Hold TNS: -145.037 #Viol Endpoints: 639 CPU: 0:03:14
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 10
*info: Active Nodes: 6720 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 78: Hold WNS: -0.844 Hold TNS: -139.811 #Viol Endpoints: 639 CPU: 0:03:14
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 10
*info: Active Nodes: 6800 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 79: Hold WNS: -0.844 Hold TNS: -134.998 #Viol Endpoints: 638 CPU: 0:03:14
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 10
*info: Active Nodes: 6871 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 80: Hold WNS: -0.844 Hold TNS: -129.851 #Viol Endpoints: 637 CPU: 0:03:15
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 10
*info: Active Nodes: 6940 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 81: Hold WNS: -0.844 Hold TNS: -124.570 #Viol Endpoints: 637 CPU: 0:03:15
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 20
*info: Active Nodes: 7018 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 82: Hold WNS: -0.844 Hold TNS: -119.564 #Viol Endpoints: 637 CPU: 0:03:16
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 18
*info: Active Nodes: 7098 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 83: Hold WNS: -0.844 Hold TNS: -114.834 #Viol Endpoints: 637 CPU: 0:03:16
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 16
*info: Active Nodes: 7178 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 84: Hold WNS: -0.844 Hold TNS: -110.631 #Viol Endpoints: 636 CPU: 0:03:17
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 16
*info: Active Nodes: 7239 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 85: Hold WNS: -0.844 Hold TNS: -106.148 #Viol Endpoints: 635 CPU: 0:03:17
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 9
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 16
*info: Active Nodes: 7294 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 86: Hold WNS: -0.844 Hold TNS: -101.658 #Viol Endpoints: 634 CPU: 0:03:18
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 9
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 16
*info: Active Nodes: 7363 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 87: Hold WNS: -0.844 Hold TNS: -97.143 #Viol Endpoints: 632 CPU: 0:03:18
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 16
*info: Active Nodes: 7417 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 88: Hold WNS: -0.844 Hold TNS: -93.127 #Viol Endpoints: 632 CPU: 0:03:19
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 16
*info: Active Nodes: 7495 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 89: Hold WNS: -0.844 Hold TNS: -89.821 #Viol Endpoints: 631 CPU: 0:03:19
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 16
*info: Active Nodes: 7542 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 90: Hold WNS: -0.844 Hold TNS: -86.347 #Viol Endpoints: 628 CPU: 0:03:20
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 9
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 16
*info: Active Nodes: 7575 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 91: Hold WNS: -0.844 Hold TNS: -82.343 #Viol Endpoints: 624 CPU: 0:03:20
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 11
*info: Moves Generated: 40 Moves Failed: 16
*info: Active Nodes: 7603 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 92: Hold WNS: -0.844 Hold TNS: -78.420 #Viol Endpoints: 621 CPU: 0:03:21
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 11
*info: Moves Generated: 40 Moves Failed: 16
*info: Active Nodes: 7646 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 93: Hold WNS: -0.844 Hold TNS: -74.589 #Viol Endpoints: 613 CPU: 0:03:21
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 6
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 9
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 11
*info: Moves Generated: 40 Moves Failed: 16
*info: Active Nodes: 7612 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 94: Hold WNS: -0.844 Hold TNS: -71.196 #Viol Endpoints: 606 CPU: 0:03:22
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 11
*info: Moves Generated: 40 Moves Failed: 16
*info: Active Nodes: 7599 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 95: Hold WNS: -0.844 Hold TNS: -67.472 #Viol Endpoints: 593 CPU: 0:03:22
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 16
*info: Moves Generated: 40 Moves Failed: 16
*info: Active Nodes: 7506 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 96: Hold WNS: -0.844 Hold TNS: -63.733 #Viol Endpoints: 580 CPU: 0:03:23
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 40 Moves Failed: 7
*info: Moves Generated: 40 Moves Failed: 8
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 10
*info: Moves Generated: 40 Moves Failed: 11
*info: Moves Generated: 40 Moves Failed: 16
*info: Moves Generated: 40 Moves Failed: 17
*info: Active Nodes: 7413 Moves Generated: 40 Moves Failed: 23 Moves Committed: 40
Worst hold slack term: clks.rst net clks.rst
Iter 97: Hold WNS: -0.844 Hold TNS: -60.411 #Viol Endpoints: 565 CPU: 0:03:23
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 41 Moves Failed: 20
*info: Moves Generated: 45 Moves Failed: 33
*info: Moves Generated: 46 Moves Failed: 38
*info: Moves Generated: 47 Moves Failed: 38
*info: Moves Generated: 48 Moves Failed: 44
*info: Moves Generated: 49 Moves Failed: 53
*info: Moves Generated: 50 Moves Failed: 57
*info: Active Nodes: 7278 Moves Generated: 50 Moves Failed: 61 Moves Committed: 50
Worst hold slack term: clks.rst net clks.rst
Iter 98: Hold WNS: -0.844 Hold TNS: -55.561 #Viol Endpoints: 541 CPU: 0:03:24
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 39 Moves Failed: 19
*info: Moves Generated: 43 Moves Failed: 29
*info: Moves Generated: 44 Moves Failed: 30
*info: Moves Generated: 44 Moves Failed: 31
*info: Moves Generated: 45 Moves Failed: 36
*info: Moves Generated: 48 Moves Failed: 40
*info: Moves Generated: 48 Moves Failed: 46
*info: Active Nodes: 7026 Moves Generated: 48 Moves Failed: 47 Moves Committed: 48
Worst hold slack term: clks.rst net clks.rst
Iter 99: Hold WNS: -0.844 Hold TNS: -51.140 #Viol Endpoints: 508 CPU: 0:03:25
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 48 Moves Failed: 54
*info: Moves Generated: 50 Moves Failed: 63
*info: Moves Generated: 52 Moves Failed: 70
*info: Moves Generated: 53 Moves Failed: 72
*info: Moves Generated: 54 Moves Failed: 78
*info: Moves Generated: 55 Moves Failed: 79
*info: Active Nodes: 6648 Moves Generated: 58 Moves Failed: 89 Moves Committed: 58
Worst hold slack term: clks.rst net clks.rst
Iter 100: Hold WNS: -0.844 Hold TNS: -45.307 #Viol Endpoints: 471 CPU: 0:03:25
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 46 Moves Failed: 72
*info: Moves Generated: 49 Moves Failed: 83
*info: Moves Generated: 52 Moves Failed: 93
*info: Moves Generated: 55 Moves Failed: 102
*info: Moves Generated: 59 Moves Failed: 113
*info: Moves Generated: 60 Moves Failed: 118
*info: Active Nodes: 6202 Moves Generated: 61 Moves Failed: 124 Moves Committed: 61
Worst hold slack term: clks.rst net clks.rst
Iter 101: Hold WNS: -0.844 Hold TNS: -39.503 #Viol Endpoints: 428 CPU: 0:03:26
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 41 Moves Failed: 70
*info: Moves Generated: 49 Moves Failed: 88
*info: Moves Generated: 52 Moves Failed: 93
*info: Moves Generated: 57 Moves Failed: 106
*info: Moves Generated: 63 Moves Failed: 113
*info: Active Nodes: 5663 Moves Generated: 68 Moves Failed: 125 Moves Committed: 68
Worst hold slack term: clks.rst net clks.rst
Iter 102: Hold WNS: -0.844 Hold TNS: -34.033 #Viol Endpoints: 376 CPU: 0:03:26
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 39 Moves Failed: 79
*info: Moves Generated: 42 Moves Failed: 81
*info: Moves Generated: 44 Moves Failed: 83
*info: Moves Generated: 46 Moves Failed: 94
*info: Active Nodes: 4979 Moves Generated: 49 Moves Failed: 103 Moves Committed: 49
Worst hold slack term: clks.rst net clks.rst
Iter 103: Hold WNS: -0.844 Hold TNS: -30.199 #Viol Endpoints: 344 CPU: 0:03:27
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 47 Moves Failed: 144
*info: Moves Generated: 57 Moves Failed: 154
*info: Moves Generated: 62 Moves Failed: 171
*info: Moves Generated: 75 Moves Failed: 188
*info: Active Nodes: 4573 Moves Generated: 78 Moves Failed: 198 Moves Committed: 78
Worst hold slack term: clks.rst net clks.rst
Iter 104: Hold WNS: -0.844 Hold TNS: -23.565 #Viol Endpoints: 282 CPU: 0:03:27
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 37 Moves Failed: 164
*info: Moves Generated: 46 Moves Failed: 183
*info: Moves Generated: 55 Moves Failed: 201
*info: Active Nodes: 3789 Moves Generated: 61 Moves Failed: 218 Moves Committed: 61
Worst hold slack term: clks.rst net clks.rst
Iter 105: Hold WNS: -0.844 Hold TNS: -18.620 #Viol Endpoints: 229 CPU: 0:03:28
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 24 Moves Failed: 142
*info: Moves Generated: 28 Moves Failed: 151
*info: Moves Generated: 30 Moves Failed: 157
*info: Active Nodes: 3091 Moves Generated: 31 Moves Failed: 164 Moves Committed: 31
Worst hold slack term: clks.rst net clks.rst
Iter 106: Hold WNS: -0.844 Hold TNS: -16.460 #Viol Endpoints: 208 CPU: 0:03:28
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 17 Moves Failed: 134
*info: Moves Generated: 18 Moves Failed: 139
*info: Active Nodes: 2825 Moves Generated: 20 Moves Failed: 153 Moves Committed: 20
Worst hold slack term: clks.rst net clks.rst
Iter 107: Hold WNS: -0.844 Hold TNS: -15.416 #Viol Endpoints: 194 CPU: 0:03:28
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 17 Moves Failed: 134
*info: Moves Generated: 17 Moves Failed: 139
*info: Active Nodes: 2625 Moves Generated: 18 Moves Failed: 146 Moves Committed: 18
Worst hold slack term: clks.rst net clks.rst
Iter 108: Hold WNS: -0.844 Hold TNS: -14.525 #Viol Endpoints: 180 CPU: 0:03:29
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 17 Moves Failed: 137
*info: Moves Generated: 18 Moves Failed: 146
*info: Active Nodes: 2439 Moves Generated: 21 Moves Failed: 155 Moves Committed: 21
Worst hold slack term: clks.rst net clks.rst
Iter 109: Hold WNS: -0.844 Hold TNS: -13.691 #Viol Endpoints: 158 CPU: 0:03:29
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 24 Moves Failed: 145
*info: Moves Generated: 30 Moves Failed: 159
*info: Active Nodes: 2150 Moves Generated: 31 Moves Failed: 162 Moves Committed: 31
Worst hold slack term: clks.rst net clks.rst
Iter 110: Hold WNS: -0.844 Hold TNS: -11.897 #Viol Endpoints: 133 CPU: 0:03:29
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 13 Moves Failed: 141
*info: Active Nodes: 1827 Moves Generated: 15 Moves Failed: 149 Moves Committed: 15
Worst hold slack term: clks.rst net clks.rst
Iter 111: Hold WNS: -0.844 Hold TNS: -11.464 #Viol Endpoints: 121 CPU: 0:03:30
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 19 Moves Failed: 149
*info: Active Nodes: 1651 Moves Generated: 22 Moves Failed: 157 Moves Committed: 22
Worst hold slack term: clks.rst net clks.rst
Iter 112: Hold WNS: -0.844 Hold TNS: -10.422 #Viol Endpoints: 102 CPU: 0:03:30
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 16 Moves Failed: 144
*info: Active Nodes: 1389 Moves Generated: 19 Moves Failed: 153 Moves Committed: 19
Worst hold slack term: clks.rst net clks.rst
Iter 113: Hold WNS: -0.844 Hold TNS: -9.809 #Viol Endpoints: 84 CPU: 0:03:30
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 30 Moves Failed: 165
*info: Active Nodes: 1147 Moves Generated: 31 Moves Failed: 170 Moves Committed: 31
Worst hold slack term: clks.rst net clks.rst
Iter 114: Hold WNS: -0.844 Hold TNS: -7.090 #Viol Endpoints: 53 CPU: 0:03:30
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 725 Moves Generated: 7 Moves Failed: 148 Moves Committed: 7
Worst hold slack term: clks.rst net clks.rst
Iter 115: Hold WNS: -0.844 Hold TNS: -6.945 #Viol Endpoints: 46 CPU: 0:03:30
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 615 Moves Generated: 8 Moves Failed: 152 Moves Committed: 8
Worst hold slack term: clks.rst net clks.rst
Iter 116: Hold WNS: -0.844 Hold TNS: -6.679 #Viol Endpoints: 40 CPU: 0:03:31
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 522 Moves Generated: 3 Moves Failed: 146 Moves Committed: 3
Worst hold slack term: clks.rst net clks.rst
Iter 117: Hold WNS: -0.844 Hold TNS: -6.630 #Viol Endpoints: 37 CPU: 0:03:31
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 479 Moves Generated: 5 Moves Failed: 151 Moves Committed: 5
Worst hold slack term: clks.rst net clks.rst
Iter 118: Hold WNS: -0.844 Hold TNS: -6.406 #Viol Endpoints: 33 CPU: 0:03:31
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 420 Moves Generated: 2 Moves Failed: 146 Moves Committed: 2
Worst hold slack term: clks.rst net clks.rst
Iter 119: Hold WNS: -0.844 Hold TNS: -6.377 #Viol Endpoints: 32 CPU: 0:03:31
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 399 Moves Generated: 2 Moves Failed: 146 Moves Committed: 2
Worst hold slack term: clks.rst net clks.rst
Iter 120: Hold WNS: -0.844 Hold TNS: -6.364 #Viol Endpoints: 30 CPU: 0:03:31
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 375 Moves Generated: 3 Moves Failed: 148 Moves Committed: 3
Worst hold slack term: clks.rst net clks.rst
Iter 121: Hold WNS: -0.844 Hold TNS: -6.291 #Viol Endpoints: 28 CPU: 0:03:31
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 352 Moves Generated: 1 Moves Failed: 146 Moves Committed: 1
Worst hold slack term: clks.rst net clks.rst
Iter 122: Hold WNS: -0.844 Hold TNS: -6.290 #Viol Endpoints: 27 CPU: 0:03:31
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 335 Moves Generated: 2 Moves Failed: 149 Moves Committed: 2
Worst hold slack term: clks.rst net clks.rst
Iter 123: Hold WNS: -0.844 Hold TNS: -6.172 #Viol Endpoints: 25 CPU: 0:03:31
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 306 Moves Generated: 0 Moves Failed: 146 Moves Committed: 0
Worst hold slack term: clks.rst net clks.rst
Iter 124: Hold WNS: -0.844 Hold TNS: -6.172 #Viol Endpoints: 25 CPU: 0:03:31
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: -0.393 
	TNS: -6.172 
	VP: 25 
	Worst hold path end point: tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/latch/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -1.806 
	TNS: -1522.433 
	VP: 1447 
	Worst setup path end point:tx_core/tx_crc/crcpkt2/crcin48_d_reg[10]/D 
--------------------------------------------------- 
Worst hold slack term: clks.rst net clks.rst
Iter 0: Hold WNS: -0.844 Hold TNS: -6.172 #Viol Endpoints: 25 CPU: 0:03:32
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 306 Moves Generated: 0 Moves Failed: 146 Moves Committed: 0
Worst hold slack term: clks.rst net clks.rst
Iter 1: Hold WNS: -0.844 Hold TNS: -6.172 #Viol Endpoints: 25 CPU: 0:03:33
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: -0.393 
	TNS: -6.172 
	VP: 25 
	Worst hold path end point: tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/latch/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -1.806 
	TNS: -1522.433 
	VP: 1447 
	Worst setup path end point:tx_core/tx_crc/crcpkt2/crcin48_d_reg[10]/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: -0.393 
	TNS: -6.172 
	VP: 25 
	Worst hold path end point: tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/latch/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -1.806 
	TNS: -1522.433 
	VP: 1447 
	Worst setup path end point:tx_core/tx_crc/crcpkt2/crcin48_d_reg[10]/D 
--------------------------------------------------- 
Density after buffering = 0.893 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 5889 nets for commit
*info: Added a total of 5718 cells to fix/reduce hold violation
*info:
*info:          438 cells of type 'CLKBUF3' used
*info:          221 cells of type 'CLKBUF2' used
*info:          659 cells of type 'CLKBUF1' used
*info:         2363 cells of type 'BUFX4' used
*info:         2037 cells of type 'BUFX2' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 146 net(s) have violated hold timing slacks.
*info:      1 net(s): Could not be fixed because they would "degrade setup reg2reg WNS".
*info:    144 net(s): Could not be fixed because of "no legal location".
*info:      1 net(s): Could not be fixed because "no valid node" were found on net.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:02:03, REAL=0:02:04, totSessionCpu=0:13:30, mem=506.6M) ***
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:01.1, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:01.1   mem=506.6M  mem(used)=0.0M***
Total net length = 3.070e+06 (1.539e+06 1.531e+06) (ext = 3.068e+05)
default core: bins with density >  0.75 = 39.1 % ( 88 / 225 )
**optDesign ... cpu = 0:02:07, real = 0:02:10, mem = 506.6M **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Thu Nov  3 03:23:39 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin m_r_ach.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#Created 25857 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 5718
#  Total number of placement changes (moved instances are counted twice) = 5718
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1449.450 1013.650) on metal1 for NET FE_PHN1078_tx_core_pfifo_datain_56_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1417.600 1415.000) on metal1 for NET FE_PHN1078_tx_core_pfifo_datain_56_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1031.850 1466.350) on metal1 for NET FE_PHN1127_tx_core_pfifo_datain_26_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1470.400 1405.000) on metal1 for NET FE_PHN1127_tx_core_pfifo_datain_26_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1004.650 1466.350) on metal1 for NET FE_PHN1295_tx_core_pfifo_datain_29_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1468.800 1465.000) on metal1 for NET FE_PHN1295_tx_core_pfifo_datain_29_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (742.000 1345.000) on metal1 for NET FE_PHN160_w_dch_WVALID. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (663.850 1026.350) on metal1 for NET FE_PHN195_w_ach_AWVALID. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (641.600 1115.000) on metal1 for NET FE_PHN195_w_ach_AWVALID. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1056.000 1215.000) on metal1 for NET FE_PHN2059_n2203. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (641.600 1155.000) on metal1 for NET FE_PHN446_n2175. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (877.450 1133.650) on metal1 for NET FE_PHN736_tx_core_pfifo_datain_12_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1312.800 1155.000) on metal1 for NET FE_PHN736_tx_core_pfifo_datain_12_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1147.850 853.650) on metal1 for NET FE_PHN739_tx_core_pfifo_datain_13_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1342.400 1155.000) on metal1 for NET FE_PHN739_tx_core_pfifo_datain_13_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (836.650 1153.650) on metal1 for NET FE_PHN743_tx_core_pfifo_datain_41_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1366.850 1165.000) on metal1 for NET FE_PHN743_tx_core_pfifo_datain_41_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1015.850 953.650) on metal1 for NET FE_PHN797_tx_core_pfifo_datain_45_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1239.650 1175.000) on metal1 for NET FE_PHN797_tx_core_pfifo_datain_45_. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN Y at (813.600 1115.000) on metal1 for NET FE_PHN805_w_dch_WLAST. The NET is considered partially routed.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/pcfifo_dataout_0[9] are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/pfifo_dataout_0[54] are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/pfifo_dataout_1[43] are dangling and deleted.
#18608 routed nets are extracted.
#    500 (1.71%) extracted nets are partially routed.
#2885 routed nets are imported.
#5645 (19.34%) nets are without wires.
#2043 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 29181.
#Number of eco nets is 500
#
#Start data preparation...
#
#Data preparation is done on Thu Nov  3 03:23:41 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Nov  3 03:23:41 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       23715      82.35%
#  Metal 2        V       23715      12.82%
#  Metal 3        H       23715       0.00%
#  Metal 4        V       23715       0.00%
#  Metal 5        H       23715       0.00%
#  Metal 6        V       23715       0.00%
#  ------------------------------------------
#  Total                 142290      15.86%
#
#  562 nets (1.93%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 514.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 514.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 514.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 514.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#   Metal 1     98(1.00%)      1(0.01%)      0(0.00%)   (1.01%)
#   Metal 2    579(2.80%)     44(0.21%)      1(0.00%)   (3.02%)
#   Metal 3    134(0.57%)      9(0.04%)      0(0.00%)   (0.60%)
#   Metal 4      6(0.03%)      0(0.00%)      0(0.00%)   (0.03%)
#   Metal 5     78(0.33%)      7(0.03%)      0(0.00%)   (0.36%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    895(0.71%)     61(0.05%)      1(0.00%)   (0.76%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 3448761 um.
#Total half perimeter of net bounding box = 3172777 um.
#Total wire length on LAYER metal1 = 52038 um.
#Total wire length on LAYER metal2 = 412617 um.
#Total wire length on LAYER metal3 = 866059 um.
#Total wire length on LAYER metal4 = 880566 um.
#Total wire length on LAYER metal5 = 815559 um.
#Total wire length on LAYER metal6 = 421923 um.
#Total number of vias = 207604
#Up-Via Summary (total 207604):
#           
#-----------------------
#  Metal 1        77479
#  Metal 2        72707
#  Metal 3        36908
#  Metal 4        14288
#  Metal 5         6222
#-----------------------
#                207604 
#
#Max overcon = 5 tracks.
#Total overcon = 0.76%.
#Worst layer Gcell overcon rate = 0.60%.
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 8.00 (Mb)
#Total memory = 514.00 (Mb)
#Peak memory = 546.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 80.2% required routing.
#    number of violations = 3195
#55.4% of the total area is being checked for drcs
#55.4% of the total area was checked
#    number of violations = 20336
#cpu time = 00:00:40, elapsed time = 00:00:40, memory = 514.00 (Mb)
#start 1st optimization iteration ...
#    completing 10% with 20259 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#    completing 20% with 20189 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#    completing 30% with 19079 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 514.00 (Mb)
#    completing 40% with 17486 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 514.00 (Mb)
#    completing 50% with 15451 violations
#    cpu time = 00:00:07, elapsed time = 00:00:07, memory = 514.00 (Mb)
#    completing 60% with 12960 violations
#    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 514.00 (Mb)
#    completing 70% with 9898 violations
#    cpu time = 00:00:13, elapsed time = 00:00:13, memory = 514.00 (Mb)
#    completing 80% with 6463 violations
#    cpu time = 00:00:17, elapsed time = 00:00:17, memory = 514.00 (Mb)
#    completing 90% with 3127 violations
#    cpu time = 00:00:20, elapsed time = 00:00:20, memory = 514.00 (Mb)
#    completing 100% with 498 violations
#    cpu time = 00:00:22, elapsed time = 00:00:22, memory = 514.00 (Mb)
#    number of violations = 498
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 514.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 157
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 514.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 60
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 514.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 57
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 53
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 26
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 514.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 514.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 514.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 10
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 514.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 10
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 10
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 3461326 um.
#Total half perimeter of net bounding box = 3172777 um.
#Total wire length on LAYER metal1 = 34902 um.
#Total wire length on LAYER metal2 = 424908 um.
#Total wire length on LAYER metal3 = 854382 um.
#Total wire length on LAYER metal4 = 852942 um.
#Total wire length on LAYER metal5 = 849276 um.
#Total wire length on LAYER metal6 = 444916 um.
#Total number of vias = 225900
#Up-Via Summary (total 225900):
#           
#-----------------------
#  Metal 1        78129
#  Metal 2        78914
#  Metal 3        41934
#  Metal 4        18985
#  Metal 5         7938
#-----------------------
#                225900 
#
#Total number of DRC violations = 10
#Total number of violations on LAYER metal1 = 4
#Total number of violations on LAYER metal2 = 6
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:01:12
#Elapsed time = 00:01:12
#Increased memory = 0.00 (Mb)
#Total memory = 514.00 (Mb)
#Peak memory = 546.00 (Mb)
#
#Start Post Routing Optimization.
#Complete Post Routing Optimization.
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 514.00 (Mb)
#Peak memory = 546.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 562
#Total wire length = 3461326 um.
#Total half perimeter of net bounding box = 3172777 um.
#Total wire length on LAYER metal1 = 34902 um.
#Total wire length on LAYER metal2 = 424908 um.
#Total wire length on LAYER metal3 = 854382 um.
#Total wire length on LAYER metal4 = 852942 um.
#Total wire length on LAYER metal5 = 849276 um.
#Total wire length on LAYER metal6 = 444916 um.
#Total number of vias = 225900
#Up-Via Summary (total 225900):
#           
#-----------------------
#  Metal 1        78129
#  Metal 2        78914
#  Metal 3        41934
#  Metal 4        18985
#  Metal 5         7938
#-----------------------
#                225900 
#
#Total number of DRC violations = 10
#Total number of violations on LAYER metal1 = 4
#Total number of violations on LAYER metal2 = 6
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:01:12
#Elapsed time = 00:01:13
#Increased memory = 0.00 (Mb)
#Total memory = 514.00 (Mb)
#Peak memory = 546.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 29181 NETS and 0 SPECIALNETS signatures
#Created 26512 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:01:24
#Elapsed time = 00:01:25
#Increased memory = 13.00 (Mb)
#Total memory = 519.00 (Mb)
#Peak memory = 546.00 (Mb)
#Number of warnings = 50
#Total number of warnings = 172
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Nov  3 03:25:04 2016
#
**optDesign ... cpu = 0:03:30, real = 0:03:35, mem = 519.6M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'eth_core' of instances=26511 and nets=29181 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_wx0sKh_14366.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 519.6M)
Creating parasitic data file './eth_core_wx0sKh_14366.rcdb.d/header.seq' for storing RC.
Extracted 10.0009% (CPU Time= 0:00:00.3  MEM= 519.6M)
Extracted 20.0007% (CPU Time= 0:00:00.4  MEM= 519.6M)
Extracted 30.0006% (CPU Time= 0:00:00.7  MEM= 519.6M)
Extracted 40.0009% (CPU Time= 0:00:00.8  MEM= 519.6M)
Extracted 50.0008% (CPU Time= 0:00:00.9  MEM= 519.6M)
Extracted 60.0006% (CPU Time= 0:00:01.1  MEM= 519.6M)
Extracted 70.001% (CPU Time= 0:00:01.1  MEM= 519.6M)
Extracted 80.0008% (CPU Time= 0:00:01.3  MEM= 519.6M)
Extracted 90.0007% (CPU Time= 0:00:01.4  MEM= 519.6M)
Extracted 100% (CPU Time= 0:00:01.6  MEM= 519.6M)
Nr. Extracted Resistors     : 425668
Nr. Extracted Ground Cap.   : 452778
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_wx0sKh_14366.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.9  Real Time: 0:00:02.0  MEM: 519.570M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 519.6M, InitMEM = 519.6M)
Number of Loop : 6
Start delay calculation (mem=519.570M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_wx0sKh_14366.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 519.6M)
Closing parasitic data file './eth_core_wx0sKh_14366.rcdb.d/header.seq'. 27138 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.4 real=0:00:01.0 mem=519.570M 0)
*** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 519.6M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:35, real = 0:03:40, mem = 519.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.980  | -1.980  | -1.166  | -1.841  | -0.975  | -0.693  |
|           TNS (ns):| -1745.0 | -1325.5 |-316.235 |-396.677 | -72.813 | -22.858 |
|    Violating Paths:|  1503   |  1164   |   616   |   295   |   175   |   44    |
|          All Paths:|  7538   |  2719   |  5652   |   522   |   341   |   84    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.854  |  0.030  | -0.854  |  1.589  |  0.650  |  0.340  |
|           TNS (ns):| -2455.6 |  0.000  | -2455.6 |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|  3260   |    0    |  3260   |    0    |    0    |    0    |
|          All Paths:|  7538   |  2719   |  5652   |   522   |   341   |   84    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     15 (15)      |   -0.049   |     15 (15)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.290%
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:03.9, REAL=0:00:05.0, TOTCPU=0:03:37, TOTREAL=0:03:41, MEM=519.6M
**optDesign ... cpu = 0:03:39, real = 0:03:45, mem = 519.6M **
*** Finished optDesign ***
<CMD> set_power_analysis_mode -reset
<CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
*** Memory pool thread-safe mode activated.
<CMD> set_power_output_dir -reset
<CMD> set_power_output_dir ./
<CMD> set_default_switching_activity -reset
<CMD> set_default_switching_activity -input_activity 0.2 -period 3.2
'set_default_switching_activity' finished successfully.
<CMD> read_activity_file -reset
<CMD> read_activity_file -format VCD -vcd_scope {} -start {} -end {} -vcd_block {} ../../../tb/mac_core_cg.vcd
'read_activity_file' finished successfully.
<CMD> set_power -reset
<CMD> set_powerup_analysis -reset
<CMD> set_powerup_analysis -mode accurate -ultrasim_simulation_mode ms
<CMD> set_dynamic_power_simulation -reset
<CMD> report_power -rail_analysis_format VS -outfile .//eth_core.rpt


Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 535.7M, InitMEM = 535.7M)
Number of Loop : 6
Start delay calculation (mem=535.699M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:01.1 real=0:00:01.0 mem=535.699M 0)
*** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 535.7M) ***
Start force assigning power rail voltages for view default_view_setup
Finished assigning power rail voltages

CPE found ground net: gnd
CPE found power net: vdd  voltage: 0V

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
WARNING (POWER-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


INFO (POWER-1606): Found clock 'clk' with frequency 303.03MHz from SDC file.


Parsing VCD file ../../../tb/mac_core_cg.vcd


Starting Reading VCD variables
2016-Nov-03 03:30:16 (2016-Nov-03 10:30:16 GMT)

Finished Reading VCD variables
2016-Nov-03 03:30:17 (2016-Nov-03 10:30:17 GMT)
   
The vcd command required:
   		0.89 user, 0.00 system, and 0.89 real seconds

   Total number of value changes: 0.

   Total simulation time: 5.145e-06s.

   With this vcd command,  0 value changes and 5.14489e-06 second
simulation time were counted for power consumption calculation.

  Filename (activity)          : ../../../tb/mac_core_cg.vcd
  Found in design              : 0/213445
  Coverage for file            : 0/27198 = 0%

  213445 nets were found in the VCD file(s) but were not in
  the design.  These nets are not reported because
  'read_activity_file -report_missing_nets' is set to false (default).

Propagating signal activity...


Starting Levelizing
2016-Nov-03 03:30:17 (2016-Nov-03 10:30:17 GMT)
2016-Nov-03 03:30:17 (2016-Nov-03 10:30:17 GMT): 5%
2016-Nov-03 03:30:17 (2016-Nov-03 10:30:17 GMT): 10%
2016-Nov-03 03:30:17 (2016-Nov-03 10:30:17 GMT): 15%
2016-Nov-03 03:30:17 (2016-Nov-03 10:30:17 GMT): 20%
2016-Nov-03 03:30:17 (2016-Nov-03 10:30:17 GMT): 25%
2016-Nov-03 03:30:17 (2016-Nov-03 10:30:17 GMT): 30%
2016-Nov-03 03:30:17 (2016-Nov-03 10:30:17 GMT): 35%
2016-Nov-03 03:30:17 (2016-Nov-03 10:30:17 GMT): 40%
2016-Nov-03 03:30:17 (2016-Nov-03 10:30:17 GMT): 45%
2016-Nov-03 03:30:17 (2016-Nov-03 10:30:17 GMT): 50%
2016-Nov-03 03:30:17 (2016-Nov-03 10:30:17 GMT): 55%
2016-Nov-03 03:30:17 (2016-Nov-03 10:30:17 GMT): 60%
2016-Nov-03 03:30:17 (2016-Nov-03 10:30:17 GMT): 65%
2016-Nov-03 03:30:17 (2016-Nov-03 10:30:17 GMT): 70%
2016-Nov-03 03:30:17 (2016-Nov-03 10:30:17 GMT): 75%
2016-Nov-03 03:30:17 (2016-Nov-03 10:30:17 GMT): 80%
2016-Nov-03 03:30:17 (2016-Nov-03 10:30:17 GMT): 85%
2016-Nov-03 03:30:17 (2016-Nov-03 10:30:17 GMT): 90%
2016-Nov-03 03:30:17 (2016-Nov-03 10:30:17 GMT): 95%

Finished Levelizing
2016-Nov-03 03:30:18 (2016-Nov-03 10:30:18 GMT)

Starting Activity Propagation
2016-Nov-03 03:30:18 (2016-Nov-03 10:30:18 GMT)
2016-Nov-03 03:30:18 (2016-Nov-03 10:30:18 GMT): 5%
2016-Nov-03 03:30:18 (2016-Nov-03 10:30:18 GMT): 10%
2016-Nov-03 03:30:18 (2016-Nov-03 10:30:18 GMT): 15%
2016-Nov-03 03:30:18 (2016-Nov-03 10:30:18 GMT): 20%
2016-Nov-03 03:30:18 (2016-Nov-03 10:30:18 GMT): 25%
2016-Nov-03 03:30:18 (2016-Nov-03 10:30:18 GMT): 30%
2016-Nov-03 03:30:18 (2016-Nov-03 10:30:18 GMT): 35%
2016-Nov-03 03:30:18 (2016-Nov-03 10:30:18 GMT): 40%
2016-Nov-03 03:30:18 (2016-Nov-03 10:30:18 GMT): 45%
2016-Nov-03 03:30:18 (2016-Nov-03 10:30:18 GMT): 50%
2016-Nov-03 03:30:18 (2016-Nov-03 10:30:18 GMT): 55%
2016-Nov-03 03:30:18 (2016-Nov-03 10:30:18 GMT): 60%
2016-Nov-03 03:30:18 (2016-Nov-03 10:30:18 GMT): 65%
2016-Nov-03 03:30:18 (2016-Nov-03 10:30:18 GMT): 70%
2016-Nov-03 03:30:18 (2016-Nov-03 10:30:18 GMT): 75%

Finished Activity Propagation
2016-Nov-03 03:30:18 (2016-Nov-03 10:30:18 GMT)

Starting Calculating power
2016-Nov-03 03:30:19 (2016-Nov-03 10:30:19 GMT)

Calculating power dissipation...

 ... Calculating switching power
  instance tx_core/dma_reg_tx/FE_PHC5876_w_dch_WDATA_49_ is not connected
to any rail
  instance tx_core/dma_reg_tx/FE_PHC5875_w_dch_WDATA_49_ is not connected
to any rail
  instance tx_core/dma_reg_tx/FE_PHC5874_w_dch_WDATA_49_ is not connected
to any rail
  instance tx_core/dma_reg_tx/FE_PHC5873_w_dch_WDATA_53_ is not connected
to any rail
  instance tx_core/dma_reg_tx/FE_PHC5872_w_dch_WDATA_53_ is not connected
to any rail
  only first five unconnected instances are listed...
2016-Nov-03 03:30:19 (2016-Nov-03 10:30:19 GMT): 5%
2016-Nov-03 03:30:19 (2016-Nov-03 10:30:19 GMT): 10%
2016-Nov-03 03:30:19 (2016-Nov-03 10:30:19 GMT): 15%
2016-Nov-03 03:30:19 (2016-Nov-03 10:30:19 GMT): 20%
2016-Nov-03 03:30:19 (2016-Nov-03 10:30:19 GMT): 25%
2016-Nov-03 03:30:19 (2016-Nov-03 10:30:19 GMT): 30%
2016-Nov-03 03:30:19 (2016-Nov-03 10:30:19 GMT): 35%
2016-Nov-03 03:30:19 (2016-Nov-03 10:30:19 GMT): 40%
2016-Nov-03 03:30:19 (2016-Nov-03 10:30:19 GMT): 45%
2016-Nov-03 03:30:19 (2016-Nov-03 10:30:19 GMT): 50%
 ... Calculating internal and leakage power
2016-Nov-03 03:30:19 (2016-Nov-03 10:30:19 GMT): 55%
2016-Nov-03 03:30:19 (2016-Nov-03 10:30:19 GMT): 60%
2016-Nov-03 03:30:19 (2016-Nov-03 10:30:19 GMT): 65%
2016-Nov-03 03:30:19 (2016-Nov-03 10:30:19 GMT): 70%
2016-Nov-03 03:30:19 (2016-Nov-03 10:30:19 GMT): 75%
2016-Nov-03 03:30:19 (2016-Nov-03 10:30:19 GMT): 80%
2016-Nov-03 03:30:19 (2016-Nov-03 10:30:19 GMT): 85%
2016-Nov-03 03:30:20 (2016-Nov-03 10:30:20 GMT): 90%
2016-Nov-03 03:30:20 (2016-Nov-03 10:30:20 GMT): 95%

Finished Calculating power
2016-Nov-03 03:30:20 (2016-Nov-03 10:30:20 GMT)
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       133.5      62.04%
Total Switching Power:        81.7      37.96%
Total Leakage Power:    0.003725   0.001731%
Total Power:       215.2
-----------------------------------------------------------------------------------------
WARNING (POWER-2041): There are instances which are not connected to power or ground nets in this design. They are put into default power/ground rail uti files. The list of instance names can be obtained by using itaputil on the uti files.

report_power consumed time (real time) 00:00:07 : increased peak memory
(624M) by 0
Output file is .//eth_core.rpt.
<CMD> getFillerMode -quiet
<CMD> setLayerPreference hilite -color {white red green blue yellow magenta cyan orange purple blue green yellow red magenta #d0d0d0 #d8d8d8 #e0e0e0 #e8e8e8 #f0f0f0 #f8f8f8 red green blue yellow magenta cyan purple pink orange brown skyblue white}
Encounter terminated by internal (SEGV) error/signal...
*** Stack trace:
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(syStackTrace+0x14a)[0xe2a4812]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0x8df6c48]
linux-gate.so.1(__kernel_rt_sigreturn+0x0)[0xf772acf0]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(_ZN8Pmnl_Net9gTotalCapEv+0x91)[0xf7fee01]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(_Z20cpeNetSwitchingPowerP5TANet+0x60)[0xf7d4f20]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(_Z18paiCalcStaNetPowerP6dbsNetfiP15tosAnalysisView+0x3d)[0xb1af83d]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xe1ea6d4]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclInvokeStringCommand+0x4f)[0xf4eea2f]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf515eee]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclCompEvalObj+0xa3)[0xf515453]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_EvalObjEx+0x206)[0xf4f0d76]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_SwitchObjCmd+0x280)[0xf500b20]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf515eee]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclCompEvalObj+0xa3)[0xf515453]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclObjInterpProc+0x3da)[0xf545e9a]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf515eee]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclCompEvalObj+0xa3)[0xf515453]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclObjInterpProc+0x3da)[0xf545e9a]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf515eee]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclCompEvalObj+0xa3)[0xf515453]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_EvalObjEx+0x206)[0xf4f0d76]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_IfObjCmd+0x134)[0xf4f86d4]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf515eee]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclCompEvalObj+0xa3)[0xf515453]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclObjInterpProc+0x3da)[0xf545e9a]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_EvalEx+0x1f6)[0xf4f05f6]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_EvalObjEx+0x7b)[0xf4f0beb]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_UplevelObjCmd+0xa9)[0xf5457d9]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf515eee]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclCompEvalObj+0xa3)[0xf515453]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_EvalObjEx+0x206)[0xf4f0d76]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_IfObjCmd+0x134)[0xf4f86d4]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf515eee]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclCompEvalObj+0xa3)[0xf515453]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_EvalObjEx+0x206)[0xf4f0d76]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_IfObjCmd+0x134)[0xf4f86d4]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf515eee]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclCompEvalObj+0xa3)[0xf515453]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclObjInterpProc+0x3da)[0xf545e9a]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_EvalObjv+0x99)[0xf4efda9]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tix_EvalArgv+0x4f)[0xf3498ff]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf349875]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tix_ChainMethodCmd+0x132)[0xf349102]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclInvokeStringCommand+0x4f)[0xf4eea2f]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf515eee]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclCompEvalObj+0xa3)[0xf515453]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclObjInterpProc+0x3da)[0xf545e9a]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_EvalObjv+0x99)[0xf4efda9]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tix_EvalArgv+0x4f)[0xf3498ff]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf349875]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tix_CallMethodCmd+0xca)[0xf348f0a]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclInvokeStringCommand+0x4f)[0xf4eea2f]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf515eee]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclCompEvalObj+0xa3)[0xf515453]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_EvalObjEx+0x206)[0xf4f0d76]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_IfObjCmd+0x134)[0xf4f86d4]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf515eee]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclCompEvalObj+0xa3)[0xf515453]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclObjInterpProc+0x3da)[0xf545e9a]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TclEvalObjvInternal+0x126)[0xf4efa46]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_EvalEx+0x1f6)[0xf4f05f6]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_Eval+0x3c)[0xf4f0a8c]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_GlobalEval+0x36)[0xf4f22b6]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tk_BindEvent+0x760)[0xf44f2f0]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(TkBindEventProc+0xa9)[0xf4e1de9]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tk_HandleEvent+0x3e1)[0xf4576a1]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter[0xf457ecf]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_ServiceEvent+0x99)[0xf53cee9]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(Tcl_DoOneEvent+0x136)[0xf53d286]
/apps/cadence/EDI91/tools.lnx86/lib/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0xae)[0xf59a10cc]
/apps/cadence/EDI91/tools.lnx86/Qt/32bit/lib/libQtCore.so.4(_ZN10QEventLoop13processEventsE6QFlagsINS_17ProcessEventsFlagEE+0x4d)[0xf623403d]
/apps/cadence/EDI91/tools.lnx86/Qt/32bit/lib/libQtCore.so.4(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0x9d)[0xf62341cd]
/apps/cadence/EDI91/tools.lnx86/Qt/32bit/lib/libQtCore.so.4(_ZN16QCoreApplication4execEv+0xa6)[0xf6236336]
/apps/cadence/EDI91/tools.lnx86/Qt/32bit/lib/libQtGui.so.4(_ZN12QApplication4execEv+0x27)[0xf6502a77]
/apps/cadence/EDI91/tools.lnx86/lib/libtq.so(_ZN13TqApplication4execEv+0x318)[0xf59a35e8]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(_Z7fe_mainiPPc+0x36e)[0x8dd780c]
/apps/cadence/EDI91/tools.lnx86/fe/bin/32bit/encounter(main+0x79)[0x8dd78e5]
/lib/libc.so.6(__libc_start_main+0xf6)[0xf50a75a6]
========================================
               pstack
========================================
Thread 4 (Thread 0xf2f3ab40 (LWP 14404)):
#0  0xf772ad09 in __kernel_vsyscall ()
#1  0xf76eddad in sigwait () from /lib/libpthread.so.0
#2  0x08df7099 in ctrlCHandle(void*) ()
#3  0xf76e43ee in start_thread () from /lib/libpthread.so.0
#4  0xf5186b1e in clone () from /lib/libc.so.6
Thread 3 (Thread 0xf373bb40 (LWP 14403)):
#0  0xf772ad09 in __kernel_vsyscall ()
#1  0xf517c9e5 in select () from /lib/libc.so.6
#2  0x0f55fa9c in NotifierThreadProc ()
#3  0xf76e43ee in start_thread () from /lib/libpthread.so.0
#4  0xf5186b1e in clone () from /lib/libc.so.6
Thread 2 (Thread 0xf4085b40 (LWP 14402)):
#0  0xf772ad09 in __kernel_vsyscall ()
#1  0xf76ed48a in nanosleep () from /lib/libpthread.so.0
#2  0x097b098a in rdaiLicRecheck(void*) ()
#3  0xf76e43ee in start_thread () from /lib/libpthread.so.0
#4  0xf5186b1e in clone () from /lib/libc.so.6
Thread 1 (Thread 0xf4f4b780 (LWP 14366)):
#0  0xf772ad09 in __kernel_vsyscall ()
#1  0xf51462cf in waitpid () from /lib/libc.so.6
#2  0xf50cad16 in do_system () from /lib/libc.so.6
#3  0x0e2a4878 in syStackTrace ()
#4  0x08df6c48 in rdaiErrorHandler(int, siginfo*, void*) ()
#5  <signal handler called>
#6  0x0f7fee01 in Pmnl_Net::gTotalCap() ()
#7  0x0f7d4f20 in cpeNetSwitchingPower(TANet*) ()
#8  0x0b1af83d in paiCalcStaNetPower(dbsNet*, float, int, tosAnalysisView*) ()
#9  0x0e1ea6d4 in pdgiGetNetPowersCmd(void*, Tcl_Interp*, int, char**) ()
#10 0x0f4eea2f in TclInvokeStringCommand ()
#11 0x0f4efa46 in TclEvalObjvInternal ()
#12 0x0f515eee in TclExecuteByteCode ()
#13 0x0f515453 in TclCompEvalObj ()
#14 0x0f4f0d76 in Tcl_EvalObjEx ()
#15 0x0f500b20 in Tcl_SwitchObjCmd ()
#16 0x0f4efa46 in TclEvalObjvInternal ()
#17 0x0f515eee in TclExecuteByteCode ()
#18 0x0f515453 in TclCompEvalObj ()
#19 0x0f545e9a in TclObjInterpProc ()
#20 0x0f4efa46 in TclEvalObjvInternal ()
#21 0x0f515eee in TclExecuteByteCode ()
#22 0x0f515453 in TclCompEvalObj ()
#23 0x0f545e9a in TclObjInterpProc ()
#24 0x0f4efa46 in TclEvalObjvInternal ()
#25 0x0f515eee in TclExecuteByteCode ()
#26 0x0f515453 in TclCompEvalObj ()
#27 0x0f4f0d76 in Tcl_EvalObjEx ()
#28 0x0f4f86d4 in Tcl_IfObjCmd ()
#29 0x0f4efa46 in TclEvalObjvInternal ()
#30 0x0f515eee in TclExecuteByteCode ()
#31 0x0f515453 in TclCompEvalObj ()
#32 0x0f545e9a in TclObjInterpProc ()
#33 0x0f4efa46 in TclEvalObjvInternal ()
#34 0x0f4f05f6 in Tcl_EvalEx ()
#35 0x0f4f0beb in Tcl_EvalObjEx ()
#36 0x0f5457d9 in Tcl_UplevelObjCmd ()
#37 0x0f4efa46 in TclEvalObjvInternal ()
#38 0x0f515eee in TclExecuteByteCode ()
#39 0x0f515453 in TclCompEvalObj ()
#40 0x0f4f0d76 in Tcl_EvalObjEx ()
#41 0x0f4f86d4 in Tcl_IfObjCmd ()
#42 0x0f4efa46 in TclEvalObjvInternal ()
#43 0x0f515eee in TclExecuteByteCode ()
#44 0x0f515453 in TclCompEvalObj ()
#45 0x0f4f0d76 in Tcl_EvalObjEx ()
#46 0x0f4f86d4 in Tcl_IfObjCmd ()
#47 0x0f4efa46 in TclEvalObjvInternal ()
#48 0x0f515eee in TclExecuteByteCode ()
#49 0x0f515453 in TclCompEvalObj ()
#50 0x0f545e9a in TclObjInterpProc ()
#51 0x0f4efa46 in TclEvalObjvInternal ()
#52 0x0f4efda9 in Tcl_EvalObjv ()
#53 0x0f3498ff in Tix_EvalArgv ()
#54 0x0f349875 in Tix_CallMethodByContext ()
#55 0x0f349102 in Tix_ChainMethodCmd ()
#56 0x0f4eea2f in TclInvokeStringCommand ()
#57 0x0f4efa46 in TclEvalObjvInternal ()
#58 0x0f515eee in TclExecuteByteCode ()
#59 0x0f515453 in TclCompEvalObj ()
#60 0x0f545e9a in TclObjInterpProc ()
#61 0x0f4efa46 in TclEvalObjvInternal ()
#62 0x0f4efda9 in Tcl_EvalObjv ()
#63 0x0f3498ff in Tix_EvalArgv ()
#64 0x0f349875 in Tix_CallMethodByContext ()
#65 0x0f348f0a in Tix_CallMethodCmd ()
#66 0x0f4eea2f in TclInvokeStringCommand ()
#67 0x0f4efa46 in TclEvalObjvInternal ()
#68 0x0f515eee in TclExecuteByteCode ()
#69 0x0f515453 in TclCompEvalObj ()
#70 0x0f4f0d76 in Tcl_EvalObjEx ()
#71 0x0f4f86d4 in Tcl_IfObjCmd ()
#72 0x0f4efa46 in TclEvalObjvInternal ()
#73 0x0f515eee in TclExecuteByteCode ()
#74 0x0f515453 in TclCompEvalObj ()
#75 0x0f545e9a in TclObjInterpProc ()
#76 0x0f4efa46 in TclEvalObjvInternal ()
#77 0x0f4f05f6 in Tcl_EvalEx ()
#78 0x0f4f0a8c in Tcl_Eval ()
#79 0x0f4f22b6 in Tcl_GlobalEval ()
#80 0x0f44f2f0 in Tk_BindEvent ()
#81 0x0f4e1de9 in TkBindEventProc ()
#82 0x0f4576a1 in Tk_HandleEvent ()
#83 0x0f457ecf in WindowEventProc ()
#84 0x0f53cee9 in Tcl_ServiceEvent ()
#85 0x0f53d286 in Tcl_DoOneEvent ()
#86 0xf59a10cc in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /apps/cadence/EDI91/tools.lnx86/lib/libtq.so
#87 0xf623403d in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /apps/cadence/EDI91/tools.lnx86/Qt/32bit/lib/libQtCore.so.4
#88 0xf62341cd in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /apps/cadence/EDI91/tools.lnx86/Qt/32bit/lib/libQtCore.so.4
#89 0xf6236336 in QCoreApplication::exec() () from /apps/cadence/EDI91/tools.lnx86/Qt/32bit/lib/libQtCore.so.4
#90 0xf6502a77 in QApplication::exec() () from /apps/cadence/EDI91/tools.lnx86/Qt/32bit/lib/libQtGui.so.4
#91 0xf59a35e8 in TqApplication::exec() () from /apps/cadence/EDI91/tools.lnx86/lib/libtq.so
#92 0x08dd780c in fe_main(int, char**) ()
#93 0x08dd78e5 in main ()
========================================
                gdb
========================================
Using: gdb
[New LWP 14402]
[New LWP 14403]
[New LWP 14404]
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/lib64/libthread_db.so.1".
0xf772ad09 in __kernel_vsyscall ()

Thread 4 (Thread 0xf2f3ab40 (LWP 14404)):
#0  0xf772ad09 in __kernel_vsyscall ()
#1  0xf76eddad in sigwait () from /lib/libpthread.so.0
#2  0x08df7099 in ctrlCHandle(void*) ()
#3  0xf76e43ee in start_thread () from /lib/libpthread.so.0
#4  0xf5186b1e in clone () from /lib/libc.so.6

Thread 3 (Thread 0xf373bb40 (LWP 14403)):
#0  0xf772ad09 in __kernel_vsyscall ()
#1  0xf517c9e5 in select () from /lib/libc.so.6
#2  0x0f55fa9c in NotifierThreadProc ()
#3  0xf76e43ee in start_thread () from /lib/libpthread.so.0
#4  0xf5186b1e in clone () from /lib/libc.so.6

Thread 2 (Thread 0xf4085b40 (LWP 14402)):
#0  0xf772ad09 in __kernel_vsyscall ()
#1  0xf76ed48a in nanosleep () from /lib/libpthread.so.0
#2  0x097b098a in rdaiLicRecheck(void*) ()
#3  0xf76e43ee in start_thread () from /lib/libpthread.so.0
#4  0xf5186b1e in clone () from /lib/libc.so.6

Thread 1 (Thread 0xf4f4b780 (LWP 14366)):
#0  0xf772ad09 in __kernel_vsyscall ()
#1  0xf51462cf in waitpid () from /lib/libc.so.6
#2  0xf50cad16 in do_system () from /lib/libc.so.6
#3  0x0e2a4878 in syStackTrace ()
#4  0x08df6c48 in rdaiErrorHandler(int, siginfo*, void*) ()
#5  <signal handler called>
#6  0x0f7fee01 in Pmnl_Net::gTotalCap() ()
#7  0x0f7d4f20 in cpeNetSwitchingPower(TANet*) ()
#8  0x0b1af83d in paiCalcStaNetPower(dbsNet*, float, int, tosAnalysisView*) ()
#9  0x0e1ea6d4 in pdgiGetNetPowersCmd(void*, Tcl_Interp*, int, char**) ()
#10 0x0f4eea2f in TclInvokeStringCommand ()
#11 0x0f4efa46 in TclEvalObjvInternal ()
#12 0x0f515eee in TclExecuteByteCode ()
#13 0x0f515453 in TclCompEvalObj ()
#14 0x0f4f0d76 in Tcl_EvalObjEx ()
#15 0x0f500b20 in Tcl_SwitchObjCmd ()
#16 0x0f4efa46 in TclEvalObjvInternal ()
#17 0x0f515eee in TclExecuteByteCode ()
#18 0x0f515453 in TclCompEvalObj ()
#19 0x0f545e9a in TclObjInterpProc ()
#20 0x0f4efa46 in TclEvalObjvInternal ()
#21 0x0f515eee in TclExecuteByteCode ()
#22 0x0f515453 in TclCompEvalObj ()
#23 0x0f545e9a in TclObjInterpProc ()
#24 0x0f4efa46 in TclEvalObjvInternal ()
#25 0x0f515eee in TclExecuteByteCode ()
#26 0x0f515453 in TclCompEvalObj ()
#27 0x0f4f0d76 in Tcl_EvalObjEx ()
#28 0x0f4f86d4 in Tcl_IfObjCmd ()
#29 0x0f4efa46 in TclEvalObjvInternal ()
#30 0x0f515eee in TclExecuteByteCode ()
#31 0x0f515453 in TclCompEvalObj ()
#32 0x0f545e9a in TclObjInterpProc ()
#33 0x0f4efa46 in TclEvalObjvInternal ()
#34 0x0f4f05f6 in Tcl_EvalEx ()
#35 0x0f4f0beb in Tcl_EvalObjEx ()
#36 0x0f5457d9 in Tcl_UplevelObjCmd ()
#37 0x0f4efa46 in TclEvalObjvInternal ()
#38 0x0f515eee in TclExecuteByteCode ()
#39 0x0f515453 in TclCompEvalObj ()
#40 0x0f4f0d76 in Tcl_EvalObjEx ()
#41 0x0f4f86d4 in Tcl_IfObjCmd ()
#42 0x0f4efa46 in TclEvalObjvInternal ()
#43 0x0f515eee in TclExecuteByteCode ()
#44 0x0f515453 in TclCompEvalObj ()
#45 0x0f4f0d76 in Tcl_EvalObjEx ()
#46 0x0f4f86d4 in Tcl_IfObjCmd ()
#47 0x0f4efa46 in TclEvalObjvInternal ()
#48 0x0f515eee in TclExecuteByteCode ()
#49 0x0f515453 in TclCompEvalObj ()
#50 0x0f545e9a in TclObjInterpProc ()
#51 0x0f4efa46 in TclEvalObjvInternal ()
#52 0x0f4efda9 in Tcl_EvalObjv ()
#53 0x0f3498ff in Tix_EvalArgv ()
#54 0x0f349875 in Tix_CallMethodByContext ()
#55 0x0f349102 in Tix_ChainMethodCmd ()
#56 0x0f4eea2f in TclInvokeStringCommand ()
#57 0x0f4efa46 in TclEvalObjvInternal ()
#58 0x0f515eee in TclExecuteByteCode ()
#59 0x0f515453 in TclCompEvalObj ()
#60 0x0f545e9a in TclObjInterpProc ()
#61 0x0f4efa46 in TclEvalObjvInternal ()
#62 0x0f4efda9 in Tcl_EvalObjv ()
#63 0x0f3498ff in Tix_EvalArgv ()
#64 0x0f349875 in Tix_CallMethodByContext ()
#65 0x0f348f0a in Tix_CallMethodCmd ()
#66 0x0f4eea2f in TclInvokeStringCommand ()
#67 0x0f4efa46 in TclEvalObjvInternal ()
#68 0x0f515eee in TclExecuteByteCode ()
#69 0x0f515453 in TclCompEvalObj ()
#70 0x0f4f0d76 in Tcl_EvalObjEx ()
#71 0x0f4f86d4 in Tcl_IfObjCmd ()
#72 0x0f4efa46 in TclEvalObjvInternal ()
#73 0x0f515eee in TclExecuteByteCode ()
#74 0x0f515453 in TclCompEvalObj ()
#75 0x0f545e9a in TclObjInterpProc ()
#76 0x0f4efa46 in TclEvalObjvInternal ()
#77 0x0f4f05f6 in Tcl_EvalEx ()
#78 0x0f4f0a8c in Tcl_Eval ()
#79 0x0f4f22b6 in Tcl_GlobalEval ()
#80 0x0f44f2f0 in Tk_BindEvent ()
#81 0x0f4e1de9 in TkBindEventProc ()
#82 0x0f4576a1 in Tk_HandleEvent ()
#83 0x0f457ecf in WindowEventProc ()
#84 0x0f53cee9 in Tcl_ServiceEvent ()
#85 0x0f53d286 in Tcl_DoOneEvent ()
#86 0xf59a10cc in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /apps/cadence/EDI91/tools.lnx86/lib/libtq.so
#87 0xf623403d in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /apps/cadence/EDI91/tools.lnx86/Qt/32bit/lib/libQtCore.so.4
#88 0xf62341cd in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /apps/cadence/EDI91/tools.lnx86/Qt/32bit/lib/libQtCore.so.4
#89 0xf6236336 in QCoreApplication::exec() () from /apps/cadence/EDI91/tools.lnx86/Qt/32bit/lib/libQtCore.so.4
#90 0xf6502a77 in QApplication::exec() () from /apps/cadence/EDI91/tools.lnx86/Qt/32bit/lib/libQtGui.so.4
#91 0xf59a35e8 in TqApplication::exec() () from /apps/cadence/EDI91/tools.lnx86/lib/libtq.so
#92 0x08dd780c in fe_main(int, char**) ()
#93 0x08dd78e5 in main ()
A debugging session is active.

	Inferior 1 [process 14366] will be detached.

Quit anyway? (y or n) [answered Y; input not from terminal]

*** INTERRUPTED *** [signal 1]
14366: No such process
