# Generated by Yosys 0.33 (git sha1 2584903a060)
autoidx 8
attribute \top 1
attribute \src "examples/patterns/basic/and/verilog/and_seq.v:2.1-16.10"
module \and_seq
  attribute \src "examples/patterns/basic/and/verilog/and_seq.v:15.19-15.24"
  wire $and$examples/patterns/basic/and/verilog/and_seq.v:15$1_Y
  attribute \src "examples/patterns/basic/and/verilog/and_seq.v:15.18-15.29"
  wire $and$examples/patterns/basic/and/verilog/and_seq.v:15$2_Y
  attribute \src "examples/patterns/basic/and/verilog/and_seq.v:15.17-15.34"
  wire $and$examples/patterns/basic/and/verilog/and_seq.v:15$3_Y
  attribute \src "examples/patterns/basic/and/verilog/and_seq.v:15.16-15.39"
  wire $and$examples/patterns/basic/and/verilog/and_seq.v:15$4_Y
  attribute \src "examples/patterns/basic/and/verilog/and_seq.v:15.15-15.44"
  wire $and$examples/patterns/basic/and/verilog/and_seq.v:15$5_Y
  attribute \src "examples/patterns/basic/and/verilog/and_seq.v:15.14-15.49"
  wire $and$examples/patterns/basic/and/verilog/and_seq.v:15$6_Y
  attribute \src "examples/patterns/basic/and/verilog/and_seq.v:15.13-15.54"
  wire $and$examples/patterns/basic/and/verilog/and_seq.v:15$7_Y
  attribute \src "examples/patterns/basic/and/verilog/and_seq.v:4.7-4.8"
  wire input 1 \a
  attribute \src "examples/patterns/basic/and/verilog/and_seq.v:5.7-5.8"
  wire input 2 \b
  attribute \src "examples/patterns/basic/and/verilog/and_seq.v:6.7-6.8"
  wire input 3 \c
  attribute \src "examples/patterns/basic/and/verilog/and_seq.v:7.7-7.8"
  wire input 4 \d
  attribute \src "examples/patterns/basic/and/verilog/and_seq.v:8.7-8.8"
  wire input 5 \e
  attribute \src "examples/patterns/basic/and/verilog/and_seq.v:9.7-9.8"
  wire input 6 \f
  attribute \src "examples/patterns/basic/and/verilog/and_seq.v:10.7-10.8"
  wire input 7 \g
  attribute \src "examples/patterns/basic/and/verilog/and_seq.v:11.7-11.8"
  wire input 8 \h
  attribute \src "examples/patterns/basic/and/verilog/and_seq.v:12.8-12.9"
  wire output 9 \y
  attribute \src "examples/patterns/basic/and/verilog/and_seq.v:15.19-15.24"
  cell $and $and$examples/patterns/basic/and/verilog/and_seq.v:15$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \b
    connect \Y $and$examples/patterns/basic/and/verilog/and_seq.v:15$1_Y
  end
  attribute \src "examples/patterns/basic/and/verilog/and_seq.v:15.18-15.29"
  cell $and $and$examples/patterns/basic/and/verilog/and_seq.v:15$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$examples/patterns/basic/and/verilog/and_seq.v:15$1_Y
    connect \B \c
    connect \Y $and$examples/patterns/basic/and/verilog/and_seq.v:15$2_Y
  end
  attribute \src "examples/patterns/basic/and/verilog/and_seq.v:15.17-15.34"
  cell $and $and$examples/patterns/basic/and/verilog/and_seq.v:15$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$examples/patterns/basic/and/verilog/and_seq.v:15$2_Y
    connect \B \d
    connect \Y $and$examples/patterns/basic/and/verilog/and_seq.v:15$3_Y
  end
  attribute \src "examples/patterns/basic/and/verilog/and_seq.v:15.16-15.39"
  cell $and $and$examples/patterns/basic/and/verilog/and_seq.v:15$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$examples/patterns/basic/and/verilog/and_seq.v:15$3_Y
    connect \B \e
    connect \Y $and$examples/patterns/basic/and/verilog/and_seq.v:15$4_Y
  end
  attribute \src "examples/patterns/basic/and/verilog/and_seq.v:15.15-15.44"
  cell $and $and$examples/patterns/basic/and/verilog/and_seq.v:15$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$examples/patterns/basic/and/verilog/and_seq.v:15$4_Y
    connect \B \f
    connect \Y $and$examples/patterns/basic/and/verilog/and_seq.v:15$5_Y
  end
  attribute \src "examples/patterns/basic/and/verilog/and_seq.v:15.14-15.49"
  cell $and $and$examples/patterns/basic/and/verilog/and_seq.v:15$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$examples/patterns/basic/and/verilog/and_seq.v:15$5_Y
    connect \B \g
    connect \Y $and$examples/patterns/basic/and/verilog/and_seq.v:15$6_Y
  end
  attribute \src "examples/patterns/basic/and/verilog/and_seq.v:15.13-15.54"
  cell $and $and$examples/patterns/basic/and/verilog/and_seq.v:15$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$examples/patterns/basic/and/verilog/and_seq.v:15$6_Y
    connect \B \h
    connect \Y $and$examples/patterns/basic/and/verilog/and_seq.v:15$7_Y
  end
  connect \y $and$examples/patterns/basic/and/verilog/and_seq.v:15$7_Y
end
