// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _load_cifm_data_pool_HH_
#define _load_cifm_data_pool_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct load_cifm_data_pool : public sc_module {
    // Port declarations 137
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<512> > cifm_TDATA;
    sc_in< sc_logic > cifm_TVALID;
    sc_out< sc_logic > cifm_TREADY;
    sc_out< sc_lv<6> > ifm_buff0_0_address0;
    sc_out< sc_logic > ifm_buff0_0_ce0;
    sc_out< sc_logic > ifm_buff0_0_we0;
    sc_out< sc_lv<32> > ifm_buff0_0_d0;
    sc_out< sc_lv<6> > ifm_buff0_1_address0;
    sc_out< sc_logic > ifm_buff0_1_ce0;
    sc_out< sc_logic > ifm_buff0_1_we0;
    sc_out< sc_lv<32> > ifm_buff0_1_d0;
    sc_out< sc_lv<6> > ifm_buff0_2_address0;
    sc_out< sc_logic > ifm_buff0_2_ce0;
    sc_out< sc_logic > ifm_buff0_2_we0;
    sc_out< sc_lv<32> > ifm_buff0_2_d0;
    sc_out< sc_lv<6> > ifm_buff0_3_address0;
    sc_out< sc_logic > ifm_buff0_3_ce0;
    sc_out< sc_logic > ifm_buff0_3_we0;
    sc_out< sc_lv<32> > ifm_buff0_3_d0;
    sc_out< sc_lv<6> > ifm_buff0_4_address0;
    sc_out< sc_logic > ifm_buff0_4_ce0;
    sc_out< sc_logic > ifm_buff0_4_we0;
    sc_out< sc_lv<32> > ifm_buff0_4_d0;
    sc_out< sc_lv<6> > ifm_buff0_5_address0;
    sc_out< sc_logic > ifm_buff0_5_ce0;
    sc_out< sc_logic > ifm_buff0_5_we0;
    sc_out< sc_lv<32> > ifm_buff0_5_d0;
    sc_out< sc_lv<6> > ifm_buff0_6_address0;
    sc_out< sc_logic > ifm_buff0_6_ce0;
    sc_out< sc_logic > ifm_buff0_6_we0;
    sc_out< sc_lv<32> > ifm_buff0_6_d0;
    sc_out< sc_lv<6> > ifm_buff0_7_address0;
    sc_out< sc_logic > ifm_buff0_7_ce0;
    sc_out< sc_logic > ifm_buff0_7_we0;
    sc_out< sc_lv<32> > ifm_buff0_7_d0;
    sc_out< sc_lv<6> > ifm_buff0_8_address0;
    sc_out< sc_logic > ifm_buff0_8_ce0;
    sc_out< sc_logic > ifm_buff0_8_we0;
    sc_out< sc_lv<32> > ifm_buff0_8_d0;
    sc_out< sc_lv<6> > ifm_buff0_9_address0;
    sc_out< sc_logic > ifm_buff0_9_ce0;
    sc_out< sc_logic > ifm_buff0_9_we0;
    sc_out< sc_lv<32> > ifm_buff0_9_d0;
    sc_out< sc_lv<6> > ifm_buff0_10_address0;
    sc_out< sc_logic > ifm_buff0_10_ce0;
    sc_out< sc_logic > ifm_buff0_10_we0;
    sc_out< sc_lv<32> > ifm_buff0_10_d0;
    sc_out< sc_lv<6> > ifm_buff0_11_address0;
    sc_out< sc_logic > ifm_buff0_11_ce0;
    sc_out< sc_logic > ifm_buff0_11_we0;
    sc_out< sc_lv<32> > ifm_buff0_11_d0;
    sc_out< sc_lv<6> > ifm_buff0_12_address0;
    sc_out< sc_logic > ifm_buff0_12_ce0;
    sc_out< sc_logic > ifm_buff0_12_we0;
    sc_out< sc_lv<32> > ifm_buff0_12_d0;
    sc_out< sc_lv<6> > ifm_buff0_13_address0;
    sc_out< sc_logic > ifm_buff0_13_ce0;
    sc_out< sc_logic > ifm_buff0_13_we0;
    sc_out< sc_lv<32> > ifm_buff0_13_d0;
    sc_out< sc_lv<6> > ifm_buff0_14_address0;
    sc_out< sc_logic > ifm_buff0_14_ce0;
    sc_out< sc_logic > ifm_buff0_14_we0;
    sc_out< sc_lv<32> > ifm_buff0_14_d0;
    sc_out< sc_lv<6> > ifm_buff0_15_address0;
    sc_out< sc_logic > ifm_buff0_15_ce0;
    sc_out< sc_logic > ifm_buff0_15_we0;
    sc_out< sc_lv<32> > ifm_buff0_15_d0;
    sc_out< sc_lv<6> > ifm_buff1_0_address0;
    sc_out< sc_logic > ifm_buff1_0_ce0;
    sc_out< sc_logic > ifm_buff1_0_we0;
    sc_out< sc_lv<32> > ifm_buff1_0_d0;
    sc_out< sc_lv<6> > ifm_buff1_1_address0;
    sc_out< sc_logic > ifm_buff1_1_ce0;
    sc_out< sc_logic > ifm_buff1_1_we0;
    sc_out< sc_lv<32> > ifm_buff1_1_d0;
    sc_out< sc_lv<6> > ifm_buff1_2_address0;
    sc_out< sc_logic > ifm_buff1_2_ce0;
    sc_out< sc_logic > ifm_buff1_2_we0;
    sc_out< sc_lv<32> > ifm_buff1_2_d0;
    sc_out< sc_lv<6> > ifm_buff1_3_address0;
    sc_out< sc_logic > ifm_buff1_3_ce0;
    sc_out< sc_logic > ifm_buff1_3_we0;
    sc_out< sc_lv<32> > ifm_buff1_3_d0;
    sc_out< sc_lv<6> > ifm_buff1_4_address0;
    sc_out< sc_logic > ifm_buff1_4_ce0;
    sc_out< sc_logic > ifm_buff1_4_we0;
    sc_out< sc_lv<32> > ifm_buff1_4_d0;
    sc_out< sc_lv<6> > ifm_buff1_5_address0;
    sc_out< sc_logic > ifm_buff1_5_ce0;
    sc_out< sc_logic > ifm_buff1_5_we0;
    sc_out< sc_lv<32> > ifm_buff1_5_d0;
    sc_out< sc_lv<6> > ifm_buff1_6_address0;
    sc_out< sc_logic > ifm_buff1_6_ce0;
    sc_out< sc_logic > ifm_buff1_6_we0;
    sc_out< sc_lv<32> > ifm_buff1_6_d0;
    sc_out< sc_lv<6> > ifm_buff1_7_address0;
    sc_out< sc_logic > ifm_buff1_7_ce0;
    sc_out< sc_logic > ifm_buff1_7_we0;
    sc_out< sc_lv<32> > ifm_buff1_7_d0;
    sc_out< sc_lv<6> > ifm_buff1_8_address0;
    sc_out< sc_logic > ifm_buff1_8_ce0;
    sc_out< sc_logic > ifm_buff1_8_we0;
    sc_out< sc_lv<32> > ifm_buff1_8_d0;
    sc_out< sc_lv<6> > ifm_buff1_9_address0;
    sc_out< sc_logic > ifm_buff1_9_ce0;
    sc_out< sc_logic > ifm_buff1_9_we0;
    sc_out< sc_lv<32> > ifm_buff1_9_d0;
    sc_out< sc_lv<6> > ifm_buff1_10_address0;
    sc_out< sc_logic > ifm_buff1_10_ce0;
    sc_out< sc_logic > ifm_buff1_10_we0;
    sc_out< sc_lv<32> > ifm_buff1_10_d0;
    sc_out< sc_lv<6> > ifm_buff1_11_address0;
    sc_out< sc_logic > ifm_buff1_11_ce0;
    sc_out< sc_logic > ifm_buff1_11_we0;
    sc_out< sc_lv<32> > ifm_buff1_11_d0;
    sc_out< sc_lv<6> > ifm_buff1_12_address0;
    sc_out< sc_logic > ifm_buff1_12_ce0;
    sc_out< sc_logic > ifm_buff1_12_we0;
    sc_out< sc_lv<32> > ifm_buff1_12_d0;
    sc_out< sc_lv<6> > ifm_buff1_13_address0;
    sc_out< sc_logic > ifm_buff1_13_ce0;
    sc_out< sc_logic > ifm_buff1_13_we0;
    sc_out< sc_lv<32> > ifm_buff1_13_d0;
    sc_out< sc_lv<6> > ifm_buff1_14_address0;
    sc_out< sc_logic > ifm_buff1_14_ce0;
    sc_out< sc_logic > ifm_buff1_14_we0;
    sc_out< sc_lv<32> > ifm_buff1_14_d0;
    sc_out< sc_lv<6> > ifm_buff1_15_address0;
    sc_out< sc_logic > ifm_buff1_15_ce0;
    sc_out< sc_logic > ifm_buff1_15_we0;
    sc_out< sc_lv<32> > ifm_buff1_15_d0;


    // Module declarations
    load_cifm_data_pool(sc_module_name name);
    SC_HAS_PROCESS(load_cifm_data_pool);

    ~load_cifm_data_pool();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > cifm_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln10_fu_760_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > icmp_ln33_fu_876_p2;
    sc_signal< sc_lv<6> > j_fu_766_p2;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<6> > j_1_fu_882_p2;
    sc_signal< bool > ap_block_state4;
    sc_signal< sc_lv<6> > cifm_counter_0_reg_588;
    sc_signal< sc_lv<6> > j1_0_reg_599;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<64> > zext_ln13_fu_772_p1;
    sc_signal< sc_lv<64> > zext_ln36_fu_897_p1;
    sc_signal< sc_lv<32> > trunc_ln13_fu_792_p1;
    sc_signal< sc_lv<32> > grp_fu_610_p4;
    sc_signal< sc_lv<32> > grp_fu_620_p4;
    sc_signal< sc_lv<32> > grp_fu_630_p4;
    sc_signal< sc_lv<32> > grp_fu_640_p4;
    sc_signal< sc_lv<32> > grp_fu_650_p4;
    sc_signal< sc_lv<32> > grp_fu_660_p4;
    sc_signal< sc_lv<32> > grp_fu_670_p4;
    sc_signal< sc_lv<32> > grp_fu_680_p4;
    sc_signal< sc_lv<32> > grp_fu_690_p4;
    sc_signal< sc_lv<32> > grp_fu_700_p4;
    sc_signal< sc_lv<32> > grp_fu_710_p4;
    sc_signal< sc_lv<32> > grp_fu_720_p4;
    sc_signal< sc_lv<32> > grp_fu_730_p4;
    sc_signal< sc_lv<32> > grp_fu_740_p4;
    sc_signal< sc_lv<32> > grp_fu_750_p4;
    sc_signal< sc_lv<32> > trunc_ln36_fu_888_p1;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_state2;
    static const sc_lv<5> ap_ST_fsm_state3;
    static const sc_lv<5> ap_ST_fsm_state4;
    static const sc_lv<5> ap_ST_fsm_state5;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_9F;
    static const sc_lv<32> ap_const_lv32_A0;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_C0;
    static const sc_lv<32> ap_const_lv32_DF;
    static const sc_lv<32> ap_const_lv32_E0;
    static const sc_lv<32> ap_const_lv32_FF;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<32> ap_const_lv32_11F;
    static const sc_lv<32> ap_const_lv32_120;
    static const sc_lv<32> ap_const_lv32_13F;
    static const sc_lv<32> ap_const_lv32_140;
    static const sc_lv<32> ap_const_lv32_15F;
    static const sc_lv<32> ap_const_lv32_160;
    static const sc_lv<32> ap_const_lv32_17F;
    static const sc_lv<32> ap_const_lv32_180;
    static const sc_lv<32> ap_const_lv32_19F;
    static const sc_lv<32> ap_const_lv32_1A0;
    static const sc_lv<32> ap_const_lv32_1BF;
    static const sc_lv<32> ap_const_lv32_1C0;
    static const sc_lv<32> ap_const_lv32_1DF;
    static const sc_lv<32> ap_const_lv32_1E0;
    static const sc_lv<32> ap_const_lv32_1FF;
    static const sc_lv<6> ap_const_lv6_3A;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_state2();
    void thread_ap_block_state4();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_cifm_TDATA_blk_n();
    void thread_cifm_TREADY();
    void thread_grp_fu_610_p4();
    void thread_grp_fu_620_p4();
    void thread_grp_fu_630_p4();
    void thread_grp_fu_640_p4();
    void thread_grp_fu_650_p4();
    void thread_grp_fu_660_p4();
    void thread_grp_fu_670_p4();
    void thread_grp_fu_680_p4();
    void thread_grp_fu_690_p4();
    void thread_grp_fu_700_p4();
    void thread_grp_fu_710_p4();
    void thread_grp_fu_720_p4();
    void thread_grp_fu_730_p4();
    void thread_grp_fu_740_p4();
    void thread_grp_fu_750_p4();
    void thread_icmp_ln10_fu_760_p2();
    void thread_icmp_ln33_fu_876_p2();
    void thread_ifm_buff0_0_address0();
    void thread_ifm_buff0_0_ce0();
    void thread_ifm_buff0_0_d0();
    void thread_ifm_buff0_0_we0();
    void thread_ifm_buff0_10_address0();
    void thread_ifm_buff0_10_ce0();
    void thread_ifm_buff0_10_d0();
    void thread_ifm_buff0_10_we0();
    void thread_ifm_buff0_11_address0();
    void thread_ifm_buff0_11_ce0();
    void thread_ifm_buff0_11_d0();
    void thread_ifm_buff0_11_we0();
    void thread_ifm_buff0_12_address0();
    void thread_ifm_buff0_12_ce0();
    void thread_ifm_buff0_12_d0();
    void thread_ifm_buff0_12_we0();
    void thread_ifm_buff0_13_address0();
    void thread_ifm_buff0_13_ce0();
    void thread_ifm_buff0_13_d0();
    void thread_ifm_buff0_13_we0();
    void thread_ifm_buff0_14_address0();
    void thread_ifm_buff0_14_ce0();
    void thread_ifm_buff0_14_d0();
    void thread_ifm_buff0_14_we0();
    void thread_ifm_buff0_15_address0();
    void thread_ifm_buff0_15_ce0();
    void thread_ifm_buff0_15_d0();
    void thread_ifm_buff0_15_we0();
    void thread_ifm_buff0_1_address0();
    void thread_ifm_buff0_1_ce0();
    void thread_ifm_buff0_1_d0();
    void thread_ifm_buff0_1_we0();
    void thread_ifm_buff0_2_address0();
    void thread_ifm_buff0_2_ce0();
    void thread_ifm_buff0_2_d0();
    void thread_ifm_buff0_2_we0();
    void thread_ifm_buff0_3_address0();
    void thread_ifm_buff0_3_ce0();
    void thread_ifm_buff0_3_d0();
    void thread_ifm_buff0_3_we0();
    void thread_ifm_buff0_4_address0();
    void thread_ifm_buff0_4_ce0();
    void thread_ifm_buff0_4_d0();
    void thread_ifm_buff0_4_we0();
    void thread_ifm_buff0_5_address0();
    void thread_ifm_buff0_5_ce0();
    void thread_ifm_buff0_5_d0();
    void thread_ifm_buff0_5_we0();
    void thread_ifm_buff0_6_address0();
    void thread_ifm_buff0_6_ce0();
    void thread_ifm_buff0_6_d0();
    void thread_ifm_buff0_6_we0();
    void thread_ifm_buff0_7_address0();
    void thread_ifm_buff0_7_ce0();
    void thread_ifm_buff0_7_d0();
    void thread_ifm_buff0_7_we0();
    void thread_ifm_buff0_8_address0();
    void thread_ifm_buff0_8_ce0();
    void thread_ifm_buff0_8_d0();
    void thread_ifm_buff0_8_we0();
    void thread_ifm_buff0_9_address0();
    void thread_ifm_buff0_9_ce0();
    void thread_ifm_buff0_9_d0();
    void thread_ifm_buff0_9_we0();
    void thread_ifm_buff1_0_address0();
    void thread_ifm_buff1_0_ce0();
    void thread_ifm_buff1_0_d0();
    void thread_ifm_buff1_0_we0();
    void thread_ifm_buff1_10_address0();
    void thread_ifm_buff1_10_ce0();
    void thread_ifm_buff1_10_d0();
    void thread_ifm_buff1_10_we0();
    void thread_ifm_buff1_11_address0();
    void thread_ifm_buff1_11_ce0();
    void thread_ifm_buff1_11_d0();
    void thread_ifm_buff1_11_we0();
    void thread_ifm_buff1_12_address0();
    void thread_ifm_buff1_12_ce0();
    void thread_ifm_buff1_12_d0();
    void thread_ifm_buff1_12_we0();
    void thread_ifm_buff1_13_address0();
    void thread_ifm_buff1_13_ce0();
    void thread_ifm_buff1_13_d0();
    void thread_ifm_buff1_13_we0();
    void thread_ifm_buff1_14_address0();
    void thread_ifm_buff1_14_ce0();
    void thread_ifm_buff1_14_d0();
    void thread_ifm_buff1_14_we0();
    void thread_ifm_buff1_15_address0();
    void thread_ifm_buff1_15_ce0();
    void thread_ifm_buff1_15_d0();
    void thread_ifm_buff1_15_we0();
    void thread_ifm_buff1_1_address0();
    void thread_ifm_buff1_1_ce0();
    void thread_ifm_buff1_1_d0();
    void thread_ifm_buff1_1_we0();
    void thread_ifm_buff1_2_address0();
    void thread_ifm_buff1_2_ce0();
    void thread_ifm_buff1_2_d0();
    void thread_ifm_buff1_2_we0();
    void thread_ifm_buff1_3_address0();
    void thread_ifm_buff1_3_ce0();
    void thread_ifm_buff1_3_d0();
    void thread_ifm_buff1_3_we0();
    void thread_ifm_buff1_4_address0();
    void thread_ifm_buff1_4_ce0();
    void thread_ifm_buff1_4_d0();
    void thread_ifm_buff1_4_we0();
    void thread_ifm_buff1_5_address0();
    void thread_ifm_buff1_5_ce0();
    void thread_ifm_buff1_5_d0();
    void thread_ifm_buff1_5_we0();
    void thread_ifm_buff1_6_address0();
    void thread_ifm_buff1_6_ce0();
    void thread_ifm_buff1_6_d0();
    void thread_ifm_buff1_6_we0();
    void thread_ifm_buff1_7_address0();
    void thread_ifm_buff1_7_ce0();
    void thread_ifm_buff1_7_d0();
    void thread_ifm_buff1_7_we0();
    void thread_ifm_buff1_8_address0();
    void thread_ifm_buff1_8_ce0();
    void thread_ifm_buff1_8_d0();
    void thread_ifm_buff1_8_we0();
    void thread_ifm_buff1_9_address0();
    void thread_ifm_buff1_9_ce0();
    void thread_ifm_buff1_9_d0();
    void thread_ifm_buff1_9_we0();
    void thread_j_1_fu_882_p2();
    void thread_j_fu_766_p2();
    void thread_trunc_ln13_fu_792_p1();
    void thread_trunc_ln36_fu_888_p1();
    void thread_zext_ln13_fu_772_p1();
    void thread_zext_ln36_fu_897_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
