

================================================================
== Vitis HLS Report for 'TOP_Pipeline_VITIS_LOOP_461_1'
================================================================
* Date:           Wed May 25 23:55:42 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  7.104 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        6|        6|  0.180 us|  0.180 us|    6|    6|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_461_1  |        4|        4|         1|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1127|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      40|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       5|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       5|    1194|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_42_64_1_1_U1  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    |mux_42_64_1_1_U2  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0|  40|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln461_fu_124_p2       |         +|   0|  0|   10|           3|           1|
    |add_ln590_1_fu_527_p2     |         +|   0|  0|   19|          12|           5|
    |add_ln590_fu_232_p2       |         +|   0|  0|   19|          12|           5|
    |F2_1_fu_515_p2            |         -|   0|  0|   19|          11|          12|
    |F2_fu_220_p2              |         -|   0|  0|   19|          11|          12|
    |man_V_10_fu_495_p2        |         -|   0|  0|   61|           1|          54|
    |man_V_7_fu_200_p2         |         -|   0|  0|   61|           1|          54|
    |sub_ln590_1_fu_533_p2     |         -|   0|  0|   19|           4|          12|
    |sub_ln590_fu_238_p2       |         -|   0|  0|   19|           4|          12|
    |and_ln590_1_fu_647_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln590_fu_352_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln591_1_fu_629_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln591_fu_334_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln594_1_fu_653_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln594_fu_358_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln612_1_fu_671_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln612_fu_376_p2       |       and|   0|  0|    2|           1|           1|
    |ashr_ln595_1_fu_587_p2    |      ashr|   0|  0|  159|          54|          54|
    |ashr_ln595_fu_292_p2      |      ashr|   0|  0|  159|          54|          54|
    |icmp_ln461_fu_118_p2      |      icmp|   0|  0|    9|           3|           4|
    |icmp_ln580_1_fu_509_p2    |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln580_fu_214_p2      |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln590_1_fu_521_p2    |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln590_fu_226_p2      |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln591_1_fu_551_p2    |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln591_fu_256_p2      |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln594_1_fu_561_p2    |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln594_fu_266_p2      |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln612_1_fu_577_p2    |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln612_fu_282_p2      |      icmp|   0|  0|   11|           8|           1|
    |or_ln580_1_fu_420_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln580_2_fu_685_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln580_3_fu_715_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln580_fu_390_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln590_1_fu_659_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln590_fu_364_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln591_1_fu_635_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln591_fu_340_p2        |        or|   0|  0|    2|           1|           1|
    |man_V_11_fu_501_p3        |    select|   0|  0|   52|           1|          54|
    |man_V_8_fu_206_p3         |    select|   0|  0|   52|           1|          54|
    |select_ln580_1_fu_396_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln580_2_fu_404_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln580_3_fu_412_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln580_5_fu_677_p3  |    select|   0|  0|   16|           1|           1|
    |select_ln580_6_fu_691_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln580_7_fu_699_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln580_8_fu_707_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln580_fu_382_p3    |    select|   0|  0|   16|           1|           1|
    |select_ln597_1_fu_605_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln597_fu_310_p3    |    select|   0|  0|    2|           1|           2|
    |sh_amt_1_fu_539_p3        |    select|   0|  0|   11|           1|          12|
    |sh_amt_fu_244_p3          |    select|   0|  0|   11|           1|          12|
    |xxi_d0                    |    select|   0|  0|   16|           1|          16|
    |xxr_d0                    |    select|   0|  0|   16|           1|          16|
    |shl_ln613_1_fu_617_p2     |       shl|   0|  0|   35|          16|          16|
    |shl_ln613_fu_322_p2       |       shl|   0|  0|   35|          16|          16|
    |xor_ln580_1_fu_623_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln580_fu_328_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln590_1_fu_665_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln590_fu_370_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln591_1_fu_641_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln591_fu_346_p2       |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 1127|         454|         637|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2  |   9|          2|    3|          6|
    |i_fu_80               |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|    7|         14|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_80      |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_461_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_461_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_461_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_461_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_461_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_461_1|  return value|
|xxr_address0  |  out|    2|   ap_memory|                            xxr|         array|
|xxr_ce0       |  out|    1|   ap_memory|                            xxr|         array|
|xxr_we0       |  out|    1|   ap_memory|                            xxr|         array|
|xxr_d0        |  out|   16|   ap_memory|                            xxr|         array|
|xxi_address0  |  out|    2|   ap_memory|                            xxi|         array|
|xxi_ce0       |  out|    1|   ap_memory|                            xxi|         array|
|xxi_we0       |  out|    1|   ap_memory|                            xxi|         array|
|xxi_d0        |  out|   16|   ap_memory|                            xxi|         array|
+--------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.10>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %xxi, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %xxr, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_2 = load i3 %i" [src/QRD.cpp:462]   --->   Operation 9 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.58ns)   --->   "%icmp_ln461 = icmp_eq  i3 %i_2, i3 4" [src/QRD.cpp:461]   --->   Operation 11 'icmp' 'icmp_ln461' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.67ns)   --->   "%add_ln461 = add i3 %i_2, i3 1" [src/QRD.cpp:461]   --->   Operation 13 'add' 'add_ln461' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln461 = br i1 %icmp_ln461, void %.split13_ifconv, void %.exitStub" [src/QRD.cpp:461]   --->   Operation 14 'br' 'br_ln461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_2" [src/QRD.cpp:462]   --->   Operation 15 'zext' 'i_cast' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln448 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [src/QRD.cpp:448]   --->   Operation 16 'specloopname' 'specloopname_ln448' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln462 = trunc i3 %i_2" [src/QRD.cpp:462]   --->   Operation 17 'trunc' 'trunc_ln462' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.52ns)   --->   "%LD = mux i64 @_ssdm_op_Mux.ap_auto.4double.i2, i64 -0.710938, i64 -0.710938, i64 -0.710938, i64 0.707031, i2 %trunc_ln462" [src/QRD.cpp:462]   --->   Operation 18 'mux' 'LD' <Predicate = (!icmp_ln461)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %LD"   --->   Operation 19 'bitcast' 'ireg' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln564 = trunc i64 %ireg"   --->   Operation 20 'trunc' 'trunc_ln564' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 21 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 22 'partselect' 'exp_tmp' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 23 'zext' 'zext_ln501' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln574 = trunc i64 %ireg"   --->   Operation 24 'trunc' 'trunc_ln574' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_4 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574"   --->   Operation 25 'bitconcatenate' 'p_Result_4' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln578 = zext i53 %p_Result_4"   --->   Operation 26 'zext' 'zext_ln578' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.10ns)   --->   "%man_V_7 = sub i54 0, i54 %zext_ln578"   --->   Operation 27 'sub' 'man_V_7' <Predicate = (!icmp_ln461)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.40ns)   --->   "%man_V_8 = select i1 %p_Result_s, i54 %man_V_7, i54 %zext_ln578"   --->   Operation 28 'select' 'man_V_8' <Predicate = (!icmp_ln461)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.13ns)   --->   "%icmp_ln580 = icmp_eq  i63 %trunc_ln564, i63 0"   --->   Operation 29 'icmp' 'icmp_ln580' <Predicate = (!icmp_ln461)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.80ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 30 'sub' 'F2' <Predicate = (!icmp_ln461)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.97ns)   --->   "%icmp_ln590 = icmp_sgt  i12 %F2, i12 8"   --->   Operation 31 'icmp' 'icmp_ln590' <Predicate = (!icmp_ln461)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.80ns)   --->   "%add_ln590 = add i12 %F2, i12 4088"   --->   Operation 32 'add' 'add_ln590' <Predicate = (!icmp_ln461)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.80ns)   --->   "%sub_ln590 = sub i12 8, i12 %F2"   --->   Operation 33 'sub' 'sub_ln590' <Predicate = (!icmp_ln461)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.37ns)   --->   "%sh_amt = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590"   --->   Operation 34 'select' 'sh_amt' <Predicate = (!icmp_ln461)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln590 = sext i12 %sh_amt"   --->   Operation 35 'sext' 'sext_ln590' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.97ns)   --->   "%icmp_ln591 = icmp_eq  i12 %F2, i12 8"   --->   Operation 36 'icmp' 'icmp_ln591' <Predicate = (!icmp_ln461)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln592 = trunc i54 %man_V_8"   --->   Operation 37 'trunc' 'trunc_ln592' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.97ns)   --->   "%icmp_ln594 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 38 'icmp' 'icmp_ln594' <Predicate = (!icmp_ln461)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt, i32 4, i32 11"   --->   Operation 39 'partselect' 'tmp' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.84ns)   --->   "%icmp_ln612 = icmp_eq  i8 %tmp, i8 0"   --->   Operation 40 'icmp' 'icmp_ln612' <Predicate = (!icmp_ln461)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%zext_ln595 = zext i32 %sext_ln590"   --->   Operation 41 'zext' 'zext_ln595' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%ashr_ln595 = ashr i54 %man_V_8, i54 %zext_ln595"   --->   Operation 42 'ashr' 'ashr_ln595' <Predicate = (!icmp_ln461)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%trunc_ln595 = trunc i54 %ashr_ln595"   --->   Operation 43 'trunc' 'trunc_ln595' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 44 'bitselect' 'tmp_4' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%select_ln597 = select i1 %tmp_4, i16 65535, i16 0"   --->   Operation 45 'select' 'select_ln597' <Predicate = (!icmp_ln461)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_3)   --->   "%sext_ln590cast = trunc i32 %sext_ln590"   --->   Operation 46 'trunc' 'sext_ln590cast' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_3)   --->   "%shl_ln613 = shl i16 %trunc_ln592, i16 %sext_ln590cast"   --->   Operation 47 'shl' 'shl_ln613' <Predicate = (!icmp_ln461)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_2)   --->   "%xor_ln580 = xor i1 %icmp_ln580, i1 1"   --->   Operation 48 'xor' 'xor_ln580' <Predicate = (!icmp_ln461)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_2)   --->   "%and_ln591 = and i1 %icmp_ln591, i1 %xor_ln580"   --->   Operation 49 'and' 'and_ln591' <Predicate = (!icmp_ln461)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.28ns)   --->   "%or_ln591 = or i1 %icmp_ln580, i1 %icmp_ln591"   --->   Operation 50 'or' 'or_ln591' <Predicate = (!icmp_ln461)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln590)   --->   "%xor_ln591 = xor i1 %or_ln591, i1 1"   --->   Operation 51 'xor' 'xor_ln591' <Predicate = (!icmp_ln461)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590 = and i1 %icmp_ln590, i1 %xor_ln591"   --->   Operation 52 'and' 'and_ln590' <Predicate = (!icmp_ln461)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%and_ln594 = and i1 %and_ln590, i1 %icmp_ln594"   --->   Operation 53 'and' 'and_ln594' <Predicate = (!icmp_ln461)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln580)   --->   "%or_ln590 = or i1 %or_ln591, i1 %icmp_ln590"   --->   Operation 54 'or' 'or_ln590' <Predicate = (!icmp_ln461)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln580)   --->   "%xor_ln590 = xor i1 %or_ln590, i1 1"   --->   Operation 55 'xor' 'xor_ln590' <Predicate = (!icmp_ln461)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln580)   --->   "%and_ln612 = and i1 %icmp_ln612, i1 %xor_ln590"   --->   Operation 56 'and' 'and_ln612' <Predicate = (!icmp_ln461)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_3)   --->   "%select_ln580 = select i1 %icmp_ln580, i16 0, i16 %shl_ln613"   --->   Operation 57 'select' 'select_ln580' <Predicate = (!icmp_ln461)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580 = or i1 %icmp_ln580, i1 %and_ln612"   --->   Operation 58 'or' 'or_ln580' <Predicate = (!icmp_ln461)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_1 = select i1 %and_ln594, i16 %trunc_ln595, i16 %select_ln597"   --->   Operation 59 'select' 'select_ln580_1' <Predicate = (!icmp_ln461)> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_2 = select i1 %and_ln591, i16 %trunc_ln592, i16 0"   --->   Operation 60 'select' 'select_ln580_2' <Predicate = (!icmp_ln461)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_3 = select i1 %or_ln580, i16 %select_ln580, i16 %select_ln580_1"   --->   Operation 61 'select' 'select_ln580_3' <Predicate = (!icmp_ln461)> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_4)   --->   "%or_ln580_1 = or i1 %or_ln580, i1 %and_ln590"   --->   Operation 62 'or' 'or_ln580_1' <Predicate = (!icmp_ln461)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_4 = select i1 %or_ln580_1, i16 %select_ln580_3, i16 %select_ln580_2"   --->   Operation 63 'select' 'select_ln580_4' <Predicate = (!icmp_ln461)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%xxr_addr = getelementptr i16 %xxr, i64 0, i64 %i_cast" [src/QRD.cpp:462]   --->   Operation 64 'getelementptr' 'xxr_addr' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.67ns)   --->   "%store_ln462 = store i16 %select_ln580_4, i2 %xxr_addr" [src/QRD.cpp:462]   --->   Operation 65 'store' 'store_ln462' <Predicate = (!icmp_ln461)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 66 [1/1] (0.52ns)   --->   "%LD_1 = mux i64 @_ssdm_op_Mux.ap_auto.4double.i2, i64 0.707031, i64 -0.710938, i64 -0.710938, i64 -0.710938, i2 %trunc_ln462" [src/QRD.cpp:463]   --->   Operation 66 'mux' 'LD_1' <Predicate = (!icmp_ln461)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%ireg_1 = bitcast i64 %LD_1"   --->   Operation 67 'bitcast' 'ireg_1' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln564_1 = trunc i64 %ireg_1"   --->   Operation 68 'trunc' 'trunc_ln564_1' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 69 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62"   --->   Operation 70 'partselect' 'exp_tmp_1' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln501_1 = zext i11 %exp_tmp_1"   --->   Operation 71 'zext' 'zext_ln501_1' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln574_1 = trunc i64 %ireg_1"   --->   Operation 72 'trunc' 'trunc_ln574_1' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_1"   --->   Operation 73 'bitconcatenate' 'p_Result_6' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln578_1 = zext i53 %p_Result_6"   --->   Operation 74 'zext' 'zext_ln578_1' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.10ns)   --->   "%man_V_10 = sub i54 0, i54 %zext_ln578_1"   --->   Operation 75 'sub' 'man_V_10' <Predicate = (!icmp_ln461)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.40ns)   --->   "%man_V_11 = select i1 %p_Result_5, i54 %man_V_10, i54 %zext_ln578_1"   --->   Operation 76 'select' 'man_V_11' <Predicate = (!icmp_ln461)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (1.13ns)   --->   "%icmp_ln580_1 = icmp_eq  i63 %trunc_ln564_1, i63 0"   --->   Operation 77 'icmp' 'icmp_ln580_1' <Predicate = (!icmp_ln461)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.80ns)   --->   "%F2_1 = sub i12 1075, i12 %zext_ln501_1"   --->   Operation 78 'sub' 'F2_1' <Predicate = (!icmp_ln461)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.97ns)   --->   "%icmp_ln590_1 = icmp_sgt  i12 %F2_1, i12 8"   --->   Operation 79 'icmp' 'icmp_ln590_1' <Predicate = (!icmp_ln461)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.80ns)   --->   "%add_ln590_1 = add i12 %F2_1, i12 4088"   --->   Operation 80 'add' 'add_ln590_1' <Predicate = (!icmp_ln461)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.80ns)   --->   "%sub_ln590_1 = sub i12 8, i12 %F2_1"   --->   Operation 81 'sub' 'sub_ln590_1' <Predicate = (!icmp_ln461)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.37ns)   --->   "%sh_amt_1 = select i1 %icmp_ln590_1, i12 %add_ln590_1, i12 %sub_ln590_1"   --->   Operation 82 'select' 'sh_amt_1' <Predicate = (!icmp_ln461)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln590_1 = sext i12 %sh_amt_1"   --->   Operation 83 'sext' 'sext_ln590_1' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.97ns)   --->   "%icmp_ln591_1 = icmp_eq  i12 %F2_1, i12 8"   --->   Operation 84 'icmp' 'icmp_ln591_1' <Predicate = (!icmp_ln461)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln592_1 = trunc i54 %man_V_11"   --->   Operation 85 'trunc' 'trunc_ln592_1' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.97ns)   --->   "%icmp_ln594_1 = icmp_ult  i12 %sh_amt_1, i12 54"   --->   Operation 86 'icmp' 'icmp_ln594_1' <Predicate = (!icmp_ln461)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_1, i32 4, i32 11"   --->   Operation 87 'partselect' 'tmp_6' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.84ns)   --->   "%icmp_ln612_1 = icmp_eq  i8 %tmp_6, i8 0"   --->   Operation 88 'icmp' 'icmp_ln612_1' <Predicate = (!icmp_ln461)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_6)   --->   "%zext_ln595_1 = zext i32 %sext_ln590_1"   --->   Operation 89 'zext' 'zext_ln595_1' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_6)   --->   "%ashr_ln595_1 = ashr i54 %man_V_11, i54 %zext_ln595_1"   --->   Operation 90 'ashr' 'ashr_ln595_1' <Predicate = (!icmp_ln461)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_6)   --->   "%trunc_ln595_2 = trunc i54 %ashr_ln595_1"   --->   Operation 91 'trunc' 'trunc_ln595_2' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_6)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 92 'bitselect' 'tmp_7' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_6)   --->   "%select_ln597_1 = select i1 %tmp_7, i16 65535, i16 0"   --->   Operation 93 'select' 'select_ln597_1' <Predicate = (!icmp_ln461)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_8)   --->   "%sext_ln590_1cast = trunc i32 %sext_ln590_1"   --->   Operation 94 'trunc' 'sext_ln590_1cast' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_8)   --->   "%shl_ln613_1 = shl i16 %trunc_ln592_1, i16 %sext_ln590_1cast"   --->   Operation 95 'shl' 'shl_ln613_1' <Predicate = (!icmp_ln461)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_7)   --->   "%xor_ln580_1 = xor i1 %icmp_ln580_1, i1 1"   --->   Operation 96 'xor' 'xor_ln580_1' <Predicate = (!icmp_ln461)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_7)   --->   "%and_ln591_1 = and i1 %icmp_ln591_1, i1 %xor_ln580_1"   --->   Operation 97 'and' 'and_ln591_1' <Predicate = (!icmp_ln461)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.28ns)   --->   "%or_ln591_1 = or i1 %icmp_ln580_1, i1 %icmp_ln591_1"   --->   Operation 98 'or' 'or_ln591_1' <Predicate = (!icmp_ln461)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_1)   --->   "%xor_ln591_1 = xor i1 %or_ln591_1, i1 1"   --->   Operation 99 'xor' 'xor_ln591_1' <Predicate = (!icmp_ln461)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_1 = and i1 %icmp_ln590_1, i1 %xor_ln591_1"   --->   Operation 100 'and' 'and_ln590_1' <Predicate = (!icmp_ln461)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_6)   --->   "%and_ln594_1 = and i1 %and_ln590_1, i1 %icmp_ln594_1"   --->   Operation 101 'and' 'and_ln594_1' <Predicate = (!icmp_ln461)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_2)   --->   "%or_ln590_1 = or i1 %or_ln591_1, i1 %icmp_ln590_1"   --->   Operation 102 'or' 'or_ln590_1' <Predicate = (!icmp_ln461)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_2)   --->   "%xor_ln590_1 = xor i1 %or_ln590_1, i1 1"   --->   Operation 103 'xor' 'xor_ln590_1' <Predicate = (!icmp_ln461)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_2)   --->   "%and_ln612_1 = and i1 %icmp_ln612_1, i1 %xor_ln590_1"   --->   Operation 104 'and' 'and_ln612_1' <Predicate = (!icmp_ln461)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_8)   --->   "%select_ln580_5 = select i1 %icmp_ln580_1, i16 0, i16 %shl_ln613_1"   --->   Operation 105 'select' 'select_ln580_5' <Predicate = (!icmp_ln461)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_2 = or i1 %icmp_ln580_1, i1 %and_ln612_1"   --->   Operation 106 'or' 'or_ln580_2' <Predicate = (!icmp_ln461)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_6 = select i1 %and_ln594_1, i16 %trunc_ln595_2, i16 %select_ln597_1"   --->   Operation 107 'select' 'select_ln580_6' <Predicate = (!icmp_ln461)> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_7 = select i1 %and_ln591_1, i16 %trunc_ln592_1, i16 0"   --->   Operation 108 'select' 'select_ln580_7' <Predicate = (!icmp_ln461)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_8 = select i1 %or_ln580_2, i16 %select_ln580_5, i16 %select_ln580_6"   --->   Operation 109 'select' 'select_ln580_8' <Predicate = (!icmp_ln461)> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_9)   --->   "%or_ln580_3 = or i1 %or_ln580_2, i1 %and_ln590_1"   --->   Operation 110 'or' 'or_ln580_3' <Predicate = (!icmp_ln461)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_9 = select i1 %or_ln580_3, i16 %select_ln580_8, i16 %select_ln580_7"   --->   Operation 111 'select' 'select_ln580_9' <Predicate = (!icmp_ln461)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%xxi_addr = getelementptr i16 %xxi, i64 0, i64 %i_cast" [src/QRD.cpp:463]   --->   Operation 112 'getelementptr' 'xxi_addr' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.67ns)   --->   "%store_ln463 = store i16 %select_ln580_9, i2 %xxi_addr" [src/QRD.cpp:463]   --->   Operation 113 'store' 'store_ln463' <Predicate = (!icmp_ln461)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln461 = store i3 %add_ln461, i3 %i" [src/QRD.cpp:461]   --->   Operation 114 'store' 'store_ln461' <Predicate = (!icmp_ln461)> <Delay = 0.42>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 115 'br' 'br_ln0' <Predicate = (!icmp_ln461)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 116 'ret' 'ret_ln0' <Predicate = (icmp_ln461)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ xxr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ xxi]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 01]
specinterface_ln0  (specinterface    ) [ 00]
specinterface_ln0  (specinterface    ) [ 00]
store_ln0          (store            ) [ 00]
br_ln0             (br               ) [ 00]
i_2                (load             ) [ 00]
specpipeline_ln0   (specpipeline     ) [ 00]
icmp_ln461         (icmp             ) [ 01]
empty              (speclooptripcount) [ 00]
add_ln461          (add              ) [ 00]
br_ln461           (br               ) [ 00]
i_cast             (zext             ) [ 00]
specloopname_ln448 (specloopname     ) [ 00]
trunc_ln462        (trunc            ) [ 00]
LD                 (mux              ) [ 00]
ireg               (bitcast          ) [ 00]
trunc_ln564        (trunc            ) [ 00]
p_Result_s         (bitselect        ) [ 00]
exp_tmp            (partselect       ) [ 00]
zext_ln501         (zext             ) [ 00]
trunc_ln574        (trunc            ) [ 00]
p_Result_4         (bitconcatenate   ) [ 00]
zext_ln578         (zext             ) [ 00]
man_V_7            (sub              ) [ 00]
man_V_8            (select           ) [ 00]
icmp_ln580         (icmp             ) [ 00]
F2                 (sub              ) [ 00]
icmp_ln590         (icmp             ) [ 00]
add_ln590          (add              ) [ 00]
sub_ln590          (sub              ) [ 00]
sh_amt             (select           ) [ 00]
sext_ln590         (sext             ) [ 00]
icmp_ln591         (icmp             ) [ 00]
trunc_ln592        (trunc            ) [ 00]
icmp_ln594         (icmp             ) [ 00]
tmp                (partselect       ) [ 00]
icmp_ln612         (icmp             ) [ 00]
zext_ln595         (zext             ) [ 00]
ashr_ln595         (ashr             ) [ 00]
trunc_ln595        (trunc            ) [ 00]
tmp_4              (bitselect        ) [ 00]
select_ln597       (select           ) [ 00]
sext_ln590cast     (trunc            ) [ 00]
shl_ln613          (shl              ) [ 00]
xor_ln580          (xor              ) [ 00]
and_ln591          (and              ) [ 00]
or_ln591           (or               ) [ 00]
xor_ln591          (xor              ) [ 00]
and_ln590          (and              ) [ 00]
and_ln594          (and              ) [ 00]
or_ln590           (or               ) [ 00]
xor_ln590          (xor              ) [ 00]
and_ln612          (and              ) [ 00]
select_ln580       (select           ) [ 00]
or_ln580           (or               ) [ 00]
select_ln580_1     (select           ) [ 00]
select_ln580_2     (select           ) [ 00]
select_ln580_3     (select           ) [ 00]
or_ln580_1         (or               ) [ 00]
select_ln580_4     (select           ) [ 00]
xxr_addr           (getelementptr    ) [ 00]
store_ln462        (store            ) [ 00]
LD_1               (mux              ) [ 00]
ireg_1             (bitcast          ) [ 00]
trunc_ln564_1      (trunc            ) [ 00]
p_Result_5         (bitselect        ) [ 00]
exp_tmp_1          (partselect       ) [ 00]
zext_ln501_1       (zext             ) [ 00]
trunc_ln574_1      (trunc            ) [ 00]
p_Result_6         (bitconcatenate   ) [ 00]
zext_ln578_1       (zext             ) [ 00]
man_V_10           (sub              ) [ 00]
man_V_11           (select           ) [ 00]
icmp_ln580_1       (icmp             ) [ 00]
F2_1               (sub              ) [ 00]
icmp_ln590_1       (icmp             ) [ 00]
add_ln590_1        (add              ) [ 00]
sub_ln590_1        (sub              ) [ 00]
sh_amt_1           (select           ) [ 00]
sext_ln590_1       (sext             ) [ 00]
icmp_ln591_1       (icmp             ) [ 00]
trunc_ln592_1      (trunc            ) [ 00]
icmp_ln594_1       (icmp             ) [ 00]
tmp_6              (partselect       ) [ 00]
icmp_ln612_1       (icmp             ) [ 00]
zext_ln595_1       (zext             ) [ 00]
ashr_ln595_1       (ashr             ) [ 00]
trunc_ln595_2      (trunc            ) [ 00]
tmp_7              (bitselect        ) [ 00]
select_ln597_1     (select           ) [ 00]
sext_ln590_1cast   (trunc            ) [ 00]
shl_ln613_1        (shl              ) [ 00]
xor_ln580_1        (xor              ) [ 00]
and_ln591_1        (and              ) [ 00]
or_ln591_1         (or               ) [ 00]
xor_ln591_1        (xor              ) [ 00]
and_ln590_1        (and              ) [ 00]
and_ln594_1        (and              ) [ 00]
or_ln590_1         (or               ) [ 00]
xor_ln590_1        (xor              ) [ 00]
and_ln612_1        (and              ) [ 00]
select_ln580_5     (select           ) [ 00]
or_ln580_2         (or               ) [ 00]
select_ln580_6     (select           ) [ 00]
select_ln580_7     (select           ) [ 00]
select_ln580_8     (select           ) [ 00]
or_ln580_3         (or               ) [ 00]
select_ln580_9     (select           ) [ 00]
xxi_addr           (getelementptr    ) [ 00]
store_ln463        (store            ) [ 00]
store_ln461        (store            ) [ 00]
br_ln0             (br               ) [ 00]
ret_ln0            (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="xxr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xxr"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xxi">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xxi"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4double.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="xxr_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="3" slack="0"/>
<pin id="88" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xxr_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln462_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="2" slack="0"/>
<pin id="93" dir="0" index="1" bw="16" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln462/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="xxi_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="3" slack="0"/>
<pin id="101" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xxi_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln463_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="2" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln463/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="3" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_2_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln461_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="3" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln461/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln461_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln461/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_cast_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="trunc_ln462_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln462/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="LD_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="0" index="2" bw="64" slack="0"/>
<pin id="144" dir="0" index="3" bw="64" slack="0"/>
<pin id="145" dir="0" index="4" bw="64" slack="0"/>
<pin id="146" dir="0" index="5" bw="2" slack="0"/>
<pin id="147" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="LD/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="ireg_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="trunc_ln564_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln564/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_Result_s_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="0" index="2" bw="7" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="exp_tmp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="0" index="2" bw="7" slack="0"/>
<pin id="174" dir="0" index="3" bw="7" slack="0"/>
<pin id="175" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln501_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln501/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln574_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln574/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_Result_4_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="53" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="52" slack="0"/>
<pin id="192" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln578_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="53" slack="0"/>
<pin id="198" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln578/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="man_V_7_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="53" slack="0"/>
<pin id="203" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_7/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="man_V_8_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="54" slack="0"/>
<pin id="209" dir="0" index="2" bw="54" slack="0"/>
<pin id="210" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_8/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln580_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="63" slack="0"/>
<pin id="216" dir="0" index="1" bw="63" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln580/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="F2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="0"/>
<pin id="222" dir="0" index="1" bw="11" slack="0"/>
<pin id="223" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln590_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="0"/>
<pin id="228" dir="0" index="1" bw="12" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln590/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln590_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="12" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="0"/>
<pin id="235" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln590/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sub_ln590_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="0"/>
<pin id="240" dir="0" index="1" bw="12" slack="0"/>
<pin id="241" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln590/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sh_amt_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="12" slack="0"/>
<pin id="247" dir="0" index="2" bw="12" slack="0"/>
<pin id="248" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sext_ln590_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="12" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln590/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln591_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="0"/>
<pin id="258" dir="0" index="1" bw="12" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln591/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="trunc_ln592_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="54" slack="0"/>
<pin id="264" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln592/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln594_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="0"/>
<pin id="268" dir="0" index="1" bw="12" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln594/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="12" slack="0"/>
<pin id="275" dir="0" index="2" bw="4" slack="0"/>
<pin id="276" dir="0" index="3" bw="5" slack="0"/>
<pin id="277" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln612_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln612/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln595_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="0"/>
<pin id="290" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln595/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="ashr_ln595_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="54" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln595/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="trunc_ln595_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="54" slack="0"/>
<pin id="300" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln595/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_4_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="0"/>
<pin id="305" dir="0" index="2" bw="7" slack="0"/>
<pin id="306" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln597_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="0"/>
<pin id="313" dir="0" index="2" bw="16" slack="0"/>
<pin id="314" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln597/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sext_ln590cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="12" slack="0"/>
<pin id="320" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln590cast/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="shl_ln613_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="0" index="1" bw="16" slack="0"/>
<pin id="325" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln613/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="xor_ln580_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln580/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="and_ln591_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln591/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="or_ln591_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln591/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="xor_ln591_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln591/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="and_ln590_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln590/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="and_ln594_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln594/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="or_ln590_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="xor_ln590_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln590/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="and_ln612_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln612/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln580_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="0"/>
<pin id="385" dir="0" index="2" bw="16" slack="0"/>
<pin id="386" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="or_ln580_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln580/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="select_ln580_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="0"/>
<pin id="399" dir="0" index="2" bw="16" slack="0"/>
<pin id="400" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580_1/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="select_ln580_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="16" slack="0"/>
<pin id="407" dir="0" index="2" bw="16" slack="0"/>
<pin id="408" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580_2/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="select_ln580_3_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="16" slack="0"/>
<pin id="415" dir="0" index="2" bw="16" slack="0"/>
<pin id="416" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580_3/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="or_ln580_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln580_1/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="select_ln580_4_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="0"/>
<pin id="429" dir="0" index="2" bw="16" slack="0"/>
<pin id="430" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580_4/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="LD_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="0"/>
<pin id="437" dir="0" index="1" bw="64" slack="0"/>
<pin id="438" dir="0" index="2" bw="64" slack="0"/>
<pin id="439" dir="0" index="3" bw="64" slack="0"/>
<pin id="440" dir="0" index="4" bw="64" slack="0"/>
<pin id="441" dir="0" index="5" bw="2" slack="0"/>
<pin id="442" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="LD_1/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="ireg_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_1/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="trunc_ln564_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="0"/>
<pin id="455" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln564_1/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="p_Result_5_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="64" slack="0"/>
<pin id="460" dir="0" index="2" bw="7" slack="0"/>
<pin id="461" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="exp_tmp_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="11" slack="0"/>
<pin id="467" dir="0" index="1" bw="64" slack="0"/>
<pin id="468" dir="0" index="2" bw="7" slack="0"/>
<pin id="469" dir="0" index="3" bw="7" slack="0"/>
<pin id="470" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_1/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln501_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="11" slack="0"/>
<pin id="477" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln501_1/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="trunc_ln574_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="0"/>
<pin id="481" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln574_1/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_Result_6_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="53" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="0" index="2" bw="52" slack="0"/>
<pin id="487" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln578_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="53" slack="0"/>
<pin id="493" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln578_1/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="man_V_10_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="53" slack="0"/>
<pin id="498" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_10/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="man_V_11_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="54" slack="0"/>
<pin id="504" dir="0" index="2" bw="54" slack="0"/>
<pin id="505" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_11/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="icmp_ln580_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="63" slack="0"/>
<pin id="511" dir="0" index="1" bw="63" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln580_1/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="F2_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="12" slack="0"/>
<pin id="517" dir="0" index="1" bw="11" slack="0"/>
<pin id="518" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2_1/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="icmp_ln590_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="12" slack="0"/>
<pin id="523" dir="0" index="1" bw="12" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln590_1/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln590_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="12" slack="0"/>
<pin id="529" dir="0" index="1" bw="4" slack="0"/>
<pin id="530" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln590_1/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sub_ln590_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="0"/>
<pin id="535" dir="0" index="1" bw="12" slack="0"/>
<pin id="536" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln590_1/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sh_amt_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="12" slack="0"/>
<pin id="542" dir="0" index="2" bw="12" slack="0"/>
<pin id="543" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt_1/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="sext_ln590_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="12" slack="0"/>
<pin id="549" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln590_1/1 "/>
</bind>
</comp>

<comp id="551" class="1004" name="icmp_ln591_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="12" slack="0"/>
<pin id="553" dir="0" index="1" bw="12" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln591_1/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="trunc_ln592_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="54" slack="0"/>
<pin id="559" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln592_1/1 "/>
</bind>
</comp>

<comp id="561" class="1004" name="icmp_ln594_1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="12" slack="0"/>
<pin id="563" dir="0" index="1" bw="12" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln594_1/1 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_6_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="0"/>
<pin id="569" dir="0" index="1" bw="12" slack="0"/>
<pin id="570" dir="0" index="2" bw="4" slack="0"/>
<pin id="571" dir="0" index="3" bw="5" slack="0"/>
<pin id="572" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="577" class="1004" name="icmp_ln612_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="0"/>
<pin id="579" dir="0" index="1" bw="8" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln612_1/1 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln595_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="12" slack="0"/>
<pin id="585" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln595_1/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="ashr_ln595_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="54" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln595_1/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="trunc_ln595_2_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="54" slack="0"/>
<pin id="595" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln595_2/1 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_7_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="64" slack="0"/>
<pin id="600" dir="0" index="2" bw="7" slack="0"/>
<pin id="601" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="605" class="1004" name="select_ln597_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="16" slack="0"/>
<pin id="608" dir="0" index="2" bw="16" slack="0"/>
<pin id="609" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln597_1/1 "/>
</bind>
</comp>

<comp id="613" class="1004" name="sext_ln590_1cast_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="12" slack="0"/>
<pin id="615" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln590_1cast/1 "/>
</bind>
</comp>

<comp id="617" class="1004" name="shl_ln613_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="16" slack="0"/>
<pin id="619" dir="0" index="1" bw="16" slack="0"/>
<pin id="620" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln613_1/1 "/>
</bind>
</comp>

<comp id="623" class="1004" name="xor_ln580_1_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln580_1/1 "/>
</bind>
</comp>

<comp id="629" class="1004" name="and_ln591_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln591_1/1 "/>
</bind>
</comp>

<comp id="635" class="1004" name="or_ln591_1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln591_1/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="xor_ln591_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln591_1/1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="and_ln590_1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln590_1/1 "/>
</bind>
</comp>

<comp id="653" class="1004" name="and_ln594_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln594_1/1 "/>
</bind>
</comp>

<comp id="659" class="1004" name="or_ln590_1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590_1/1 "/>
</bind>
</comp>

<comp id="665" class="1004" name="xor_ln590_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln590_1/1 "/>
</bind>
</comp>

<comp id="671" class="1004" name="and_ln612_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln612_1/1 "/>
</bind>
</comp>

<comp id="677" class="1004" name="select_ln580_5_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="16" slack="0"/>
<pin id="680" dir="0" index="2" bw="16" slack="0"/>
<pin id="681" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580_5/1 "/>
</bind>
</comp>

<comp id="685" class="1004" name="or_ln580_2_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln580_2/1 "/>
</bind>
</comp>

<comp id="691" class="1004" name="select_ln580_6_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="16" slack="0"/>
<pin id="694" dir="0" index="2" bw="16" slack="0"/>
<pin id="695" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580_6/1 "/>
</bind>
</comp>

<comp id="699" class="1004" name="select_ln580_7_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="16" slack="0"/>
<pin id="702" dir="0" index="2" bw="16" slack="0"/>
<pin id="703" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580_7/1 "/>
</bind>
</comp>

<comp id="707" class="1004" name="select_ln580_8_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="16" slack="0"/>
<pin id="710" dir="0" index="2" bw="16" slack="0"/>
<pin id="711" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580_8/1 "/>
</bind>
</comp>

<comp id="715" class="1004" name="or_ln580_3_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln580_3/1 "/>
</bind>
</comp>

<comp id="721" class="1004" name="select_ln580_9_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="16" slack="0"/>
<pin id="724" dir="0" index="2" bw="16" slack="0"/>
<pin id="725" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580_9/1 "/>
</bind>
</comp>

<comp id="730" class="1004" name="store_ln461_store_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="3" slack="0"/>
<pin id="732" dir="0" index="1" bw="3" slack="0"/>
<pin id="733" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln461/1 "/>
</bind>
</comp>

<comp id="735" class="1005" name="i_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="3" slack="0"/>
<pin id="737" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="78" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="78" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="115" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="139"><net_src comp="115" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="153"><net_src comp="136" pin="1"/><net_sink comp="140" pin=5"/></net>

<net id="157"><net_src comp="140" pin="6"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="154" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="176"><net_src comp="44" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="154" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="183"><net_src comp="170" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="154" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="184" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="54" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="162" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="200" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="196" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="158" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="56" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="58" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="180" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="60" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="220" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="62" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="60" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="220" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="226" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="232" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="238" pin="2"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="220" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="60" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="206" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="244" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="64" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="66" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="244" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="68" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="70" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="286"><net_src comp="272" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="72" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="252" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="206" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="288" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="40" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="154" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="42" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="315"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="74" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="76" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="252" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="262" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="214" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="52" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="256" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="328" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="214" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="256" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="52" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="226" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="346" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="266" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="340" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="226" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="52" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="282" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="370" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="214" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="76" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="322" pin="2"/><net_sink comp="382" pin=2"/></net>

<net id="394"><net_src comp="214" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="376" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="358" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="298" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="310" pin="3"/><net_sink comp="396" pin=2"/></net>

<net id="409"><net_src comp="334" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="262" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="76" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="417"><net_src comp="390" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="382" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="396" pin="3"/><net_sink comp="412" pin=2"/></net>

<net id="424"><net_src comp="390" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="352" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="412" pin="3"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="404" pin="3"/><net_sink comp="426" pin=2"/></net>

<net id="434"><net_src comp="426" pin="3"/><net_sink comp="91" pin=1"/></net>

<net id="443"><net_src comp="34" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="38" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="36" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="446"><net_src comp="36" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="447"><net_src comp="36" pin="0"/><net_sink comp="435" pin=4"/></net>

<net id="448"><net_src comp="136" pin="1"/><net_sink comp="435" pin=5"/></net>

<net id="452"><net_src comp="435" pin="6"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="40" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="449" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="42" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="471"><net_src comp="44" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="449" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="46" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="474"><net_src comp="48" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="478"><net_src comp="465" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="449" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="50" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="52" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="479" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="483" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="54" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="491" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="506"><net_src comp="457" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="495" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="491" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="513"><net_src comp="453" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="56" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="58" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="475" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="515" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="60" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="515" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="62" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="60" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="515" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="521" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="527" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="533" pin="2"/><net_sink comp="539" pin=2"/></net>

<net id="550"><net_src comp="539" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="515" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="60" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="501" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="539" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="64" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="573"><net_src comp="66" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="539" pin="3"/><net_sink comp="567" pin=1"/></net>

<net id="575"><net_src comp="68" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="576"><net_src comp="70" pin="0"/><net_sink comp="567" pin=3"/></net>

<net id="581"><net_src comp="567" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="72" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="547" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="501" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="583" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="602"><net_src comp="40" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="449" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="42" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="610"><net_src comp="597" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="74" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="76" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="616"><net_src comp="547" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="557" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="613" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="509" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="52" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="551" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="623" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="509" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="551" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="635" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="52" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="521" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="641" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="647" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="561" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="635" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="521" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="659" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="52" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="577" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="665" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="682"><net_src comp="509" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="76" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="617" pin="2"/><net_sink comp="677" pin=2"/></net>

<net id="689"><net_src comp="509" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="671" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="696"><net_src comp="653" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="593" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="605" pin="3"/><net_sink comp="691" pin=2"/></net>

<net id="704"><net_src comp="629" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="557" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="76" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="712"><net_src comp="685" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="677" pin="3"/><net_sink comp="707" pin=1"/></net>

<net id="714"><net_src comp="691" pin="3"/><net_sink comp="707" pin=2"/></net>

<net id="719"><net_src comp="685" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="647" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="726"><net_src comp="715" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="707" pin="3"/><net_sink comp="721" pin=1"/></net>

<net id="728"><net_src comp="699" pin="3"/><net_sink comp="721" pin=2"/></net>

<net id="729"><net_src comp="721" pin="3"/><net_sink comp="104" pin=1"/></net>

<net id="734"><net_src comp="124" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="80" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="741"><net_src comp="735" pin="1"/><net_sink comp="730" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: xxr | {1 }
	Port: xxi | {1 }
 - Input state : 
	Port: TOP_Pipeline_VITIS_LOOP_461_1 : xxr | {}
	Port: TOP_Pipeline_VITIS_LOOP_461_1 : xxi | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln461 : 2
		add_ln461 : 2
		br_ln461 : 3
		i_cast : 2
		trunc_ln462 : 2
		LD : 3
		ireg : 4
		trunc_ln564 : 5
		p_Result_s : 5
		exp_tmp : 5
		zext_ln501 : 6
		trunc_ln574 : 5
		p_Result_4 : 6
		zext_ln578 : 7
		man_V_7 : 8
		man_V_8 : 9
		icmp_ln580 : 6
		F2 : 7
		icmp_ln590 : 8
		add_ln590 : 8
		sub_ln590 : 8
		sh_amt : 9
		sext_ln590 : 10
		icmp_ln591 : 8
		trunc_ln592 : 10
		icmp_ln594 : 10
		tmp : 10
		icmp_ln612 : 11
		zext_ln595 : 11
		ashr_ln595 : 12
		trunc_ln595 : 13
		tmp_4 : 5
		select_ln597 : 6
		sext_ln590cast : 11
		shl_ln613 : 12
		xor_ln580 : 7
		and_ln591 : 9
		or_ln591 : 9
		xor_ln591 : 9
		and_ln590 : 9
		and_ln594 : 9
		or_ln590 : 9
		xor_ln590 : 9
		and_ln612 : 9
		select_ln580 : 13
		or_ln580 : 9
		select_ln580_1 : 14
		select_ln580_2 : 11
		select_ln580_3 : 15
		or_ln580_1 : 9
		select_ln580_4 : 16
		xxr_addr : 3
		store_ln462 : 17
		LD_1 : 3
		ireg_1 : 4
		trunc_ln564_1 : 5
		p_Result_5 : 5
		exp_tmp_1 : 5
		zext_ln501_1 : 6
		trunc_ln574_1 : 5
		p_Result_6 : 6
		zext_ln578_1 : 7
		man_V_10 : 8
		man_V_11 : 9
		icmp_ln580_1 : 6
		F2_1 : 7
		icmp_ln590_1 : 8
		add_ln590_1 : 8
		sub_ln590_1 : 8
		sh_amt_1 : 9
		sext_ln590_1 : 10
		icmp_ln591_1 : 8
		trunc_ln592_1 : 10
		icmp_ln594_1 : 10
		tmp_6 : 10
		icmp_ln612_1 : 11
		zext_ln595_1 : 11
		ashr_ln595_1 : 12
		trunc_ln595_2 : 13
		tmp_7 : 5
		select_ln597_1 : 6
		sext_ln590_1cast : 11
		shl_ln613_1 : 12
		xor_ln580_1 : 7
		and_ln591_1 : 9
		or_ln591_1 : 9
		xor_ln591_1 : 9
		and_ln590_1 : 9
		and_ln594_1 : 9
		or_ln590_1 : 9
		xor_ln590_1 : 9
		and_ln612_1 : 9
		select_ln580_5 : 13
		or_ln580_2 : 9
		select_ln580_6 : 14
		select_ln580_7 : 11
		select_ln580_8 : 15
		or_ln580_3 : 9
		select_ln580_9 : 16
		xxi_addr : 3
		store_ln463 : 17
		store_ln461 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |      man_V_8_fu_206     |    0    |    52   |
|          |      sh_amt_fu_244      |    0    |    11   |
|          |   select_ln597_fu_310   |    0    |    16   |
|          |   select_ln580_fu_382   |    0    |    16   |
|          |  select_ln580_1_fu_396  |    0    |    16   |
|          |  select_ln580_2_fu_404  |    0    |    16   |
|          |  select_ln580_3_fu_412  |    0    |    16   |
|  select  |  select_ln580_4_fu_426  |    0    |    16   |
|          |     man_V_11_fu_501     |    0    |    52   |
|          |     sh_amt_1_fu_539     |    0    |    11   |
|          |  select_ln597_1_fu_605  |    0    |    16   |
|          |  select_ln580_5_fu_677  |    0    |    16   |
|          |  select_ln580_6_fu_691  |    0    |    16   |
|          |  select_ln580_7_fu_699  |    0    |    16   |
|          |  select_ln580_8_fu_707  |    0    |    16   |
|          |  select_ln580_9_fu_721  |    0    |    16   |
|----------|-------------------------|---------|---------|
|   ashr   |    ashr_ln595_fu_292    |    0    |   159   |
|          |   ashr_ln595_1_fu_587   |    0    |   159   |
|----------|-------------------------|---------|---------|
|          |      man_V_7_fu_200     |    0    |    60   |
|          |        F2_fu_220        |    0    |    19   |
|    sub   |     sub_ln590_fu_238    |    0    |    19   |
|          |     man_V_10_fu_495     |    0    |    60   |
|          |       F2_1_fu_515       |    0    |    19   |
|          |    sub_ln590_1_fu_533   |    0    |    19   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln461_fu_118    |    0    |    8    |
|          |    icmp_ln580_fu_214    |    0    |    28   |
|          |    icmp_ln590_fu_226    |    0    |    12   |
|          |    icmp_ln591_fu_256    |    0    |    12   |
|          |    icmp_ln594_fu_266    |    0    |    12   |
|   icmp   |    icmp_ln612_fu_282    |    0    |    11   |
|          |   icmp_ln580_1_fu_509   |    0    |    28   |
|          |   icmp_ln590_1_fu_521   |    0    |    12   |
|          |   icmp_ln591_1_fu_551   |    0    |    12   |
|          |   icmp_ln594_1_fu_561   |    0    |    12   |
|          |   icmp_ln612_1_fu_577   |    0    |    11   |
|----------|-------------------------|---------|---------|
|    shl   |     shl_ln613_fu_322    |    0    |    35   |
|          |    shl_ln613_1_fu_617   |    0    |    35   |
|----------|-------------------------|---------|---------|
|          |     add_ln461_fu_124    |    0    |    10   |
|    add   |     add_ln590_fu_232    |    0    |    19   |
|          |    add_ln590_1_fu_527   |    0    |    19   |
|----------|-------------------------|---------|---------|
|    mux   |        LD_fu_140        |    0    |    20   |
|          |       LD_1_fu_435       |    0    |    20   |
|----------|-------------------------|---------|---------|
|          |     and_ln591_fu_334    |    0    |    2    |
|          |     and_ln590_fu_352    |    0    |    2    |
|          |     and_ln594_fu_358    |    0    |    2    |
|    and   |     and_ln612_fu_376    |    0    |    2    |
|          |    and_ln591_1_fu_629   |    0    |    2    |
|          |    and_ln590_1_fu_647   |    0    |    2    |
|          |    and_ln594_1_fu_653   |    0    |    2    |
|          |    and_ln612_1_fu_671   |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |     or_ln591_fu_340     |    0    |    2    |
|          |     or_ln590_fu_364     |    0    |    2    |
|          |     or_ln580_fu_390     |    0    |    2    |
|    or    |    or_ln580_1_fu_420    |    0    |    2    |
|          |    or_ln591_1_fu_635    |    0    |    2    |
|          |    or_ln590_1_fu_659    |    0    |    2    |
|          |    or_ln580_2_fu_685    |    0    |    2    |
|          |    or_ln580_3_fu_715    |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |     xor_ln580_fu_328    |    0    |    2    |
|          |     xor_ln591_fu_346    |    0    |    2    |
|    xor   |     xor_ln590_fu_370    |    0    |    2    |
|          |    xor_ln580_1_fu_623   |    0    |    2    |
|          |    xor_ln591_1_fu_641   |    0    |    2    |
|          |    xor_ln590_1_fu_665   |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |      i_cast_fu_130      |    0    |    0    |
|          |    zext_ln501_fu_180    |    0    |    0    |
|          |    zext_ln578_fu_196    |    0    |    0    |
|   zext   |    zext_ln595_fu_288    |    0    |    0    |
|          |   zext_ln501_1_fu_475   |    0    |    0    |
|          |   zext_ln578_1_fu_491   |    0    |    0    |
|          |   zext_ln595_1_fu_583   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    trunc_ln462_fu_136   |    0    |    0    |
|          |    trunc_ln564_fu_158   |    0    |    0    |
|          |    trunc_ln574_fu_184   |    0    |    0    |
|          |    trunc_ln592_fu_262   |    0    |    0    |
|          |    trunc_ln595_fu_298   |    0    |    0    |
|   trunc  |  sext_ln590cast_fu_318  |    0    |    0    |
|          |   trunc_ln564_1_fu_453  |    0    |    0    |
|          |   trunc_ln574_1_fu_479  |    0    |    0    |
|          |   trunc_ln592_1_fu_557  |    0    |    0    |
|          |   trunc_ln595_2_fu_593  |    0    |    0    |
|          | sext_ln590_1cast_fu_613 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    p_Result_s_fu_162    |    0    |    0    |
| bitselect|       tmp_4_fu_302      |    0    |    0    |
|          |    p_Result_5_fu_457    |    0    |    0    |
|          |       tmp_7_fu_597      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      exp_tmp_fu_170     |    0    |    0    |
|partselect|        tmp_fu_272       |    0    |    0    |
|          |     exp_tmp_1_fu_465    |    0    |    0    |
|          |       tmp_6_fu_567      |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|    p_Result_4_fu_188    |    0    |    0    |
|          |    p_Result_6_fu_483    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |    sext_ln590_fu_252    |    0    |    0    |
|          |   sext_ln590_1_fu_547   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   1192  |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_735|    3   |
+---------+--------+
|  Total  |    3   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1192  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    3   |    -   |
+-----------+--------+--------+
|   Total   |    3   |  1192  |
+-----------+--------+--------+
