{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444540503304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444540503318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 11 00:15:02 2015 " "Processing started: Sun Oct 11 00:15:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444540503318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444540503318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IntegratorCLPD -c IntegratorCLPD " "Command: quartus_map --read_settings_files=on --write_settings_files=off IntegratorCLPD -c IntegratorCLPD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444540503318 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1444540504153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integratorclpd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integratorclpd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IntegratorCLPD-RTL " "Found design unit 1: IntegratorCLPD-RTL" {  } { { "IntegratorCLPD.vhd" "" { Text "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/IntegratorCLPD.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444540522471 ""} { "Info" "ISGN_ENTITY_NAME" "1 IntegratorCLPD " "Found entity 1: IntegratorCLPD" {  } { { "IntegratorCLPD.vhd" "" { Text "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/IntegratorCLPD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444540522471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444540522471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-RTL " "Found design unit 1: Counter-RTL" {  } { { "Counter.vhd" "" { Text "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/Counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444540522498 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444540522498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444540522498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister-RTL " "Found design unit 1: ShiftRegister-RTL" {  } { { "ShiftRegister.vhd" "" { Text "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/ShiftRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444540522518 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "ShiftRegister.vhd" "" { Text "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/ShiftRegister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444540522518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444540522518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arraymux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arraymux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArrayMux-RTL " "Found design unit 1: ArrayMux-RTL" {  } { { "ArrayMux.vhd" "" { Text "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/ArrayMux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444540522524 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArrayMux " "Found entity 1: ArrayMux" {  } { { "ArrayMux.vhd" "" { Text "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/ArrayMux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444540522524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444540522524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flagregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlagRegister-RTL " "Found design unit 1: FlagRegister-RTL" {  } { { "FlagRegister.vhd" "" { Text "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/FlagRegister.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444540522537 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlagRegister " "Found entity 1: FlagRegister" {  } { { "FlagRegister.vhd" "" { Text "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/FlagRegister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444540522537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444540522537 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IntegratorCLPD " "Elaborating entity \"IntegratorCLPD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1444540522864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:fvcCounter " "Elaborating entity \"Counter\" for hierarchy \"Counter:fvcCounter\"" {  } { { "IntegratorCLPD.vhd" "fvcCounter" { Text "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/IntegratorCLPD.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444540522998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:shiftCounter " "Elaborating entity \"Counter\" for hierarchy \"Counter:shiftCounter\"" {  } { { "IntegratorCLPD.vhd" "shiftCounter" { Text "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/IntegratorCLPD.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444540523039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister ShiftRegister:shiftReg " "Elaborating entity \"ShiftRegister\" for hierarchy \"ShiftRegister:shiftReg\"" {  } { { "IntegratorCLPD.vhd" "shiftReg" { Text "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/IntegratorCLPD.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444540523056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArrayMux ArrayMux:wordMux " "Elaborating entity \"ArrayMux\" for hierarchy \"ArrayMux:wordMux\"" {  } { { "IntegratorCLPD.vhd" "wordMux" { Text "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/IntegratorCLPD.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444540523080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlagRegister FlagRegister:flgs " "Elaborating entity \"FlagRegister\" for hierarchy \"FlagRegister:flgs\"" {  } { { "IntegratorCLPD.vhd" "flgs" { Text "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/IntegratorCLPD.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444540523098 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1444540525039 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1444540525039 ""} { "Info" "ICUT_CUT_TM_LCELLS" "179 " "Implemented 179 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1444540525039 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1444540525039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "627 " "Peak virtual memory: 627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444540526109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 00:15:26 2015 " "Processing ended: Sun Oct 11 00:15:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444540526109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444540526109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444540526109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444540526109 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1444540531704 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IntegratorCLPD 5M160ZT100C5 " "Selected device 5M160ZT100C5 for design \"IntegratorCLPD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1444540531805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1444540532028 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1444540532028 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1444540532285 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1444540532392 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100C5 " "Device 5M80ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1444540533186 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100I5 " "Device 5M80ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1444540533186 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100I5 " "Device 5M160ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1444540533186 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100C5 " "Device 5M240ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1444540533186 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100I5 " "Device 5M240ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1444540533186 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT100C5 " "Device 5M570ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1444540533186 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT100I5 " "Device 5M570ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1444540533186 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1444540533186 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IntegratorCLPD.sdc " "Synopsys Design Constraints File file not found: 'IntegratorCLPD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1444540534038 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1444540534113 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1444540534195 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1444540534195 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1444540534198 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1444540534198 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000           eq " "   1.000           eq" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1444540534198 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        fvcIn " "   1.000        fvcIn" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1444540534198 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        latch " "   1.000        latch" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1444540534198 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        pulse " "   1.000        pulse" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1444540534198 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1444540534198 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1444540534366 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1444540534367 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1444540534398 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "pulse Global clock in PIN 12 " "Automatically promoted signal \"pulse\" to use Global clock in PIN 12" {  } { { "IntegratorCLPD.vhd" "" { Text "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/IntegratorCLPD.vhd" 15 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1444540534439 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "latch Global clock in PIN 62 " "Automatically promoted some destinations of signal \"latch\" to use Global clock in PIN 62" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "rst " "Destination \"rst\" may be non-global or may not use global clock" {  } { { "IntegratorCLPD.vhd" "" { Text "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/IntegratorCLPD.vhd" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1444540534440 ""}  } { { "IntegratorCLPD.vhd" "" { Text "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/IntegratorCLPD.vhd" 16 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1444540534440 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "fvcIn Global clock in PIN 14 " "Automatically promoted signal \"fvcIn\" to use Global clock in PIN 14" {  } { { "IntegratorCLPD.vhd" "" { Text "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/IntegratorCLPD.vhd" 22 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1444540534440 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "eq Global clock " "Automatically promoted some destinations of signal \"eq\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "output " "Destination \"output\" may be non-global or may not use global clock" {  } { { "IntegratorCLPD.vhd" "" { Text "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/IntegratorCLPD.vhd" 18 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1444540534440 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "rst " "Destination \"rst\" may be non-global or may not use global clock" {  } { { "IntegratorCLPD.vhd" "" { Text "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/IntegratorCLPD.vhd" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1444540534440 ""}  } { { "IntegratorCLPD.vhd" "" { Text "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/IntegratorCLPD.vhd" 140 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1444540534440 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1444540534441 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1444540534489 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1444540534614 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1444540534764 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1444540534772 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1444540534772 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1444540534773 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1444540535120 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1444540535425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1444540536069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1444540536378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1444540536464 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1444540537054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1444540537072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1444540537120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1444540537345 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1444540537345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1444540537677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1444540537678 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1444540537678 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1444540537824 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1444540537868 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1444540538011 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/output_files/IntegratorCLPD.fit.smsg " "Generated suppressed messages file C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/output_files/IntegratorCLPD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1444540538329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "779 " "Peak virtual memory: 779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444540538393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 00:15:38 2015 " "Processing ended: Sun Oct 11 00:15:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444540538393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444540538393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444540538393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1444540538393 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444540542862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444540542873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 11 00:15:42 2015 " "Processing started: Sun Oct 11 00:15:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444540542873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1444540542873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IntegratorCLPD -c IntegratorCLPD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IntegratorCLPD -c IntegratorCLPD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1444540542874 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1444540543604 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1444540543622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "531 " "Peak virtual memory: 531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444540543974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 00:15:43 2015 " "Processing ended: Sun Oct 11 00:15:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444540543974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444540543974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444540543974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1444540543974 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444540548230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444540548241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 11 00:15:47 2015 " "Processing started: Sun Oct 11 00:15:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444540548241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444540548241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IntegratorCLPD -c IntegratorCLPD " "Command: quartus_sta IntegratorCLPD -c IntegratorCLPD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444540548241 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1444540548448 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1444540548684 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1444540548788 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1444540548788 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1444540548893 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1444540549277 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IntegratorCLPD.sdc " "Synopsys Design Constraints File file not found: 'IntegratorCLPD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1444540549394 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1444540549395 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pulse pulse " "create_clock -period 1.000 -name pulse pulse" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549398 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name latch latch " "create_clock -period 1.000 -name latch latch" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549398 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name eq eq " "create_clock -period 1.000 -name eq eq" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549398 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fvcIn fvcIn " "create_clock -period 1.000 -name fvcIn fvcIn" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549398 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549398 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1444540549404 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Quartus II" 0 0 1444540549433 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1444540549435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.749 " "Worst-case setup slack is -20.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.749            -284.617 pulse  " "  -20.749            -284.617 pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.397            -315.297 fvcIn  " "  -11.397            -315.297 fvcIn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.992            -171.276 latch  " "   -7.992            -171.276 latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.444             -54.433 eq  " "   -4.444             -54.433 eq " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1444540549443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.150 " "Worst-case hold slack is -0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150              -0.956 eq  " "   -0.150              -0.956 eq " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.120               0.000 latch  " "    3.120               0.000 latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.362               0.000 pulse  " "    3.362               0.000 pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.779               0.000 fvcIn  " "    3.779               0.000 fvcIn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1444540549451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -12.206 " "Worst-case recovery slack is -12.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.206            -373.960 fvcIn  " "  -12.206            -373.960 fvcIn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.771            -276.290 pulse  " "   -9.771            -276.290 pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1444540549457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.573 " "Worst-case removal slack is 3.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.573               0.000 pulse  " "    3.573               0.000 pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.483               0.000 fvcIn  " "    6.483               0.000 fvcIn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1444540549463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 fvcIn  " "   -2.289              -2.289 fvcIn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 latch  " "   -2.289              -2.289 latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 pulse  " "   -2.289              -2.289 pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 eq  " "    0.161               0.000 eq " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444540549469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1444540549469 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1444540549736 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1444540549810 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1444540549811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "532 " "Peak virtual memory: 532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444540549921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 00:15:49 2015 " "Processing ended: Sun Oct 11 00:15:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444540549921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444540549921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444540549921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444540549921 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444540553541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444540553551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 11 00:15:53 2015 " "Processing started: Sun Oct 11 00:15:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444540553551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444540553551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IntegratorCLPD -c IntegratorCLPD " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IntegratorCLPD -c IntegratorCLPD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444540553551 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "IntegratorCLPD.vho IntegratorCLPD_vhd.sdo C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/simulation/modelsim/ simulation " "Generated files \"IntegratorCLPD.vho\" and \"IntegratorCLPD_vhd.sdo\" in directory \"C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1444540554806 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/timing/stamp//IntegratorCLPD_5_board_slow.mod C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/timing/stamp//IntegratorCLPD_5_board_slow.data " "Generated files \"C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/timing/stamp//IntegratorCLPD_5_board_slow.mod\" and \"C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/timing/stamp//IntegratorCLPD_5_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444540554815 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/timing/stamp//IntegratorCLPD_board.mod C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/timing/stamp//IntegratorCLPD_board.data " "Generated files \"C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/timing/stamp//IntegratorCLPD_board.mod\" and \"C:/Users/Owner/Documents/APC/BackEnd/IntegratorCLPD/timing/stamp//IntegratorCLPD_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444540554818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444540554860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 00:15:54 2015 " "Processing ended: Sun Oct 11 00:15:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444540554860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444540554860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444540554860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444540554860 ""}
