Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date              : Thu Sep 11 14:17:18 2025
| Host              : Ashwija running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ./mac_low_power_timing.rpt
| Design            : mac_low_power
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.688        0.000                      0                   48        0.053        0.000                      0                   48        4.725        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.688        0.000                      0                   48        0.053        0.000                      0                   48        4.725        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 c_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 1.135ns (35.368%)  route 2.074ns (64.632%))
  Logic Levels:           7  (CARRY8=3 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.054ns = ( 12.054 - 10.000 ) 
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.681ns (routing 0.783ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.476ns (routing 0.712ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    B2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B2                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.519     0.519 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.519    clk_IBUF_inst/OUT
    B2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.343     0.862    clk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.890 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.681     2.570    clk_IBUF_BUFG
    SLICE_X48Y91         FDRE                                         r  c_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.666 f  c_reg1_reg[2]/Q
                         net (fo=16, routed)          0.619     3.285    c_reg1[2]
    SLICE_X48Y89         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.136     3.421 r  mult_result[2]_i_20/O
                         net (fo=1, routed)           0.403     3.824    mult_result[2]_i_20_n_0
    SLICE_X46Y88         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148     3.972 r  mult_result[2]_i_12/O
                         net (fo=1, routed)           0.008     3.980    mult_result[2]_i_12_n_0
    SLICE_X46Y88         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     4.175 r  mult_result_reg[2]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.203    mult_result_reg[2]_i_1_n_0
    SLICE_X46Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     4.276 r  mult_result_reg[15]_i_27/CO[2]
                         net (fo=2, routed)           0.326     4.602    mult_result_reg[15]_i_27_n_5
    SLICE_X48Y89         LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.205     4.807 f  mult_result[15]_i_15/O
                         net (fo=3, routed)           0.208     5.015    mult_result[15]_i_15_n_0
    SLICE_X48Y89         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     5.079 r  mult_result[15]_i_5/O
                         net (fo=1, routed)           0.452     5.531    mult_result[15]_i_5_n_0
    SLICE_X47Y88         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[4])
                                                      0.218     5.749 r  mult_result_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.030     5.779    mult_result0[15]
    SLICE_X47Y88         FDRE                                         r  mult_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    B2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    B2                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.252    10.252 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.252    clk_IBUF_inst/OUT
    B2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.252 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.302    10.554    clk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.578 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=33, routed)          1.476    12.054    clk_IBUF_BUFG
    SLICE_X47Y88         FDRE                                         r  mult_result_reg[15]/C
                         clock pessimism              0.422    12.476    
                         clock uncertainty           -0.035    12.440    
    SLICE_X47Y88         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    12.467    mult_result_reg[15]
  -------------------------------------------------------------------
                         required time                         12.467    
                         arrival time                          -5.779    
  -------------------------------------------------------------------
                         slack                                  6.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 add_result_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mac_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Net Delay (Source):      0.415ns (routing 0.000ns, distribution 0.415ns)
  Clock Net Delay (Destination): 0.469ns (routing 0.001ns, distribution 0.468ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    B2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B2                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    B2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.526     0.653    clk_IBUF
    SLICE_X48Y91         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     0.668 r  gated_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.226     0.894    gated_clk
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.911 r  gated_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=32, routed)          0.415     1.325    gated_clk_BUFG
    SLICE_X48Y88         FDRE                                         r  add_result_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.364 r  add_result_reg[15]/Q
                         net (fo=1, routed)           0.074     1.438    add_result[15]
    SLICE_X48Y89         FDRE                                         r  mac_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    B2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B2                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    B2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.749     1.061    clk_IBUF
    SLICE_X48Y91         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.022     1.083 r  gated_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.319     1.402    gated_clk
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.421 r  gated_clk_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=32, routed)          0.469     1.890    gated_clk_BUFG
    SLICE_X48Y89         FDRE                                         r  mac_out_reg[15]/C
                         clock pessimism             -0.550     1.340    
    SLICE_X48Y89         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.386    mac_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         10.000      8.501      BUFGCE_X0Y71  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X48Y87  add_result_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X48Y87  add_result_reg[0]/C



