INFO: [HLS 200-10] Running '/home/jingwei/Install/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jingwei' on host 'jingwei-Lenovo-Legion-5-15ARH05' (Linux_x86_64 version 6.5.0-27-generic) on Thu Apr 18 21:51:54 +08 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/jingwei/Documents/CG4002_Linux'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script '/home/jingwei/Documents/CG4002_Linux/mlp2/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: source /home/jingwei/Documents/CG4002_Linux/mlp2/solution1/csim.tcl
INFO: [HLS 200-1510] Running: open_project mlp2 
INFO: [HLS 200-10] Opening project '/home/jingwei/Documents/CG4002_Linux/mlp2'.
INFO: [HLS 200-1510] Running: set_top mlp 
INFO: [HLS 200-1510] Running: add_files Ultra96_files/mlp_2.cpp 
INFO: [HLS 200-10] Adding design file 'Ultra96_files/mlp_2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files weights_biases_2.h 
WARNING: [HLS 200-40] Cannot find design file 'weights_biases_2.h'
INFO: [HLS 200-1510] Running: add_files -tb Ultra96_files/hls_test2.cpp -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'Ultra96_files/hls_test2.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/jingwei/Documents/CG4002_Linux/mlp2/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/jingwei/Documents/CG4002_Linux/mlp2
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/jingwei/Documents/CG4002_Linux/mlp2 -rtl verilog 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./mlp2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mlp mlp 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../Ultra96_files/hls_test2.cpp in debug mode
   Compiling ../../../../Ultra96_files/mlp_2.cpp in debug mode
   Generating csim.exe
Execution time: 11.2017 seconds
HLS MLP Accuracy 99.804611
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 42
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 34.29 seconds. CPU system time: 2.52 seconds. Elapsed time: 37.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 35.34 seconds. Total CPU system time: 2.87 seconds. Total elapsed time: 38.25 seconds; peak allocated memory: 255.992 MB.
