--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml instruction_decoder.twx instruction_decoder.ncd -o
instruction_decoder.twr instruction_decoder.pcf

Design file:              instruction_decoder.ncd
Physical constraint file: instruction_decoder.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_CLK
-----------------+------------+------------+------------+------------+------------------+--------+
                 |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source           | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-----------------+------------+------------+------------+------------+------------------+--------+
i_ENABLE         |    3.694(R)|      SLOW  |    0.708(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_INSTRUCTION<13>|   -0.161(R)|      FAST  |    1.735(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_INSTRUCTION<14>|   -0.190(R)|      FAST  |    1.729(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_INSTRUCTION<15>|   -0.221(R)|      FAST  |    1.795(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_INSTRUCTION<16>|   -0.130(R)|      FAST  |    1.669(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_INSTRUCTION<17>|   -0.161(R)|      FAST  |    1.735(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_INSTRUCTION<18>|   -0.190(R)|      FAST  |    1.729(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_INSTRUCTION<19>|   -0.221(R)|      FAST  |    1.795(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_INSTRUCTION<20>|   -0.113(R)|      FAST  |    1.652(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_INSTRUCTION<21>|   -0.144(R)|      FAST  |    1.718(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_INSTRUCTION<23>|   -0.146(R)|      FAST  |    1.685(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_INSTRUCTION<24>|   -0.177(R)|      FAST  |    1.751(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_INSTRUCTION<25>|   -0.086(R)|      FAST  |    1.625(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_INSTRUCTION<26>|   -0.117(R)|      FAST  |    1.691(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_INSTRUCTION<27>|   -0.146(R)|      FAST  |    1.685(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_INSTRUCTION<28>|    6.463(R)|      SLOW  |    0.037(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_INSTRUCTION<29>|    8.854(R)|      SLOW  |   -1.695(R)|      FAST  |i_CLK_BUFGP       |   0.000|
i_INSTRUCTION<30>|    8.157(R)|      SLOW  |   -0.857(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
i_INSTRUCTION<31>|    8.270(R)|      SLOW  |   -1.036(R)|      SLOW  |i_CLK_BUFGP       |   0.000|
-----------------+------------+------------+------------+------------+------------------+--------+

Clock i_CLK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
o_ALU_OP_SEL<0>            |         7.922(R)|      SLOW  |         2.958(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ALU_OP_SEL<1>            |         7.860(R)|      SLOW  |         2.896(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ALU_OP_SEL<2>            |         7.858(R)|      SLOW  |         2.894(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_ALU_OP_SEL<3>            |         7.859(R)|      SLOW  |         2.895(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA_IMM<0>              |        12.413(R)|      SLOW  |         5.322(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA_IMM<1>              |        12.403(R)|      SLOW  |         5.280(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA_IMM<2>              |        12.070(R)|      SLOW  |         5.103(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA_IMM<3>              |        12.526(R)|      SLOW  |         5.328(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA_IMM<4>              |        12.367(R)|      SLOW  |         5.267(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA_IMM<5>              |        12.363(R)|      SLOW  |         5.253(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA_IMM<6>              |        12.366(R)|      SLOW  |         5.266(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_DATA_IMM<7>              |        12.850(R)|      SLOW  |         5.472(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_REGISTER_ADDRESS<0>      |        11.246(R)|      SLOW  |         4.575(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_REGISTER_ADDRESS<1>      |        11.156(R)|      SLOW  |         4.563(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_REGISTER_ADDRESS<2>      |        11.197(R)|      SLOW  |         4.526(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_REGISTER_ADDRESS<3>      |        10.947(R)|      SLOW  |         4.390(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_REGISTER_ADDRESS<4>      |        11.073(R)|      SLOW  |         4.459(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_REGISTER_GPR_A_B_data_sel|        11.353(R)|      SLOW  |         4.689(R)|      FAST  |i_CLK_BUFGP       |   0.000|
o_REGISTER_WRITE_ENABLE    |         8.041(R)|      SLOW  |         3.077(R)|      FAST  |i_CLK_BUFGP       |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+


Analysis completed Fri Apr 05 11:50:57 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



