{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1646945606080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1646945606080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 10 22:53:25 2022 " "Processing started: Thu Mar 10 22:53:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1646945606080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1646945606080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Question7 -c Question7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Question7 -c Question7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1646945606081 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1646945606494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "question7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file question7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Question7 " "Found entity 1: Question7" {  } { { "Question7.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise1/Question7/Question7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646945606545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1646945606545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4-1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4-1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4-1 " "Found entity 1: MUX4-1" {  } { { "MUX4-1.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise1/Question7/MUX4-1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646945606548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1646945606548 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Question7 " "Elaborating entity \"Question7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1646945606581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4-1 MUX4-1:inst7 " "Elaborating entity \"MUX4-1\" for hierarchy \"MUX4-1:inst7\"" {  } { { "Question7.bdf" "inst7" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise1/Question7/Question7.bdf" { { 320 848 1008 416 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1646945606584 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DQ0 DQ0~_emulated DQ0~1 " "Register \"DQ0\" is converted into an equivalent circuit using register \"DQ0~_emulated\" and latch \"DQ0~1\"" {  } { { "Question7.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise1/Question7/Question7.bdf" { { 200 856 936 264 "DQ0" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1646945606911 "|Question7|DQ0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DQ1 DQ1~_emulated DQ0~1 " "Register \"DQ1\" is converted into an equivalent circuit using register \"DQ1~_emulated\" and latch \"DQ0~1\"" {  } { { "Question7.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise1/Question7/Question7.bdf" { { 200 616 696 264 "DQ1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1646945606911 "|Question7|DQ1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DQ2 DQ2~_emulated DQ0~1 " "Register \"DQ2\" is converted into an equivalent circuit using register \"DQ2~_emulated\" and latch \"DQ0~1\"" {  } { { "Question7.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise1/Question7/Question7.bdf" { { 200 384 464 264 "DQ2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1646945606911 "|Question7|DQ2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DQ3 DQ3~_emulated DQ0~1 " "Register \"DQ3\" is converted into an equivalent circuit using register \"DQ3~_emulated\" and latch \"DQ0~1\"" {  } { { "Question7.bdf" "" { Schematic "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise1/Question7/Question7.bdf" { { 200 144 224 264 "DQ3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1646945606911 "|Question7|DQ3"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1646945606911 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1646945607099 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1646945607099 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1646945607139 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1646945607139 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1646945607139 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1646945607139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1646945607161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 10 22:53:27 2022 " "Processing ended: Thu Mar 10 22:53:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1646945607161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1646945607161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1646945607161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1646945607161 ""}
