# Compile of conversor.v was successful.
# Compile of conversor_tb.v failed with 10 errors.
# 2 compiles, 1 failed with 10 errors.
# Compile of conversor.v was successful.
# Compile of conversor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.conversor_tb
# vsim -gui work.conversor_tb 
# Start time: 21:03:46 on Oct 28,2025
# Loading work.conversor_tb
# Loading work.conversor
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'excesso_3'.
#    Time: 0 ps  Iteration: 0  Instance: /conversor_tb/CONV_TB File: D:/CI DIGITAL/SD122/aula_4_5/conversor_tb.v Line: 8
# Error loading design
# End time: 21:03:48 on Oct 28,2025, Elapsed time: 0:00:02
# Errors: 1, Warnings: 6
# Compile of conversor.v was successful.
# Compile of conversor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.conversor_tb
# vsim -gui work.conversor_tb 
# Start time: 21:04:50 on Oct 28,2025
# Loading work.conversor_tb
# Loading work.conversor
add wave -position insertpoint sim:/conversor_tb/*
run -all
# ** Note: $finish    : D:/CI DIGITAL/SD122/aula_4_5/conversor_tb.v(24)
#    Time: 100 ns  Iteration: 0  Instance: /conversor_tb
# 1
# Break in Module conversor_tb at D:/CI DIGITAL/SD122/aula_4_5/conversor_tb.v line 24
# Project file D:/CI DIGITAL/SD122/aula_4_5/aula_4_5.mpf is write protected, data cannot be saved.
# Unable to save project.
# End time: 21:23:59 on Oct 28,2025, Elapsed time: 0:19:09
# Errors: 0, Warnings: 1
