Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/shivamtyagi/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 777f8bcb076247ff95170835bbce1e87 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BSI_Memory_tb_behav xil_defaultlib.BSI_Memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bsi_mem_v1
Compiling module xil_defaultlib.BSI_Memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BSI_Memory_tb_behav
