
5-TetrisGame.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fb0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000dec  08003140  08003140  00013140  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08003f2c  08003f2c  00013f2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08003f34  08003f34  00013f34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08003f38  08003f38  00013f38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0001c318  20000000  08003f3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  0003c318  2**0
                  CONTENTS
  8 .bss          00000334  2001c318  2001c318  0003c318  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  2001c64c  2001c64c  0003c318  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0003c318  2**0
                  CONTENTS, READONLY
 11 .debug_info   000154aa  00000000  00000000  0003c348  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002cc9  00000000  00000000  000517f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000840b  00000000  00000000  000544bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c50  00000000  00000000  0005c8c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000010e8  00000000  00000000  0005d518  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00005f1e  00000000  00000000  0005e600  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000048b2  00000000  00000000  0006451e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00068dd0  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002770  00000000  00000000  00068e4c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2001c318 	.word	0x2001c318
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003128 	.word	0x08003128

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2001c31c 	.word	0x2001c31c
 80001cc:	08003128 	.word	0x08003128

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b97a 	b.w	800058c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	468c      	mov	ip, r1
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	9e08      	ldr	r6, [sp, #32]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d151      	bne.n	8000364 <__udivmoddi4+0xb4>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d96d      	bls.n	80003a2 <__udivmoddi4+0xf2>
 80002c6:	fab2 fe82 	clz	lr, r2
 80002ca:	f1be 0f00 	cmp.w	lr, #0
 80002ce:	d00b      	beq.n	80002e8 <__udivmoddi4+0x38>
 80002d0:	f1ce 0c20 	rsb	ip, lr, #32
 80002d4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002dc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002e0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002e4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002e8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002ec:	0c25      	lsrs	r5, r4, #16
 80002ee:	fbbc f8fa 	udiv	r8, ip, sl
 80002f2:	fa1f f987 	uxth.w	r9, r7
 80002f6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002fa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002fe:	fb08 f309 	mul.w	r3, r8, r9
 8000302:	42ab      	cmp	r3, r5
 8000304:	d90a      	bls.n	800031c <__udivmoddi4+0x6c>
 8000306:	19ed      	adds	r5, r5, r7
 8000308:	f108 32ff 	add.w	r2, r8, #4294967295
 800030c:	f080 8123 	bcs.w	8000556 <__udivmoddi4+0x2a6>
 8000310:	42ab      	cmp	r3, r5
 8000312:	f240 8120 	bls.w	8000556 <__udivmoddi4+0x2a6>
 8000316:	f1a8 0802 	sub.w	r8, r8, #2
 800031a:	443d      	add	r5, r7
 800031c:	1aed      	subs	r5, r5, r3
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb5 f0fa 	udiv	r0, r5, sl
 8000324:	fb0a 5510 	mls	r5, sl, r0, r5
 8000328:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800032c:	fb00 f909 	mul.w	r9, r0, r9
 8000330:	45a1      	cmp	r9, r4
 8000332:	d909      	bls.n	8000348 <__udivmoddi4+0x98>
 8000334:	19e4      	adds	r4, r4, r7
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	f080 810a 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800033e:	45a1      	cmp	r9, r4
 8000340:	f240 8107 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000344:	3802      	subs	r0, #2
 8000346:	443c      	add	r4, r7
 8000348:	eba4 0409 	sub.w	r4, r4, r9
 800034c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000350:	2100      	movs	r1, #0
 8000352:	2e00      	cmp	r6, #0
 8000354:	d061      	beq.n	800041a <__udivmoddi4+0x16a>
 8000356:	fa24 f40e 	lsr.w	r4, r4, lr
 800035a:	2300      	movs	r3, #0
 800035c:	6034      	str	r4, [r6, #0]
 800035e:	6073      	str	r3, [r6, #4]
 8000360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000364:	428b      	cmp	r3, r1
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0xc8>
 8000368:	2e00      	cmp	r6, #0
 800036a:	d054      	beq.n	8000416 <__udivmoddi4+0x166>
 800036c:	2100      	movs	r1, #0
 800036e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000372:	4608      	mov	r0, r1
 8000374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000378:	fab3 f183 	clz	r1, r3
 800037c:	2900      	cmp	r1, #0
 800037e:	f040 808e 	bne.w	800049e <__udivmoddi4+0x1ee>
 8000382:	42ab      	cmp	r3, r5
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xdc>
 8000386:	4282      	cmp	r2, r0
 8000388:	f200 80fa 	bhi.w	8000580 <__udivmoddi4+0x2d0>
 800038c:	1a84      	subs	r4, r0, r2
 800038e:	eb65 0503 	sbc.w	r5, r5, r3
 8000392:	2001      	movs	r0, #1
 8000394:	46ac      	mov	ip, r5
 8000396:	2e00      	cmp	r6, #0
 8000398:	d03f      	beq.n	800041a <__udivmoddi4+0x16a>
 800039a:	e886 1010 	stmia.w	r6, {r4, ip}
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	b912      	cbnz	r2, 80003aa <__udivmoddi4+0xfa>
 80003a4:	2701      	movs	r7, #1
 80003a6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003aa:	fab7 fe87 	clz	lr, r7
 80003ae:	f1be 0f00 	cmp.w	lr, #0
 80003b2:	d134      	bne.n	800041e <__udivmoddi4+0x16e>
 80003b4:	1beb      	subs	r3, r5, r7
 80003b6:	0c3a      	lsrs	r2, r7, #16
 80003b8:	fa1f fc87 	uxth.w	ip, r7
 80003bc:	2101      	movs	r1, #1
 80003be:	fbb3 f8f2 	udiv	r8, r3, r2
 80003c2:	0c25      	lsrs	r5, r4, #16
 80003c4:	fb02 3318 	mls	r3, r2, r8, r3
 80003c8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003cc:	fb0c f308 	mul.w	r3, ip, r8
 80003d0:	42ab      	cmp	r3, r5
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x134>
 80003d4:	19ed      	adds	r5, r5, r7
 80003d6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x132>
 80003dc:	42ab      	cmp	r3, r5
 80003de:	f200 80d1 	bhi.w	8000584 <__udivmoddi4+0x2d4>
 80003e2:	4680      	mov	r8, r0
 80003e4:	1aed      	subs	r5, r5, r3
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003ec:	fb02 5510 	mls	r5, r2, r0, r5
 80003f0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003f4:	fb0c fc00 	mul.w	ip, ip, r0
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x15c>
 80003fc:	19e4      	adds	r4, r4, r7
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x15a>
 8000404:	45a4      	cmp	ip, r4
 8000406:	f200 80b8 	bhi.w	800057a <__udivmoddi4+0x2ca>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 040c 	sub.w	r4, r4, ip
 8000410:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000414:	e79d      	b.n	8000352 <__udivmoddi4+0xa2>
 8000416:	4631      	mov	r1, r6
 8000418:	4630      	mov	r0, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	f1ce 0420 	rsb	r4, lr, #32
 8000422:	fa05 f30e 	lsl.w	r3, r5, lr
 8000426:	fa07 f70e 	lsl.w	r7, r7, lr
 800042a:	fa20 f804 	lsr.w	r8, r0, r4
 800042e:	0c3a      	lsrs	r2, r7, #16
 8000430:	fa25 f404 	lsr.w	r4, r5, r4
 8000434:	ea48 0803 	orr.w	r8, r8, r3
 8000438:	fbb4 f1f2 	udiv	r1, r4, r2
 800043c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000440:	fb02 4411 	mls	r4, r2, r1, r4
 8000444:	fa1f fc87 	uxth.w	ip, r7
 8000448:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800044c:	fb01 f30c 	mul.w	r3, r1, ip
 8000450:	42ab      	cmp	r3, r5
 8000452:	fa00 f40e 	lsl.w	r4, r0, lr
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x1bc>
 8000458:	19ed      	adds	r5, r5, r7
 800045a:	f101 30ff 	add.w	r0, r1, #4294967295
 800045e:	f080 808a 	bcs.w	8000576 <__udivmoddi4+0x2c6>
 8000462:	42ab      	cmp	r3, r5
 8000464:	f240 8087 	bls.w	8000576 <__udivmoddi4+0x2c6>
 8000468:	3902      	subs	r1, #2
 800046a:	443d      	add	r5, r7
 800046c:	1aeb      	subs	r3, r5, r3
 800046e:	fa1f f588 	uxth.w	r5, r8
 8000472:	fbb3 f0f2 	udiv	r0, r3, r2
 8000476:	fb02 3310 	mls	r3, r2, r0, r3
 800047a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800047e:	fb00 f30c 	mul.w	r3, r0, ip
 8000482:	42ab      	cmp	r3, r5
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x1e6>
 8000486:	19ed      	adds	r5, r5, r7
 8000488:	f100 38ff 	add.w	r8, r0, #4294967295
 800048c:	d26f      	bcs.n	800056e <__udivmoddi4+0x2be>
 800048e:	42ab      	cmp	r3, r5
 8000490:	d96d      	bls.n	800056e <__udivmoddi4+0x2be>
 8000492:	3802      	subs	r0, #2
 8000494:	443d      	add	r5, r7
 8000496:	1aeb      	subs	r3, r5, r3
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	e78f      	b.n	80003be <__udivmoddi4+0x10e>
 800049e:	f1c1 0720 	rsb	r7, r1, #32
 80004a2:	fa22 f807 	lsr.w	r8, r2, r7
 80004a6:	408b      	lsls	r3, r1
 80004a8:	fa05 f401 	lsl.w	r4, r5, r1
 80004ac:	ea48 0303 	orr.w	r3, r8, r3
 80004b0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004b4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004b8:	40fd      	lsrs	r5, r7
 80004ba:	ea4e 0e04 	orr.w	lr, lr, r4
 80004be:	fbb5 f9fc 	udiv	r9, r5, ip
 80004c2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004c6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ca:	fa1f f883 	uxth.w	r8, r3
 80004ce:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004d2:	fb09 f408 	mul.w	r4, r9, r8
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	fa02 f201 	lsl.w	r2, r2, r1
 80004dc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004e0:	d908      	bls.n	80004f4 <__udivmoddi4+0x244>
 80004e2:	18ed      	adds	r5, r5, r3
 80004e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e8:	d243      	bcs.n	8000572 <__udivmoddi4+0x2c2>
 80004ea:	42ac      	cmp	r4, r5
 80004ec:	d941      	bls.n	8000572 <__udivmoddi4+0x2c2>
 80004ee:	f1a9 0902 	sub.w	r9, r9, #2
 80004f2:	441d      	add	r5, r3
 80004f4:	1b2d      	subs	r5, r5, r4
 80004f6:	fa1f fe8e 	uxth.w	lr, lr
 80004fa:	fbb5 f0fc 	udiv	r0, r5, ip
 80004fe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000502:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000506:	fb00 f808 	mul.w	r8, r0, r8
 800050a:	45a0      	cmp	r8, r4
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x26e>
 800050e:	18e4      	adds	r4, r4, r3
 8000510:	f100 35ff 	add.w	r5, r0, #4294967295
 8000514:	d229      	bcs.n	800056a <__udivmoddi4+0x2ba>
 8000516:	45a0      	cmp	r8, r4
 8000518:	d927      	bls.n	800056a <__udivmoddi4+0x2ba>
 800051a:	3802      	subs	r0, #2
 800051c:	441c      	add	r4, r3
 800051e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000522:	eba4 0408 	sub.w	r4, r4, r8
 8000526:	fba0 8902 	umull	r8, r9, r0, r2
 800052a:	454c      	cmp	r4, r9
 800052c:	46c6      	mov	lr, r8
 800052e:	464d      	mov	r5, r9
 8000530:	d315      	bcc.n	800055e <__udivmoddi4+0x2ae>
 8000532:	d012      	beq.n	800055a <__udivmoddi4+0x2aa>
 8000534:	b156      	cbz	r6, 800054c <__udivmoddi4+0x29c>
 8000536:	ebba 030e 	subs.w	r3, sl, lr
 800053a:	eb64 0405 	sbc.w	r4, r4, r5
 800053e:	fa04 f707 	lsl.w	r7, r4, r7
 8000542:	40cb      	lsrs	r3, r1
 8000544:	431f      	orrs	r7, r3
 8000546:	40cc      	lsrs	r4, r1
 8000548:	6037      	str	r7, [r6, #0]
 800054a:	6074      	str	r4, [r6, #4]
 800054c:	2100      	movs	r1, #0
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	4618      	mov	r0, r3
 8000554:	e6f8      	b.n	8000348 <__udivmoddi4+0x98>
 8000556:	4690      	mov	r8, r2
 8000558:	e6e0      	b.n	800031c <__udivmoddi4+0x6c>
 800055a:	45c2      	cmp	sl, r8
 800055c:	d2ea      	bcs.n	8000534 <__udivmoddi4+0x284>
 800055e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000562:	eb69 0503 	sbc.w	r5, r9, r3
 8000566:	3801      	subs	r0, #1
 8000568:	e7e4      	b.n	8000534 <__udivmoddi4+0x284>
 800056a:	4628      	mov	r0, r5
 800056c:	e7d7      	b.n	800051e <__udivmoddi4+0x26e>
 800056e:	4640      	mov	r0, r8
 8000570:	e791      	b.n	8000496 <__udivmoddi4+0x1e6>
 8000572:	4681      	mov	r9, r0
 8000574:	e7be      	b.n	80004f4 <__udivmoddi4+0x244>
 8000576:	4601      	mov	r1, r0
 8000578:	e778      	b.n	800046c <__udivmoddi4+0x1bc>
 800057a:	3802      	subs	r0, #2
 800057c:	443c      	add	r4, r7
 800057e:	e745      	b.n	800040c <__udivmoddi4+0x15c>
 8000580:	4608      	mov	r0, r1
 8000582:	e708      	b.n	8000396 <__udivmoddi4+0xe6>
 8000584:	f1a8 0802 	sub.w	r8, r8, #2
 8000588:	443d      	add	r5, r7
 800058a:	e72b      	b.n	80003e4 <__udivmoddi4+0x134>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000590:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000592:	4a0e      	ldr	r2, [pc, #56]	; (80005cc <HAL_InitTick+0x3c>)
 8000594:	4b0e      	ldr	r3, [pc, #56]	; (80005d0 <HAL_InitTick+0x40>)
{
 8000596:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000598:	7818      	ldrb	r0, [r3, #0]
 800059a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800059e:	fbb3 f3f0 	udiv	r3, r3, r0
 80005a2:	6810      	ldr	r0, [r2, #0]
 80005a4:	fbb0 f0f3 	udiv	r0, r0, r3
 80005a8:	f000 f8aa 	bl	8000700 <HAL_SYSTICK_Config>
 80005ac:	4604      	mov	r4, r0
 80005ae:	b958      	cbnz	r0, 80005c8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005b0:	2d0f      	cmp	r5, #15
 80005b2:	d809      	bhi.n	80005c8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005b4:	4602      	mov	r2, r0
 80005b6:	4629      	mov	r1, r5
 80005b8:	f04f 30ff 	mov.w	r0, #4294967295
 80005bc:	f000 f85e 	bl	800067c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005c0:	4b04      	ldr	r3, [pc, #16]	; (80005d4 <HAL_InitTick+0x44>)
 80005c2:	4620      	mov	r0, r4
 80005c4:	601d      	str	r5, [r3, #0]
 80005c6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80005c8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80005ca:	bd38      	pop	{r3, r4, r5, pc}
 80005cc:	2000000c 	.word	0x2000000c
 80005d0:	20000000 	.word	0x20000000
 80005d4:	20000004 	.word	0x20000004

080005d8 <HAL_Init>:
{
 80005d8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005da:	4b0b      	ldr	r3, [pc, #44]	; (8000608 <HAL_Init+0x30>)
 80005dc:	681a      	ldr	r2, [r3, #0]
 80005de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80005e2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005e4:	681a      	ldr	r2, [r3, #0]
 80005e6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80005ea:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005ec:	681a      	ldr	r2, [r3, #0]
 80005ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80005f2:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005f4:	2003      	movs	r0, #3
 80005f6:	f000 f82f 	bl	8000658 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80005fa:	2000      	movs	r0, #0
 80005fc:	f7ff ffc8 	bl	8000590 <HAL_InitTick>
  HAL_MspInit();
 8000600:	f001 fb96 	bl	8001d30 <HAL_MspInit>
}
 8000604:	2000      	movs	r0, #0
 8000606:	bd08      	pop	{r3, pc}
 8000608:	40023c00 	.word	0x40023c00

0800060c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800060c:	4a03      	ldr	r2, [pc, #12]	; (800061c <HAL_IncTick+0x10>)
 800060e:	4b04      	ldr	r3, [pc, #16]	; (8000620 <HAL_IncTick+0x14>)
 8000610:	6811      	ldr	r1, [r2, #0]
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	440b      	add	r3, r1
 8000616:	6013      	str	r3, [r2, #0]
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop
 800061c:	2001c360 	.word	0x2001c360
 8000620:	20000000 	.word	0x20000000

08000624 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000624:	4b01      	ldr	r3, [pc, #4]	; (800062c <HAL_GetTick+0x8>)
 8000626:	6818      	ldr	r0, [r3, #0]
}
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	2001c360 	.word	0x2001c360

08000630 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000630:	b538      	push	{r3, r4, r5, lr}
 8000632:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000634:	f7ff fff6 	bl	8000624 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000638:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800063a:	bf1c      	itt	ne
 800063c:	4b05      	ldrne	r3, [pc, #20]	; (8000654 <HAL_Delay+0x24>)
 800063e:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000640:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000642:	bf18      	it	ne
 8000644:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000646:	f7ff ffed 	bl	8000624 <HAL_GetTick>
 800064a:	1b40      	subs	r0, r0, r5
 800064c:	4284      	cmp	r4, r0
 800064e:	d8fa      	bhi.n	8000646 <HAL_Delay+0x16>
  {
  }
}
 8000650:	bd38      	pop	{r3, r4, r5, pc}
 8000652:	bf00      	nop
 8000654:	20000000 	.word	0x20000000

08000658 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000658:	4a07      	ldr	r2, [pc, #28]	; (8000678 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800065a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800065c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000660:	041b      	lsls	r3, r3, #16
 8000662:	0c1b      	lsrs	r3, r3, #16
 8000664:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000668:	0200      	lsls	r0, r0, #8
 800066a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800066e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000672:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000674:	60d3      	str	r3, [r2, #12]
 8000676:	4770      	bx	lr
 8000678:	e000ed00 	.word	0xe000ed00

0800067c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800067c:	4b17      	ldr	r3, [pc, #92]	; (80006dc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800067e:	b530      	push	{r4, r5, lr}
 8000680:	68dc      	ldr	r4, [r3, #12]
 8000682:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000686:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800068a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800068c:	2b04      	cmp	r3, #4
 800068e:	bf28      	it	cs
 8000690:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000692:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000694:	f04f 0501 	mov.w	r5, #1
 8000698:	fa05 f303 	lsl.w	r3, r5, r3
 800069c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006a0:	bf8c      	ite	hi
 80006a2:	3c03      	subhi	r4, #3
 80006a4:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006a6:	4019      	ands	r1, r3
 80006a8:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006aa:	fa05 f404 	lsl.w	r4, r5, r4
 80006ae:	3c01      	subs	r4, #1
 80006b0:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 80006b2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006b4:	ea42 0201 	orr.w	r2, r2, r1
 80006b8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006bc:	bfad      	iteet	ge
 80006be:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006c2:	f000 000f 	andlt.w	r0, r0, #15
 80006c6:	4b06      	ldrlt	r3, [pc, #24]	; (80006e0 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006c8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006cc:	bfb5      	itete	lt
 80006ce:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006d0:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006d2:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006d4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80006d8:	bd30      	pop	{r4, r5, pc}
 80006da:	bf00      	nop
 80006dc:	e000ed00 	.word	0xe000ed00
 80006e0:	e000ed14 	.word	0xe000ed14

080006e4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80006e4:	2800      	cmp	r0, #0
 80006e6:	db08      	blt.n	80006fa <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006e8:	0942      	lsrs	r2, r0, #5
 80006ea:	2301      	movs	r3, #1
 80006ec:	f000 001f 	and.w	r0, r0, #31
 80006f0:	fa03 f000 	lsl.w	r0, r3, r0
 80006f4:	4b01      	ldr	r3, [pc, #4]	; (80006fc <HAL_NVIC_EnableIRQ+0x18>)
 80006f6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80006fa:	4770      	bx	lr
 80006fc:	e000e100 	.word	0xe000e100

08000700 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000700:	3801      	subs	r0, #1
 8000702:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000706:	d20a      	bcs.n	800071e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000708:	4b06      	ldr	r3, [pc, #24]	; (8000724 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800070a:	4a07      	ldr	r2, [pc, #28]	; (8000728 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800070c:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800070e:	21f0      	movs	r1, #240	; 0xf0
 8000710:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000714:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000716:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000718:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800071a:	601a      	str	r2, [r3, #0]
 800071c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800071e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	e000e010 	.word	0xe000e010
 8000728:	e000ed00 	.word	0xe000ed00

0800072c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800072c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000730:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000732:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000734:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80008e4 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000738:	4a68      	ldr	r2, [pc, #416]	; (80008dc <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800073a:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 80008e8 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800073e:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000740:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8000742:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000744:	9d01      	ldr	r5, [sp, #4]
    ioposition = 0x01U << position;
 8000746:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000748:	4025      	ands	r5, r4
    if(iocurrent == ioposition)
 800074a:	42ac      	cmp	r4, r5
 800074c:	f040 80b0 	bne.w	80008b0 <HAL_GPIO_Init+0x184>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000750:	684c      	ldr	r4, [r1, #4]
 8000752:	f024 0c10 	bic.w	ip, r4, #16
 8000756:	f10c 36ff 	add.w	r6, ip, #4294967295
 800075a:	2e01      	cmp	r6, #1
 800075c:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000760:	d812      	bhi.n	8000788 <HAL_GPIO_Init+0x5c>
        temp = GPIOx->OSPEEDR; 
 8000762:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000764:	2603      	movs	r6, #3
 8000766:	fa06 f60e 	lsl.w	r6, r6, lr
 800076a:	ea27 0706 	bic.w	r7, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 800076e:	68ce      	ldr	r6, [r1, #12]
 8000770:	fa06 f60e 	lsl.w	r6, r6, lr
 8000774:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 8000776:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8000778:	6847      	ldr	r7, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800077a:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800077e:	ea27 0705 	bic.w	r7, r7, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000782:	409e      	lsls	r6, r3
 8000784:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 8000786:	6046      	str	r6, [r0, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000788:	2603      	movs	r6, #3
      temp = GPIOx->PUPDR;
 800078a:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800078c:	fa06 f60e 	lsl.w	r6, r6, lr
 8000790:	43f6      	mvns	r6, r6
 8000792:	ea07 0a06 	and.w	sl, r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000796:	688f      	ldr	r7, [r1, #8]
 8000798:	fa07 f70e 	lsl.w	r7, r7, lr
 800079c:	ea47 070a 	orr.w	r7, r7, sl
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80007a0:	f1bc 0f02 	cmp.w	ip, #2
      GPIOx->PUPDR = temp;
 80007a4:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80007a6:	d116      	bne.n	80007d6 <HAL_GPIO_Init+0xaa>
        temp = GPIOx->AFR[position >> 3U];
 80007a8:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 80007ac:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80007b0:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80007b4:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80007b8:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80007bc:	f04f 0c0f 	mov.w	ip, #15
 80007c0:	fa0c fc0b 	lsl.w	ip, ip, fp
 80007c4:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80007c8:	690f      	ldr	r7, [r1, #16]
 80007ca:	fa07 f70b 	lsl.w	r7, r7, fp
 80007ce:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3U] = temp;
 80007d2:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 80007d6:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007d8:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007da:	f004 0703 	and.w	r7, r4, #3
 80007de:	fa07 fe0e 	lsl.w	lr, r7, lr
 80007e2:	ea4e 0606 	orr.w	r6, lr, r6
      GPIOx->MODER = temp;
 80007e6:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80007e8:	00e6      	lsls	r6, r4, #3
 80007ea:	d561      	bpl.n	80008b0 <HAL_GPIO_Init+0x184>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007ec:	f04f 0b00 	mov.w	fp, #0
 80007f0:	f8cd b00c 	str.w	fp, [sp, #12]
 80007f4:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007f8:	4e39      	ldr	r6, [pc, #228]	; (80008e0 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007fa:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80007fe:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000802:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000806:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 800080a:	9703      	str	r7, [sp, #12]
 800080c:	9f03      	ldr	r7, [sp, #12]
 800080e:	f023 0703 	bic.w	r7, r3, #3
 8000812:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000816:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800081a:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 800081e:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000822:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000826:	f04f 0e0f 	mov.w	lr, #15
 800082a:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800082e:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000830:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000834:	d043      	beq.n	80008be <HAL_GPIO_Init+0x192>
 8000836:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800083a:	42b0      	cmp	r0, r6
 800083c:	d041      	beq.n	80008c2 <HAL_GPIO_Init+0x196>
 800083e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000842:	42b0      	cmp	r0, r6
 8000844:	d03f      	beq.n	80008c6 <HAL_GPIO_Init+0x19a>
 8000846:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800084a:	42b0      	cmp	r0, r6
 800084c:	d03d      	beq.n	80008ca <HAL_GPIO_Init+0x19e>
 800084e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000852:	42b0      	cmp	r0, r6
 8000854:	d03b      	beq.n	80008ce <HAL_GPIO_Init+0x1a2>
 8000856:	4548      	cmp	r0, r9
 8000858:	d03b      	beq.n	80008d2 <HAL_GPIO_Init+0x1a6>
 800085a:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800085e:	42b0      	cmp	r0, r6
 8000860:	d039      	beq.n	80008d6 <HAL_GPIO_Init+0x1aa>
 8000862:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000866:	42b0      	cmp	r0, r6
 8000868:	bf14      	ite	ne
 800086a:	2608      	movne	r6, #8
 800086c:	2607      	moveq	r6, #7
 800086e:	fa06 f60c 	lsl.w	r6, r6, ip
 8000872:	ea46 060e 	orr.w	r6, r6, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000876:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 8000878:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 800087a:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800087c:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000880:	bf0c      	ite	eq
 8000882:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000884:	432e      	orrne	r6, r5
        }
        EXTI->IMR = temp;
 8000886:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 8000888:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800088a:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 800088e:	bf0c      	ite	eq
 8000890:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000892:	432e      	orrne	r6, r5
        }
        EXTI->EMR = temp;
 8000894:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000896:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000898:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 800089c:	bf0c      	ite	eq
 800089e:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 80008a0:	432e      	orrne	r6, r5
        }
        EXTI->RTSR = temp;
 80008a2:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 80008a4:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80008a6:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80008a8:	bf54      	ite	pl
 80008aa:	403e      	andpl	r6, r7
        {
          temp |= iocurrent;
 80008ac:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR = temp;
 80008ae:	60d6      	str	r6, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80008b0:	3301      	adds	r3, #1
 80008b2:	2b10      	cmp	r3, #16
 80008b4:	f47f af45 	bne.w	8000742 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80008b8:	b005      	add	sp, #20
 80008ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80008be:	465e      	mov	r6, fp
 80008c0:	e7d5      	b.n	800086e <HAL_GPIO_Init+0x142>
 80008c2:	2601      	movs	r6, #1
 80008c4:	e7d3      	b.n	800086e <HAL_GPIO_Init+0x142>
 80008c6:	2602      	movs	r6, #2
 80008c8:	e7d1      	b.n	800086e <HAL_GPIO_Init+0x142>
 80008ca:	2603      	movs	r6, #3
 80008cc:	e7cf      	b.n	800086e <HAL_GPIO_Init+0x142>
 80008ce:	2604      	movs	r6, #4
 80008d0:	e7cd      	b.n	800086e <HAL_GPIO_Init+0x142>
 80008d2:	2605      	movs	r6, #5
 80008d4:	e7cb      	b.n	800086e <HAL_GPIO_Init+0x142>
 80008d6:	2606      	movs	r6, #6
 80008d8:	e7c9      	b.n	800086e <HAL_GPIO_Init+0x142>
 80008da:	bf00      	nop
 80008dc:	40013c00 	.word	0x40013c00
 80008e0:	40020000 	.word	0x40020000
 80008e4:	40023800 	.word	0x40023800
 80008e8:	40021400 	.word	0x40021400

080008ec <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80008ec:	6903      	ldr	r3, [r0, #16]
 80008ee:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80008f0:	bf14      	ite	ne
 80008f2:	2001      	movne	r0, #1
 80008f4:	2000      	moveq	r0, #0
 80008f6:	4770      	bx	lr

080008f8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80008f8:	b10a      	cbz	r2, 80008fe <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80008fa:	6181      	str	r1, [r0, #24]
 80008fc:	4770      	bx	lr
 80008fe:	0409      	lsls	r1, r1, #16
 8000900:	e7fb      	b.n	80008fa <HAL_GPIO_WritePin+0x2>
	...

08000904 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000904:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000908:	4604      	mov	r4, r0
 800090a:	b908      	cbnz	r0, 8000910 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 800090c:	2001      	movs	r0, #1
 800090e:	e03f      	b.n	8000990 <HAL_RCC_OscConfig+0x8c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000910:	6803      	ldr	r3, [r0, #0]
 8000912:	07dd      	lsls	r5, r3, #31
 8000914:	d410      	bmi.n	8000938 <HAL_RCC_OscConfig+0x34>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000916:	6823      	ldr	r3, [r4, #0]
 8000918:	0798      	lsls	r0, r3, #30
 800091a:	d45a      	bmi.n	80009d2 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800091c:	6823      	ldr	r3, [r4, #0]
 800091e:	071a      	lsls	r2, r3, #28
 8000920:	f100 809c 	bmi.w	8000a5c <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000924:	6823      	ldr	r3, [r4, #0]
 8000926:	075b      	lsls	r3, r3, #29
 8000928:	f100 80ba 	bmi.w	8000aa0 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800092c:	69a0      	ldr	r0, [r4, #24]
 800092e:	2800      	cmp	r0, #0
 8000930:	f040 811b 	bne.w	8000b6a <HAL_RCC_OscConfig+0x266>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8000934:	2000      	movs	r0, #0
 8000936:	e02b      	b.n	8000990 <HAL_RCC_OscConfig+0x8c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000938:	4ba4      	ldr	r3, [pc, #656]	; (8000bcc <HAL_RCC_OscConfig+0x2c8>)
 800093a:	689a      	ldr	r2, [r3, #8]
 800093c:	f002 020c 	and.w	r2, r2, #12
 8000940:	2a04      	cmp	r2, #4
 8000942:	d007      	beq.n	8000954 <HAL_RCC_OscConfig+0x50>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000944:	689a      	ldr	r2, [r3, #8]
 8000946:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800094a:	2a08      	cmp	r2, #8
 800094c:	d10a      	bne.n	8000964 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	0259      	lsls	r1, r3, #9
 8000952:	d507      	bpl.n	8000964 <HAL_RCC_OscConfig+0x60>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000954:	4b9d      	ldr	r3, [pc, #628]	; (8000bcc <HAL_RCC_OscConfig+0x2c8>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	039a      	lsls	r2, r3, #14
 800095a:	d5dc      	bpl.n	8000916 <HAL_RCC_OscConfig+0x12>
 800095c:	6863      	ldr	r3, [r4, #4]
 800095e:	2b00      	cmp	r3, #0
 8000960:	d1d9      	bne.n	8000916 <HAL_RCC_OscConfig+0x12>
 8000962:	e7d3      	b.n	800090c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000964:	6863      	ldr	r3, [r4, #4]
 8000966:	4d99      	ldr	r5, [pc, #612]	; (8000bcc <HAL_RCC_OscConfig+0x2c8>)
 8000968:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800096c:	d113      	bne.n	8000996 <HAL_RCC_OscConfig+0x92>
 800096e:	682b      	ldr	r3, [r5, #0]
 8000970:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000974:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000976:	f7ff fe55 	bl	8000624 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800097a:	4d94      	ldr	r5, [pc, #592]	; (8000bcc <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 800097c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800097e:	682b      	ldr	r3, [r5, #0]
 8000980:	039b      	lsls	r3, r3, #14
 8000982:	d4c8      	bmi.n	8000916 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000984:	f7ff fe4e 	bl	8000624 <HAL_GetTick>
 8000988:	1b80      	subs	r0, r0, r6
 800098a:	2864      	cmp	r0, #100	; 0x64
 800098c:	d9f7      	bls.n	800097e <HAL_RCC_OscConfig+0x7a>
            return HAL_TIMEOUT;
 800098e:	2003      	movs	r0, #3
}
 8000990:	b002      	add	sp, #8
 8000992:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000996:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800099a:	d104      	bne.n	80009a6 <HAL_RCC_OscConfig+0xa2>
 800099c:	682b      	ldr	r3, [r5, #0]
 800099e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80009a2:	602b      	str	r3, [r5, #0]
 80009a4:	e7e3      	b.n	800096e <HAL_RCC_OscConfig+0x6a>
 80009a6:	682a      	ldr	r2, [r5, #0]
 80009a8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80009ac:	602a      	str	r2, [r5, #0]
 80009ae:	682a      	ldr	r2, [r5, #0]
 80009b0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80009b4:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d1dd      	bne.n	8000976 <HAL_RCC_OscConfig+0x72>
        tickstart = HAL_GetTick();
 80009ba:	f7ff fe33 	bl	8000624 <HAL_GetTick>
 80009be:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009c0:	682b      	ldr	r3, [r5, #0]
 80009c2:	039f      	lsls	r7, r3, #14
 80009c4:	d5a7      	bpl.n	8000916 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009c6:	f7ff fe2d 	bl	8000624 <HAL_GetTick>
 80009ca:	1b80      	subs	r0, r0, r6
 80009cc:	2864      	cmp	r0, #100	; 0x64
 80009ce:	d9f7      	bls.n	80009c0 <HAL_RCC_OscConfig+0xbc>
 80009d0:	e7dd      	b.n	800098e <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80009d2:	4b7e      	ldr	r3, [pc, #504]	; (8000bcc <HAL_RCC_OscConfig+0x2c8>)
 80009d4:	689a      	ldr	r2, [r3, #8]
 80009d6:	f012 0f0c 	tst.w	r2, #12
 80009da:	d007      	beq.n	80009ec <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80009dc:	689a      	ldr	r2, [r3, #8]
 80009de:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80009e2:	2a08      	cmp	r2, #8
 80009e4:	d111      	bne.n	8000a0a <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80009e6:	685b      	ldr	r3, [r3, #4]
 80009e8:	025e      	lsls	r6, r3, #9
 80009ea:	d40e      	bmi.n	8000a0a <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009ec:	4b77      	ldr	r3, [pc, #476]	; (8000bcc <HAL_RCC_OscConfig+0x2c8>)
 80009ee:	681a      	ldr	r2, [r3, #0]
 80009f0:	0795      	lsls	r5, r2, #30
 80009f2:	d502      	bpl.n	80009fa <HAL_RCC_OscConfig+0xf6>
 80009f4:	68e2      	ldr	r2, [r4, #12]
 80009f6:	2a01      	cmp	r2, #1
 80009f8:	d188      	bne.n	800090c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009fa:	681a      	ldr	r2, [r3, #0]
 80009fc:	6921      	ldr	r1, [r4, #16]
 80009fe:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000a02:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000a06:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a08:	e788      	b.n	800091c <HAL_RCC_OscConfig+0x18>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000a0a:	68e2      	ldr	r2, [r4, #12]
 8000a0c:	4b70      	ldr	r3, [pc, #448]	; (8000bd0 <HAL_RCC_OscConfig+0x2cc>)
 8000a0e:	b1b2      	cbz	r2, 8000a3e <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8000a10:	2201      	movs	r2, #1
 8000a12:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000a14:	f7ff fe06 	bl	8000624 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a18:	4d6c      	ldr	r5, [pc, #432]	; (8000bcc <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 8000a1a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a1c:	682b      	ldr	r3, [r5, #0]
 8000a1e:	0798      	lsls	r0, r3, #30
 8000a20:	d507      	bpl.n	8000a32 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a22:	682b      	ldr	r3, [r5, #0]
 8000a24:	6922      	ldr	r2, [r4, #16]
 8000a26:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000a2a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000a2e:	602b      	str	r3, [r5, #0]
 8000a30:	e774      	b.n	800091c <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a32:	f7ff fdf7 	bl	8000624 <HAL_GetTick>
 8000a36:	1b80      	subs	r0, r0, r6
 8000a38:	2802      	cmp	r0, #2
 8000a3a:	d9ef      	bls.n	8000a1c <HAL_RCC_OscConfig+0x118>
 8000a3c:	e7a7      	b.n	800098e <HAL_RCC_OscConfig+0x8a>
        __HAL_RCC_HSI_DISABLE();
 8000a3e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000a40:	f7ff fdf0 	bl	8000624 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a44:	4d61      	ldr	r5, [pc, #388]	; (8000bcc <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 8000a46:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a48:	682b      	ldr	r3, [r5, #0]
 8000a4a:	0799      	lsls	r1, r3, #30
 8000a4c:	f57f af66 	bpl.w	800091c <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a50:	f7ff fde8 	bl	8000624 <HAL_GetTick>
 8000a54:	1b80      	subs	r0, r0, r6
 8000a56:	2802      	cmp	r0, #2
 8000a58:	d9f6      	bls.n	8000a48 <HAL_RCC_OscConfig+0x144>
 8000a5a:	e798      	b.n	800098e <HAL_RCC_OscConfig+0x8a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000a5c:	6962      	ldr	r2, [r4, #20]
 8000a5e:	4b5d      	ldr	r3, [pc, #372]	; (8000bd4 <HAL_RCC_OscConfig+0x2d0>)
 8000a60:	b17a      	cbz	r2, 8000a82 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8000a62:	2201      	movs	r2, #1
 8000a64:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a66:	f7ff fddd 	bl	8000624 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a6a:	4d58      	ldr	r5, [pc, #352]	; (8000bcc <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8000a6c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a6e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a70:	079f      	lsls	r7, r3, #30
 8000a72:	f53f af57 	bmi.w	8000924 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a76:	f7ff fdd5 	bl	8000624 <HAL_GetTick>
 8000a7a:	1b80      	subs	r0, r0, r6
 8000a7c:	2802      	cmp	r0, #2
 8000a7e:	d9f6      	bls.n	8000a6e <HAL_RCC_OscConfig+0x16a>
 8000a80:	e785      	b.n	800098e <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_LSI_DISABLE();
 8000a82:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a84:	f7ff fdce 	bl	8000624 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a88:	4d50      	ldr	r5, [pc, #320]	; (8000bcc <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8000a8a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a8c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a8e:	0798      	lsls	r0, r3, #30
 8000a90:	f57f af48 	bpl.w	8000924 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a94:	f7ff fdc6 	bl	8000624 <HAL_GetTick>
 8000a98:	1b80      	subs	r0, r0, r6
 8000a9a:	2802      	cmp	r0, #2
 8000a9c:	d9f6      	bls.n	8000a8c <HAL_RCC_OscConfig+0x188>
 8000a9e:	e776      	b.n	800098e <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000aa0:	4b4a      	ldr	r3, [pc, #296]	; (8000bcc <HAL_RCC_OscConfig+0x2c8>)
 8000aa2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000aa4:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000aa8:	d128      	bne.n	8000afc <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000aaa:	9201      	str	r2, [sp, #4]
 8000aac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000aae:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000ab2:	641a      	str	r2, [r3, #64]	; 0x40
 8000ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ab6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aba:	9301      	str	r3, [sp, #4]
 8000abc:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000abe:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ac0:	4d45      	ldr	r5, [pc, #276]	; (8000bd8 <HAL_RCC_OscConfig+0x2d4>)
 8000ac2:	682b      	ldr	r3, [r5, #0]
 8000ac4:	05d9      	lsls	r1, r3, #23
 8000ac6:	d51b      	bpl.n	8000b00 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ac8:	68a3      	ldr	r3, [r4, #8]
 8000aca:	4d40      	ldr	r5, [pc, #256]	; (8000bcc <HAL_RCC_OscConfig+0x2c8>)
 8000acc:	2b01      	cmp	r3, #1
 8000ace:	d127      	bne.n	8000b20 <HAL_RCC_OscConfig+0x21c>
 8000ad0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ad2:	f043 0301 	orr.w	r3, r3, #1
 8000ad6:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000ad8:	f7ff fda4 	bl	8000624 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000adc:	4d3b      	ldr	r5, [pc, #236]	; (8000bcc <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8000ade:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ae0:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ae4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ae6:	079b      	lsls	r3, r3, #30
 8000ae8:	d539      	bpl.n	8000b5e <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8000aea:	2e00      	cmp	r6, #0
 8000aec:	f43f af1e 	beq.w	800092c <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000af0:	4a36      	ldr	r2, [pc, #216]	; (8000bcc <HAL_RCC_OscConfig+0x2c8>)
 8000af2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000af4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000af8:	6413      	str	r3, [r2, #64]	; 0x40
 8000afa:	e717      	b.n	800092c <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8000afc:	2600      	movs	r6, #0
 8000afe:	e7df      	b.n	8000ac0 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000b00:	682b      	ldr	r3, [r5, #0]
 8000b02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b06:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000b08:	f7ff fd8c 	bl	8000624 <HAL_GetTick>
 8000b0c:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b0e:	682b      	ldr	r3, [r5, #0]
 8000b10:	05da      	lsls	r2, r3, #23
 8000b12:	d4d9      	bmi.n	8000ac8 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000b14:	f7ff fd86 	bl	8000624 <HAL_GetTick>
 8000b18:	1bc0      	subs	r0, r0, r7
 8000b1a:	2802      	cmp	r0, #2
 8000b1c:	d9f7      	bls.n	8000b0e <HAL_RCC_OscConfig+0x20a>
 8000b1e:	e736      	b.n	800098e <HAL_RCC_OscConfig+0x8a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b20:	2b05      	cmp	r3, #5
 8000b22:	d104      	bne.n	8000b2e <HAL_RCC_OscConfig+0x22a>
 8000b24:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000b26:	f043 0304 	orr.w	r3, r3, #4
 8000b2a:	672b      	str	r3, [r5, #112]	; 0x70
 8000b2c:	e7d0      	b.n	8000ad0 <HAL_RCC_OscConfig+0x1cc>
 8000b2e:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000b30:	f022 0201 	bic.w	r2, r2, #1
 8000b34:	672a      	str	r2, [r5, #112]	; 0x70
 8000b36:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000b38:	f022 0204 	bic.w	r2, r2, #4
 8000b3c:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d1ca      	bne.n	8000ad8 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8000b42:	f7ff fd6f 	bl	8000624 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b46:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000b4a:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b4c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000b4e:	0798      	lsls	r0, r3, #30
 8000b50:	d5cb      	bpl.n	8000aea <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b52:	f7ff fd67 	bl	8000624 <HAL_GetTick>
 8000b56:	1bc0      	subs	r0, r0, r7
 8000b58:	4540      	cmp	r0, r8
 8000b5a:	d9f7      	bls.n	8000b4c <HAL_RCC_OscConfig+0x248>
 8000b5c:	e717      	b.n	800098e <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b5e:	f7ff fd61 	bl	8000624 <HAL_GetTick>
 8000b62:	1bc0      	subs	r0, r0, r7
 8000b64:	4540      	cmp	r0, r8
 8000b66:	d9bd      	bls.n	8000ae4 <HAL_RCC_OscConfig+0x1e0>
 8000b68:	e711      	b.n	800098e <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000b6a:	4d18      	ldr	r5, [pc, #96]	; (8000bcc <HAL_RCC_OscConfig+0x2c8>)
 8000b6c:	68ab      	ldr	r3, [r5, #8]
 8000b6e:	f003 030c 	and.w	r3, r3, #12
 8000b72:	2b08      	cmp	r3, #8
 8000b74:	d047      	beq.n	8000c06 <HAL_RCC_OscConfig+0x302>
 8000b76:	4e19      	ldr	r6, [pc, #100]	; (8000bdc <HAL_RCC_OscConfig+0x2d8>)
 8000b78:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b7a:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8000b7c:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b7e:	d135      	bne.n	8000bec <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000b80:	f7ff fd50 	bl	8000624 <HAL_GetTick>
 8000b84:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000b86:	682b      	ldr	r3, [r5, #0]
 8000b88:	0199      	lsls	r1, r3, #6
 8000b8a:	d429      	bmi.n	8000be0 <HAL_RCC_OscConfig+0x2dc>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000b8c:	6a22      	ldr	r2, [r4, #32]
 8000b8e:	69e3      	ldr	r3, [r4, #28]
 8000b90:	4313      	orrs	r3, r2
 8000b92:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000b94:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000b98:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000b9a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000b9e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000ba0:	4c0a      	ldr	r4, [pc, #40]	; (8000bcc <HAL_RCC_OscConfig+0x2c8>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000ba2:	0852      	lsrs	r2, r2, #1
 8000ba4:	3a01      	subs	r2, #1
 8000ba6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000baa:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000bac:	2301      	movs	r3, #1
 8000bae:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000bb0:	f7ff fd38 	bl	8000624 <HAL_GetTick>
 8000bb4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000bb6:	6823      	ldr	r3, [r4, #0]
 8000bb8:	019a      	lsls	r2, r3, #6
 8000bba:	f53f aebb 	bmi.w	8000934 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000bbe:	f7ff fd31 	bl	8000624 <HAL_GetTick>
 8000bc2:	1b40      	subs	r0, r0, r5
 8000bc4:	2802      	cmp	r0, #2
 8000bc6:	d9f6      	bls.n	8000bb6 <HAL_RCC_OscConfig+0x2b2>
 8000bc8:	e6e1      	b.n	800098e <HAL_RCC_OscConfig+0x8a>
 8000bca:	bf00      	nop
 8000bcc:	40023800 	.word	0x40023800
 8000bd0:	42470000 	.word	0x42470000
 8000bd4:	42470e80 	.word	0x42470e80
 8000bd8:	40007000 	.word	0x40007000
 8000bdc:	42470060 	.word	0x42470060
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000be0:	f7ff fd20 	bl	8000624 <HAL_GetTick>
 8000be4:	1bc0      	subs	r0, r0, r7
 8000be6:	2802      	cmp	r0, #2
 8000be8:	d9cd      	bls.n	8000b86 <HAL_RCC_OscConfig+0x282>
 8000bea:	e6d0      	b.n	800098e <HAL_RCC_OscConfig+0x8a>
        tickstart = HAL_GetTick();
 8000bec:	f7ff fd1a 	bl	8000624 <HAL_GetTick>
 8000bf0:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000bf2:	682b      	ldr	r3, [r5, #0]
 8000bf4:	019b      	lsls	r3, r3, #6
 8000bf6:	f57f ae9d 	bpl.w	8000934 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000bfa:	f7ff fd13 	bl	8000624 <HAL_GetTick>
 8000bfe:	1b00      	subs	r0, r0, r4
 8000c00:	2802      	cmp	r0, #2
 8000c02:	d9f6      	bls.n	8000bf2 <HAL_RCC_OscConfig+0x2ee>
 8000c04:	e6c3      	b.n	800098e <HAL_RCC_OscConfig+0x8a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000c06:	2801      	cmp	r0, #1
 8000c08:	f43f aec2 	beq.w	8000990 <HAL_RCC_OscConfig+0x8c>
        pll_config = RCC->PLLCFGR;
 8000c0c:	6868      	ldr	r0, [r5, #4]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c0e:	69e3      	ldr	r3, [r4, #28]
 8000c10:	f400 0280 	and.w	r2, r0, #4194304	; 0x400000
 8000c14:	429a      	cmp	r2, r3
 8000c16:	f47f ae79 	bne.w	800090c <HAL_RCC_OscConfig+0x8>
 8000c1a:	6a22      	ldr	r2, [r4, #32]
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000c1c:	f000 033f 	and.w	r3, r0, #63	; 0x3f
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c20:	4293      	cmp	r3, r2
 8000c22:	f47f ae73 	bne.w	800090c <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000c26:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000c28:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000c2c:	4003      	ands	r3, r0
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	f47f ae6c 	bne.w	800090c <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8000c34:	6aa2      	ldr	r2, [r4, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000c36:	f400 3340 	and.w	r3, r0, #196608	; 0x30000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	f47f ae66 	bne.w	800090c <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000c40:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8000c42:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
    return HAL_ERROR;
 8000c46:	1ac0      	subs	r0, r0, r3
 8000c48:	bf18      	it	ne
 8000c4a:	2001      	movne	r0, #1
 8000c4c:	e6a0      	b.n	8000990 <HAL_RCC_OscConfig+0x8c>
 8000c4e:	bf00      	nop

08000c50 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000c50:	4913      	ldr	r1, [pc, #76]	; (8000ca0 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000c52:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000c54:	688b      	ldr	r3, [r1, #8]
 8000c56:	f003 030c 	and.w	r3, r3, #12
 8000c5a:	2b04      	cmp	r3, #4
 8000c5c:	d003      	beq.n	8000c66 <HAL_RCC_GetSysClockFreq+0x16>
 8000c5e:	2b08      	cmp	r3, #8
 8000c60:	d003      	beq.n	8000c6a <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000c62:	4810      	ldr	r0, [pc, #64]	; (8000ca4 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000c64:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000c66:	4810      	ldr	r0, [pc, #64]	; (8000ca8 <HAL_RCC_GetSysClockFreq+0x58>)
 8000c68:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000c6a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000c6c:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c6e:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000c70:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c74:	bf14      	ite	ne
 8000c76:	480c      	ldrne	r0, [pc, #48]	; (8000ca8 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c78:	480a      	ldreq	r0, [pc, #40]	; (8000ca4 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c7a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000c7e:	bf18      	it	ne
 8000c80:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000c82:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c86:	fba1 0100 	umull	r0, r1, r1, r0
 8000c8a:	f7ff faf9 	bl	8000280 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000c8e:	4b04      	ldr	r3, [pc, #16]	; (8000ca0 <HAL_RCC_GetSysClockFreq+0x50>)
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000c96:	3301      	adds	r3, #1
 8000c98:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000c9a:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c9e:	bd08      	pop	{r3, pc}
 8000ca0:	40023800 	.word	0x40023800
 8000ca4:	00f42400 	.word	0x00f42400
 8000ca8:	007a1200 	.word	0x007a1200

08000cac <HAL_RCC_ClockConfig>:
{
 8000cac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000cb0:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000cb2:	4604      	mov	r4, r0
 8000cb4:	b910      	cbnz	r0, 8000cbc <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000cbc:	4b44      	ldr	r3, [pc, #272]	; (8000dd0 <HAL_RCC_ClockConfig+0x124>)
 8000cbe:	681a      	ldr	r2, [r3, #0]
 8000cc0:	f002 020f 	and.w	r2, r2, #15
 8000cc4:	428a      	cmp	r2, r1
 8000cc6:	d329      	bcc.n	8000d1c <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000cc8:	6821      	ldr	r1, [r4, #0]
 8000cca:	078f      	lsls	r7, r1, #30
 8000ccc:	d42e      	bmi.n	8000d2c <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000cce:	07c8      	lsls	r0, r1, #31
 8000cd0:	d441      	bmi.n	8000d56 <HAL_RCC_ClockConfig+0xaa>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000cd2:	4b3f      	ldr	r3, [pc, #252]	; (8000dd0 <HAL_RCC_ClockConfig+0x124>)
 8000cd4:	681a      	ldr	r2, [r3, #0]
 8000cd6:	f002 020f 	and.w	r2, r2, #15
 8000cda:	4295      	cmp	r5, r2
 8000cdc:	d367      	bcc.n	8000dae <HAL_RCC_ClockConfig+0x102>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000cde:	6822      	ldr	r2, [r4, #0]
 8000ce0:	0751      	lsls	r1, r2, #29
 8000ce2:	d46d      	bmi.n	8000dc0 <HAL_RCC_ClockConfig+0x114>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000ce4:	0713      	lsls	r3, r2, #28
 8000ce6:	d507      	bpl.n	8000cf8 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000ce8:	4a3a      	ldr	r2, [pc, #232]	; (8000dd4 <HAL_RCC_ClockConfig+0x128>)
 8000cea:	6921      	ldr	r1, [r4, #16]
 8000cec:	6893      	ldr	r3, [r2, #8]
 8000cee:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000cf2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000cf6:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000cf8:	f7ff ffaa 	bl	8000c50 <HAL_RCC_GetSysClockFreq>
 8000cfc:	4b35      	ldr	r3, [pc, #212]	; (8000dd4 <HAL_RCC_ClockConfig+0x128>)
 8000cfe:	4a36      	ldr	r2, [pc, #216]	; (8000dd8 <HAL_RCC_ClockConfig+0x12c>)
 8000d00:	689b      	ldr	r3, [r3, #8]
 8000d02:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000d06:	5cd3      	ldrb	r3, [r2, r3]
 8000d08:	40d8      	lsrs	r0, r3
 8000d0a:	4b34      	ldr	r3, [pc, #208]	; (8000ddc <HAL_RCC_ClockConfig+0x130>)
 8000d0c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8000d0e:	4b34      	ldr	r3, [pc, #208]	; (8000de0 <HAL_RCC_ClockConfig+0x134>)
 8000d10:	6818      	ldr	r0, [r3, #0]
 8000d12:	f7ff fc3d 	bl	8000590 <HAL_InitTick>
  return HAL_OK;
 8000d16:	2000      	movs	r0, #0
 8000d18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d1c:	b2ca      	uxtb	r2, r1
 8000d1e:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	f003 030f 	and.w	r3, r3, #15
 8000d26:	4299      	cmp	r1, r3
 8000d28:	d1c5      	bne.n	8000cb6 <HAL_RCC_ClockConfig+0xa>
 8000d2a:	e7cd      	b.n	8000cc8 <HAL_RCC_ClockConfig+0x1c>
 8000d2c:	4b29      	ldr	r3, [pc, #164]	; (8000dd4 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d2e:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000d32:	bf1e      	ittt	ne
 8000d34:	689a      	ldrne	r2, [r3, #8]
 8000d36:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000d3a:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d3c:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000d3e:	bf42      	ittt	mi
 8000d40:	689a      	ldrmi	r2, [r3, #8]
 8000d42:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000d46:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d48:	689a      	ldr	r2, [r3, #8]
 8000d4a:	68a0      	ldr	r0, [r4, #8]
 8000d4c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000d50:	4302      	orrs	r2, r0
 8000d52:	609a      	str	r2, [r3, #8]
 8000d54:	e7bb      	b.n	8000cce <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d56:	6862      	ldr	r2, [r4, #4]
 8000d58:	4b1e      	ldr	r3, [pc, #120]	; (8000dd4 <HAL_RCC_ClockConfig+0x128>)
 8000d5a:	2a01      	cmp	r2, #1
 8000d5c:	d11d      	bne.n	8000d9a <HAL_RCC_ClockConfig+0xee>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d64:	d0a7      	beq.n	8000cb6 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d66:	4e1b      	ldr	r6, [pc, #108]	; (8000dd4 <HAL_RCC_ClockConfig+0x128>)
 8000d68:	68b3      	ldr	r3, [r6, #8]
 8000d6a:	f023 0303 	bic.w	r3, r3, #3
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000d72:	f7ff fc57 	bl	8000624 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d76:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000d7a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d7c:	68b3      	ldr	r3, [r6, #8]
 8000d7e:	6862      	ldr	r2, [r4, #4]
 8000d80:	f003 030c 	and.w	r3, r3, #12
 8000d84:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000d88:	d0a3      	beq.n	8000cd2 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d8a:	f7ff fc4b 	bl	8000624 <HAL_GetTick>
 8000d8e:	1bc0      	subs	r0, r0, r7
 8000d90:	4540      	cmp	r0, r8
 8000d92:	d9f3      	bls.n	8000d7c <HAL_RCC_ClockConfig+0xd0>
        return HAL_TIMEOUT;
 8000d94:	2003      	movs	r0, #3
}
 8000d96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000d9a:	1e91      	subs	r1, r2, #2
 8000d9c:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d9e:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000da0:	d802      	bhi.n	8000da8 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000da2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000da6:	e7dd      	b.n	8000d64 <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000da8:	f013 0f02 	tst.w	r3, #2
 8000dac:	e7da      	b.n	8000d64 <HAL_RCC_ClockConfig+0xb8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000dae:	b2ea      	uxtb	r2, r5
 8000db0:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f003 030f 	and.w	r3, r3, #15
 8000db8:	429d      	cmp	r5, r3
 8000dba:	f47f af7c 	bne.w	8000cb6 <HAL_RCC_ClockConfig+0xa>
 8000dbe:	e78e      	b.n	8000cde <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000dc0:	4904      	ldr	r1, [pc, #16]	; (8000dd4 <HAL_RCC_ClockConfig+0x128>)
 8000dc2:	68e0      	ldr	r0, [r4, #12]
 8000dc4:	688b      	ldr	r3, [r1, #8]
 8000dc6:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000dca:	4303      	orrs	r3, r0
 8000dcc:	608b      	str	r3, [r1, #8]
 8000dce:	e789      	b.n	8000ce4 <HAL_RCC_ClockConfig+0x38>
 8000dd0:	40023c00 	.word	0x40023c00
 8000dd4:	40023800 	.word	0x40023800
 8000dd8:	08003eb0 	.word	0x08003eb0
 8000ddc:	2000000c 	.word	0x2000000c
 8000de0:	20000004 	.word	0x20000004

08000de4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000de4:	4b04      	ldr	r3, [pc, #16]	; (8000df8 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000de6:	4a05      	ldr	r2, [pc, #20]	; (8000dfc <HAL_RCC_GetPCLK1Freq+0x18>)
 8000de8:	689b      	ldr	r3, [r3, #8]
 8000dea:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000dee:	5cd3      	ldrb	r3, [r2, r3]
 8000df0:	4a03      	ldr	r2, [pc, #12]	; (8000e00 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000df2:	6810      	ldr	r0, [r2, #0]
}
 8000df4:	40d8      	lsrs	r0, r3
 8000df6:	4770      	bx	lr
 8000df8:	40023800 	.word	0x40023800
 8000dfc:	08003ec0 	.word	0x08003ec0
 8000e00:	2000000c 	.word	0x2000000c

08000e04 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000e04:	4b04      	ldr	r3, [pc, #16]	; (8000e18 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000e06:	4a05      	ldr	r2, [pc, #20]	; (8000e1c <HAL_RCC_GetPCLK2Freq+0x18>)
 8000e08:	689b      	ldr	r3, [r3, #8]
 8000e0a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8000e0e:	5cd3      	ldrb	r3, [r2, r3]
 8000e10:	4a03      	ldr	r2, [pc, #12]	; (8000e20 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000e12:	6810      	ldr	r0, [r2, #0]
}
 8000e14:	40d8      	lsrs	r0, r3
 8000e16:	4770      	bx	lr
 8000e18:	40023800 	.word	0x40023800
 8000e1c:	08003ec0 	.word	0x08003ec0
 8000e20:	2000000c 	.word	0x2000000c

08000e24 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8000e24:	b510      	push	{r4, lr}
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8000e26:	4604      	mov	r4, r0
 8000e28:	b190      	cbz	r0, 8000e50 <HAL_RNG_Init+0x2c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8000e2a:	7943      	ldrb	r3, [r0, #5]
 8000e2c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000e30:	b913      	cbnz	r3, 8000e38 <HAL_RNG_Init+0x14>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8000e32:	7102      	strb	r2, [r0, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8000e34:	f000 ff98 	bl	8001d68 <HAL_RNG_MspInit>
  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8000e38:	6822      	ldr	r2, [r4, #0]
  hrng->State = HAL_RNG_STATE_BUSY;
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	7163      	strb	r3, [r4, #5]
  __HAL_RNG_ENABLE(hrng);
 8000e3e:	6813      	ldr	r3, [r2, #0]
 8000e40:	f043 0304 	orr.w	r3, r3, #4
 8000e44:	6013      	str	r3, [r2, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8000e46:	2000      	movs	r0, #0
  hrng->State = HAL_RNG_STATE_READY;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	7163      	strb	r3, [r4, #5]
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8000e4c:	60a0      	str	r0, [r4, #8]

  /* Return function status */
  return HAL_OK;
 8000e4e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000e50:	2001      	movs	r0, #1
}
 8000e52:	bd10      	pop	{r4, pc}

08000e54 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8000e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;

  /* Process Locked */
  __HAL_LOCK(hrng);
 8000e56:	7903      	ldrb	r3, [r0, #4]
 8000e58:	2b01      	cmp	r3, #1
{
 8000e5a:	4604      	mov	r4, r0
 8000e5c:	460e      	mov	r6, r1
  __HAL_LOCK(hrng);
 8000e5e:	d025      	beq.n	8000eac <HAL_RNG_GenerateRandomNumber+0x58>

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8000e60:	7963      	ldrb	r3, [r4, #5]
  __HAL_LOCK(hrng);
 8000e62:	2001      	movs	r0, #1
  if (hrng->State == HAL_RNG_STATE_READY)
 8000e64:	4283      	cmp	r3, r0
  __HAL_LOCK(hrng);
 8000e66:	7120      	strb	r0, [r4, #4]
  if (hrng->State == HAL_RNG_STATE_READY)
 8000e68:	d11d      	bne.n	8000ea6 <HAL_RNG_GenerateRandomNumber+0x52>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	7163      	strb	r3, [r4, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000e6e:	f7ff fbd9 	bl	8000624 <HAL_GetTick>
 8000e72:	4607      	mov	r7, r0

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8000e74:	6822      	ldr	r2, [r4, #0]
 8000e76:	6855      	ldr	r5, [r2, #4]
 8000e78:	f015 0501 	ands.w	r5, r5, #1
 8000e7c:	d008      	beq.n	8000e90 <HAL_RNG_GenerateRandomNumber+0x3c>
        return HAL_ERROR;
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8000e7e:	6893      	ldr	r3, [r2, #8]
 8000e80:	60e3      	str	r3, [r4, #12]
    *random32bit = hrng->RandomNumber;
 8000e82:	6033      	str	r3, [r6, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8000e84:	2301      	movs	r3, #1
 8000e86:	7163      	strb	r3, [r4, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8000e88:	2000      	movs	r0, #0
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
    status = HAL_ERROR;
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	7123      	strb	r3, [r4, #4]
 8000e8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8000e90:	f7ff fbc8 	bl	8000624 <HAL_GetTick>
 8000e94:	1bc0      	subs	r0, r0, r7
 8000e96:	2802      	cmp	r0, #2
 8000e98:	d9ec      	bls.n	8000e74 <HAL_RNG_GenerateRandomNumber+0x20>
        hrng->State = HAL_RNG_STATE_READY;
 8000e9a:	2001      	movs	r0, #1
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8000e9c:	2302      	movs	r3, #2
        hrng->State = HAL_RNG_STATE_READY;
 8000e9e:	7160      	strb	r0, [r4, #5]
        __HAL_UNLOCK(hrng);
 8000ea0:	7125      	strb	r5, [r4, #4]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8000ea2:	60a3      	str	r3, [r4, #8]
 8000ea4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8000ea6:	2304      	movs	r3, #4
 8000ea8:	60a3      	str	r3, [r4, #8]
 8000eaa:	e7ee      	b.n	8000e8a <HAL_RNG_GenerateRandomNumber+0x36>
  __HAL_LOCK(hrng);
 8000eac:	2002      	movs	r0, #2

  return status;
}
 8000eae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000eb0 <HAL_RNG_GetRandomNumber>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval Random value
  */
uint32_t HAL_RNG_GetRandomNumber(RNG_HandleTypeDef *hrng)
{
 8000eb0:	b510      	push	{r4, lr}
  if (HAL_RNG_GenerateRandomNumber(hrng, &(hrng->RandomNumber)) == HAL_OK)
 8000eb2:	f100 010c 	add.w	r1, r0, #12
{
 8000eb6:	4604      	mov	r4, r0
  if (HAL_RNG_GenerateRandomNumber(hrng, &(hrng->RandomNumber)) == HAL_OK)
 8000eb8:	f7ff ffcc 	bl	8000e54 <HAL_RNG_GenerateRandomNumber>
 8000ebc:	b908      	cbnz	r0, 8000ec2 <HAL_RNG_GetRandomNumber+0x12>
  {
    return hrng->RandomNumber;
 8000ebe:	68e0      	ldr	r0, [r4, #12]
 8000ec0:	bd10      	pop	{r4, pc}
  }
  else
  {
    return 0U;
 8000ec2:	2000      	movs	r0, #0
  }
}
 8000ec4:	bd10      	pop	{r4, pc}

08000ec6 <HAL_RNG_ReadyDataCallback>:
  *                the configuration information for RNG.
  * @param  random32bit generated random number.
  * @retval None
  */
__weak void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit)
{
 8000ec6:	4770      	bx	lr

08000ec8 <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 8000ec8:	4770      	bx	lr

08000eca <HAL_RNG_IRQHandler>:
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_CEI) != RESET)
 8000eca:	6803      	ldr	r3, [r0, #0]
 8000ecc:	685a      	ldr	r2, [r3, #4]
{
 8000ece:	b510      	push	{r4, lr}
 8000ed0:	4604      	mov	r4, r0
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_CEI) != RESET)
 8000ed2:	0690      	lsls	r0, r2, #26
 8000ed4:	d51f      	bpl.n	8000f16 <HAL_RNG_IRQHandler+0x4c>
    hrng->ErrorCode = HAL_RNG_ERROR_CLOCK;
 8000ed6:	2310      	movs	r3, #16
    hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 8000ed8:	60a3      	str	r3, [r4, #8]
    hrng->State = HAL_RNG_STATE_ERROR;
 8000eda:	2304      	movs	r3, #4
 8000edc:	7163      	strb	r3, [r4, #5]
    HAL_RNG_ErrorCallback(hrng);
 8000ede:	4620      	mov	r0, r4
 8000ee0:	f7ff fff2 	bl	8000ec8 <HAL_RNG_ErrorCallback>
    __HAL_RNG_CLEAR_IT(hrng, RNG_IT_CEI | RNG_IT_SEI);
 8000ee4:	6823      	ldr	r3, [r4, #0]
 8000ee6:	f06f 0260 	mvn.w	r2, #96	; 0x60
 8000eea:	605a      	str	r2, [r3, #4]
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_DRDY) != RESET)
 8000eec:	6823      	ldr	r3, [r4, #0]
 8000eee:	685a      	ldr	r2, [r3, #4]
 8000ef0:	07d2      	lsls	r2, r2, #31
 8000ef2:	d515      	bpl.n	8000f20 <HAL_RNG_IRQHandler+0x56>
    __HAL_RNG_DISABLE_IT(hrng);
 8000ef4:	681a      	ldr	r2, [r3, #0]
 8000ef6:	f022 0208 	bic.w	r2, r2, #8
 8000efa:	601a      	str	r2, [r3, #0]
    hrng->RandomNumber = hrng->Instance->DR;
 8000efc:	6899      	ldr	r1, [r3, #8]
    if (hrng->State != HAL_RNG_STATE_ERROR)
 8000efe:	7963      	ldrb	r3, [r4, #5]
    hrng->RandomNumber = hrng->Instance->DR;
 8000f00:	60e1      	str	r1, [r4, #12]
    if (hrng->State != HAL_RNG_STATE_ERROR)
 8000f02:	2b04      	cmp	r3, #4
 8000f04:	d00c      	beq.n	8000f20 <HAL_RNG_IRQHandler+0x56>
      hrng->State = HAL_RNG_STATE_READY;
 8000f06:	2301      	movs	r3, #1
 8000f08:	7163      	strb	r3, [r4, #5]
      __HAL_UNLOCK(hrng);
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	7123      	strb	r3, [r4, #4]
      HAL_RNG_ReadyDataCallback(hrng, hrng->RandomNumber);
 8000f0e:	4620      	mov	r0, r4
 8000f10:	f7ff ffd9 	bl	8000ec6 <HAL_RNG_ReadyDataCallback>
}
 8000f14:	bd10      	pop	{r4, pc}
  else if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	0659      	lsls	r1, r3, #25
 8000f1a:	d5e7      	bpl.n	8000eec <HAL_RNG_IRQHandler+0x22>
    hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 8000f1c:	2308      	movs	r3, #8
 8000f1e:	e7db      	b.n	8000ed8 <HAL_RNG_IRQHandler+0xe>
 8000f20:	bd10      	pop	{r4, pc}

08000f22 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8000f22:	b570      	push	{r4, r5, r6, lr}
 8000f24:	460e      	mov	r6, r1
 8000f26:	4615      	mov	r5, r2
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8000f28:	4604      	mov	r4, r0
 8000f2a:	b310      	cbz	r0, 8000f72 <HAL_SRAM_Init+0x50>
  {
     return HAL_ERROR;
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8000f2c:	f890 3049 	ldrb.w	r3, [r0, #73]	; 0x49
 8000f30:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000f34:	b91b      	cbnz	r3, 8000f3e <HAL_SRAM_Init+0x1c>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8000f36:	f880 2048 	strb.w	r2, [r0, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8000f3a:	f000 ff87 	bl	8001e4c <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8000f3e:	f104 0108 	add.w	r1, r4, #8
 8000f42:	6820      	ldr	r0, [r4, #0]
 8000f44:	f000 fb68 	bl	8001618 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8000f48:	68a2      	ldr	r2, [r4, #8]
 8000f4a:	6820      	ldr	r0, [r4, #0]
 8000f4c:	4631      	mov	r1, r6
 8000f4e:	f000 fb8f 	bl	8001670 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8000f52:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000f54:	68a2      	ldr	r2, [r4, #8]
 8000f56:	6860      	ldr	r0, [r4, #4]
 8000f58:	4629      	mov	r1, r5
 8000f5a:	f000 fba7 	bl	80016ac <FSMC_NORSRAM_Extended_Timing_Init>
 8000f5e:	68a1      	ldr	r1, [r4, #8]
 8000f60:	6822      	ldr	r2, [r4, #0]
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8000f62:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8000f66:	f043 0301 	orr.w	r3, r3, #1
 8000f6a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  
  return HAL_OK;
 8000f6e:	2000      	movs	r0, #0
 8000f70:	bd70      	pop	{r4, r5, r6, pc}
     return HAL_ERROR;
 8000f72:	2001      	movs	r0, #1
}
 8000f74:	bd70      	pop	{r4, r5, r6, pc}

08000f76 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000f76:	6803      	ldr	r3, [r0, #0]
 8000f78:	68da      	ldr	r2, [r3, #12]
 8000f7a:	f042 0201 	orr.w	r2, r2, #1
 8000f7e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8000f80:	689a      	ldr	r2, [r3, #8]
 8000f82:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8000f86:	2a06      	cmp	r2, #6
  {
    __HAL_TIM_ENABLE(htim);
 8000f88:	bf1e      	ittt	ne
 8000f8a:	681a      	ldrne	r2, [r3, #0]
 8000f8c:	f042 0201 	orrne.w	r2, r2, #1
 8000f90:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8000f92:	2000      	movs	r0, #0
 8000f94:	4770      	bx	lr

08000f96 <HAL_TIM_Base_Stop_IT>:
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8000f96:	6803      	ldr	r3, [r0, #0]
 8000f98:	68da      	ldr	r2, [r3, #12]
 8000f9a:	f022 0201 	bic.w	r2, r2, #1
 8000f9e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8000fa0:	6a19      	ldr	r1, [r3, #32]
 8000fa2:	f241 1211 	movw	r2, #4369	; 0x1111
 8000fa6:	4211      	tst	r1, r2
 8000fa8:	d108      	bne.n	8000fbc <HAL_TIM_Base_Stop_IT+0x26>
 8000faa:	6a19      	ldr	r1, [r3, #32]
 8000fac:	f240 4244 	movw	r2, #1092	; 0x444
 8000fb0:	4211      	tst	r1, r2
 8000fb2:	bf02      	ittt	eq
 8000fb4:	681a      	ldreq	r2, [r3, #0]
 8000fb6:	f022 0201 	biceq.w	r2, r2, #1
 8000fba:	601a      	streq	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 8000fbc:	2000      	movs	r0, #0
 8000fbe:	4770      	bx	lr

08000fc0 <HAL_TIM_OC_DelayElapsedCallback>:
 8000fc0:	4770      	bx	lr

08000fc2 <HAL_TIM_IC_CaptureCallback>:
 8000fc2:	4770      	bx	lr

08000fc4 <HAL_TIM_PWM_PulseFinishedCallback>:
 8000fc4:	4770      	bx	lr

08000fc6 <HAL_TIM_TriggerCallback>:
 8000fc6:	4770      	bx	lr

08000fc8 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000fc8:	6803      	ldr	r3, [r0, #0]
 8000fca:	691a      	ldr	r2, [r3, #16]
 8000fcc:	0791      	lsls	r1, r2, #30
{
 8000fce:	b510      	push	{r4, lr}
 8000fd0:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000fd2:	d50e      	bpl.n	8000ff2 <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8000fd4:	68da      	ldr	r2, [r3, #12]
 8000fd6:	0792      	lsls	r2, r2, #30
 8000fd8:	d50b      	bpl.n	8000ff2 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000fda:	f06f 0202 	mvn.w	r2, #2
 8000fde:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000fe0:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000fe2:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000fe4:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000fe6:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000fe8:	d077      	beq.n	80010da <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8000fea:	f7ff ffea 	bl	8000fc2 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000ff2:	6823      	ldr	r3, [r4, #0]
 8000ff4:	691a      	ldr	r2, [r3, #16]
 8000ff6:	0750      	lsls	r0, r2, #29
 8000ff8:	d510      	bpl.n	800101c <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8000ffa:	68da      	ldr	r2, [r3, #12]
 8000ffc:	0751      	lsls	r1, r2, #29
 8000ffe:	d50d      	bpl.n	800101c <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001000:	f06f 0204 	mvn.w	r2, #4
 8001004:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001006:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001008:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800100a:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800100e:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001010:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001012:	d068      	beq.n	80010e6 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001014:	f7ff ffd5 	bl	8000fc2 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001018:	2300      	movs	r3, #0
 800101a:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800101c:	6823      	ldr	r3, [r4, #0]
 800101e:	691a      	ldr	r2, [r3, #16]
 8001020:	0712      	lsls	r2, r2, #28
 8001022:	d50f      	bpl.n	8001044 <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001024:	68da      	ldr	r2, [r3, #12]
 8001026:	0710      	lsls	r0, r2, #28
 8001028:	d50c      	bpl.n	8001044 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800102a:	f06f 0208 	mvn.w	r2, #8
 800102e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001030:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001032:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001034:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001036:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001038:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800103a:	d05a      	beq.n	80010f2 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800103c:	f7ff ffc1 	bl	8000fc2 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001040:	2300      	movs	r3, #0
 8001042:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001044:	6823      	ldr	r3, [r4, #0]
 8001046:	691a      	ldr	r2, [r3, #16]
 8001048:	06d2      	lsls	r2, r2, #27
 800104a:	d510      	bpl.n	800106e <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800104c:	68da      	ldr	r2, [r3, #12]
 800104e:	06d0      	lsls	r0, r2, #27
 8001050:	d50d      	bpl.n	800106e <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001052:	f06f 0210 	mvn.w	r2, #16
 8001056:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001058:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800105a:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800105c:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001060:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001062:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001064:	d04b      	beq.n	80010fe <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001066:	f7ff ffac 	bl	8000fc2 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800106a:	2300      	movs	r3, #0
 800106c:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800106e:	6823      	ldr	r3, [r4, #0]
 8001070:	691a      	ldr	r2, [r3, #16]
 8001072:	07d1      	lsls	r1, r2, #31
 8001074:	d508      	bpl.n	8001088 <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001076:	68da      	ldr	r2, [r3, #12]
 8001078:	07d2      	lsls	r2, r2, #31
 800107a:	d505      	bpl.n	8001088 <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800107c:	f06f 0201 	mvn.w	r2, #1
 8001080:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001082:	4620      	mov	r0, r4
 8001084:	f001 fb46 	bl	8002714 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001088:	6823      	ldr	r3, [r4, #0]
 800108a:	691a      	ldr	r2, [r3, #16]
 800108c:	0610      	lsls	r0, r2, #24
 800108e:	d508      	bpl.n	80010a2 <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001090:	68da      	ldr	r2, [r3, #12]
 8001092:	0611      	lsls	r1, r2, #24
 8001094:	d505      	bpl.n	80010a2 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001096:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800109a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800109c:	4620      	mov	r0, r4
 800109e:	f000 f996 	bl	80013ce <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80010a2:	6823      	ldr	r3, [r4, #0]
 80010a4:	691a      	ldr	r2, [r3, #16]
 80010a6:	0652      	lsls	r2, r2, #25
 80010a8:	d508      	bpl.n	80010bc <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80010aa:	68da      	ldr	r2, [r3, #12]
 80010ac:	0650      	lsls	r0, r2, #25
 80010ae:	d505      	bpl.n	80010bc <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80010b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80010b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80010b6:	4620      	mov	r0, r4
 80010b8:	f7ff ff85 	bl	8000fc6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80010bc:	6823      	ldr	r3, [r4, #0]
 80010be:	691a      	ldr	r2, [r3, #16]
 80010c0:	0691      	lsls	r1, r2, #26
 80010c2:	d522      	bpl.n	800110a <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80010c4:	68da      	ldr	r2, [r3, #12]
 80010c6:	0692      	lsls	r2, r2, #26
 80010c8:	d51f      	bpl.n	800110a <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80010ca:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80010ce:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80010d0:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80010d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 80010d6:	f000 b979 	b.w	80013cc <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80010da:	f7ff ff71 	bl	8000fc0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80010de:	4620      	mov	r0, r4
 80010e0:	f7ff ff70 	bl	8000fc4 <HAL_TIM_PWM_PulseFinishedCallback>
 80010e4:	e783      	b.n	8000fee <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80010e6:	f7ff ff6b 	bl	8000fc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80010ea:	4620      	mov	r0, r4
 80010ec:	f7ff ff6a 	bl	8000fc4 <HAL_TIM_PWM_PulseFinishedCallback>
 80010f0:	e792      	b.n	8001018 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80010f2:	f7ff ff65 	bl	8000fc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80010f6:	4620      	mov	r0, r4
 80010f8:	f7ff ff64 	bl	8000fc4 <HAL_TIM_PWM_PulseFinishedCallback>
 80010fc:	e7a0      	b.n	8001040 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80010fe:	f7ff ff5f 	bl	8000fc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001102:	4620      	mov	r0, r4
 8001104:	f7ff ff5e 	bl	8000fc4 <HAL_TIM_PWM_PulseFinishedCallback>
 8001108:	e7af      	b.n	800106a <HAL_TIM_IRQHandler+0xa2>
 800110a:	bd10      	pop	{r4, pc}

0800110c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800110c:	4a30      	ldr	r2, [pc, #192]	; (80011d0 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 800110e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001110:	4290      	cmp	r0, r2
 8001112:	d012      	beq.n	800113a <TIM_Base_SetConfig+0x2e>
 8001114:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001118:	d00f      	beq.n	800113a <TIM_Base_SetConfig+0x2e>
 800111a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800111e:	4290      	cmp	r0, r2
 8001120:	d00b      	beq.n	800113a <TIM_Base_SetConfig+0x2e>
 8001122:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001126:	4290      	cmp	r0, r2
 8001128:	d007      	beq.n	800113a <TIM_Base_SetConfig+0x2e>
 800112a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800112e:	4290      	cmp	r0, r2
 8001130:	d003      	beq.n	800113a <TIM_Base_SetConfig+0x2e>
 8001132:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001136:	4290      	cmp	r0, r2
 8001138:	d119      	bne.n	800116e <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800113a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800113c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001140:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001142:	4a23      	ldr	r2, [pc, #140]	; (80011d0 <TIM_Base_SetConfig+0xc4>)
 8001144:	4290      	cmp	r0, r2
 8001146:	d029      	beq.n	800119c <TIM_Base_SetConfig+0x90>
 8001148:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800114c:	d026      	beq.n	800119c <TIM_Base_SetConfig+0x90>
 800114e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001152:	4290      	cmp	r0, r2
 8001154:	d022      	beq.n	800119c <TIM_Base_SetConfig+0x90>
 8001156:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800115a:	4290      	cmp	r0, r2
 800115c:	d01e      	beq.n	800119c <TIM_Base_SetConfig+0x90>
 800115e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001162:	4290      	cmp	r0, r2
 8001164:	d01a      	beq.n	800119c <TIM_Base_SetConfig+0x90>
 8001166:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800116a:	4290      	cmp	r0, r2
 800116c:	d016      	beq.n	800119c <TIM_Base_SetConfig+0x90>
 800116e:	4a19      	ldr	r2, [pc, #100]	; (80011d4 <TIM_Base_SetConfig+0xc8>)
 8001170:	4290      	cmp	r0, r2
 8001172:	d013      	beq.n	800119c <TIM_Base_SetConfig+0x90>
 8001174:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001178:	4290      	cmp	r0, r2
 800117a:	d00f      	beq.n	800119c <TIM_Base_SetConfig+0x90>
 800117c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001180:	4290      	cmp	r0, r2
 8001182:	d00b      	beq.n	800119c <TIM_Base_SetConfig+0x90>
 8001184:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8001188:	4290      	cmp	r0, r2
 800118a:	d007      	beq.n	800119c <TIM_Base_SetConfig+0x90>
 800118c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001190:	4290      	cmp	r0, r2
 8001192:	d003      	beq.n	800119c <TIM_Base_SetConfig+0x90>
 8001194:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001198:	4290      	cmp	r0, r2
 800119a:	d103      	bne.n	80011a4 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800119c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800119e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80011a2:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80011a4:	694a      	ldr	r2, [r1, #20]
 80011a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80011aa:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80011ac:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80011ae:	688b      	ldr	r3, [r1, #8]
 80011b0:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80011b2:	680b      	ldr	r3, [r1, #0]
 80011b4:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80011b6:	4b06      	ldr	r3, [pc, #24]	; (80011d0 <TIM_Base_SetConfig+0xc4>)
 80011b8:	4298      	cmp	r0, r3
 80011ba:	d003      	beq.n	80011c4 <TIM_Base_SetConfig+0xb8>
 80011bc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80011c0:	4298      	cmp	r0, r3
 80011c2:	d101      	bne.n	80011c8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80011c4:	690b      	ldr	r3, [r1, #16]
 80011c6:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80011c8:	2301      	movs	r3, #1
 80011ca:	6143      	str	r3, [r0, #20]
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	40010000 	.word	0x40010000
 80011d4:	40014000 	.word	0x40014000

080011d8 <HAL_TIM_Base_Init>:
{
 80011d8:	b510      	push	{r4, lr}
  if (htim == NULL)
 80011da:	4604      	mov	r4, r0
 80011dc:	b1a0      	cbz	r0, 8001208 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80011de:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80011e2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80011e6:	b91b      	cbnz	r3, 80011f0 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80011e8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80011ec:	f000 fddc 	bl	8001da8 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80011f0:	2302      	movs	r3, #2
 80011f2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80011f6:	6820      	ldr	r0, [r4, #0]
 80011f8:	1d21      	adds	r1, r4, #4
 80011fa:	f7ff ff87 	bl	800110c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80011fe:	2301      	movs	r3, #1
 8001200:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001204:	2000      	movs	r0, #0
 8001206:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001208:	2001      	movs	r0, #1
}
 800120a:	bd10      	pop	{r4, pc}

0800120c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800120c:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800120e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001210:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001212:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001216:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 800121a:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800121c:	6083      	str	r3, [r0, #8]
 800121e:	bd10      	pop	{r4, pc}

08001220 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001220:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001224:	2b01      	cmp	r3, #1
{
 8001226:	b570      	push	{r4, r5, r6, lr}
 8001228:	4604      	mov	r4, r0
 800122a:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800122e:	d019      	beq.n	8001264 <HAL_TIM_ConfigClockSource+0x44>
  htim->State = HAL_TIM_STATE_BUSY;
 8001230:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001234:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8001236:	2301      	movs	r3, #1
 8001238:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800123c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800123e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001242:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001246:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8001248:	680b      	ldr	r3, [r1, #0]
 800124a:	2b40      	cmp	r3, #64	; 0x40
 800124c:	d065      	beq.n	800131a <HAL_TIM_ConfigClockSource+0xfa>
 800124e:	d815      	bhi.n	800127c <HAL_TIM_ConfigClockSource+0x5c>
 8001250:	2b10      	cmp	r3, #16
 8001252:	d00c      	beq.n	800126e <HAL_TIM_ConfigClockSource+0x4e>
 8001254:	d807      	bhi.n	8001266 <HAL_TIM_ConfigClockSource+0x46>
 8001256:	b153      	cbz	r3, 800126e <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 8001258:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800125a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800125c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001260:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001264:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001266:	2b20      	cmp	r3, #32
 8001268:	d001      	beq.n	800126e <HAL_TIM_ConfigClockSource+0x4e>
 800126a:	2b30      	cmp	r3, #48	; 0x30
 800126c:	d1f4      	bne.n	8001258 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 800126e:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001270:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8001274:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001278:	4313      	orrs	r3, r2
 800127a:	e01a      	b.n	80012b2 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 800127c:	2b60      	cmp	r3, #96	; 0x60
 800127e:	d034      	beq.n	80012ea <HAL_TIM_ConfigClockSource+0xca>
 8001280:	d819      	bhi.n	80012b6 <HAL_TIM_ConfigClockSource+0x96>
 8001282:	2b50      	cmp	r3, #80	; 0x50
 8001284:	d1e8      	bne.n	8001258 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001286:	684a      	ldr	r2, [r1, #4]
 8001288:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800128a:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800128c:	6a05      	ldr	r5, [r0, #32]
 800128e:	f025 0501 	bic.w	r5, r5, #1
 8001292:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001294:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001296:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800129a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800129e:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80012a2:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80012a4:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80012a6:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80012a8:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80012aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80012ae:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 80012b2:	6083      	str	r3, [r0, #8]
 80012b4:	e7d0      	b.n	8001258 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 80012b6:	2b70      	cmp	r3, #112	; 0x70
 80012b8:	d00c      	beq.n	80012d4 <HAL_TIM_ConfigClockSource+0xb4>
 80012ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80012be:	d1cb      	bne.n	8001258 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 80012c0:	68cb      	ldr	r3, [r1, #12]
 80012c2:	684a      	ldr	r2, [r1, #4]
 80012c4:	6889      	ldr	r1, [r1, #8]
 80012c6:	f7ff ffa1 	bl	800120c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80012ca:	6822      	ldr	r2, [r4, #0]
 80012cc:	6893      	ldr	r3, [r2, #8]
 80012ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012d2:	e008      	b.n	80012e6 <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 80012d4:	68cb      	ldr	r3, [r1, #12]
 80012d6:	684a      	ldr	r2, [r1, #4]
 80012d8:	6889      	ldr	r1, [r1, #8]
 80012da:	f7ff ff97 	bl	800120c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80012de:	6822      	ldr	r2, [r4, #0]
 80012e0:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80012e2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80012e6:	6093      	str	r3, [r2, #8]
      break;
 80012e8:	e7b6      	b.n	8001258 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80012ea:	684d      	ldr	r5, [r1, #4]
 80012ec:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80012ee:	6a01      	ldr	r1, [r0, #32]
 80012f0:	f021 0110 	bic.w	r1, r1, #16
 80012f4:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80012f6:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 80012f8:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80012fa:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80012fe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001302:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001306:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800130a:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800130c:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800130e:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001310:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001314:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8001318:	e7cb      	b.n	80012b2 <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800131a:	684a      	ldr	r2, [r1, #4]
 800131c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800131e:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001320:	6a05      	ldr	r5, [r0, #32]
 8001322:	f025 0501 	bic.w	r5, r5, #1
 8001326:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001328:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800132a:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800132e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001332:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8001336:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8001338:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800133a:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800133c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800133e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001342:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8001346:	e7b4      	b.n	80012b2 <HAL_TIM_ConfigClockSource+0x92>

08001348 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001348:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800134c:	2b01      	cmp	r3, #1
{
 800134e:	b530      	push	{r4, r5, lr}
 8001350:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8001354:	d035      	beq.n	80013c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001356:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800135a:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800135c:	680d      	ldr	r5, [r1, #0]
  tmpcr2 = htim->Instance->CR2;
 800135e:	685c      	ldr	r4, [r3, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8001360:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  __HAL_LOCK(htim);
 8001364:	2201      	movs	r2, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001366:	432c      	orrs	r4, r5
  __HAL_LOCK(htim);
 8001368:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800136c:	689a      	ldr	r2, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800136e:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001370:	4c15      	ldr	r4, [pc, #84]	; (80013c8 <HAL_TIMEx_MasterConfigSynchronization+0x80>)
 8001372:	42a3      	cmp	r3, r4
 8001374:	d01a      	beq.n	80013ac <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8001376:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800137a:	d017      	beq.n	80013ac <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800137c:	f5a4 447c 	sub.w	r4, r4, #64512	; 0xfc00
 8001380:	42a3      	cmp	r3, r4
 8001382:	d013      	beq.n	80013ac <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8001384:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001388:	42a3      	cmp	r3, r4
 800138a:	d00f      	beq.n	80013ac <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800138c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001390:	42a3      	cmp	r3, r4
 8001392:	d00b      	beq.n	80013ac <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8001394:	f504 4478 	add.w	r4, r4, #63488	; 0xf800
 8001398:	42a3      	cmp	r3, r4
 800139a:	d007      	beq.n	80013ac <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800139c:	f504 5470 	add.w	r4, r4, #15360	; 0x3c00
 80013a0:	42a3      	cmp	r3, r4
 80013a2:	d003      	beq.n	80013ac <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80013a4:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 80013a8:	42a3      	cmp	r3, r4
 80013aa:	d104      	bne.n	80013b6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80013ac:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80013ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80013b2:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80013b4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80013b6:	2301      	movs	r3, #1
 80013b8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80013bc:	2300      	movs	r3, #0
 80013be:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80013c2:	4618      	mov	r0, r3

  return HAL_OK;
}
 80013c4:	bd30      	pop	{r4, r5, pc}
 80013c6:	bf00      	nop
 80013c8:	40010000 	.word	0x40010000

080013cc <HAL_TIMEx_CommutCallback>:
 80013cc:	4770      	bx	lr

080013ce <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80013ce:	4770      	bx	lr

080013d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80013d0:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80013d2:	6803      	ldr	r3, [r0, #0]
 80013d4:	68c1      	ldr	r1, [r0, #12]
 80013d6:	691a      	ldr	r2, [r3, #16]
{
 80013d8:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80013da:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80013de:	430a      	orrs	r2, r1
 80013e0:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80013e2:	6925      	ldr	r5, [r4, #16]
 80013e4:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1,
 80013e6:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80013e8:	69c0      	ldr	r0, [r0, #28]
 80013ea:	432a      	orrs	r2, r5
 80013ec:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 80013ee:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80013f2:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 80013f4:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80013f8:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 80013fa:	430a      	orrs	r2, r1
 80013fc:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80013fe:	695a      	ldr	r2, [r3, #20]
 8001400:	69a1      	ldr	r1, [r4, #24]
 8001402:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001406:	430a      	orrs	r2, r1

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001408:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800140c:	615a      	str	r2, [r3, #20]
 800140e:	4a25      	ldr	r2, [pc, #148]	; (80014a4 <UART_SetConfig+0xd4>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001410:	d129      	bne.n	8001466 <UART_SetConfig+0x96>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001412:	4293      	cmp	r3, r2
 8001414:	d003      	beq.n	800141e <UART_SetConfig+0x4e>
 8001416:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800141a:	4293      	cmp	r3, r2
 800141c:	d120      	bne.n	8001460 <UART_SetConfig+0x90>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800141e:	f7ff fcf1 	bl	8000e04 <HAL_RCC_GetPCLK2Freq>
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001422:	6862      	ldr	r2, [r4, #4]
 8001424:	6825      	ldr	r5, [r4, #0]
 8001426:	1892      	adds	r2, r2, r2
 8001428:	f04f 0300 	mov.w	r3, #0
 800142c:	f04f 0119 	mov.w	r1, #25
 8001430:	415b      	adcs	r3, r3
 8001432:	fba0 0101 	umull	r0, r1, r0, r1
 8001436:	f7fe ff23 	bl	8000280 <__aeabi_uldivmod>
 800143a:	2164      	movs	r1, #100	; 0x64
 800143c:	fbb0 f4f1 	udiv	r4, r0, r1
 8001440:	fb01 0314 	mls	r3, r1, r4, r0
 8001444:	00db      	lsls	r3, r3, #3
 8001446:	3332      	adds	r3, #50	; 0x32
 8001448:	fbb3 f3f1 	udiv	r3, r3, r1
 800144c:	f003 0207 	and.w	r2, r3, #7
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	eb02 1204 	add.w	r2, r2, r4, lsl #4
 8001456:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800145a:	4413      	add	r3, r2
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800145c:	60ab      	str	r3, [r5, #8]
 800145e:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 8001460:	f7ff fcc0 	bl	8000de4 <HAL_RCC_GetPCLK1Freq>
 8001464:	e7dd      	b.n	8001422 <UART_SetConfig+0x52>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001466:	4293      	cmp	r3, r2
 8001468:	d002      	beq.n	8001470 <UART_SetConfig+0xa0>
 800146a:	4a0f      	ldr	r2, [pc, #60]	; (80014a8 <UART_SetConfig+0xd8>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d116      	bne.n	800149e <UART_SetConfig+0xce>
      pclk = HAL_RCC_GetPCLK2Freq();
 8001470:	f7ff fcc8 	bl	8000e04 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001474:	6863      	ldr	r3, [r4, #4]
 8001476:	6825      	ldr	r5, [r4, #0]
 8001478:	2119      	movs	r1, #25
 800147a:	009a      	lsls	r2, r3, #2
 800147c:	fba0 0101 	umull	r0, r1, r0, r1
 8001480:	0f9b      	lsrs	r3, r3, #30
 8001482:	f7fe fefd 	bl	8000280 <__aeabi_uldivmod>
 8001486:	2264      	movs	r2, #100	; 0x64
 8001488:	fbb0 f1f2 	udiv	r1, r0, r2
 800148c:	fb02 0311 	mls	r3, r2, r1, r0
 8001490:	011b      	lsls	r3, r3, #4
 8001492:	3332      	adds	r3, #50	; 0x32
 8001494:	fbb3 f3f2 	udiv	r3, r3, r2
 8001498:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 800149c:	e7de      	b.n	800145c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK1Freq();
 800149e:	f7ff fca1 	bl	8000de4 <HAL_RCC_GetPCLK1Freq>
 80014a2:	e7e7      	b.n	8001474 <UART_SetConfig+0xa4>
 80014a4:	40011000 	.word	0x40011000
 80014a8:	40011400 	.word	0x40011400

080014ac <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 80014ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014ae:	4604      	mov	r4, r0
 80014b0:	460e      	mov	r6, r1
 80014b2:	4617      	mov	r7, r2
 80014b4:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80014b6:	6821      	ldr	r1, [r4, #0]
 80014b8:	680b      	ldr	r3, [r1, #0]
 80014ba:	ea36 0303 	bics.w	r3, r6, r3
 80014be:	d101      	bne.n	80014c4 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 80014c0:	2000      	movs	r0, #0
}
 80014c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 80014c4:	1c6b      	adds	r3, r5, #1
 80014c6:	d0f7      	beq.n	80014b8 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80014c8:	b995      	cbnz	r5, 80014f0 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80014ca:	6823      	ldr	r3, [r4, #0]
 80014cc:	68da      	ldr	r2, [r3, #12]
 80014ce:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80014d2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80014d4:	695a      	ldr	r2, [r3, #20]
 80014d6:	f022 0201 	bic.w	r2, r2, #1
 80014da:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 80014dc:	2320      	movs	r3, #32
 80014de:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80014e2:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 80014e6:	2300      	movs	r3, #0
 80014e8:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 80014ec:	2003      	movs	r0, #3
 80014ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80014f0:	f7ff f898 	bl	8000624 <HAL_GetTick>
 80014f4:	1bc0      	subs	r0, r0, r7
 80014f6:	4285      	cmp	r5, r0
 80014f8:	d2dd      	bcs.n	80014b6 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 80014fa:	e7e6      	b.n	80014ca <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

080014fc <HAL_UART_Init>:
{
 80014fc:	b510      	push	{r4, lr}
  if (huart == NULL)
 80014fe:	4604      	mov	r4, r0
 8001500:	b340      	cbz	r0, 8001554 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8001502:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001506:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800150a:	b91b      	cbnz	r3, 8001514 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800150c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001510:	f000 fc66 	bl	8001de0 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001514:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001516:	2324      	movs	r3, #36	; 0x24
 8001518:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 800151c:	68d3      	ldr	r3, [r2, #12]
 800151e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001522:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001524:	4620      	mov	r0, r4
 8001526:	f7ff ff53 	bl	80013d0 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800152a:	6823      	ldr	r3, [r4, #0]
 800152c:	691a      	ldr	r2, [r3, #16]
 800152e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001532:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001534:	695a      	ldr	r2, [r3, #20]
 8001536:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800153a:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800153c:	68da      	ldr	r2, [r3, #12]
 800153e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001542:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001544:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8001546:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001548:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800154a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800154e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8001552:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001554:	2001      	movs	r0, #1
}
 8001556:	bd10      	pop	{r4, pc}

08001558 <HAL_UART_Transmit>:
{
 8001558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800155c:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800155e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001562:	2b20      	cmp	r3, #32
{
 8001564:	4604      	mov	r4, r0
 8001566:	460d      	mov	r5, r1
 8001568:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800156a:	d151      	bne.n	8001610 <HAL_UART_Transmit+0xb8>
    if ((pData == NULL) || (Size == 0U))
 800156c:	2900      	cmp	r1, #0
 800156e:	d04c      	beq.n	800160a <HAL_UART_Transmit+0xb2>
 8001570:	2a00      	cmp	r2, #0
 8001572:	d04a      	beq.n	800160a <HAL_UART_Transmit+0xb2>
    __HAL_LOCK(huart);
 8001574:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001578:	2b01      	cmp	r3, #1
 800157a:	d049      	beq.n	8001610 <HAL_UART_Transmit+0xb8>
 800157c:	2301      	movs	r3, #1
 800157e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001582:	f04f 0900 	mov.w	r9, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001586:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001588:	f8c0 903c 	str.w	r9, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800158c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8001590:	f7ff f848 	bl	8000624 <HAL_GetTick>
    huart->TxXferSize = Size;
 8001594:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8001598:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 800159a:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    __HAL_UNLOCK(huart);
 800159e:	f884 9038 	strb.w	r9, [r4, #56]	; 0x38
    while (huart->TxXferCount > 0U)
 80015a2:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	b95b      	cbnz	r3, 80015c0 <HAL_UART_Transmit+0x68>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80015a8:	463b      	mov	r3, r7
 80015aa:	4632      	mov	r2, r6
 80015ac:	2140      	movs	r1, #64	; 0x40
 80015ae:	4620      	mov	r0, r4
 80015b0:	f7ff ff7c 	bl	80014ac <UART_WaitOnFlagUntilTimeout.constprop.3>
 80015b4:	b9a0      	cbnz	r0, 80015e0 <HAL_UART_Transmit+0x88>
    huart->gState = HAL_UART_STATE_READY;
 80015b6:	2320      	movs	r3, #32
 80015b8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 80015bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      huart->TxXferCount--;
 80015c0:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80015c2:	3b01      	subs	r3, #1
 80015c4:	b29b      	uxth	r3, r3
 80015c6:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80015c8:	68a3      	ldr	r3, [r4, #8]
 80015ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80015ce:	4632      	mov	r2, r6
 80015d0:	463b      	mov	r3, r7
 80015d2:	f04f 0180 	mov.w	r1, #128	; 0x80
 80015d6:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80015d8:	d10e      	bne.n	80015f8 <HAL_UART_Transmit+0xa0>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80015da:	f7ff ff67 	bl	80014ac <UART_WaitOnFlagUntilTimeout.constprop.3>
 80015de:	b110      	cbz	r0, 80015e6 <HAL_UART_Transmit+0x8e>
          return HAL_TIMEOUT;
 80015e0:	2003      	movs	r0, #3
 80015e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80015e6:	882b      	ldrh	r3, [r5, #0]
 80015e8:	6822      	ldr	r2, [r4, #0]
 80015ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015ee:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80015f0:	6923      	ldr	r3, [r4, #16]
 80015f2:	b943      	cbnz	r3, 8001606 <HAL_UART_Transmit+0xae>
          pData += 2U;
 80015f4:	3502      	adds	r5, #2
 80015f6:	e7d4      	b.n	80015a2 <HAL_UART_Transmit+0x4a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80015f8:	f7ff ff58 	bl	80014ac <UART_WaitOnFlagUntilTimeout.constprop.3>
 80015fc:	2800      	cmp	r0, #0
 80015fe:	d1ef      	bne.n	80015e0 <HAL_UART_Transmit+0x88>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001600:	6823      	ldr	r3, [r4, #0]
 8001602:	782a      	ldrb	r2, [r5, #0]
 8001604:	605a      	str	r2, [r3, #4]
 8001606:	3501      	adds	r5, #1
 8001608:	e7cb      	b.n	80015a2 <HAL_UART_Transmit+0x4a>
      return  HAL_ERROR;
 800160a:	2001      	movs	r0, #1
 800160c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8001610:	2002      	movs	r0, #2
}
 8001612:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

08001618 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8001618:	b570      	push	{r4, r5, r6, lr}
 800161a:	680c      	ldr	r4, [r1, #0]
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
                     Init->MemoryType           |\
 800161c:	688d      	ldr	r5, [r1, #8]
  tmpr = Device->BTCR[Init->NSBank];
 800161e:	f850 3024 	ldr.w	r3, [r0, r4, lsl #2]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8001622:	684a      	ldr	r2, [r1, #4]
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8001624:	4e11      	ldr	r6, [pc, #68]	; (800166c <FSMC_NORSRAM_Init+0x54>)
 8001626:	401e      	ands	r6, r3
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8001628:	ea45 0302 	orr.w	r3, r5, r2
                     Init->MemoryType           |\
 800162c:	68ca      	ldr	r2, [r1, #12]
 800162e:	4313      	orrs	r3, r2
                     Init->MemoryDataWidth      |\
 8001630:	690a      	ldr	r2, [r1, #16]
 8001632:	4313      	orrs	r3, r2
                     Init->BurstAccessMode      |\
 8001634:	694a      	ldr	r2, [r1, #20]
 8001636:	4313      	orrs	r3, r2
                     Init->WaitSignalPolarity   |\
 8001638:	698a      	ldr	r2, [r1, #24]
 800163a:	4313      	orrs	r3, r2
                     Init->WrapMode             |\
 800163c:	69ca      	ldr	r2, [r1, #28]
 800163e:	4313      	orrs	r3, r2
                     Init->WaitSignalActive     |\
 8001640:	6a0a      	ldr	r2, [r1, #32]
 8001642:	4313      	orrs	r3, r2
                     Init->WriteOperation       |\
 8001644:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8001646:	4313      	orrs	r3, r2
                     Init->WaitSignal           |\
 8001648:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 800164a:	4313      	orrs	r3, r2
                     Init->ExtendedMode         |\
 800164c:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800164e:	4313      	orrs	r3, r2
                     Init->AsynchronousWait     |\
 8001650:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 8001652:	4313      	orrs	r3, r2
                     Init->PageSize             |\
 8001654:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8001656:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8001658:	4333      	orrs	r3, r6
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800165a:	2d08      	cmp	r5, #8
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800165c:	bf08      	it	eq
 800165e:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8001662:	f840 3024 	str.w	r3, [r0, r4, lsl #2]
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
}
 8001666:	2000      	movs	r0, #0
 8001668:	bd70      	pop	{r4, r5, r6, pc}
 800166a:	bf00      	nop
 800166c:	fff00080 	.word	0xfff00080

08001670 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8001670:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8001674:	680b      	ldr	r3, [r1, #0]
 8001676:	6988      	ldr	r0, [r1, #24]
 8001678:	4303      	orrs	r3, r0
                    ((Timing->AddressHoldTime) << 4U)          |\
 800167a:	6848      	ldr	r0, [r1, #4]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800167c:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
                    ((Timing->DataSetupTime) << 8U)            |\
 8001680:	6888      	ldr	r0, [r1, #8]
{
 8001682:	b530      	push	{r4, r5, lr}
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8001684:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8001688:	690d      	ldr	r5, [r1, #16]
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800168a:	68c8      	ldr	r0, [r1, #12]
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800168c:	6949      	ldr	r1, [r1, #20]
  tmpr = Device->BTCR[Bank + 1U];
 800168e:	6854      	ldr	r4, [r2, #4]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8001690:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8001694:	3d01      	subs	r5, #1
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8001696:	ea43 5305 	orr.w	r3, r3, r5, lsl #20
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800169a:	3902      	subs	r1, #2
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 800169c:	f004 4440 	and.w	r4, r4, #3221225472	; 0xc0000000
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80016a0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80016a4:	4323      	orrs	r3, r4
                    (Timing->AccessMode));
  
  Device->BTCR[Bank + 1] = tmpr; 
 80016a6:	6053      	str	r3, [r2, #4]
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
}
 80016a8:	2000      	movs	r0, #0
 80016aa:	bd30      	pop	{r4, r5, pc}

080016ac <FSMC_NORSRAM_Extended_Timing_Init>:
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80016ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
{
 80016b0:	b530      	push	{r4, r5, lr}
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80016b2:	d114      	bne.n	80016de <FSMC_NORSRAM_Extended_Timing_Init+0x32>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 80016b4:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 80016b8:	4c0a      	ldr	r4, [pc, #40]	; (80016e4 <FSMC_NORSRAM_Extended_Timing_Init+0x38>)
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
                      ((Timing->AddressHoldTime) << 4U)          |\
                      ((Timing->DataSetupTime) << 8U)            |\
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80016ba:	698d      	ldr	r5, [r1, #24]
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 80016bc:	401c      	ands	r4, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80016be:	680b      	ldr	r3, [r1, #0]
 80016c0:	432b      	orrs	r3, r5
                      ((Timing->AddressHoldTime) << 4U)          |\
 80016c2:	684d      	ldr	r5, [r1, #4]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80016c4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
                      ((Timing->DataSetupTime) << 8U)            |\
 80016c8:	688d      	ldr	r5, [r1, #8]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80016ca:	68c9      	ldr	r1, [r1, #12]
 80016cc:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80016d0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80016d4:	4323      	orrs	r3, r4
    
    Device->BWTR[Bank] = tmpr;
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80016d6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  }   
  
  return HAL_OK;  
}
 80016da:	2000      	movs	r0, #0
 80016dc:	bd30      	pop	{r4, r5, pc}
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80016de:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 80016e2:	e7f8      	b.n	80016d6 <FSMC_NORSRAM_Extended_Timing_Init+0x2a>
 80016e4:	cff00000 	.word	0xcff00000

080016e8 <DelayMicro>:
static bool _cp437    = false;

extern UART_HandleTypeDef huart2;

__STATIC_INLINE void DelayMicro(__IO uint32_t micros)
{
 80016e8:	b082      	sub	sp, #8
        micros *=(SystemCoreClock / 1000000) / 5;
 80016ea:	4a08      	ldr	r2, [pc, #32]	; (800170c <DelayMicro+0x24>)
{
 80016ec:	9001      	str	r0, [sp, #4]
        micros *=(SystemCoreClock / 1000000) / 5;
 80016ee:	9b01      	ldr	r3, [sp, #4]
 80016f0:	6812      	ldr	r2, [r2, #0]
 80016f2:	4907      	ldr	r1, [pc, #28]	; (8001710 <DelayMicro+0x28>)
 80016f4:	fbb2 f2f1 	udiv	r2, r2, r1
 80016f8:	4353      	muls	r3, r2
 80016fa:	9301      	str	r3, [sp, #4]
        while (micros--);
 80016fc:	9b01      	ldr	r3, [sp, #4]
 80016fe:	1e5a      	subs	r2, r3, #1
 8001700:	9201      	str	r2, [sp, #4]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d1fa      	bne.n	80016fc <DelayMicro+0x14>
}
 8001706:	b002      	add	sp, #8
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	2000000c 	.word	0x2000000c
 8001710:	004c4b40 	.word	0x004c4b40

08001714 <ILI9341_ReadReg>:
void ILI9341_SendData(uint8_t data){
	*(__IO uint8_t*)(0x60040000) = data;
}

uint32_t ILI9341_ReadReg(uint8_t r)
{
 8001714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	*(__IO uint8_t*)(0x60000000) = com;
 8001716:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
        uint8_t x;

        ILI9341_SendCommand(r);
        DelayMicro(50);

    	x=ADDR_DATA;
 800171a:	4d13      	ldr	r5, [pc, #76]	; (8001768 <ILI9341_ReadReg+0x54>)
	*(__IO uint8_t*)(0x60000000) = com;
 800171c:	7018      	strb	r0, [r3, #0]
{
 800171e:	4607      	mov	r7, r0
        DelayMicro(50);
 8001720:	2032      	movs	r0, #50	; 0x32
 8001722:	f7ff ffe1 	bl	80016e8 <DelayMicro>
        id=x;
 8001726:	782e      	ldrb	r6, [r5, #0]
        id<<=8;
        DelayMicro(1);
 8001728:	2001      	movs	r0, #1
 800172a:	f7ff ffdd 	bl	80016e8 <DelayMicro>
        id<<=8;
 800172e:	0234      	lsls	r4, r6, #8

        x=ADDR_DATA;
        id|=x;
 8001730:	782e      	ldrb	r6, [r5, #0]
        id<<=8;
        DelayMicro(1);
 8001732:	2001      	movs	r0, #1
 8001734:	f7ff ffd8 	bl	80016e8 <DelayMicro>
        id|=x;
 8001738:	4326      	orrs	r6, r4

		x=ADDR_DATA;
        id|=x;
 800173a:	782c      	ldrb	r4, [r5, #0]
        id<<=8;
 800173c:	0236      	lsls	r6, r6, #8
        id|=x;
 800173e:	4334      	orrs	r4, r6
        id<<=8;

		DelayMicro(1);
 8001740:	2001      	movs	r0, #1
        id<<=8;
 8001742:	0226      	lsls	r6, r4, #8
		DelayMicro(1);
 8001744:	f7ff ffd0 	bl	80016e8 <DelayMicro>
        x=ADDR_DATA;
        id|=x;
 8001748:	782c      	ldrb	r4, [r5, #0]

		if(r==0xEF)
 800174a:	2fef      	cmp	r7, #239	; 0xef
        id|=x;
 800174c:	ea44 0406 	orr.w	r4, r4, r6
		if(r==0xEF)
 8001750:	d105      	bne.n	800175e <ILI9341_ReadReg+0x4a>
        {
                id<<=8;
                DelayMicro(5);
 8001752:	2005      	movs	r0, #5
 8001754:	f7ff ffc8 	bl	80016e8 <DelayMicro>
                x=ADDR_DATA;
                id|=x;
 8001758:	782b      	ldrb	r3, [r5, #0]
                id<<=8;
 800175a:	0224      	lsls	r4, r4, #8
                id|=x;
 800175c:	431c      	orrs	r4, r3
        }
        DelayMicro(150);
 800175e:	2096      	movs	r0, #150	; 0x96
 8001760:	f7ff ffc2 	bl	80016e8 <DelayMicro>
        return id;
}
 8001764:	4620      	mov	r0, r4
 8001766:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001768:	60040000 	.word	0x60040000

0800176c <ILI9341_reset>:

void ILI9341_reset(void)
{
 800176c:	b510      	push	{r4, lr}
        RESET_ACTIVE;
 800176e:	4c0c      	ldr	r4, [pc, #48]	; (80017a0 <ILI9341_reset+0x34>)
 8001770:	2200      	movs	r2, #0
 8001772:	2104      	movs	r1, #4
 8001774:	4620      	mov	r0, r4
 8001776:	f7ff f8bf 	bl	80008f8 <HAL_GPIO_WritePin>
        HAL_Delay(2);
 800177a:	2002      	movs	r0, #2
 800177c:	f7fe ff58 	bl	8000630 <HAL_Delay>
        RESET_IDLE;
 8001780:	2201      	movs	r2, #1
 8001782:	2104      	movs	r1, #4
 8001784:	4620      	mov	r0, r4
 8001786:	f7ff f8b7 	bl	80008f8 <HAL_GPIO_WritePin>
	*(__IO uint8_t*)(0x60000000) = com;
 800178a:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 800178e:	2201      	movs	r2, #1
 8001790:	701a      	strb	r2, [r3, #0]
	*(__IO uint8_t*)(0x60040000) = data;
 8001792:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
 8001796:	22ff      	movs	r2, #255	; 0xff
 8001798:	701a      	strb	r2, [r3, #0]
 800179a:	701a      	strb	r2, [r3, #0]
 800179c:	701a      	strb	r2, [r3, #0]
 800179e:	bd10      	pop	{r4, pc}
 80017a0:	40020c00 	.word	0x40020c00

080017a4 <ILI9341_Init>:
        for (uint8_t i=0;i<3;i++)
        	ILI9341_SendData(0xFF);
}

void ILI9341_Init(void)
{
 80017a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	    char str[10];
	    ILI9341_reset();
 80017a6:	f7ff ffe1 	bl	800176c <ILI9341_reset>
	    HAL_Delay(1000);
 80017aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80017ae:	f7fe ff3f 	bl	8000630 <HAL_Delay>
	    uint32_t dtt = ILI9341_ReadReg(0xD3);
 80017b2:	20d3      	movs	r0, #211	; 0xd3
 80017b4:	f7ff ffae 	bl	8001714 <ILI9341_ReadReg>
	    sprintf(str,"0x%08lX",(unsigned long)dtt);
 80017b8:	4908      	ldr	r1, [pc, #32]	; (80017dc <ILI9341_Init+0x38>)
 80017ba:	4602      	mov	r2, r0
 80017bc:	a801      	add	r0, sp, #4
 80017be:	f001 f895 	bl	80028ec <siprintf>
	    HAL_UART_Transmit(&huart2,(uint8_t *)str,strlen(str),1000);
 80017c2:	a801      	add	r0, sp, #4
 80017c4:	f7fe fd04 	bl	80001d0 <strlen>
 80017c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017cc:	b282      	uxth	r2, r0
 80017ce:	a901      	add	r1, sp, #4
 80017d0:	4803      	ldr	r0, [pc, #12]	; (80017e0 <ILI9341_Init+0x3c>)
 80017d2:	f7ff fec1 	bl	8001558 <HAL_UART_Transmit>
}
 80017d6:	b005      	add	sp, #20
 80017d8:	f85d fb04 	ldr.w	pc, [sp], #4
 80017dc:	0800314b 	.word	0x0800314b
 80017e0:	2001c404 	.word	0x2001c404

080017e4 <ILI9341_Configuration>:

void ILI9341_Configuration(){
 80017e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	*(__IO uint8_t*)(0x60000000) = com;
 80017e8:	f04f 45c0 	mov.w	r5, #1610612736	; 0x60000000
 80017ec:	2601      	movs	r6, #1
 80017ee:	702e      	strb	r6, [r5, #0]
	 //13:Display On
	 */

	// 1: Software Reset
	ILI9341_SendCommand(ILI9341_RESET);
	HAL_Delay(120);
 80017f0:	2078      	movs	r0, #120	; 0x78
 80017f2:	f7fe ff1d 	bl	8000630 <HAL_Delay>
	*(__IO uint8_t*)(0x60000000) = com;
 80017f6:	2328      	movs	r3, #40	; 0x28
	*(__IO uint8_t*)(0x60040000) = data;
 80017f8:	4c33      	ldr	r4, [pc, #204]	; (80018c8 <ILI9341_Configuration+0xe4>)
	*(__IO uint8_t*)(0x60000000) = com;
 80017fa:	702b      	strb	r3, [r5, #0]
 80017fc:	23c0      	movs	r3, #192	; 0xc0
 80017fe:	702b      	strb	r3, [r5, #0]
	*(__IO uint8_t*)(0x60040000) = data;
 8001800:	2326      	movs	r3, #38	; 0x26
 8001802:	7023      	strb	r3, [r4, #0]
	ILI9341_SendCommand(ILI9341_DISPLAY_OFF);

	//3 POWER1 - POWER2 Configuration
	ILI9341_SendCommand(ILI9341_POWER1);
	ILI9341_SendData(0x26);
	DelayMicro(1);
 8001804:	4630      	mov	r0, r6
 8001806:	f7ff ff6f 	bl	80016e8 <DelayMicro>
	*(__IO uint8_t*)(0x60040000) = data;
 800180a:	f04f 0811 	mov.w	r8, #17
	*(__IO uint8_t*)(0x60000000) = com;
 800180e:	23c1      	movs	r3, #193	; 0xc1
 8001810:	702b      	strb	r3, [r5, #0]
	ILI9341_SendCommand(ILI9341_POWER2);
	ILI9341_SendData(0x11);       //BT[2:0] = 0 0 1 DDVDH=2 VGH=7 -VCI*3
	DelayMicro(1);
 8001812:	4630      	mov	r0, r6
	*(__IO uint8_t*)(0x60040000) = data;
 8001814:	f884 8000 	strb.w	r8, [r4]
	DelayMicro(1);
 8001818:	f7ff ff66 	bl	80016e8 <DelayMicro>
	*(__IO uint8_t*)(0x60000000) = com;
 800181c:	23c5      	movs	r3, #197	; 0xc5
 800181e:	702b      	strb	r3, [r5, #0]
	*(__IO uint8_t*)(0x60040000) = data;
 8001820:	2335      	movs	r3, #53	; 0x35
 8001822:	7023      	strb	r3, [r4, #0]
 8001824:	233e      	movs	r3, #62	; 0x3e
 8001826:	7023      	strb	r3, [r4, #0]

	//4 VCOM1-VCOM2
	ILI9341_SendCommand(ILI9341_VCOM1);
	ILI9341_SendData(0x35);				//VMH [6:0] = 0110101  VCOMH(V) =   4.025
	ILI9341_SendData(0x3e);				//VML [6:0] = 0111110  VCOML(V) =  -0.950v
	DelayMicro(1);
 8001828:	4630      	mov	r0, r6
 800182a:	f7ff ff5d 	bl	80016e8 <DelayMicro>
	*(__IO uint8_t*)(0x60000000) = com;
 800182e:	23c7      	movs	r3, #199	; 0xc7
 8001830:	702b      	strb	r3, [r5, #0]
	*(__IO uint8_t*)(0x60040000) = data;
 8001832:	23be      	movs	r3, #190	; 0xbe
 8001834:	7023      	strb	r3, [r4, #0]

	ILI9341_SendCommand(ILI9341_VCOM2);
	ILI9341_SendData(0xbe);            // VMF[6:0]= 1000001 =>  VMH + 1 - VML + 1   When nVM(8.bit) set to 1, setting
	DelayMicro(1);					  //of VMF [6:0] becomes valid and VCOMH/VCOML can be adjusted.
 8001836:	4630      	mov	r0, r6
 8001838:	f7ff ff56 	bl	80016e8 <DelayMicro>
	*(__IO uint8_t*)(0x60000000) = com;
 800183c:	2336      	movs	r3, #54	; 0x36
 800183e:	702b      	strb	r3, [r5, #0]
	*(__IO uint8_t*)(0x60040000) = data;
 8001840:	2348      	movs	r3, #72	; 0x48
 8001842:	7023      	strb	r3, [r4, #0]
	           6.bit  : MX Column Address Order
	           7.bit  : MY Row Address Order
	 */
	ILI9341_SendCommand(ILI9341_MAC);
	ILI9341_SendData(0x48);        // [7:0] = 0 1 0 0 1 0 0 0
	DelayMicro(1);
 8001844:	4630      	mov	r0, r6
 8001846:	f7ff ff4f 	bl	80016e8 <DelayMicro>
	*(__IO uint8_t*)(0x60000000) = com;
 800184a:	233a      	movs	r3, #58	; 0x3a
 800184c:	702b      	strb	r3, [r5, #0]
	*(__IO uint8_t*)(0x60040000) = data;
 800184e:	2355      	movs	r3, #85	; 0x55
 8001850:	7023      	strb	r3, [r4, #0]
	 	 	=> DPI[2:0]  RGB Interface Format = 1 1 0 (18 bits / pixel )
	 	 	=> 7.Bit     Null
	  */
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
	ILI9341_SendData(0x55); // [7:0] = 0 1 1 0 1 1 1 Pixel format 18bit seildi
	DelayMicro(1);
 8001852:	4630      	mov	r0, r6
 8001854:	f7ff ff48 	bl	80016e8 <DelayMicro>
	*(__IO uint8_t*)(0x60000000) = com;
 8001858:	23b1      	movs	r3, #177	; 0xb1
	*(__IO uint8_t*)(0x60040000) = data;
 800185a:	2700      	movs	r7, #0
	*(__IO uint8_t*)(0x60000000) = com;
 800185c:	702b      	strb	r3, [r5, #0]
	*(__IO uint8_t*)(0x60040000) = data;
 800185e:	233d      	movs	r3, #61	; 0x3d
 8001860:	7027      	strb	r7, [r4, #0]

	// 7:Frame Rate Configuration
	ILI9341_SendCommand(ILI9341_FRC);
	ILI9341_SendData(0);     //Clock Division 1
	ILI9341_SendData(0x3D);  //RTNA [4:0] = 1 0 1 1 1  => Frame Rate(Hz) = 83 Hz
	DelayMicro(1);			 //RTNA [4:0] = 1 0 0 0 0  => Frame Rate(Hz) = 119 Hz
 8001862:	4630      	mov	r0, r6
	*(__IO uint8_t*)(0x60040000) = data;
 8001864:	7023      	strb	r3, [r4, #0]
	DelayMicro(1);			 //RTNA [4:0] = 1 0 0 0 0  => Frame Rate(Hz) = 119 Hz
 8001866:	f7ff ff3f 	bl	80016e8 <DelayMicro>
	*(__IO uint8_t*)(0x60000000) = com;
 800186a:	232a      	movs	r3, #42	; 0x2a
 800186c:	702b      	strb	r3, [r5, #0]
	*(__IO uint8_t*)(0x60040000) = data;
 800186e:	23ef      	movs	r3, #239	; 0xef
 8001870:	7027      	strb	r7, [r4, #0]
 8001872:	7027      	strb	r7, [r4, #0]
 8001874:	7027      	strb	r7, [r4, #0]
 8001876:	7023      	strb	r3, [r4, #0]
	*(__IO uint8_t*)(0x60000000) = com;
 8001878:	232b      	movs	r3, #43	; 0x2b
 800187a:	702b      	strb	r3, [r5, #0]
	*(__IO uint8_t*)(0x60040000) = data;
 800187c:	233f      	movs	r3, #63	; 0x3f
 800187e:	7027      	strb	r7, [r4, #0]
 8001880:	7027      	strb	r7, [r4, #0]
 8001882:	7026      	strb	r6, [r4, #0]
 8001884:	7023      	strb	r3, [r4, #0]
	*(__IO uint8_t*)(0x60000000) = com;
 8001886:	2334      	movs	r3, #52	; 0x34
 8001888:	702b      	strb	r3, [r5, #0]
 800188a:	23b7      	movs	r3, #183	; 0xb7
 800188c:	702b      	strb	r3, [r5, #0]
	*(__IO uint8_t*)(0x60040000) = data;
 800188e:	2307      	movs	r3, #7
 8001890:	7023      	strb	r3, [r4, #0]
	*(__IO uint8_t*)(0x60000000) = com;
 8001892:	23b6      	movs	r3, #182	; 0xb6
 8001894:	702b      	strb	r3, [r5, #0]
	*(__IO uint8_t*)(0x60040000) = data;
 8001896:	230a      	movs	r3, #10
 8001898:	7023      	strb	r3, [r4, #0]
 800189a:	2382      	movs	r3, #130	; 0x82
 800189c:	7023      	strb	r3, [r4, #0]
 800189e:	2327      	movs	r3, #39	; 0x27
 80018a0:	7023      	strb	r3, [r4, #0]
    ILI9341_SendData   (0x27);
    ILI9341_SendData   (0x00); // clock divisor

    //12:Sleep Out
    ILI9341_SendCommand (ILI9341_SLEEP_OUT);
    HAL_Delay(100);
 80018a2:	2064      	movs	r0, #100	; 0x64
	*(__IO uint8_t*)(0x60040000) = data;
 80018a4:	7027      	strb	r7, [r4, #0]
	*(__IO uint8_t*)(0x60000000) = com;
 80018a6:	f885 8000 	strb.w	r8, [r5]
    HAL_Delay(100);
 80018aa:	f7fe fec1 	bl	8000630 <HAL_Delay>
	*(__IO uint8_t*)(0x60000000) = com;
 80018ae:	2329      	movs	r3, #41	; 0x29
 80018b0:	702b      	strb	r3, [r5, #0]

    //13:Display On
    ILI9341_SendCommand (ILI9341_DISPLAY_ON);
    HAL_Delay(100);
 80018b2:	2064      	movs	r0, #100	; 0x64
 80018b4:	f7fe febc 	bl	8000630 <HAL_Delay>
	*(__IO uint8_t*)(0x60000000) = com;
 80018b8:	232c      	movs	r3, #44	; 0x2c
 80018ba:	702b      	strb	r3, [r5, #0]

    //14:Memory Write
    ILI9341_SendCommand (ILI9341_GRAM); // memory write
    HAL_Delay(5);
 80018bc:	2005      	movs	r0, #5
}
 80018be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_Delay(5);
 80018c2:	f7fe beb5 	b.w	8000630 <HAL_Delay>
 80018c6:	bf00      	nop
 80018c8:	60040000 	.word	0x60040000

080018cc <ILI9341_SetCursorPosition>:

void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 80018cc:	b570      	push	{r4, r5, r6, lr}
	*(__IO uint8_t*)(0x60000000) = com;
 80018ce:	f04f 45c0 	mov.w	r5, #1610612736	; 0x60000000
 80018d2:	242a      	movs	r4, #42	; 0x2a
 80018d4:	702c      	strb	r4, [r5, #0]
	*(__IO uint8_t*)(0x60040000) = data;
 80018d6:	4c0b      	ldr	r4, [pc, #44]	; (8001904 <ILI9341_SetCursorPosition+0x38>)
  ILI9341_SendCommand (ILI9341_COLUMN_ADDR);
  ILI9341_SendData(x1>>8);
 80018d8:	0a06      	lsrs	r6, r0, #8
  ILI9341_SendData(x1 & 0xFF);
 80018da:	b2c0      	uxtb	r0, r0
	*(__IO uint8_t*)(0x60040000) = data;
 80018dc:	7026      	strb	r6, [r4, #0]
 80018de:	7020      	strb	r0, [r4, #0]
  ILI9341_SendData(x2>>8);
 80018e0:	0a10      	lsrs	r0, r2, #8
  ILI9341_SendData(x2 & 0xFF);
 80018e2:	b2d2      	uxtb	r2, r2
	*(__IO uint8_t*)(0x60040000) = data;
 80018e4:	7020      	strb	r0, [r4, #0]
 80018e6:	7022      	strb	r2, [r4, #0]
	*(__IO uint8_t*)(0x60000000) = com;
 80018e8:	222b      	movs	r2, #43	; 0x2b
 80018ea:	702a      	strb	r2, [r5, #0]

  ILI9341_SendCommand (ILI9341_PAGE_ADDR);
  ILI9341_SendData(y1>>8);
 80018ec:	0a0a      	lsrs	r2, r1, #8
	*(__IO uint8_t*)(0x60040000) = data;
 80018ee:	7022      	strb	r2, [r4, #0]
  ILI9341_SendData(y1 & 0xFF);
 80018f0:	b2c9      	uxtb	r1, r1
  ILI9341_SendData(y2>>8);
 80018f2:	0a1a      	lsrs	r2, r3, #8
  ILI9341_SendData(y2 & 0xFF);
 80018f4:	b2db      	uxtb	r3, r3
	*(__IO uint8_t*)(0x60040000) = data;
 80018f6:	7021      	strb	r1, [r4, #0]
 80018f8:	7022      	strb	r2, [r4, #0]
 80018fa:	7023      	strb	r3, [r4, #0]
	*(__IO uint8_t*)(0x60000000) = com;
 80018fc:	232c      	movs	r3, #44	; 0x2c
 80018fe:	702b      	strb	r3, [r5, #0]
 8001900:	bd70      	pop	{r4, r5, r6, pc}
 8001902:	bf00      	nop
 8001904:	60040000 	.word	0x60040000

08001908 <ILI9341_DrawPixel>:
  ILI9341_SendCommand (ILI9341_GRAM);
}

void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8001908:	b510      	push	{r4, lr}
	ILI9341_SetCursorPosition(x, y, x, y);
 800190a:	460b      	mov	r3, r1
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 800190c:	4614      	mov	r4, r2
	ILI9341_SetCursorPosition(x, y, x, y);
 800190e:	4602      	mov	r2, r0
 8001910:	f7ff ffdc 	bl	80018cc <ILI9341_SetCursorPosition>
	*(__IO uint8_t*)(0x60040000) = data;
 8001914:	4b02      	ldr	r3, [pc, #8]	; (8001920 <ILI9341_DrawPixel+0x18>)
	ILI9341_SendData(color>>8);
 8001916:	0a22      	lsrs	r2, r4, #8
	ILI9341_SendData(color&0xFF);
 8001918:	b2e4      	uxtb	r4, r4
	*(__IO uint8_t*)(0x60040000) = data;
 800191a:	701a      	strb	r2, [r3, #0]
 800191c:	701c      	strb	r4, [r3, #0]
 800191e:	bd10      	pop	{r4, pc}
 8001920:	60040000 	.word	0x60040000

08001924 <ILI9341_Fill>:
}

void ILI9341_Fill(uint16_t color){
 8001924:	b510      	push	{r4, lr}
	uint32_t n = ILI9341_PIXEL_COUNT;
	if(rotationNum==1 || rotationNum==3)
 8001926:	4b0f      	ldr	r3, [pc, #60]	; (8001964 <ILI9341_Fill+0x40>)
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	f003 02fd 	and.w	r2, r3, #253	; 0xfd
 800192e:	2a01      	cmp	r2, #1
void ILI9341_Fill(uint16_t color){
 8001930:	4604      	mov	r4, r0
	if(rotationNum==1 || rotationNum==3)
 8001932:	d10f      	bne.n	8001954 <ILI9341_Fill+0x30>
	{
		ILI9341_SetCursorPosition(0, 0,   ILI9341_WIDTH -1, ILI9341_HEIGHT -1);
 8001934:	f240 133f 	movw	r3, #319	; 0x13f
 8001938:	22ef      	movs	r2, #239	; 0xef
	}
	else if(rotationNum==2 || rotationNum==4)
	{
		ILI9341_SetCursorPosition(0, 0, ILI9341_HEIGHT -1, ILI9341_WIDTH -1);
 800193a:	2100      	movs	r1, #0
 800193c:	4608      	mov	r0, r1
 800193e:	f7ff ffc5 	bl	80018cc <ILI9341_SetCursorPosition>
	*(__IO uint8_t*)(0x60040000) = data;
 8001942:	4a09      	ldr	r2, [pc, #36]	; (8001968 <ILI9341_Fill+0x44>)
	}

	while(n){
		n--;
		ILI9341_SendData(color>>8);
 8001944:	0a21      	lsrs	r1, r4, #8
 8001946:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
	while(n){
 800194a:	3b01      	subs	r3, #1
	*(__IO uint8_t*)(0x60040000) = data;
 800194c:	7011      	strb	r1, [r2, #0]
 800194e:	7014      	strb	r4, [r2, #0]
	while(n){
 8001950:	d1fb      	bne.n	800194a <ILI9341_Fill+0x26>
		ILI9341_SendData(color);
	}
}
 8001952:	bd10      	pop	{r4, pc}
	else if(rotationNum==2 || rotationNum==4)
 8001954:	2b02      	cmp	r3, #2
 8001956:	d001      	beq.n	800195c <ILI9341_Fill+0x38>
 8001958:	2b04      	cmp	r3, #4
 800195a:	d1f2      	bne.n	8001942 <ILI9341_Fill+0x1e>
		ILI9341_SetCursorPosition(0, 0, ILI9341_HEIGHT -1, ILI9341_WIDTH -1);
 800195c:	23ef      	movs	r3, #239	; 0xef
 800195e:	f240 123f 	movw	r2, #319	; 0x13f
 8001962:	e7ea      	b.n	800193a <ILI9341_Fill+0x16>
 8001964:	20000008 	.word	0x20000008
 8001968:	60040000 	.word	0x60040000

0800196c <ILI9341_setRotation>:

void ILI9341_setRotation(uint8_t rotation){
	switch (rotation) {
 800196c:	2803      	cmp	r0, #3
 800196e:	4a11      	ldr	r2, [pc, #68]	; (80019b4 <ILI9341_setRotation+0x48>)
 8001970:	4b11      	ldr	r3, [pc, #68]	; (80019b8 <ILI9341_setRotation+0x4c>)
 8001972:	d00b      	beq.n	800198c <ILI9341_setRotation+0x20>
 8001974:	2804      	cmp	r0, #4
 8001976:	d010      	beq.n	800199a <ILI9341_setRotation+0x2e>
 8001978:	2802      	cmp	r0, #2
 800197a:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
 800197e:	d113      	bne.n	80019a8 <ILI9341_setRotation+0x3c>
		case 2:
			rotationNum = 2;
 8001980:	7010      	strb	r0, [r2, #0]
	*(__IO uint8_t*)(0x60000000) = com;
 8001982:	2236      	movs	r2, #54	; 0x36
 8001984:	700a      	strb	r2, [r1, #0]
	*(__IO uint8_t*)(0x60040000) = data;
 8001986:	2228      	movs	r2, #40	; 0x28
 8001988:	701a      	strb	r2, [r3, #0]
 800198a:	4770      	bx	lr
			ILI9341_SendCommand(ILI9341_MEMCONTROL);
			ILI9341_SendData(ILI9341_MADCTL_MV | ILI9341_MADCTL_BGR);
			break;
		case 3:
			rotationNum = 3;
 800198c:	7010      	strb	r0, [r2, #0]
	*(__IO uint8_t*)(0x60000000) = com;
 800198e:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001992:	2136      	movs	r1, #54	; 0x36
 8001994:	7011      	strb	r1, [r2, #0]
	*(__IO uint8_t*)(0x60040000) = data;
 8001996:	2248      	movs	r2, #72	; 0x48
 8001998:	e7f6      	b.n	8001988 <ILI9341_setRotation+0x1c>
			ILI9341_SendCommand(ILI9341_MEMCONTROL);
			ILI9341_SendData(ILI9341_MADCTL_MX | ILI9341_MADCTL_BGR);
			break;
		case 4:
			rotationNum = 4;
 800199a:	7010      	strb	r0, [r2, #0]
	*(__IO uint8_t*)(0x60000000) = com;
 800199c:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80019a0:	2136      	movs	r1, #54	; 0x36
 80019a2:	7011      	strb	r1, [r2, #0]
	*(__IO uint8_t*)(0x60040000) = data;
 80019a4:	22e8      	movs	r2, #232	; 0xe8
 80019a6:	e7ef      	b.n	8001988 <ILI9341_setRotation+0x1c>
			ILI9341_SendCommand(ILI9341_MEMCONTROL);
			ILI9341_SendData(ILI9341_MADCTL_MX | ILI9341_MADCTL_MY | ILI9341_MADCTL_MV | ILI9341_MADCTL_BGR);
			break;
		default:
			rotationNum = 1;
 80019a8:	2001      	movs	r0, #1
 80019aa:	7010      	strb	r0, [r2, #0]
	*(__IO uint8_t*)(0x60000000) = com;
 80019ac:	2236      	movs	r2, #54	; 0x36
 80019ae:	700a      	strb	r2, [r1, #0]
	*(__IO uint8_t*)(0x60040000) = data;
 80019b0:	2288      	movs	r2, #136	; 0x88
 80019b2:	e7e9      	b.n	8001988 <ILI9341_setRotation+0x1c>
 80019b4:	20000008 	.word	0x20000008
 80019b8:	60040000 	.word	0x60040000

080019bc <ILI9341_Fill_Rect>:

	}

}

void ILI9341_Fill_Rect(unsigned int x0,unsigned int y0, unsigned int x1,unsigned int y1, uint16_t color) {
 80019bc:	b570      	push	{r4, r5, r6, lr}
	uint32_t n = ((x1+1)-x0)*((y1+1)-y0);
 80019be:	1a5c      	subs	r4, r3, r1
 80019c0:	1a16      	subs	r6, r2, r0
 80019c2:	3401      	adds	r4, #1
 80019c4:	fb06 4404 	mla	r4, r6, r4, r4
void ILI9341_Fill_Rect(unsigned int x0,unsigned int y0, unsigned int x1,unsigned int y1, uint16_t color) {
 80019c8:	f8bd 5010 	ldrh.w	r5, [sp, #16]
 80019cc:	f5b4 3f96 	cmp.w	r4, #76800	; 0x12c00
	if (n>ILI9341_PIXEL_COUNT) n=ILI9341_PIXEL_COUNT;
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 80019d0:	b29b      	uxth	r3, r3
 80019d2:	b292      	uxth	r2, r2
 80019d4:	b289      	uxth	r1, r1
 80019d6:	b280      	uxth	r0, r0
 80019d8:	bf28      	it	cs
 80019da:	f44f 3496 	movcs.w	r4, #76800	; 0x12c00
 80019de:	f7ff ff75 	bl	80018cc <ILI9341_SetCursorPosition>
	*(__IO uint8_t*)(0x60040000) = data;
 80019e2:	4b04      	ldr	r3, [pc, #16]	; (80019f4 <ILI9341_Fill_Rect+0x38>)
	while (n) {
			n--;
      ILI9341_SendData(color>>8);
 80019e4:	0a2a      	lsrs	r2, r5, #8
				ILI9341_SendData(color&0xff);
 80019e6:	b2ed      	uxtb	r5, r5
	while (n) {
 80019e8:	b904      	cbnz	r4, 80019ec <ILI9341_Fill_Rect+0x30>
	}
}
 80019ea:	bd70      	pop	{r4, r5, r6, pc}
	*(__IO uint8_t*)(0x60040000) = data;
 80019ec:	701a      	strb	r2, [r3, #0]
			n--;
 80019ee:	3c01      	subs	r4, #1
	*(__IO uint8_t*)(0x60040000) = data;
 80019f0:	701d      	strb	r5, [r3, #0]
 80019f2:	e7f9      	b.n	80019e8 <ILI9341_Fill_Rect+0x2c>
 80019f4:	60040000 	.word	0x60040000

080019f8 <ILI9341_drawChar>:

void ILI9341_drawChar(int16_t x,int16_t y,unsigned char c,uint16_t color,uint16_t bg,uint16_t size){
 80019f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80019fc:	4698      	mov	r8, r3
	uint16_t width = ILI9341_WIDTH;
	uint16_t height = ILI9341_HEIGHT;

	if(rotationNum == 2 || rotationNum == 4){
 80019fe:	4b27      	ldr	r3, [pc, #156]	; (8001a9c <ILI9341_drawChar+0xa4>)
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	2b02      	cmp	r3, #2
void ILI9341_drawChar(int16_t x,int16_t y,unsigned char c,uint16_t color,uint16_t bg,uint16_t size){
 8001a04:	460f      	mov	r7, r1
 8001a06:	4606      	mov	r6, r0
 8001a08:	f8bd 1034 	ldrh.w	r1, [sp, #52]	; 0x34
	if(rotationNum == 2 || rotationNum == 4){
 8001a0c:	d042      	beq.n	8001a94 <ILI9341_drawChar+0x9c>
	uint16_t height = ILI9341_HEIGHT;
 8001a0e:	2b04      	cmp	r3, #4
 8001a10:	bf0b      	itete	eq
 8001a12:	23f0      	moveq	r3, #240	; 0xf0
 8001a14:	f44f 73a0 	movne.w	r3, #320	; 0x140
 8001a18:	f44f 70a0 	moveq.w	r0, #320	; 0x140
 8001a1c:	20f0      	movne	r0, #240	; 0xf0
		width = ILI9341_HEIGHT;
		height = ILI9341_WIDTH;

	}

	if(	(x>=width)  ||
 8001a1e:	4286      	cmp	r6, r0
 8001a20:	da35      	bge.n	8001a8e <ILI9341_drawChar+0x96>
 8001a22:	429f      	cmp	r7, r3
 8001a24:	da33      	bge.n	8001a8e <ILI9341_drawChar+0x96>
		(y>=height) ||
		((x+6*size-1)<0)	||
 8001a26:	2306      	movs	r3, #6
 8001a28:	fb03 6301 	mla	r3, r3, r1, r6
		(y>=height) ||
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	dd2e      	ble.n	8001a8e <ILI9341_drawChar+0x96>
		((y+8*size-1)<0)){
 8001a30:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
		((x+6*size-1)<0)	||
 8001a34:	2900      	cmp	r1, #0
 8001a36:	dd2a      	ble.n	8001a8e <ILI9341_drawChar+0x96>
		return;
	}

	if((!_cp437)&&(c>=176)) c++;
 8001a38:	2aaf      	cmp	r2, #175	; 0xaf
 8001a3a:	bf84      	itt	hi
 8001a3c:	3201      	addhi	r2, #1
 8001a3e:	b2d2      	uxtbhi	r2, r2
		uint16_t line;
		if(i==17)
			line = 0x00;

		else
			line = pgm_read_byte(TM_Font11x18 + ((c-32)*18)+i);
 8001a40:	3a20      	subs	r2, #32
 8001a42:	f04f 0912 	mov.w	r9, #18
 8001a46:	4b16      	ldr	r3, [pc, #88]	; (8001aa0 <ILI9341_drawChar+0xa8>)
 8001a48:	fb09 f902 	mul.w	r9, r9, r2
 8001a4c:	2400      	movs	r4, #0
		if(i==17)
 8001a4e:	2c11      	cmp	r4, #17
			line = pgm_read_byte(TM_Font11x18 + ((c-32)*18)+i);
 8001a50:	bf18      	it	ne
 8001a52:	eb09 0204 	addne.w	r2, r9, r4

		for(int8_t j = 0;j < 12;j++){  //Width
			if ((line << j) & 0x8000)
					ILI9341_DrawPixel(x+j,y+i,color);
 8001a56:	eb04 0a07 	add.w	sl, r4, r7
			line = pgm_read_byte(TM_Font11x18 + ((c-32)*18)+i);
 8001a5a:	bf14      	ite	ne
 8001a5c:	f833 b012 	ldrhne.w	fp, [r3, r2, lsl #1]
			line = 0x00;
 8001a60:	f04f 0b00 	moveq.w	fp, #0
 8001a64:	2500      	movs	r5, #0
					ILI9341_DrawPixel(x+j,y+i,color);
 8001a66:	fa1f fa8a 	uxth.w	sl, sl
			if ((line << j) & 0x8000)
 8001a6a:	fa0b f205 	lsl.w	r2, fp, r5
 8001a6e:	0412      	lsls	r2, r2, #16
 8001a70:	d507      	bpl.n	8001a82 <ILI9341_drawChar+0x8a>
					ILI9341_DrawPixel(x+j,y+i,color);
 8001a72:	19a8      	adds	r0, r5, r6
 8001a74:	4642      	mov	r2, r8
 8001a76:	4651      	mov	r1, sl
 8001a78:	b280      	uxth	r0, r0
 8001a7a:	9301      	str	r3, [sp, #4]
 8001a7c:	f7ff ff44 	bl	8001908 <ILI9341_DrawPixel>
 8001a80:	9b01      	ldr	r3, [sp, #4]
 8001a82:	3501      	adds	r5, #1
		for(int8_t j = 0;j < 12;j++){  //Width
 8001a84:	2d0c      	cmp	r5, #12
 8001a86:	d1f0      	bne.n	8001a6a <ILI9341_drawChar+0x72>
 8001a88:	3401      	adds	r4, #1
	for(int8_t i = 0; i<18;i++){   //Height
 8001a8a:	2c12      	cmp	r4, #18
 8001a8c:	d1df      	bne.n	8001a4e <ILI9341_drawChar+0x56>

			}
		}
	}
 8001a8e:	b003      	add	sp, #12
 8001a90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		height = ILI9341_WIDTH;
 8001a94:	23f0      	movs	r3, #240	; 0xf0
		width = ILI9341_HEIGHT;
 8001a96:	f44f 70a0 	mov.w	r0, #320	; 0x140
 8001a9a:	e7c0      	b.n	8001a1e <ILI9341_drawChar+0x26>
 8001a9c:	20000008 	.word	0x20000008
 8001aa0:	08003154 	.word	0x08003154

08001aa4 <ILI9341_printText>:



void ILI9341_printText(char text[], int16_t x, int16_t y, uint16_t color, uint16_t bg, uint8_t size)
{
 8001aa4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int16_t offset;
	offset = size*10;
 8001aa8:	f89d 7034 	ldrb.w	r7, [sp, #52]	; 0x34
{
 8001aac:	f8bd b030 	ldrh.w	fp, [sp, #48]	; 0x30
	offset = size*10;
 8001ab0:	eb07 0887 	add.w	r8, r7, r7, lsl #2
{
 8001ab4:	4691      	mov	r9, r2
 8001ab6:	469a      	mov	sl, r3
	offset = size*10;
 8001ab8:	ea4f 0848 	mov.w	r8, r8, lsl #1
 8001abc:	1e46      	subs	r6, r0, #1
 8001abe:	b28c      	uxth	r4, r1
 8001ac0:	f100 0527 	add.w	r5, r0, #39	; 0x27
	for(uint16_t i=0; i<40 && text[i]!='\0'; i++)
 8001ac4:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 8001ac8:	b15a      	cbz	r2, 8001ae2 <ILI9341_printText+0x3e>
	{
		ILI9341_drawChar(x+(offset*i), y, text[i],color,bg,size);
 8001aca:	b220      	sxth	r0, r4
 8001acc:	9701      	str	r7, [sp, #4]
 8001ace:	f8cd b000 	str.w	fp, [sp]
 8001ad2:	4653      	mov	r3, sl
 8001ad4:	4649      	mov	r1, r9
 8001ad6:	f7ff ff8f 	bl	80019f8 <ILI9341_drawChar>
 8001ada:	4444      	add	r4, r8
	for(uint16_t i=0; i<40 && text[i]!='\0'; i++)
 8001adc:	42ae      	cmp	r6, r5
 8001ade:	b2a4      	uxth	r4, r4
 8001ae0:	d1f0      	bne.n	8001ac4 <ILI9341_printText+0x20>
	}
}
 8001ae2:	b003      	add	sp, #12
 8001ae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001ae8 <ILI9341_printImage>:


void ILI9341_printImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint8_t *data, uint32_t size)
{
 8001ae8:	b510      	push	{r4, lr}
	uint32_t n = size;
	ILI9341_SetCursorPosition(x, y, w+x-1, h+y-1);
 8001aea:	1e4c      	subs	r4, r1, #1
 8001aec:	4423      	add	r3, r4
 8001aee:	1e44      	subs	r4, r0, #1
 8001af0:	4422      	add	r2, r4
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	b292      	uxth	r2, r2
 8001af6:	f7ff fee9 	bl	80018cc <ILI9341_SetCursorPosition>
 8001afa:	9b02      	ldr	r3, [sp, #8]
 8001afc:	9a03      	ldr	r2, [sp, #12]
	*(__IO uint8_t*)(0x60040000) = data;
 8001afe:	4904      	ldr	r1, [pc, #16]	; (8001b10 <ILI9341_printImage+0x28>)
 8001b00:	441a      	add	r2, r3
	for(uint32_t i=0; i<n ; i++)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d100      	bne.n	8001b08 <ILI9341_printImage+0x20>
	{
		ILI9341_SendData(data[i]);
	}
}
 8001b06:	bd10      	pop	{r4, pc}
		ILI9341_SendData(data[i]);
 8001b08:	f813 0b01 	ldrb.w	r0, [r3], #1
	*(__IO uint8_t*)(0x60040000) = data;
 8001b0c:	7008      	strb	r0, [r1, #0]
 8001b0e:	e7f8      	b.n	8001b02 <ILI9341_printImage+0x1a>
 8001b10:	60040000 	.word	0x60040000

08001b14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b14:	b530      	push	{r4, r5, lr}
 8001b16:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b18:	2230      	movs	r2, #48	; 0x30
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	a808      	add	r0, sp, #32
 8001b1e:	f000 fedd 	bl	80028dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b22:	2100      	movs	r1, #0
 8001b24:	2214      	movs	r2, #20
 8001b26:	a803      	add	r0, sp, #12
 8001b28:	f000 fed8 	bl	80028dc <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b2c:	2400      	movs	r4, #0
 8001b2e:	4b1d      	ldr	r3, [pc, #116]	; (8001ba4 <SystemClock_Config+0x90>)
 8001b30:	9401      	str	r4, [sp, #4]
 8001b32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b34:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001b38:	641a      	str	r2, [r3, #64]	; 0x40
 8001b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b40:	9301      	str	r3, [sp, #4]
 8001b42:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b44:	4b18      	ldr	r3, [pc, #96]	; (8001ba8 <SystemClock_Config+0x94>)
 8001b46:	9402      	str	r4, [sp, #8]
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b56:	9302      	str	r3, [sp, #8]
 8001b58:	9b02      	ldr	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b5e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b62:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b64:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b68:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001b6a:	2304      	movs	r3, #4
 8001b6c:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001b6e:	23a8      	movs	r3, #168	; 0xa8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b70:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001b72:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 7;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b74:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001b76:	2307      	movs	r3, #7
 8001b78:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b7a:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b7c:	9512      	str	r5, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b7e:	f7fe fec1 	bl	8000904 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b82:	230f      	movs	r3, #15
 8001b84:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b86:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001b8a:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b8c:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b92:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b94:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b96:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b98:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b9a:	f7ff f887 	bl	8000cac <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8001b9e:	b015      	add	sp, #84	; 0x54
 8001ba0:	bd30      	pop	{r4, r5, pc}
 8001ba2:	bf00      	nop
 8001ba4:	40023800 	.word	0x40023800
 8001ba8:	40007000 	.word	0x40007000

08001bac <main>:
{
 8001bac:	b500      	push	{lr}
 8001bae:	b08f      	sub	sp, #60	; 0x3c
  HAL_Init();
 8001bb0:	f7fe fd12 	bl	80005d8 <HAL_Init>
  SystemClock_Config();
 8001bb4:	f7ff ffae 	bl	8001b14 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb8:	2214      	movs	r2, #20
 8001bba:	2100      	movs	r1, #0
 8001bbc:	a807      	add	r0, sp, #28

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bbe:	2400      	movs	r4, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc0:	f000 fe8c 	bl	80028dc <memset>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bc4:	4b51      	ldr	r3, [pc, #324]	; (8001d0c <main+0x160>)
 8001bc6:	9401      	str	r4, [sp, #4]
 8001bc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8001bca:	4851      	ldr	r0, [pc, #324]	; (8001d10 <main+0x164>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bcc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001bd0:	631a      	str	r2, [r3, #48]	; 0x30
 8001bd2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001bd4:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001bd8:	9201      	str	r2, [sp, #4]
 8001bda:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bdc:	9402      	str	r4, [sp, #8]
 8001bde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001be0:	f042 0201 	orr.w	r2, r2, #1
 8001be4:	631a      	str	r2, [r3, #48]	; 0x30
 8001be6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001be8:	f002 0201 	and.w	r2, r2, #1
 8001bec:	9202      	str	r2, [sp, #8]
 8001bee:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001bf0:	9403      	str	r4, [sp, #12]
 8001bf2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001bf4:	f042 0210 	orr.w	r2, r2, #16
 8001bf8:	631a      	str	r2, [r3, #48]	; 0x30
 8001bfa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001bfc:	f002 0210 	and.w	r2, r2, #16
 8001c00:	9203      	str	r2, [sp, #12]
 8001c02:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c04:	9404      	str	r4, [sp, #16]
 8001c06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c08:	f042 0208 	orr.w	r2, r2, #8
 8001c0c:	631a      	str	r2, [r3, #48]	; 0x30
 8001c0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c10:	f003 0308 	and.w	r3, r3, #8
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8001c14:	4622      	mov	r2, r4
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c16:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8001c18:	2104      	movs	r1, #4
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c1a:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8001c1c:	f7fe fe6c 	bl	80008f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8001c20:	2333      	movs	r3, #51	; 0x33
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c22:	a907      	add	r1, sp, #28
 8001c24:	483b      	ldr	r0, [pc, #236]	; (8001d14 <main+0x168>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8001c26:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c28:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2a:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c2c:	f7fe fd7e 	bl	800072c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001c30:	2304      	movs	r3, #4
 8001c32:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c34:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c36:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c38:	4835      	ldr	r0, [pc, #212]	; (8001d10 <main+0x164>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c3a:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3c:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c3e:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c40:	f7fe fd74 	bl	800072c <HAL_GPIO_Init>

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001c44:	221c      	movs	r2, #28
 8001c46:	4621      	mov	r1, r4
 8001c48:	eb0d 0002 	add.w	r0, sp, r2
 8001c4c:	f000 fe46 	bl	80028dc <memset>

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001c50:	4831      	ldr	r0, [pc, #196]	; (8001d18 <main+0x16c>)
 8001c52:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8001c56:	6003      	str	r3, [r0, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001c58:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8001c5c:	6043      	str	r3, [r0, #4]
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
  /* Timing */
  Timing.AddressSetupTime = 15;
  Timing.AddressHoldTime = 15;
  Timing.DataSetupTime = 255;
 8001c5e:	22ff      	movs	r2, #255	; 0xff
  Timing.AddressSetupTime = 15;
 8001c60:	230f      	movs	r3, #15
  Timing.BusTurnAroundDuration = 15;
  Timing.CLKDivision = 16;
 8001c62:	2510      	movs	r5, #16
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001c64:	f44f 5680 	mov.w	r6, #4096	; 0x1000
  Timing.AddressSetupTime = 15;
 8001c68:	9307      	str	r3, [sp, #28]
  Timing.AddressHoldTime = 15;
 8001c6a:	9308      	str	r3, [sp, #32]
  Timing.DataSetupTime = 255;
 8001c6c:	9209      	str	r2, [sp, #36]	; 0x24
  Timing.BusTurnAroundDuration = 15;
 8001c6e:	930a      	str	r3, [sp, #40]	; 0x28
  Timing.DataLatency = 17;
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001c70:	4622      	mov	r2, r4
  Timing.DataLatency = 17;
 8001c72:	2311      	movs	r3, #17
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001c74:	a907      	add	r1, sp, #28
  Timing.DataLatency = 17;
 8001c76:	930c      	str	r3, [sp, #48]	; 0x30
  Timing.CLKDivision = 16;
 8001c78:	950b      	str	r5, [sp, #44]	; 0x2c
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8001c7a:	6084      	str	r4, [r0, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001c7c:	60c4      	str	r4, [r0, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001c7e:	6104      	str	r4, [r0, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_8;
 8001c80:	6144      	str	r4, [r0, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001c82:	6184      	str	r4, [r0, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001c84:	61c4      	str	r4, [r0, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001c86:	6204      	str	r4, [r0, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001c88:	6244      	str	r4, [r0, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001c8a:	6286      	str	r6, [r0, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001c8c:	62c4      	str	r4, [r0, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8001c8e:	6304      	str	r4, [r0, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001c90:	6344      	str	r4, [r0, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001c92:	6384      	str	r4, [r0, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001c94:	6444      	str	r4, [r0, #68]	; 0x44
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001c96:	f7ff f944 	bl	8000f22 <HAL_SRAM_Init>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c9a:	462a      	mov	r2, r5
 8001c9c:	4621      	mov	r1, r4
  htim2.Instance = TIM2;
 8001c9e:	4d1f      	ldr	r5, [pc, #124]	; (8001d1c <main+0x170>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ca0:	a807      	add	r0, sp, #28
 8001ca2:	f000 fe1b 	bl	80028dc <memset>
  htim2.Init.Prescaler = 16799;
 8001ca6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001caa:	f244 139f 	movw	r3, #16799	; 0x419f
 8001cae:	e885 000c 	stmia.w	r5, {r2, r3}
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001cb2:	4628      	mov	r0, r5
  htim2.Init.Period = 400;
 8001cb4:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8001cb8:	60eb      	str	r3, [r5, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cba:	9405      	str	r4, [sp, #20]
 8001cbc:	9406      	str	r4, [sp, #24]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cbe:	60ac      	str	r4, [r5, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cc0:	612c      	str	r4, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cc2:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001cc4:	f7ff fa88 	bl	80011d8 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001cc8:	a907      	add	r1, sp, #28
 8001cca:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ccc:	9607      	str	r6, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001cce:	f7ff faa7 	bl	8001220 <HAL_TIM_ConfigClockSource>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001cd2:	a905      	add	r1, sp, #20
 8001cd4:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cd6:	9405      	str	r4, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cd8:	9406      	str	r4, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001cda:	f7ff fb35 	bl	8001348 <HAL_TIMEx_MasterConfigSynchronization>
  huart2.Instance = USART2;
 8001cde:	4810      	ldr	r0, [pc, #64]	; (8001d20 <main+0x174>)
  huart2.Init.BaudRate = 115200;
 8001ce0:	4910      	ldr	r1, [pc, #64]	; (8001d24 <main+0x178>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ce2:	6084      	str	r4, [r0, #8]
  huart2.Init.BaudRate = 115200;
 8001ce4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001ce8:	e880 000a 	stmia.w	r0, {r1, r3}
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cec:	230c      	movs	r3, #12
 8001cee:	6143      	str	r3, [r0, #20]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001cf0:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cf2:	6104      	str	r4, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cf4:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cf6:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001cf8:	f7ff fc00 	bl	80014fc <HAL_UART_Init>
  hrng.Instance = RNG;
 8001cfc:	480a      	ldr	r0, [pc, #40]	; (8001d28 <main+0x17c>)
 8001cfe:	4b0b      	ldr	r3, [pc, #44]	; (8001d2c <main+0x180>)
 8001d00:	6003      	str	r3, [r0, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001d02:	f7ff f88f 	bl	8000e24 <HAL_RNG_Init>
  tetrisGame();
 8001d06:	f000 fd6b 	bl	80027e0 <tetrisGame>
 8001d0a:	e7fe      	b.n	8001d0a <main+0x15e>
 8001d0c:	40023800 	.word	0x40023800
 8001d10:	40020c00 	.word	0x40020c00
 8001d14:	40020000 	.word	0x40020000
 8001d18:	2001c364 	.word	0x2001c364
 8001d1c:	2001c3c4 	.word	0x2001c3c4
 8001d20:	2001c404 	.word	0x2001c404
 8001d24:	40004400 	.word	0x40004400
 8001d28:	2001c3b4 	.word	0x2001c3b4
 8001d2c:	50060800 	.word	0x50060800

08001d30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d30:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d32:	4b0c      	ldr	r3, [pc, #48]	; (8001d64 <HAL_MspInit+0x34>)
 8001d34:	2100      	movs	r1, #0
 8001d36:	9100      	str	r1, [sp, #0]
 8001d38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001d3a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001d3e:	645a      	str	r2, [r3, #68]	; 0x44
 8001d40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001d42:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001d46:	9200      	str	r2, [sp, #0]
 8001d48:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d4a:	9101      	str	r1, [sp, #4]
 8001d4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d4e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001d52:	641a      	str	r2, [r3, #64]	; 0x40
 8001d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d5a:	9301      	str	r3, [sp, #4]
 8001d5c:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d5e:	b002      	add	sp, #8
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	40023800 	.word	0x40023800

08001d68 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8001d68:	b507      	push	{r0, r1, r2, lr}
  if(hrng->Instance==RNG)
 8001d6a:	4b0d      	ldr	r3, [pc, #52]	; (8001da0 <HAL_RNG_MspInit+0x38>)
 8001d6c:	6802      	ldr	r2, [r0, #0]
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d112      	bne.n	8001d98 <HAL_RNG_MspInit+0x30>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8001d72:	2200      	movs	r2, #0
 8001d74:	4b0b      	ldr	r3, [pc, #44]	; (8001da4 <HAL_RNG_MspInit+0x3c>)
 8001d76:	9201      	str	r2, [sp, #4]
 8001d78:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d7a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8001d7e:	6359      	str	r1, [r3, #52]	; 0x34
 8001d80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d86:	9301      	str	r3, [sp, #4]
    /* RNG interrupt Init */
    HAL_NVIC_SetPriority(HASH_RNG_IRQn, 0, 0);
 8001d88:	2050      	movs	r0, #80	; 0x50
 8001d8a:	4611      	mov	r1, r2
    __HAL_RCC_RNG_CLK_ENABLE();
 8001d8c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(HASH_RNG_IRQn, 0, 0);
 8001d8e:	f7fe fc75 	bl	800067c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HASH_RNG_IRQn);
 8001d92:	2050      	movs	r0, #80	; 0x50
 8001d94:	f7fe fca6 	bl	80006e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8001d98:	b003      	add	sp, #12
 8001d9a:	f85d fb04 	ldr.w	pc, [sp], #4
 8001d9e:	bf00      	nop
 8001da0:	50060800 	.word	0x50060800
 8001da4:	40023800 	.word	0x40023800

08001da8 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 8001da8:	6803      	ldr	r3, [r0, #0]
 8001daa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8001dae:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM2)
 8001db0:	d113      	bne.n	8001dda <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001db2:	2200      	movs	r2, #0
 8001db4:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8001db8:	9201      	str	r2, [sp, #4]
 8001dba:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001dbc:	f041 0101 	orr.w	r1, r1, #1
 8001dc0:	6419      	str	r1, [r3, #64]	; 0x40
 8001dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc4:	f003 0301 	and.w	r3, r3, #1
 8001dc8:	9301      	str	r3, [sp, #4]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001dca:	201c      	movs	r0, #28
 8001dcc:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dce:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001dd0:	f7fe fc54 	bl	800067c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001dd4:	201c      	movs	r0, #28
 8001dd6:	f7fe fc85 	bl	80006e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001dda:	b003      	add	sp, #12
 8001ddc:	f85d fb04 	ldr.w	pc, [sp], #4

08001de0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001de0:	b510      	push	{r4, lr}
 8001de2:	4604      	mov	r4, r0
 8001de4:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de6:	2214      	movs	r2, #20
 8001de8:	2100      	movs	r1, #0
 8001dea:	a803      	add	r0, sp, #12
 8001dec:	f000 fd76 	bl	80028dc <memset>
  if(huart->Instance==USART2)
 8001df0:	6822      	ldr	r2, [r4, #0]
 8001df2:	4b14      	ldr	r3, [pc, #80]	; (8001e44 <HAL_UART_MspInit+0x64>)
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d122      	bne.n	8001e3e <HAL_UART_MspInit+0x5e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001df8:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8001dfc:	2100      	movs	r1, #0
 8001dfe:	9101      	str	r1, [sp, #4]
 8001e00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e02:	4811      	ldr	r0, [pc, #68]	; (8001e48 <HAL_UART_MspInit+0x68>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e04:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001e08:	641a      	str	r2, [r3, #64]	; 0x40
 8001e0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e0c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001e10:	9201      	str	r2, [sp, #4]
 8001e12:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e14:	9102      	str	r1, [sp, #8]
 8001e16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e18:	f042 0201 	orr.w	r2, r2, #1
 8001e1c:	631a      	str	r2, [r3, #48]	; 0x30
 8001e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e20:	f003 0301 	and.w	r3, r3, #1
 8001e24:	9302      	str	r3, [sp, #8]
 8001e26:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001e28:	230c      	movs	r3, #12
 8001e2a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e2c:	2302      	movs	r3, #2
 8001e2e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e30:	2303      	movs	r3, #3
 8001e32:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e34:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e36:	2307      	movs	r3, #7
 8001e38:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e3a:	f7fe fc77 	bl	800072c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001e3e:	b008      	add	sp, #32
 8001e40:	bd10      	pop	{r4, pc}
 8001e42:	bf00      	nop
 8001e44:	40004400 	.word	0x40004400
 8001e48:	40020000 	.word	0x40020000

08001e4c <HAL_SRAM_MspInit>:
  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001e4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e4e:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001e50:	2214      	movs	r2, #20
 8001e52:	2100      	movs	r1, #0
 8001e54:	a801      	add	r0, sp, #4
 8001e56:	f000 fd41 	bl	80028dc <memset>
  if (FSMC_Initialized) {
 8001e5a:	4b15      	ldr	r3, [pc, #84]	; (8001eb0 <HAL_SRAM_MspInit+0x64>)
 8001e5c:	681c      	ldr	r4, [r3, #0]
 8001e5e:	bb24      	cbnz	r4, 8001eaa <HAL_SRAM_MspInit+0x5e>
  FSMC_Initialized = 1;
 8001e60:	2201      	movs	r2, #1
 8001e62:	601a      	str	r2, [r3, #0]
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001e64:	4b13      	ldr	r3, [pc, #76]	; (8001eb4 <HAL_SRAM_MspInit+0x68>)
 8001e66:	9400      	str	r4, [sp, #0]
 8001e68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e6a:	4813      	ldr	r0, [pc, #76]	; (8001eb8 <HAL_SRAM_MspInit+0x6c>)
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001e6c:	f042 0201 	orr.w	r2, r2, #1
 8001e70:	639a      	str	r2, [r3, #56]	; 0x38
 8001e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e74:	f003 0301 	and.w	r3, r3, #1
 8001e78:	9300      	str	r3, [sp, #0]
 8001e7a:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e7c:	2702      	movs	r7, #2
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001e7e:	f44f 63f0 	mov.w	r3, #1920	; 0x780
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e82:	2603      	movs	r6, #3
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001e84:	250c      	movs	r5, #12
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e86:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001e88:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e8a:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e8c:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001e8e:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e90:	f7fe fc4c 	bl	800072c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0 
 8001e94:	f24e 03b3 	movw	r3, #57523	; 0xe0b3
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e98:	a901      	add	r1, sp, #4
 8001e9a:	4808      	ldr	r0, [pc, #32]	; (8001ebc <HAL_SRAM_MspInit+0x70>)
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0 
 8001e9c:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e9e:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea0:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ea2:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001ea4:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ea6:	f7fe fc41 	bl	800072c <HAL_GPIO_Init>
  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001eaa:	b007      	add	sp, #28
 8001eac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	2001c334 	.word	0x2001c334
 8001eb4:	40023800 	.word	0x40023800
 8001eb8:	40021000 	.word	0x40021000
 8001ebc:	40020c00 	.word	0x40020c00

08001ec0 <NMI_Handler>:
 8001ec0:	4770      	bx	lr

08001ec2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ec2:	e7fe      	b.n	8001ec2 <HardFault_Handler>

08001ec4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ec4:	e7fe      	b.n	8001ec4 <MemManage_Handler>

08001ec6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ec6:	e7fe      	b.n	8001ec6 <BusFault_Handler>

08001ec8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ec8:	e7fe      	b.n	8001ec8 <UsageFault_Handler>

08001eca <SVC_Handler>:
 8001eca:	4770      	bx	lr

08001ecc <DebugMon_Handler>:
 8001ecc:	4770      	bx	lr

08001ece <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ece:	4770      	bx	lr

08001ed0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ed0:	f7fe bb9c 	b.w	800060c <HAL_IncTick>

08001ed4 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ed4:	4801      	ldr	r0, [pc, #4]	; (8001edc <TIM2_IRQHandler+0x8>)
 8001ed6:	f7ff b877 	b.w	8000fc8 <HAL_TIM_IRQHandler>
 8001eda:	bf00      	nop
 8001edc:	2001c3c4 	.word	0x2001c3c4

08001ee0 <HASH_RNG_IRQHandler>:
void HASH_RNG_IRQHandler(void)
{
  /* USER CODE BEGIN HASH_RNG_IRQn 0 */

  /* USER CODE END HASH_RNG_IRQn 0 */
  HAL_RNG_IRQHandler(&hrng);
 8001ee0:	4801      	ldr	r0, [pc, #4]	; (8001ee8 <HASH_RNG_IRQHandler+0x8>)
 8001ee2:	f7fe bff2 	b.w	8000eca <HAL_RNG_IRQHandler>
 8001ee6:	bf00      	nop
 8001ee8:	2001c3b4 	.word	0x2001c3b4

08001eec <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001eec:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001eee:	4b0a      	ldr	r3, [pc, #40]	; (8001f18 <_sbrk+0x2c>)
 8001ef0:	6819      	ldr	r1, [r3, #0]
{
 8001ef2:	4602      	mov	r2, r0
	if (heap_end == 0)
 8001ef4:	b909      	cbnz	r1, 8001efa <_sbrk+0xe>
		heap_end = &end;
 8001ef6:	4909      	ldr	r1, [pc, #36]	; (8001f1c <_sbrk+0x30>)
 8001ef8:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8001efa:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8001efc:	4669      	mov	r1, sp
 8001efe:	4402      	add	r2, r0
 8001f00:	428a      	cmp	r2, r1
 8001f02:	d906      	bls.n	8001f12 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001f04:	f000 fcc0 	bl	8002888 <__errno>
 8001f08:	230c      	movs	r3, #12
 8001f0a:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8001f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f10:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8001f12:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8001f14:	bd08      	pop	{r3, pc}
 8001f16:	bf00      	nop
 8001f18:	2001c338 	.word	0x2001c338
 8001f1c:	2001c64c 	.word	0x2001c64c

08001f20 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f20:	4b05      	ldr	r3, [pc, #20]	; (8001f38 <SystemInit+0x18>)
 8001f22:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001f26:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8001f2a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001f2e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f32:	609a      	str	r2, [r3, #8]
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	e000ed00 	.word	0xe000ed00

08001f3c <setHoldShape>:
	{{0,1},{1,0},{1,0},{2,2}},
	{{1,0},{0,1},{0,1},{1,2}}
};


void setHoldShape(uint8_t (*x)[2],uint8_t (*y)[2]){
 8001f3c:	b510      	push	{r4, lr}
 8001f3e:	2300      	movs	r3, #0
	for(int i = 0;i<4;i++){
		for(int j = 0;j<2;j++){
			x[i][j] = y[i][j];
 8001f40:	5cca      	ldrb	r2, [r1, r3]
 8001f42:	54c2      	strb	r2, [r0, r3]
 8001f44:	18ca      	adds	r2, r1, r3
 8001f46:	7854      	ldrb	r4, [r2, #1]
 8001f48:	18c2      	adds	r2, r0, r3
 8001f4a:	3302      	adds	r3, #2
	for(int i = 0;i<4;i++){
 8001f4c:	2b08      	cmp	r3, #8
			x[i][j] = y[i][j];
 8001f4e:	7054      	strb	r4, [r2, #1]
	for(int i = 0;i<4;i++){
 8001f50:	d1f6      	bne.n	8001f40 <setHoldShape+0x4>
		}
	}
}
 8001f52:	bd10      	pop	{r4, pc}

08001f54 <setShape>:

void setShape (uint8_t (*x)[2])
{
 8001f54:	b510      	push	{r4, lr}
	for(int i = 0;i<4;i++){
		for(int j = 0;j<2;j++){
			shape[i][j] = x[i][j];
 8001f56:	4a06      	ldr	r2, [pc, #24]	; (8001f70 <setShape+0x1c>)
{
 8001f58:	2300      	movs	r3, #0
			shape[i][j] = x[i][j];
 8001f5a:	5cc4      	ldrb	r4, [r0, r3]
 8001f5c:	549c      	strb	r4, [r3, r2]
 8001f5e:	18c4      	adds	r4, r0, r3
 8001f60:	1899      	adds	r1, r3, r2
 8001f62:	3302      	adds	r3, #2
 8001f64:	7864      	ldrb	r4, [r4, #1]
 8001f66:	704c      	strb	r4, [r1, #1]
	for(int i = 0;i<4;i++){
 8001f68:	2b08      	cmp	r3, #8
 8001f6a:	d1f6      	bne.n	8001f5a <setShape+0x6>
		}
	}
}
 8001f6c:	bd10      	pop	{r4, pc}
 8001f6e:	bf00      	nop
 8001f70:	2001c44d 	.word	0x2001c44d

08001f74 <newShape>:

void newShape(){
	switch (lastShape) {
 8001f74:	4b13      	ldr	r3, [pc, #76]	; (8001fc4 <newShape+0x50>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	2b06      	cmp	r3, #6
 8001f7a:	d822      	bhi.n	8001fc2 <newShape+0x4e>
 8001f7c:	e8df f003 	tbb	[pc, r3]
 8001f80:	110e0a04 	.word	0x110e0a04
 8001f84:	1915      	.short	0x1915
 8001f86:	1d          	.byte	0x1d
 8001f87:	00          	.byte	0x00
		case 0:
			setShape(shape_L[state]);
 8001f88:	4b0f      	ldr	r3, [pc, #60]	; (8001fc8 <newShape+0x54>)
 8001f8a:	7818      	ldrb	r0, [r3, #0]
 8001f8c:	4b0f      	ldr	r3, [pc, #60]	; (8001fcc <newShape+0x58>)
		case 5:
			setShape(shape_I[state]);
		break;

		case 6:
			setShape(shape_k[state]);
 8001f8e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8001f92:	e004      	b.n	8001f9e <newShape+0x2a>
			setShape(shape_INVERSE_L[state]);
 8001f94:	4b0c      	ldr	r3, [pc, #48]	; (8001fc8 <newShape+0x54>)
 8001f96:	7818      	ldrb	r0, [r3, #0]
 8001f98:	4b0d      	ldr	r3, [pc, #52]	; (8001fd0 <newShape+0x5c>)
 8001f9a:	e7f8      	b.n	8001f8e <newShape+0x1a>
			setShape(&shape_Rect[0]);
 8001f9c:	480d      	ldr	r0, [pc, #52]	; (8001fd4 <newShape+0x60>)
			setShape(shape_k[state]);
 8001f9e:	f7ff bfd9 	b.w	8001f54 <setShape>
			setShape(shape_Z[state]);
 8001fa2:	4b09      	ldr	r3, [pc, #36]	; (8001fc8 <newShape+0x54>)
 8001fa4:	7818      	ldrb	r0, [r3, #0]
 8001fa6:	4b0c      	ldr	r3, [pc, #48]	; (8001fd8 <newShape+0x64>)
 8001fa8:	e7f1      	b.n	8001f8e <newShape+0x1a>
			setShape(shape_INVERSE_Z[state]);
 8001faa:	4b07      	ldr	r3, [pc, #28]	; (8001fc8 <newShape+0x54>)
 8001fac:	7818      	ldrb	r0, [r3, #0]
 8001fae:	4b0b      	ldr	r3, [pc, #44]	; (8001fdc <newShape+0x68>)
 8001fb0:	e7ed      	b.n	8001f8e <newShape+0x1a>
			setShape(shape_I[state]);
 8001fb2:	4b05      	ldr	r3, [pc, #20]	; (8001fc8 <newShape+0x54>)
 8001fb4:	7818      	ldrb	r0, [r3, #0]
 8001fb6:	4b0a      	ldr	r3, [pc, #40]	; (8001fe0 <newShape+0x6c>)
 8001fb8:	e7e9      	b.n	8001f8e <newShape+0x1a>
			setShape(shape_k[state]);
 8001fba:	4b03      	ldr	r3, [pc, #12]	; (8001fc8 <newShape+0x54>)
 8001fbc:	7818      	ldrb	r0, [r3, #0]
 8001fbe:	4b09      	ldr	r3, [pc, #36]	; (8001fe4 <newShape+0x70>)
 8001fc0:	e7e5      	b.n	8001f8e <newShape+0x1a>
 8001fc2:	4770      	bx	lr
 8001fc4:	2001c344 	.word	0x2001c344
 8001fc8:	2001c44c 	.word	0x2001c44c
 8001fcc:	2001c259 	.word	0x2001c259
 8001fd0:	2001c229 	.word	0x2001c229
 8001fd4:	2001c279 	.word	0x2001c279
 8001fd8:	2001c281 	.word	0x2001c281
 8001fdc:	2001c249 	.word	0x2001c249
 8001fe0:	2001c219 	.word	0x2001c219
 8001fe4:	2001c291 	.word	0x2001c291

08001fe8 <drawPart>:
	tutStateMax=nexttutStateMax;
	tutState = nexttutState;
	updateCount();
}

void drawPart(uint16_t coordinate,uint16_t color,bool section){
 8001fe8:	b513      	push	{r0, r1, r4, lr}
	uint16_t mx ;
	uint16_t my ;
	if(section == false){
 8001fea:	b992      	cbnz	r2, 8002012 <drawPart+0x2a>
		mx = coordinate%16;
 8001fec:	f000 020f 	and.w	r2, r0, #15
		my = coordinate/16;
 8001ff0:	0900      	lsrs	r0, r0, #4
		my++;
 8001ff2:	1c43      	adds	r3, r0, #1
		mx++;
 8001ff4:	1c50      	adds	r0, r2, #1
	else {
		mx = coordinate%24;
		my = coordinate/24;

	}
	ILI9341_Fill_Rect(mx*10+1,my*10+1,mx*10+9,my*10+9,color);
 8001ff6:	240a      	movs	r4, #10
 8001ff8:	4360      	muls	r0, r4
 8001ffa:	435c      	muls	r4, r3
 8001ffc:	9100      	str	r1, [sp, #0]
 8001ffe:	f100 0209 	add.w	r2, r0, #9
 8002002:	f104 0309 	add.w	r3, r4, #9
 8002006:	1c61      	adds	r1, r4, #1
 8002008:	3001      	adds	r0, #1
 800200a:	f7ff fcd7 	bl	80019bc <ILI9341_Fill_Rect>
}
 800200e:	b002      	add	sp, #8
 8002010:	bd10      	pop	{r4, pc}
		mx = coordinate%24;
 8002012:	2318      	movs	r3, #24
 8002014:	fbb0 f4f3 	udiv	r4, r0, r3
 8002018:	fb03 0014 	mls	r0, r3, r4, r0
 800201c:	b280      	uxth	r0, r0
		my = coordinate/24;
 800201e:	b2a3      	uxth	r3, r4
 8002020:	e7e9      	b.n	8001ff6 <drawPart+0xe>

08002022 <getBlockCoordinateX>:

int8_t getBlockCoordinateX(uint8_t x){
	int set = 0;
	if(x==1)
 8002022:	2801      	cmp	r0, #1
 8002024:	d004      	beq.n	8002030 <getBlockCoordinateX+0xe>
		set = 1;
	else if(x==2)
 8002026:	2802      	cmp	r0, #2
 8002028:	f04f 30ff 	mov.w	r0, #4294967295
 800202c:	bf18      	it	ne
 800202e:	2000      	movne	r0, #0
		set = -1;
	return set;
}
 8002030:	4770      	bx	lr

08002032 <getBlockCoordinatY>:

int8_t getBlockCoordinatY(uint8_t y){
	int set = 0;
	if(y==1)
 8002032:	2801      	cmp	r0, #1
 8002034:	d005      	beq.n	8002042 <getBlockCoordinatY+0x10>
		set = 16;
	else if(y==2)
 8002036:	2802      	cmp	r0, #2
		set = -16;
 8002038:	bf14      	ite	ne
 800203a:	2000      	movne	r0, #0
 800203c:	f06f 000f 	mvneq.w	r0, #15
 8002040:	4770      	bx	lr
		set = 16;
 8002042:	2010      	movs	r0, #16
	return set;
}
 8002044:	4770      	bx	lr
	...

08002048 <setArea>:

void setArea(){
	for(int i= 480;i<=495;i++)
		area[i]=1;
 8002048:	4a04      	ldr	r2, [pc, #16]	; (800205c <setArea+0x14>)
	for(int i= 480;i<=495;i++)
 800204a:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
		area[i]=1;
 800204e:	2101      	movs	r1, #1
 8002050:	5499      	strb	r1, [r3, r2]
	for(int i= 480;i<=495;i++)
 8002052:	3301      	adds	r3, #1
 8002054:	f5b3 7ff8 	cmp.w	r3, #496	; 0x1f0
 8002058:	d1fa      	bne.n	8002050 <setArea+0x8>
}
 800205a:	4770      	bx	lr
 800205c:	2001c456 	.word	0x2001c456

08002060 <drawShape>:

void drawShape(uint16_t coordinate,bool draw){
 8002060:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint16_t hereCoor = coordinate;
   for(int i = 0;i<4;i++){
	   hereCoor +=getBlockCoordinateX(shape[i][0]);
 8002064:	4f14      	ldr	r7, [pc, #80]	; (80020b8 <drawShape+0x58>)
	   hereCoor += getBlockCoordinatY(shape[i][1]);

	   if(defaultEnd == true){
 8002066:	f8df 8054 	ldr.w	r8, [pc, #84]	; 80020bc <drawShape+0x5c>
		   if(area[hereCoor] == 0)
 800206a:	f8df 9054 	ldr.w	r9, [pc, #84]	; 80020c0 <drawShape+0x60>
void drawShape(uint16_t coordinate,bool draw){
 800206e:	4604      	mov	r4, r0
 8002070:	460e      	mov	r6, r1
 8002072:	2500      	movs	r5, #0
	   hereCoor +=getBlockCoordinateX(shape[i][0]);
 8002074:	5d78      	ldrb	r0, [r7, r5]
 8002076:	19ea      	adds	r2, r5, r7
 8002078:	f7ff ffd3 	bl	8002022 <getBlockCoordinateX>
 800207c:	4603      	mov	r3, r0
	   hereCoor += getBlockCoordinatY(shape[i][1]);
 800207e:	7850      	ldrb	r0, [r2, #1]
 8002080:	f7ff ffd7 	bl	8002032 <getBlockCoordinatY>
	   if(defaultEnd == true){
 8002084:	f898 2000 	ldrb.w	r2, [r8]
	   hereCoor += getBlockCoordinatY(shape[i][1]);
 8002088:	4418      	add	r0, r3
 800208a:	4404      	add	r4, r0
 800208c:	b2a4      	uxth	r4, r4
	   if(defaultEnd == true){
 800208e:	b162      	cbz	r2, 80020aa <drawShape+0x4a>
		   if(area[hereCoor] == 0)
 8002090:	f819 2004 	ldrb.w	r2, [r9, r4]
 8002094:	b922      	cbnz	r2, 80020a0 <drawShape+0x40>
			   drawPart(hereCoor,COLOR_YELLOW,false);
	   }

	   else{
	   if(draw)
		   drawPart(hereCoor,COLOR_YELLOW,false);
 8002096:	f64f 71e0 	movw	r1, #65504	; 0xffe0
	   else
		   drawPart(hereCoor,COLOR_BLUE2,false);
 800209a:	4620      	mov	r0, r4
 800209c:	f7ff ffa4 	bl	8001fe8 <drawPart>
 80020a0:	3502      	adds	r5, #2
   for(int i = 0;i<4;i++){
 80020a2:	2d08      	cmp	r5, #8
 80020a4:	d1e6      	bne.n	8002074 <drawShape+0x14>
	   }
   }
}
 80020a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	   if(draw)
 80020aa:	2e00      	cmp	r6, #0
 80020ac:	d1f3      	bne.n	8002096 <drawShape+0x36>
		   drawPart(hereCoor,COLOR_BLUE2,false);
 80020ae:	4632      	mov	r2, r6
 80020b0:	f644 4174 	movw	r1, #19572	; 0x4c74
 80020b4:	e7f1      	b.n	800209a <drawShape+0x3a>
 80020b6:	bf00      	nop
 80020b8:	2001c44d 	.word	0x2001c44d
 80020bc:	2001c340 	.word	0x2001c340
 80020c0:	2001c456 	.word	0x2001c456

080020c4 <updateCount>:

void updateCount(){
 80020c4:	b5f0      	push	{r4, r5, r6, r7, lr}
	char text[5];
	sprintf(text,"%d",count);
 80020c6:	4d12      	ldr	r5, [pc, #72]	; (8002110 <updateCount+0x4c>)
 80020c8:	4f12      	ldr	r7, [pc, #72]	; (8002114 <updateCount+0x50>)
 80020ca:	682a      	ldr	r2, [r5, #0]
void updateCount(){
 80020cc:	b085      	sub	sp, #20
	ILI9341_printText(text,182,152,COLOR_WHITE,COLOR_WHITE,1);
 80020ce:	f64f 74ff 	movw	r4, #65535	; 0xffff
 80020d2:	2601      	movs	r6, #1
	sprintf(text,"%d",count);
 80020d4:	4639      	mov	r1, r7
 80020d6:	a802      	add	r0, sp, #8
 80020d8:	f000 fc08 	bl	80028ec <siprintf>
	ILI9341_printText(text,182,152,COLOR_WHITE,COLOR_WHITE,1);
 80020dc:	4623      	mov	r3, r4
 80020de:	a802      	add	r0, sp, #8
 80020e0:	e88d 0050 	stmia.w	sp, {r4, r6}
 80020e4:	2298      	movs	r2, #152	; 0x98
 80020e6:	21b6      	movs	r1, #182	; 0xb6
 80020e8:	f7ff fcdc 	bl	8001aa4 <ILI9341_printText>
	count++;
 80020ec:	682a      	ldr	r2, [r5, #0]
	sprintf(text,"%d",count);
 80020ee:	4639      	mov	r1, r7
	count++;
 80020f0:	4432      	add	r2, r6
	sprintf(text,"%d",count);
 80020f2:	a802      	add	r0, sp, #8
	count++;
 80020f4:	602a      	str	r2, [r5, #0]
	sprintf(text,"%d",count);
 80020f6:	f000 fbf9 	bl	80028ec <siprintf>
	ILI9341_printText(text,182,152,COLOR_BLACK,COLOR_WHITE,1);
 80020fa:	e88d 0050 	stmia.w	sp, {r4, r6}
 80020fe:	2300      	movs	r3, #0
 8002100:	2298      	movs	r2, #152	; 0x98
 8002102:	21b6      	movs	r1, #182	; 0xb6
 8002104:	a802      	add	r0, sp, #8
 8002106:	f7ff fccd 	bl	8001aa4 <ILI9341_printText>
}
 800210a:	b005      	add	sp, #20
 800210c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800210e:	bf00      	nop
 8002110:	2001c33c 	.word	0x2001c33c
 8002114:	08003ef5 	.word	0x08003ef5

08002118 <getRandomShape>:
void getRandomShape(){
 8002118:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	lastShape= (HAL_RNG_GetRandomNumber(&hrng)%7);
 800211c:	4c1d      	ldr	r4, [pc, #116]	; (8002194 <getRandomShape+0x7c>)
	stateMax = max_action[lastShape];
 800211e:	4e1e      	ldr	r6, [pc, #120]	; (8002198 <getRandomShape+0x80>)
	lastShape= (HAL_RNG_GetRandomNumber(&hrng)%7);
 8002120:	4f1e      	ldr	r7, [pc, #120]	; (800219c <getRandomShape+0x84>)
	state =  (HAL_RNG_GetRandomNumber(&hrng)%stateMax);
 8002122:	f8df a090 	ldr.w	sl, [pc, #144]	; 80021b4 <getRandomShape+0x9c>
	lastShape = tutShape;
 8002126:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80021b8 <getRandomShape+0xa0>
	lastShape= (HAL_RNG_GetRandomNumber(&hrng)%7);
 800212a:	4620      	mov	r0, r4
 800212c:	f7fe fec0 	bl	8000eb0 <HAL_RNG_GetRandomNumber>
 8002130:	2307      	movs	r3, #7
 8002132:	fbb0 f3f3 	udiv	r3, r0, r3
 8002136:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800213a:	1ac5      	subs	r5, r0, r3
	stateMax = max_action[lastShape];
 800213c:	4b18      	ldr	r3, [pc, #96]	; (80021a0 <getRandomShape+0x88>)
	lastShape= (HAL_RNG_GetRandomNumber(&hrng)%7);
 800213e:	603d      	str	r5, [r7, #0]
	stateMax = max_action[lastShape];
 8002140:	f813 8005 	ldrb.w	r8, [r3, r5]
 8002144:	f886 8000 	strb.w	r8, [r6]
	state =  (HAL_RNG_GetRandomNumber(&hrng)%stateMax);
 8002148:	4620      	mov	r0, r4
 800214a:	f7fe feb1 	bl	8000eb0 <HAL_RNG_GetRandomNumber>
 800214e:	7834      	ldrb	r4, [r6, #0]
 8002150:	fbb0 f3f4 	udiv	r3, r0, r4
 8002154:	fb03 0414 	mls	r4, r3, r4, r0
 8002158:	b2e4      	uxtb	r4, r4
 800215a:	f88a 4000 	strb.w	r4, [sl]
	newShape();
 800215e:	f7ff ff09 	bl	8001f74 <newShape>
	setHoldShape(holdshape,shape);
 8002162:	4910      	ldr	r1, [pc, #64]	; (80021a4 <getRandomShape+0x8c>)
 8002164:	4810      	ldr	r0, [pc, #64]	; (80021a8 <getRandomShape+0x90>)
 8002166:	f7ff fee9 	bl	8001f3c <setHoldShape>
	lastShape = tutShape;
 800216a:	f8d9 3000 	ldr.w	r3, [r9]
 800216e:	603b      	str	r3, [r7, #0]
	stateMax =tutStateMax;
 8002170:	4f0e      	ldr	r7, [pc, #56]	; (80021ac <getRandomShape+0x94>)
 8002172:	783b      	ldrb	r3, [r7, #0]
 8002174:	7033      	strb	r3, [r6, #0]
	state = tutState;
 8002176:	4e0e      	ldr	r6, [pc, #56]	; (80021b0 <getRandomShape+0x98>)
 8002178:	7833      	ldrb	r3, [r6, #0]
 800217a:	f88a 3000 	strb.w	r3, [sl]
	newShape();
 800217e:	f7ff fef9 	bl	8001f74 <newShape>
	tutStateMax=nexttutStateMax;
 8002182:	f887 8000 	strb.w	r8, [r7]
	tutState = nexttutState;
 8002186:	7034      	strb	r4, [r6, #0]
	tutShape = nexttutShape;
 8002188:	f8c9 5000 	str.w	r5, [r9]
}
 800218c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	updateCount();
 8002190:	f7ff bf98 	b.w	80020c4 <updateCount>
 8002194:	2001c3b4 	.word	0x2001c3b4
 8002198:	2001c455 	.word	0x2001c455
 800219c:	2001c344 	.word	0x2001c344
 80021a0:	2001c212 	.word	0x2001c212
 80021a4:	2001c44d 	.word	0x2001c44d
 80021a8:	2001c444 	.word	0x2001c444
 80021ac:	2001c355 	.word	0x2001c355
 80021b0:	2001c354 	.word	0x2001c354
 80021b4:	2001c44c 	.word	0x2001c44c
 80021b8:	2001c350 	.word	0x2001c350

080021bc <updateScore>:

void updateScore(){
 80021bc:	b5f0      	push	{r4, r5, r6, r7, lr}
	char text[5];
	sprintf(text,"%d",score);
 80021be:	4d12      	ldr	r5, [pc, #72]	; (8002208 <updateScore+0x4c>)
 80021c0:	4f12      	ldr	r7, [pc, #72]	; (800220c <updateScore+0x50>)
 80021c2:	682a      	ldr	r2, [r5, #0]
void updateScore(){
 80021c4:	b085      	sub	sp, #20
	ILI9341_printText(text,182,105,COLOR_WHITE,COLOR_WHITE,1);
 80021c6:	f64f 74ff 	movw	r4, #65535	; 0xffff
 80021ca:	2601      	movs	r6, #1
	sprintf(text,"%d",score);
 80021cc:	4639      	mov	r1, r7
 80021ce:	a802      	add	r0, sp, #8
 80021d0:	f000 fb8c 	bl	80028ec <siprintf>
	ILI9341_printText(text,182,105,COLOR_WHITE,COLOR_WHITE,1);
 80021d4:	4623      	mov	r3, r4
 80021d6:	a802      	add	r0, sp, #8
 80021d8:	e88d 0050 	stmia.w	sp, {r4, r6}
 80021dc:	2269      	movs	r2, #105	; 0x69
 80021de:	21b6      	movs	r1, #182	; 0xb6
 80021e0:	f7ff fc60 	bl	8001aa4 <ILI9341_printText>
	score++;
 80021e4:	682a      	ldr	r2, [r5, #0]
	sprintf(text,"%d",score);
 80021e6:	4639      	mov	r1, r7
	score++;
 80021e8:	4432      	add	r2, r6
	sprintf(text,"%d",score);
 80021ea:	a802      	add	r0, sp, #8
	score++;
 80021ec:	602a      	str	r2, [r5, #0]
	sprintf(text,"%d",score);
 80021ee:	f000 fb7d 	bl	80028ec <siprintf>
	ILI9341_printText(text,182,105,COLOR_BLACK,COLOR_WHITE,1);
 80021f2:	e88d 0050 	stmia.w	sp, {r4, r6}
 80021f6:	2300      	movs	r3, #0
 80021f8:	2269      	movs	r2, #105	; 0x69
 80021fa:	21b6      	movs	r1, #182	; 0xb6
 80021fc:	a802      	add	r0, sp, #8
 80021fe:	f7ff fc51 	bl	8001aa4 <ILI9341_printText>

}
 8002202:	b005      	add	sp, #20
 8002204:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002206:	bf00      	nop
 8002208:	2001c34c 	.word	0x2001c34c
 800220c:	08003ef5 	.word	0x08003ef5

08002210 <updateRightScreen>:

void updateRightScreen(bool draw){
 8002210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	  uint16_t hereCoor = 115;
	  for(int i = 0;i<4;i++){
		   hereCoor +=getBlockCoordinateX(holdshape[i][0]);
 8002212:	4e11      	ldr	r6, [pc, #68]	; (8002258 <updateRightScreen+0x48>)
void updateRightScreen(bool draw){
 8002214:	4607      	mov	r7, r0
 8002216:	2500      	movs	r5, #0
	  uint16_t hereCoor = 115;
 8002218:	2473      	movs	r4, #115	; 0x73
		   hereCoor +=getBlockCoordinateX(holdshape[i][0]);
 800221a:	5d70      	ldrb	r0, [r6, r5]
 800221c:	19ab      	adds	r3, r5, r6
 800221e:	f7ff ff00 	bl	8002022 <getBlockCoordinateX>
 8002222:	4404      	add	r4, r0
		   if(getBlockCoordinatY(holdshape[i][1])==16)
 8002224:	7858      	ldrb	r0, [r3, #1]
 8002226:	f7ff ff04 	bl	8002032 <getBlockCoordinatY>
 800222a:	2810      	cmp	r0, #16
		   hereCoor +=getBlockCoordinateX(holdshape[i][0]);
 800222c:	b2a4      	uxth	r4, r4
		   if(getBlockCoordinatY(holdshape[i][1])==16)
 800222e:	d10c      	bne.n	800224a <updateRightScreen+0x3a>
			   hereCoor +=24;
 8002230:	3418      	adds	r4, #24
		   else if(getBlockCoordinatY(holdshape[i][1])==-16)
			   hereCoor -=24;
 8002232:	b2a4      	uxth	r4, r4

		   if(draw)
			   drawPart(hereCoor,COLOR_BLUE2,true);
 8002234:	2201      	movs	r2, #1
		   if(draw)
 8002236:	b167      	cbz	r7, 8002252 <updateRightScreen+0x42>
			   drawPart(hereCoor,COLOR_BLUE2,true);
 8002238:	f644 4174 	movw	r1, #19572	; 0x4c74
		   else
			   drawPart(hereCoor,COLOR_WHITE,true);
 800223c:	4620      	mov	r0, r4
 800223e:	3502      	adds	r5, #2
 8002240:	f7ff fed2 	bl	8001fe8 <drawPart>
	  for(int i = 0;i<4;i++){
 8002244:	2d08      	cmp	r5, #8
 8002246:	d1e8      	bne.n	800221a <updateRightScreen+0xa>
	  }

}
 8002248:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		   else if(getBlockCoordinatY(holdshape[i][1])==-16)
 800224a:	3010      	adds	r0, #16
 800224c:	d1f2      	bne.n	8002234 <updateRightScreen+0x24>
			   hereCoor -=24;
 800224e:	3c18      	subs	r4, #24
 8002250:	e7ef      	b.n	8002232 <updateRightScreen+0x22>
			   drawPart(hereCoor,COLOR_WHITE,true);
 8002252:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002256:	e7f1      	b.n	800223c <updateRightScreen+0x2c>
 8002258:	2001c444 	.word	0x2001c444

0800225c <gameRightArea>:

void gameRightArea(){
 800225c:	b573      	push	{r0, r1, r4, r5, r6, lr}
	ILI9341_Fill_Rect(180,0,239,320,COLOR_WHITE);
 800225e:	f64f 74ff 	movw	r4, #65535	; 0xffff
	ILI9341_Fill_Rect(180,0,239,10,COLOR_BLUE2);
 8002262:	f644 4674 	movw	r6, #19572	; 0x4c74
	ILI9341_Fill_Rect(180,0,239,320,COLOR_WHITE);
 8002266:	9400      	str	r4, [sp, #0]
 8002268:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800226c:	22ef      	movs	r2, #239	; 0xef
 800226e:	2100      	movs	r1, #0
 8002270:	20b4      	movs	r0, #180	; 0xb4
 8002272:	f7ff fba3 	bl	80019bc <ILI9341_Fill_Rect>
	ILI9341_Fill_Rect(180,0,239,10,COLOR_BLUE2);
 8002276:	9600      	str	r6, [sp, #0]
 8002278:	230a      	movs	r3, #10
 800227a:	22ef      	movs	r2, #239	; 0xef
 800227c:	2100      	movs	r1, #0
 800227e:	20b4      	movs	r0, #180	; 0xb4
 8002280:	f7ff fb9c 	bl	80019bc <ILI9341_Fill_Rect>
	ILI9341_Fill_Rect(180,310,239,320,COLOR_BLUE2);
 8002284:	9600      	str	r6, [sp, #0]
 8002286:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800228a:	22ef      	movs	r2, #239	; 0xef
 800228c:	f44f 719b 	mov.w	r1, #310	; 0x136
 8002290:	20b4      	movs	r0, #180	; 0xb4
 8002292:	f7ff fb93 	bl	80019bc <ILI9341_Fill_Rect>
	ILI9341_Fill_Rect(235,0,239,320,COLOR_BLUE2);

	ILI9341_printText("Next",182,12,COLOR_BLACK,COLOR_WHITE,1);
 8002296:	2501      	movs	r5, #1
	ILI9341_Fill_Rect(235,0,239,320,COLOR_BLUE2);
 8002298:	9600      	str	r6, [sp, #0]
 800229a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800229e:	22ef      	movs	r2, #239	; 0xef
 80022a0:	2100      	movs	r1, #0
 80022a2:	20eb      	movs	r0, #235	; 0xeb
 80022a4:	f7ff fb8a 	bl	80019bc <ILI9341_Fill_Rect>
	ILI9341_printText("Next",182,12,COLOR_BLACK,COLOR_WHITE,1);
 80022a8:	e88d 0030 	stmia.w	sp, {r4, r5}
 80022ac:	2300      	movs	r3, #0
 80022ae:	220c      	movs	r2, #12
 80022b0:	21b6      	movs	r1, #182	; 0xb6
 80022b2:	4821      	ldr	r0, [pc, #132]	; (8002338 <gameRightArea+0xdc>)
 80022b4:	f7ff fbf6 	bl	8001aa4 <ILI9341_printText>

	ILI9341_Fill_Rect(180,83,239,84,COLOR_BLUE2);
 80022b8:	9600      	str	r6, [sp, #0]
 80022ba:	2354      	movs	r3, #84	; 0x54
 80022bc:	22ef      	movs	r2, #239	; 0xef
 80022be:	2153      	movs	r1, #83	; 0x53
 80022c0:	20b4      	movs	r0, #180	; 0xb4
 80022c2:	f7ff fb7b 	bl	80019bc <ILI9341_Fill_Rect>

	ILI9341_printText("Score",182,87,COLOR_BLACK,COLOR_WHITE,1);
 80022c6:	e88d 0030 	stmia.w	sp, {r4, r5}
 80022ca:	2300      	movs	r3, #0
 80022cc:	2257      	movs	r2, #87	; 0x57
 80022ce:	21b6      	movs	r1, #182	; 0xb6
 80022d0:	481a      	ldr	r0, [pc, #104]	; (800233c <gameRightArea+0xe0>)
 80022d2:	f7ff fbe7 	bl	8001aa4 <ILI9341_printText>
	ILI9341_printText("0",182,105,COLOR_BLACK,COLOR_WHITE,1);
 80022d6:	e88d 0030 	stmia.w	sp, {r4, r5}
 80022da:	2300      	movs	r3, #0
 80022dc:	2269      	movs	r2, #105	; 0x69
 80022de:	21b6      	movs	r1, #182	; 0xb6
 80022e0:	4817      	ldr	r0, [pc, #92]	; (8002340 <gameRightArea+0xe4>)
 80022e2:	f7ff fbdf 	bl	8001aa4 <ILI9341_printText>

	ILI9341_Fill_Rect(180,130,239,131,COLOR_BLUE2);
 80022e6:	9600      	str	r6, [sp, #0]
 80022e8:	2383      	movs	r3, #131	; 0x83
 80022ea:	22ef      	movs	r2, #239	; 0xef
 80022ec:	2182      	movs	r1, #130	; 0x82
 80022ee:	20b4      	movs	r0, #180	; 0xb4
 80022f0:	f7ff fb64 	bl	80019bc <ILI9341_Fill_Rect>
	ILI9341_printText("Count",182,134,COLOR_BLACK,COLOR_WHITE,1);
 80022f4:	e88d 0030 	stmia.w	sp, {r4, r5}
 80022f8:	2300      	movs	r3, #0
 80022fa:	2286      	movs	r2, #134	; 0x86
 80022fc:	21b6      	movs	r1, #182	; 0xb6
 80022fe:	4811      	ldr	r0, [pc, #68]	; (8002344 <gameRightArea+0xe8>)
 8002300:	f7ff fbd0 	bl	8001aa4 <ILI9341_printText>
	ILI9341_Fill_Rect(180,172,239,173,COLOR_BLUE2);
 8002304:	9600      	str	r6, [sp, #0]
 8002306:	23ad      	movs	r3, #173	; 0xad
 8002308:	22ef      	movs	r2, #239	; 0xef
 800230a:	21ac      	movs	r1, #172	; 0xac
 800230c:	20b4      	movs	r0, #180	; 0xb4
 800230e:	f7ff fb55 	bl	80019bc <ILI9341_Fill_Rect>

	ILI9341_printText("Level",182,176,COLOR_BLACK,COLOR_WHITE,1);
 8002312:	e88d 0030 	stmia.w	sp, {r4, r5}
 8002316:	2300      	movs	r3, #0
 8002318:	22b0      	movs	r2, #176	; 0xb0
 800231a:	21b6      	movs	r1, #182	; 0xb6
 800231c:	480a      	ldr	r0, [pc, #40]	; (8002348 <gameRightArea+0xec>)
 800231e:	f7ff fbc1 	bl	8001aa4 <ILI9341_printText>
	ILI9341_printText("1",182,192,COLOR_BLACK,COLOR_WHITE,1);
 8002322:	e88d 0030 	stmia.w	sp, {r4, r5}
 8002326:	2300      	movs	r3, #0
 8002328:	22c0      	movs	r2, #192	; 0xc0
 800232a:	21b6      	movs	r1, #182	; 0xb6
 800232c:	4807      	ldr	r0, [pc, #28]	; (800234c <gameRightArea+0xf0>)
 800232e:	f7ff fbb9 	bl	8001aa4 <ILI9341_printText>
}
 8002332:	b002      	add	sp, #8
 8002334:	bd70      	pop	{r4, r5, r6, pc}
 8002336:	bf00      	nop
 8002338:	08003eda 	.word	0x08003eda
 800233c:	08003edf 	.word	0x08003edf
 8002340:	08003ee5 	.word	0x08003ee5
 8002344:	08003ee7 	.word	0x08003ee7
 8002348:	08003eed 	.word	0x08003eed
 800234c:	08003ef3 	.word	0x08003ef3

08002350 <createGameArea>:

void createGameArea(){
 8002350:	b537      	push	{r0, r1, r2, r4, r5, lr}
	ILI9341_Fill(COLOR_BLUE2);
 8002352:	f644 4074 	movw	r0, #19572	; 0x4c74
 8002356:	f7ff fae5 	bl	8001924 <ILI9341_Fill>
	ILI9341_Fill_Rect(8,8,170,10,COLOR_WHITE);
 800235a:	f64f 74ff 	movw	r4, #65535	; 0xffff
 800235e:	2108      	movs	r1, #8
 8002360:	4608      	mov	r0, r1
 8002362:	9400      	str	r4, [sp, #0]
 8002364:	230a      	movs	r3, #10
 8002366:	22aa      	movs	r2, #170	; 0xaa
 8002368:	f7ff fb28 	bl	80019bc <ILI9341_Fill_Rect>
	ILI9341_Fill_Rect(171,8,173,312,COLOR_WHITE);
 800236c:	9400      	str	r4, [sp, #0]
 800236e:	f44f 739c 	mov.w	r3, #312	; 0x138
 8002372:	22ad      	movs	r2, #173	; 0xad
 8002374:	2108      	movs	r1, #8
 8002376:	20ab      	movs	r0, #171	; 0xab
 8002378:	f7ff fb20 	bl	80019bc <ILI9341_Fill_Rect>
	ILI9341_Fill_Rect(8,311,170,313,COLOR_WHITE);
 800237c:	9400      	str	r4, [sp, #0]
 800237e:	f240 1339 	movw	r3, #313	; 0x139
 8002382:	22aa      	movs	r2, #170	; 0xaa
 8002384:	f240 1137 	movw	r1, #311	; 0x137
 8002388:	2008      	movs	r0, #8
 800238a:	f7ff fb17 	bl	80019bc <ILI9341_Fill_Rect>
	ILI9341_Fill_Rect(8,8,10,313,COLOR_WHITE);
 800238e:	2108      	movs	r1, #8
 8002390:	9400      	str	r4, [sp, #0]
 8002392:	f240 1339 	movw	r3, #313	; 0x139
 8002396:	220a      	movs	r2, #10
 8002398:	4608      	mov	r0, r1
 800239a:	f7ff fb0f 	bl	80019bc <ILI9341_Fill_Rect>
	for(int i = 10;i<170;i+=10){
 800239e:	240a      	movs	r4, #10
		ILI9341_Fill_Rect(i,10, i,310, COLOR_BLUE);
 80023a0:	251f      	movs	r5, #31
 80023a2:	4622      	mov	r2, r4
 80023a4:	4620      	mov	r0, r4
 80023a6:	9500      	str	r5, [sp, #0]
 80023a8:	f44f 739b 	mov.w	r3, #310	; 0x136
 80023ac:	210a      	movs	r1, #10
	for(int i = 10;i<170;i+=10){
 80023ae:	340a      	adds	r4, #10
		ILI9341_Fill_Rect(i,10, i,310, COLOR_BLUE);
 80023b0:	f7ff fb04 	bl	80019bc <ILI9341_Fill_Rect>
	for(int i = 10;i<170;i+=10){
 80023b4:	2caa      	cmp	r4, #170	; 0xaa
 80023b6:	d1f4      	bne.n	80023a2 <createGameArea+0x52>
 80023b8:	240a      	movs	r4, #10
	}

	for(int i = 10;i<310;i+=10){
			ILI9341_Fill_Rect(10,i,170,i, COLOR_BLUE);
 80023ba:	251f      	movs	r5, #31
 80023bc:	4623      	mov	r3, r4
 80023be:	4621      	mov	r1, r4
 80023c0:	9500      	str	r5, [sp, #0]
 80023c2:	22aa      	movs	r2, #170	; 0xaa
 80023c4:	200a      	movs	r0, #10
	for(int i = 10;i<310;i+=10){
 80023c6:	340a      	adds	r4, #10
			ILI9341_Fill_Rect(10,i,170,i, COLOR_BLUE);
 80023c8:	f7ff faf8 	bl	80019bc <ILI9341_Fill_Rect>
	for(int i = 10;i<310;i+=10){
 80023cc:	f5b4 7f9b 	cmp.w	r4, #310	; 0x136
 80023d0:	d1f4      	bne.n	80023bc <createGameArea+0x6c>
		}

	gameRightArea();
}
 80023d2:	b003      	add	sp, #12
 80023d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	gameRightArea();
 80023d8:	f7ff bf40 	b.w	800225c <gameRightArea>

080023dc <animation>:

//Game start animation
void animation(){
 80023dc:	b5f0      	push	{r4, r5, r6, r7, lr}
	char text[10] = "Elektronik";
 80023de:	4a18      	ldr	r2, [pc, #96]	; (8002440 <animation+0x64>)
void animation(){
 80023e0:	b087      	sub	sp, #28
	char text[10] = "Elektronik";
 80023e2:	6810      	ldr	r0, [r2, #0]
 80023e4:	6851      	ldr	r1, [r2, #4]
 80023e6:	8912      	ldrh	r2, [r2, #8]
 80023e8:	ab03      	add	r3, sp, #12
 80023ea:	c303      	stmia	r3!, {r0, r1}
 80023ec:	f10d 060b 	add.w	r6, sp, #11
 80023f0:	801a      	strh	r2, [r3, #0]
 80023f2:	2441      	movs	r4, #65	; 0x41

	for(int i = 0;i<10;i++){
		 ILI9341_drawChar(65+(11*i),151,text[i],COLOR_WHITE,COLOR_WHITE,1);
 80023f4:	2501      	movs	r5, #1
 80023f6:	f64f 77ff 	movw	r7, #65535	; 0xffff
 80023fa:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 80023fe:	9501      	str	r5, [sp, #4]
 8002400:	b220      	sxth	r0, r4
 8002402:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002406:	2197      	movs	r1, #151	; 0x97
 8002408:	9700      	str	r7, [sp, #0]
 800240a:	340b      	adds	r4, #11
 800240c:	f7ff faf4 	bl	80019f8 <ILI9341_drawChar>
 8002410:	b2a4      	uxth	r4, r4
		 HAL_Delay(300);
 8002412:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002416:	f7fe f90b 	bl	8000630 <HAL_Delay>
	for(int i = 0;i<10;i++){
 800241a:	2caf      	cmp	r4, #175	; 0xaf
 800241c:	d1ed      	bne.n	80023fa <animation+0x1e>
	}
	 HAL_Delay(300);
 800241e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002422:	f7fe f905 	bl	8000630 <HAL_Delay>
			 ILI9341_printText("Defterim",80,166,COLOR_WHITE,COLOR_NEW,1);
 8002426:	f248 13c7 	movw	r3, #33223	; 0x81c7
 800242a:	9300      	str	r3, [sp, #0]
 800242c:	9501      	str	r5, [sp, #4]
 800242e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002432:	22a6      	movs	r2, #166	; 0xa6
 8002434:	2150      	movs	r1, #80	; 0x50
 8002436:	4803      	ldr	r0, [pc, #12]	; (8002444 <animation+0x68>)
 8002438:	f7ff fb34 	bl	8001aa4 <ILI9341_printText>
}
 800243c:	b007      	add	sp, #28
 800243e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002440:	08003140 	.word	0x08003140
 8002444:	08003ed1 	.word	0x08003ed1

08002448 <initLCD>:

//lcd init
void initLCD(){
 8002448:	b508      	push	{r3, lr}
	 ILI9341_Init();
 800244a:	f7ff f9ab 	bl	80017a4 <ILI9341_Init>
	 ILI9341_Configuration();
 800244e:	f7ff f9c9 	bl	80017e4 <ILI9341_Configuration>
	 HAL_Delay(500);
 8002452:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002456:	f7fe f8eb 	bl	8000630 <HAL_Delay>
	 ILI9341_setRotation(3);
 800245a:	2003      	movs	r0, #3
 800245c:	f7ff fa86 	bl	800196c <ILI9341_setRotation>
	 ILI9341_Fill(COLOR_BLACK);
 8002460:	2000      	movs	r0, #0
}
 8002462:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	 ILI9341_Fill(COLOR_BLACK);
 8002466:	f7ff ba5d 	b.w	8001924 <ILI9341_Fill>
	...

0800246c <wallControl>:

static void waitButton(GPIO_TypeDef *Port,uint16_t pin){
	while((HAL_GPIO_ReadPin(Port,pin)));
}

bool wallControl(uint8_t coordinate){
 800246c:	b570      	push	{r4, r5, r6, lr}
	bool isRight = false;
	if(hereCoor%16 >= 10)
		 isRight = true;

	for(int i = 0;i<4;i++){
		hereCoor +=getBlockCoordinateX(shape[i][0]);
 800246e:	4e10      	ldr	r6, [pc, #64]	; (80024b0 <wallControl+0x44>)
	uint16_t hereCoor = coordinate;
 8002470:	b282      	uxth	r2, r0
 8002472:	f000 010f 	and.w	r1, r0, #15
 8002476:	2300      	movs	r3, #0
		hereCoor +=getBlockCoordinateX(shape[i][0]);
 8002478:	5cf0      	ldrb	r0, [r6, r3]
 800247a:	199d      	adds	r5, r3, r6
 800247c:	f7ff fdd1 	bl	8002022 <getBlockCoordinateX>
 8002480:	4604      	mov	r4, r0
		hereCoor += getBlockCoordinatY(shape[i][1]);
 8002482:	7868      	ldrb	r0, [r5, #1]
 8002484:	f7ff fdd5 	bl	8002032 <getBlockCoordinatY>
 8002488:	4420      	add	r0, r4
 800248a:	4402      	add	r2, r0
 800248c:	b292      	uxth	r2, r2
		if(isRight==true && hereCoor%16 == 0){
 800248e:	2909      	cmp	r1, #9
 8002490:	f002 000f 	and.w	r0, r2, #15
 8002494:	d902      	bls.n	800249c <wallControl+0x30>
 8002496:	b280      	uxth	r0, r0
 8002498:	b910      	cbnz	r0, 80024a0 <wallControl+0x34>
 800249a:	bd70      	pop	{r4, r5, r6, pc}
			return false;
		}

		else if(isRight==false && hereCoor%16 == 15){
 800249c:	280f      	cmp	r0, #15
 800249e:	d004      	beq.n	80024aa <wallControl+0x3e>
 80024a0:	3302      	adds	r3, #2
	for(int i = 0;i<4;i++){
 80024a2:	2b08      	cmp	r3, #8
 80024a4:	d1e8      	bne.n	8002478 <wallControl+0xc>
			return false;
		}

	}

	return true;
 80024a6:	2001      	movs	r0, #1
 80024a8:	bd70      	pop	{r4, r5, r6, pc}
			return false;
 80024aa:	2000      	movs	r0, #0
}
 80024ac:	bd70      	pop	{r4, r5, r6, pc}
 80024ae:	bf00      	nop
 80024b0:	2001c44d 	.word	0x2001c44d

080024b4 <xControl>:

bool xControl(uint16_t coord,int direct){
 80024b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t hereCoor = coord;
	for(int i = 0;i<4;i++)
	 {
		hereCoor +=getBlockCoordinateX(shape[i][0]);
 80024b6:	4e13      	ldr	r6, [pc, #76]	; (8002504 <xControl+0x50>)
		if(direct>0){
			if(hereCoor%16==15 || area[hereCoor+1]==1)
				return false;
		}
		else{
			if(hereCoor % 16==0 || area[hereCoor-1]==1)
 80024b8:	4f13      	ldr	r7, [pc, #76]	; (8002508 <xControl+0x54>)
bool xControl(uint16_t coord,int direct){
 80024ba:	4602      	mov	r2, r0
 80024bc:	2300      	movs	r3, #0
		hereCoor +=getBlockCoordinateX(shape[i][0]);
 80024be:	5cf0      	ldrb	r0, [r6, r3]
 80024c0:	199d      	adds	r5, r3, r6
 80024c2:	f7ff fdae 	bl	8002022 <getBlockCoordinateX>
 80024c6:	4604      	mov	r4, r0
		hereCoor += getBlockCoordinatY(shape[i][1]);
 80024c8:	7868      	ldrb	r0, [r5, #1]
 80024ca:	f7ff fdb2 	bl	8002032 <getBlockCoordinatY>
 80024ce:	4420      	add	r0, r4
 80024d0:	4402      	add	r2, r0
 80024d2:	b292      	uxth	r2, r2
		if(direct>0){
 80024d4:	2900      	cmp	r1, #0
 80024d6:	f002 000f 	and.w	r0, r2, #15
 80024da:	dd0a      	ble.n	80024f2 <xControl+0x3e>
			if(hereCoor%16==15 || area[hereCoor+1]==1)
 80024dc:	280f      	cmp	r0, #15
 80024de:	d00e      	beq.n	80024fe <xControl+0x4a>
 80024e0:	18b8      	adds	r0, r7, r2
 80024e2:	7840      	ldrb	r0, [r0, #1]
			if(hereCoor % 16==0 || area[hereCoor-1]==1)
 80024e4:	2801      	cmp	r0, #1
 80024e6:	d00a      	beq.n	80024fe <xControl+0x4a>
 80024e8:	3302      	adds	r3, #2
	for(int i = 0;i<4;i++)
 80024ea:	2b08      	cmp	r3, #8
 80024ec:	d1e7      	bne.n	80024be <xControl+0xa>
				return false;
		}
	 }
	return true;
 80024ee:	2001      	movs	r0, #1
 80024f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if(hereCoor % 16==0 || area[hereCoor-1]==1)
 80024f2:	b280      	uxth	r0, r0
 80024f4:	b120      	cbz	r0, 8002500 <xControl+0x4c>
 80024f6:	18b8      	adds	r0, r7, r2
 80024f8:	f810 0c01 	ldrb.w	r0, [r0, #-1]
 80024fc:	e7f2      	b.n	80024e4 <xControl+0x30>
				return false;
 80024fe:	2000      	movs	r0, #0
}
 8002500:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002502:	bf00      	nop
 8002504:	2001c44d 	.word	0x2001c44d
 8002508:	2001c456 	.word	0x2001c456

0800250c <bottomControl>:

bool bottomControl(uint16_t coor,bool control){
 800250c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint16_t hereCoor = coor;
	for(int i = 0;i<4;i++){
		hereCoor +=getBlockCoordinateX(shape[i][0]);
 8002510:	4e0f      	ldr	r6, [pc, #60]	; (8002550 <bottomControl+0x44>)
 8002512:	4f10      	ldr	r7, [pc, #64]	; (8002554 <bottomControl+0x48>)
bool bottomControl(uint16_t coor,bool control){
 8002514:	4604      	mov	r4, r0
 8002516:	2300      	movs	r3, #0
		if(control == true){
			if(area[hereCoor]==1)
				return false;
		}
		else{
			area[hereCoor] = 1;
 8002518:	f04f 0801 	mov.w	r8, #1
		hereCoor +=getBlockCoordinateX(shape[i][0]);
 800251c:	5cf0      	ldrb	r0, [r6, r3]
 800251e:	199d      	adds	r5, r3, r6
 8002520:	f7ff fd7f 	bl	8002022 <getBlockCoordinateX>
 8002524:	4602      	mov	r2, r0
		hereCoor += getBlockCoordinatY(shape[i][1]);
 8002526:	7868      	ldrb	r0, [r5, #1]
 8002528:	f7ff fd83 	bl	8002032 <getBlockCoordinatY>
 800252c:	4410      	add	r0, r2
 800252e:	4420      	add	r0, r4
 8002530:	b284      	uxth	r4, r0
		if(control == true){
 8002532:	b129      	cbz	r1, 8002540 <bottomControl+0x34>
			if(area[hereCoor]==1)
 8002534:	5d3a      	ldrb	r2, [r7, r4]
 8002536:	2a01      	cmp	r2, #1
 8002538:	d104      	bne.n	8002544 <bottomControl+0x38>
				return false;
 800253a:	2000      	movs	r0, #0
		}
	 }
	return true;
}
 800253c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			area[hereCoor] = 1;
 8002540:	f807 8004 	strb.w	r8, [r7, r4]
 8002544:	3302      	adds	r3, #2
	for(int i = 0;i<4;i++){
 8002546:	2b08      	cmp	r3, #8
 8002548:	d1e8      	bne.n	800251c <bottomControl+0x10>
	return true;
 800254a:	2001      	movs	r0, #1
 800254c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002550:	2001c44d 	.word	0x2001c44d
 8002554:	2001c456 	.word	0x2001c456

08002558 <controlRow>:

bool controlRow(uint16_t coordinateY){
	bool isEmpty = false;
	for(int i = coordinateY*16;i<= coordinateY*16+15;i++){
 8002558:	0100      	lsls	r0, r0, #4
		if(area[i]!=1){
 800255a:	4a07      	ldr	r2, [pc, #28]	; (8002578 <controlRow+0x20>)
	for(int i = coordinateY*16;i<= coordinateY*16+15;i++){
 800255c:	f100 030f 	add.w	r3, r0, #15
 8002560:	4298      	cmp	r0, r3
 8002562:	dd01      	ble.n	8002568 <controlRow+0x10>
			isEmpty = true;
			return isEmpty;
			}
		}
	return isEmpty;
 8002564:	2000      	movs	r0, #0
 8002566:	4770      	bx	lr
		if(area[i]!=1){
 8002568:	5c81      	ldrb	r1, [r0, r2]
 800256a:	2901      	cmp	r1, #1
 800256c:	d101      	bne.n	8002572 <controlRow+0x1a>
	for(int i = coordinateY*16;i<= coordinateY*16+15;i++){
 800256e:	3001      	adds	r0, #1
 8002570:	e7f6      	b.n	8002560 <controlRow+0x8>
			return isEmpty;
 8002572:	2001      	movs	r0, #1
}
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	2001c456 	.word	0x2001c456

0800257c <dropShapes>:

void dropShapes(uint16_t coordinateY){
 800257c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002580:	f8df 905c 	ldr.w	r9, [pc, #92]	; 80025e0 <dropShapes+0x64>
 8002584:	4607      	mov	r7, r0
 8002586:	0104      	lsls	r4, r0, #4
	for(int j=coordinateY;j>=1;j--){
 8002588:	b90f      	cbnz	r7, 800258e <dropShapes+0x12>
				if(area[i] != 0)
					drawPart(i,COLOR_YELLOW,false);
				drawPart(i-16,COLOR_BLUE2,false);
		}
	}
}
 800258a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800258e:	1e65      	subs	r5, r4, #1
		for(int i = j*16;i<= j*16+15;i++){
 8002590:	46a0      	mov	r8, r4
 8002592:	444d      	add	r5, r9
 8002594:	f104 0a0f 	add.w	sl, r4, #15
 8002598:	45d0      	cmp	r8, sl
 800259a:	dd02      	ble.n	80025a2 <dropShapes+0x26>
	for(int j=coordinateY;j>=1;j--){
 800259c:	3f01      	subs	r7, #1
 800259e:	3c10      	subs	r4, #16
 80025a0:	e7f2      	b.n	8002588 <dropShapes+0xc>
				drawPart(i,COLOR_BLUE2,false);
 80025a2:	fa1f f688 	uxth.w	r6, r8
 80025a6:	2200      	movs	r2, #0
 80025a8:	f644 4174 	movw	r1, #19572	; 0x4c74
 80025ac:	4630      	mov	r0, r6
 80025ae:	f7ff fd1b 	bl	8001fe8 <drawPart>
				area[i] = area[i-16];
 80025b2:	f815 3c0f 	ldrb.w	r3, [r5, #-15]
 80025b6:	f805 3f01 	strb.w	r3, [r5, #1]!
				if(area[i] != 0)
 80025ba:	b12b      	cbz	r3, 80025c8 <dropShapes+0x4c>
					drawPart(i,COLOR_YELLOW,false);
 80025bc:	2200      	movs	r2, #0
 80025be:	f64f 71e0 	movw	r1, #65504	; 0xffe0
 80025c2:	4630      	mov	r0, r6
 80025c4:	f7ff fd10 	bl	8001fe8 <drawPart>
				drawPart(i-16,COLOR_BLUE2,false);
 80025c8:	f1a6 0010 	sub.w	r0, r6, #16
 80025cc:	2200      	movs	r2, #0
 80025ce:	f644 4174 	movw	r1, #19572	; 0x4c74
 80025d2:	b280      	uxth	r0, r0
 80025d4:	f7ff fd08 	bl	8001fe8 <drawPart>
		for(int i = j*16;i<= j*16+15;i++){
 80025d8:	f108 0801 	add.w	r8, r8, #1
 80025dc:	e7dc      	b.n	8002598 <dropShapes+0x1c>
 80025de:	bf00      	nop
 80025e0:	2001c456 	.word	0x2001c456

080025e4 <isOk>:

void isOk(){
 80025e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t hereCoor = coordinate;
 80025e6:	4b0e      	ldr	r3, [pc, #56]	; (8002620 <isOk+0x3c>)
	for(int i = 0;i<4;i++){
		hereCoor +=getBlockCoordinateX(shape[i][0]);
 80025e8:	4e0e      	ldr	r6, [pc, #56]	; (8002624 <isOk+0x40>)
	uint16_t hereCoor = coordinate;
 80025ea:	881d      	ldrh	r5, [r3, #0]
 80025ec:	2400      	movs	r4, #0
		hereCoor +=getBlockCoordinateX(shape[i][0]);
 80025ee:	5d30      	ldrb	r0, [r6, r4]
 80025f0:	19a2      	adds	r2, r4, r6
 80025f2:	f7ff fd16 	bl	8002022 <getBlockCoordinateX>
 80025f6:	4603      	mov	r3, r0
		hereCoor += getBlockCoordinatY(shape[i][1]);
 80025f8:	7850      	ldrb	r0, [r2, #1]
 80025fa:	f7ff fd1a 	bl	8002032 <getBlockCoordinatY>
 80025fe:	4418      	add	r0, r3
 8002600:	4405      	add	r5, r0
 8002602:	b2ad      	uxth	r5, r5
		uint16_t coordinateY = hereCoor/16;
 8002604:	092f      	lsrs	r7, r5, #4

		if(controlRow(coordinateY) == false){
 8002606:	4638      	mov	r0, r7
 8002608:	f7ff ffa6 	bl	8002558 <controlRow>
 800260c:	b920      	cbnz	r0, 8002618 <isOk+0x34>
			dropShapes(coordinateY);
 800260e:	4638      	mov	r0, r7
 8002610:	f7ff ffb4 	bl	800257c <dropShapes>
			updateScore();
 8002614:	f7ff fdd2 	bl	80021bc <updateScore>
 8002618:	3402      	adds	r4, #2
	for(int i = 0;i<4;i++){
 800261a:	2c08      	cmp	r4, #8
 800261c:	d1e7      	bne.n	80025ee <isOk+0xa>
		}
	}
}
 800261e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002620:	20000010 	.word	0x20000010
 8002624:	2001c44d 	.word	0x2001c44d

08002628 <buttonControl>:

void buttonControl(){
 8002628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


	if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_0)){
 800262a:	2101      	movs	r1, #1
 800262c:	4835      	ldr	r0, [pc, #212]	; (8002704 <buttonControl+0xdc>)
 800262e:	f7fe f95d 	bl	80008ec <HAL_GPIO_ReadPin>
 8002632:	b1d0      	cbz	r0, 800266a <buttonControl+0x42>
	while((HAL_GPIO_ReadPin(Port,pin)));
 8002634:	4c33      	ldr	r4, [pc, #204]	; (8002704 <buttonControl+0xdc>)
 8002636:	2101      	movs	r1, #1
 8002638:	4620      	mov	r0, r4
 800263a:	f7fe f957 	bl	80008ec <HAL_GPIO_ReadPin>
 800263e:	4606      	mov	r6, r0
 8002640:	2800      	cmp	r0, #0
 8002642:	d1f8      	bne.n	8002636 <buttonControl+0xe>
		waitButton(GPIOA,GPIO_PIN_0);
		if(xControl(coordinate,-1)){
 8002644:	4c30      	ldr	r4, [pc, #192]	; (8002708 <buttonControl+0xe0>)
 8002646:	8825      	ldrh	r5, [r4, #0]
 8002648:	f04f 31ff 	mov.w	r1, #4294967295
 800264c:	4628      	mov	r0, r5
 800264e:	f7ff ff31 	bl	80024b4 <xControl>
 8002652:	2800      	cmp	r0, #0
 8002654:	d055      	beq.n	8002702 <buttonControl+0xda>
			drawShape(coordinate,false);
 8002656:	4628      	mov	r0, r5
 8002658:	4631      	mov	r1, r6
 800265a:	f7ff fd01 	bl	8002060 <drawShape>
			coordinate -=1;
 800265e:	8820      	ldrh	r0, [r4, #0]
 8002660:	3801      	subs	r0, #1

	else if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4)){
		waitButton(GPIOA,GPIO_PIN_4);
		if(xControl(coordinate,1)){
			drawShape(coordinate,false);
			coordinate +=1;
 8002662:	b280      	uxth	r0, r0
 8002664:	8020      	strh	r0, [r4, #0]
			drawShape(coordinate,true);
 8002666:	2101      	movs	r1, #1
 8002668:	e02c      	b.n	80026c4 <buttonControl+0x9c>
	else if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_1)){
 800266a:	2102      	movs	r1, #2
 800266c:	4825      	ldr	r0, [pc, #148]	; (8002704 <buttonControl+0xdc>)
 800266e:	f7fe f93d 	bl	80008ec <HAL_GPIO_ReadPin>
 8002672:	b358      	cbz	r0, 80026cc <buttonControl+0xa4>
	while((HAL_GPIO_ReadPin(Port,pin)));
 8002674:	4c23      	ldr	r4, [pc, #140]	; (8002704 <buttonControl+0xdc>)
 8002676:	2102      	movs	r1, #2
 8002678:	4620      	mov	r0, r4
 800267a:	f7fe f937 	bl	80008ec <HAL_GPIO_ReadPin>
 800267e:	4606      	mov	r6, r0
 8002680:	2800      	cmp	r0, #0
 8002682:	d1f8      	bne.n	8002676 <buttonControl+0x4e>
		drawShape(coordinate,false);
 8002684:	4d20      	ldr	r5, [pc, #128]	; (8002708 <buttonControl+0xe0>)
		uint8_t holdState = state;
 8002686:	4c21      	ldr	r4, [pc, #132]	; (800270c <buttonControl+0xe4>)
		drawShape(coordinate,false);
 8002688:	4601      	mov	r1, r0
 800268a:	8828      	ldrh	r0, [r5, #0]
		uint8_t holdState = state;
 800268c:	7827      	ldrb	r7, [r4, #0]
		drawShape(coordinate,false);
 800268e:	f7ff fce7 	bl	8002060 <drawShape>
		if(state  < (stateMax-1))
 8002692:	4a1f      	ldr	r2, [pc, #124]	; (8002710 <buttonControl+0xe8>)
 8002694:	7823      	ldrb	r3, [r4, #0]
 8002696:	7812      	ldrb	r2, [r2, #0]
 8002698:	3a01      	subs	r2, #1
 800269a:	4293      	cmp	r3, r2
			state +=1;
 800269c:	bfba      	itte	lt
 800269e:	3301      	addlt	r3, #1
 80026a0:	7023      	strblt	r3, [r4, #0]
		else state = 0;
 80026a2:	7026      	strbge	r6, [r4, #0]
		newShape();
 80026a4:	f7ff fc66 	bl	8001f74 <newShape>
		if(bottomControl(coordinate,true)!=true ||  !wallControl(coordinate)){
 80026a8:	2101      	movs	r1, #1
 80026aa:	8828      	ldrh	r0, [r5, #0]
 80026ac:	f7ff ff2e 	bl	800250c <bottomControl>
 80026b0:	b118      	cbz	r0, 80026ba <buttonControl+0x92>
 80026b2:	7828      	ldrb	r0, [r5, #0]
 80026b4:	f7ff feda 	bl	800246c <wallControl>
 80026b8:	b910      	cbnz	r0, 80026c0 <buttonControl+0x98>
			state = holdState;
 80026ba:	7027      	strb	r7, [r4, #0]
			newShape();
 80026bc:	f7ff fc5a 	bl	8001f74 <newShape>
		drawShape(coordinate,true);
 80026c0:	8828      	ldrh	r0, [r5, #0]
 80026c2:	2101      	movs	r1, #1
		}
	}
}
 80026c4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			drawShape(coordinate,true);
 80026c8:	f7ff bcca 	b.w	8002060 <drawShape>
	else if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4)){
 80026cc:	2110      	movs	r1, #16
 80026ce:	480d      	ldr	r0, [pc, #52]	; (8002704 <buttonControl+0xdc>)
 80026d0:	f7fe f90c 	bl	80008ec <HAL_GPIO_ReadPin>
 80026d4:	b1a8      	cbz	r0, 8002702 <buttonControl+0xda>
	while((HAL_GPIO_ReadPin(Port,pin)));
 80026d6:	4c0b      	ldr	r4, [pc, #44]	; (8002704 <buttonControl+0xdc>)
 80026d8:	2110      	movs	r1, #16
 80026da:	4620      	mov	r0, r4
 80026dc:	f7fe f906 	bl	80008ec <HAL_GPIO_ReadPin>
 80026e0:	4606      	mov	r6, r0
 80026e2:	2800      	cmp	r0, #0
 80026e4:	d1f8      	bne.n	80026d8 <buttonControl+0xb0>
		if(xControl(coordinate,1)){
 80026e6:	4c08      	ldr	r4, [pc, #32]	; (8002708 <buttonControl+0xe0>)
 80026e8:	8825      	ldrh	r5, [r4, #0]
 80026ea:	2101      	movs	r1, #1
 80026ec:	4628      	mov	r0, r5
 80026ee:	f7ff fee1 	bl	80024b4 <xControl>
 80026f2:	b130      	cbz	r0, 8002702 <buttonControl+0xda>
			drawShape(coordinate,false);
 80026f4:	4628      	mov	r0, r5
 80026f6:	4631      	mov	r1, r6
 80026f8:	f7ff fcb2 	bl	8002060 <drawShape>
			coordinate +=1;
 80026fc:	8820      	ldrh	r0, [r4, #0]
 80026fe:	3001      	adds	r0, #1
 8002700:	e7af      	b.n	8002662 <buttonControl+0x3a>
 8002702:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002704:	40020000 	.word	0x40020000
 8002708:	20000010 	.word	0x20000010
 800270c:	2001c44c 	.word	0x2001c44c
 8002710:	2001c455 	.word	0x2001c455

08002714 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  if(htim->Instance == TIM2){
 8002714:	6803      	ldr	r3, [r0, #0]
 8002716:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 800271a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(htim->Instance == TIM2){
 800271c:	d152      	bne.n	80027c4 <HAL_TIM_PeriodElapsedCallback+0xb0>
	  static int sayac = 0;
	  sayac++;
 800271e:	4c2a      	ldr	r4, [pc, #168]	; (80027c8 <HAL_TIM_PeriodElapsedCallback+0xb4>)
	  if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_5)){
 8002720:	482a      	ldr	r0, [pc, #168]	; (80027cc <HAL_TIM_PeriodElapsedCallback+0xb8>)
	  sayac++;
 8002722:	6823      	ldr	r3, [r4, #0]
	  if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_5)){
 8002724:	2120      	movs	r1, #32
	  sayac++;
 8002726:	3301      	adds	r3, #1
 8002728:	6023      	str	r3, [r4, #0]
	  if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_5)){
 800272a:	f7fe f8df 	bl	80008ec <HAL_GPIO_ReadPin>
 800272e:	b108      	cbz	r0, 8002734 <HAL_TIM_PeriodElapsedCallback+0x20>
		  sayac = 8;
 8002730:	2308      	movs	r3, #8
 8002732:	6023      	str	r3, [r4, #0]
	  }

	  if(bottomControl(coordinate+16,true)) {
 8002734:	4f26      	ldr	r7, [pc, #152]	; (80027d0 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8002736:	8838      	ldrh	r0, [r7, #0]
 8002738:	3010      	adds	r0, #16
 800273a:	2101      	movs	r1, #1
 800273c:	b280      	uxth	r0, r0
 800273e:	f7ff fee5 	bl	800250c <bottomControl>
 8002742:	4605      	mov	r5, r0
 8002744:	463e      	mov	r6, r7
 8002746:	8838      	ldrh	r0, [r7, #0]
 8002748:	b18d      	cbz	r5, 800276e <HAL_TIM_PeriodElapsedCallback+0x5a>
		  drawShape(coordinate,false);
 800274a:	2100      	movs	r1, #0
 800274c:	f7ff fc88 	bl	8002060 <drawShape>
		  if(sayac>=8){
 8002750:	6823      	ldr	r3, [r4, #0]
 8002752:	2b07      	cmp	r3, #7
 8002754:	dd04      	ble.n	8002760 <HAL_TIM_PeriodElapsedCallback+0x4c>
			  coordinate += 16;
 8002756:	883b      	ldrh	r3, [r7, #0]
 8002758:	3310      	adds	r3, #16
 800275a:	803b      	strh	r3, [r7, #0]
			  sayac = 0;
 800275c:	2300      	movs	r3, #0
 800275e:	6023      	str	r3, [r4, #0]
		  }
		  drawShape(coordinate,true);
 8002760:	8830      	ldrh	r0, [r6, #0]
 8002762:	2101      	movs	r1, #1
			  else
				  drawShape(coordinate,true);
			  updateRightScreen(true);}
		  }

}
 8002764:	b003      	add	sp, #12
 8002766:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		  drawShape(coordinate,true);
 800276a:	f7ff bc79 	b.w	8002060 <drawShape>
			  bottomControl(coordinate,false);
 800276e:	4629      	mov	r1, r5
		  sayac = 0;
 8002770:	6025      	str	r5, [r4, #0]
			  bottomControl(coordinate,false);
 8002772:	f7ff fecb 	bl	800250c <bottomControl>
			  isOk();
 8002776:	f7ff ff35 	bl	80025e4 <isOk>
			  updateRightScreen(false);
 800277a:	4628      	mov	r0, r5
 800277c:	f7ff fd48 	bl	8002210 <updateRightScreen>
			  getRandomShape();
 8002780:	f7ff fcca 	bl	8002118 <getRandomShape>
			  coordinate = 8;
 8002784:	2008      	movs	r0, #8
			  if(bottomControl(coordinate,true) == false)
 8002786:	2101      	movs	r1, #1
			  coordinate = 8;
 8002788:	8038      	strh	r0, [r7, #0]
			  if(bottomControl(coordinate,true) == false)
 800278a:	f7ff febf 	bl	800250c <bottomControl>
 800278e:	4605      	mov	r5, r0
 8002790:	b970      	cbnz	r0, 80027b0 <HAL_TIM_PeriodElapsedCallback+0x9c>
				  ILI9341_printText("End GAME",60,133,COLOR_WHITE,COLOR_BLACK,1);
 8002792:	2401      	movs	r4, #1
				  HAL_TIM_Base_Stop_IT(&htim2);
 8002794:	480f      	ldr	r0, [pc, #60]	; (80027d4 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8002796:	f7fe fbfe 	bl	8000f96 <HAL_TIM_Base_Stop_IT>
				  ILI9341_printText("End GAME",60,133,COLOR_WHITE,COLOR_BLACK,1);
 800279a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800279e:	9401      	str	r4, [sp, #4]
 80027a0:	9500      	str	r5, [sp, #0]
 80027a2:	2285      	movs	r2, #133	; 0x85
 80027a4:	213c      	movs	r1, #60	; 0x3c
 80027a6:	480c      	ldr	r0, [pc, #48]	; (80027d8 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80027a8:	f7ff f97c 	bl	8001aa4 <ILI9341_printText>
				  defaultEnd = true;
 80027ac:	4b0b      	ldr	r3, [pc, #44]	; (80027dc <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80027ae:	701c      	strb	r4, [r3, #0]
				  drawShape(coordinate,true);
 80027b0:	8838      	ldrh	r0, [r7, #0]
 80027b2:	2101      	movs	r1, #1
 80027b4:	f7ff fc54 	bl	8002060 <drawShape>
			  updateRightScreen(true);}
 80027b8:	2001      	movs	r0, #1
}
 80027ba:	b003      	add	sp, #12
 80027bc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
			  updateRightScreen(true);}
 80027c0:	f7ff bd26 	b.w	8002210 <updateRightScreen>
}
 80027c4:	b003      	add	sp, #12
 80027c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027c8:	2001c348 	.word	0x2001c348
 80027cc:	40020000 	.word	0x40020000
 80027d0:	20000010 	.word	0x20000010
 80027d4:	2001c3c4 	.word	0x2001c3c4
 80027d8:	08003ec8 	.word	0x08003ec8
 80027dc:	2001c340 	.word	0x2001c340

080027e0 <tetrisGame>:

extern void tetrisGame(){
 80027e0:	b507      	push	{r0, r1, r2, lr}
	initLCD();
 80027e2:	f7ff fe31 	bl	8002448 <initLCD>
	ILI9341_printImage(0,60,240,240,imageData,sizeof(imageData));
 80027e6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80027ea:	9301      	str	r3, [sp, #4]
 80027ec:	4b0f      	ldr	r3, [pc, #60]	; (800282c <tetrisGame+0x4c>)
 80027ee:	9300      	str	r3, [sp, #0]
 80027f0:	23f0      	movs	r3, #240	; 0xf0
 80027f2:	461a      	mov	r2, r3
 80027f4:	213c      	movs	r1, #60	; 0x3c
 80027f6:	2000      	movs	r0, #0
 80027f8:	f7ff f976 	bl	8001ae8 <ILI9341_printImage>
	animation();
 80027fc:	f7ff fdee 	bl	80023dc <animation>
	HAL_Delay(2000);
 8002800:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002804:	f7fd ff14 	bl	8000630 <HAL_Delay>
	createGameArea();
 8002808:	f7ff fda2 	bl	8002350 <createGameArea>
	setArea();
 800280c:	f7ff fc1c 	bl	8002048 <setArea>
	getRandomShape();
 8002810:	f7ff fc82 	bl	8002118 <getRandomShape>
	getRandomShape();
 8002814:	f7ff fc80 	bl	8002118 <getRandomShape>
	updateRightScreen(true);
 8002818:	2001      	movs	r0, #1
 800281a:	f7ff fcf9 	bl	8002210 <updateRightScreen>
	HAL_TIM_Base_Start_IT(&htim2);
 800281e:	4804      	ldr	r0, [pc, #16]	; (8002830 <tetrisGame+0x50>)
 8002820:	f7fe fba9 	bl	8000f76 <HAL_TIM_Base_Start_IT>
	//(uint8_t *shape) = &shape_L[0];
	while(1){
	buttonControl();}
 8002824:	f7ff ff00 	bl	8002628 <buttonControl>
 8002828:	e7fc      	b.n	8002824 <tetrisGame+0x44>
 800282a:	bf00      	nop
 800282c:	20000012 	.word	0x20000012
 8002830:	2001c3c4 	.word	0x2001c3c4

08002834 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002834:	f8df d034 	ldr.w	sp, [pc, #52]	; 800286c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002838:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800283a:	e003      	b.n	8002844 <LoopCopyDataInit>

0800283c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800283c:	4b0c      	ldr	r3, [pc, #48]	; (8002870 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800283e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002840:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002842:	3104      	adds	r1, #4

08002844 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002844:	480b      	ldr	r0, [pc, #44]	; (8002874 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002846:	4b0c      	ldr	r3, [pc, #48]	; (8002878 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002848:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800284a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800284c:	d3f6      	bcc.n	800283c <CopyDataInit>
  ldr  r2, =_sbss
 800284e:	4a0b      	ldr	r2, [pc, #44]	; (800287c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002850:	e002      	b.n	8002858 <LoopFillZerobss>

08002852 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002852:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002854:	f842 3b04 	str.w	r3, [r2], #4

08002858 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002858:	4b09      	ldr	r3, [pc, #36]	; (8002880 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800285a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800285c:	d3f9      	bcc.n	8002852 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800285e:	f7ff fb5f 	bl	8001f20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002862:	f000 f817 	bl	8002894 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002866:	f7ff f9a1 	bl	8001bac <main>
  bx  lr    
 800286a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800286c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002870:	08003f3c 	.word	0x08003f3c
  ldr  r0, =_sdata
 8002874:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002878:	2001c318 	.word	0x2001c318
  ldr  r2, =_sbss
 800287c:	2001c318 	.word	0x2001c318
  ldr  r3, = _ebss
 8002880:	2001c64c 	.word	0x2001c64c

08002884 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002884:	e7fe      	b.n	8002884 <ADC_IRQHandler>
	...

08002888 <__errno>:
 8002888:	4b01      	ldr	r3, [pc, #4]	; (8002890 <__errno+0x8>)
 800288a:	6818      	ldr	r0, [r3, #0]
 800288c:	4770      	bx	lr
 800288e:	bf00      	nop
 8002890:	2001c2b4 	.word	0x2001c2b4

08002894 <__libc_init_array>:
 8002894:	b570      	push	{r4, r5, r6, lr}
 8002896:	4e0d      	ldr	r6, [pc, #52]	; (80028cc <__libc_init_array+0x38>)
 8002898:	4c0d      	ldr	r4, [pc, #52]	; (80028d0 <__libc_init_array+0x3c>)
 800289a:	1ba4      	subs	r4, r4, r6
 800289c:	10a4      	asrs	r4, r4, #2
 800289e:	2500      	movs	r5, #0
 80028a0:	42a5      	cmp	r5, r4
 80028a2:	d109      	bne.n	80028b8 <__libc_init_array+0x24>
 80028a4:	4e0b      	ldr	r6, [pc, #44]	; (80028d4 <__libc_init_array+0x40>)
 80028a6:	4c0c      	ldr	r4, [pc, #48]	; (80028d8 <__libc_init_array+0x44>)
 80028a8:	f000 fc3e 	bl	8003128 <_init>
 80028ac:	1ba4      	subs	r4, r4, r6
 80028ae:	10a4      	asrs	r4, r4, #2
 80028b0:	2500      	movs	r5, #0
 80028b2:	42a5      	cmp	r5, r4
 80028b4:	d105      	bne.n	80028c2 <__libc_init_array+0x2e>
 80028b6:	bd70      	pop	{r4, r5, r6, pc}
 80028b8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80028bc:	4798      	blx	r3
 80028be:	3501      	adds	r5, #1
 80028c0:	e7ee      	b.n	80028a0 <__libc_init_array+0xc>
 80028c2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80028c6:	4798      	blx	r3
 80028c8:	3501      	adds	r5, #1
 80028ca:	e7f2      	b.n	80028b2 <__libc_init_array+0x1e>
 80028cc:	08003f34 	.word	0x08003f34
 80028d0:	08003f34 	.word	0x08003f34
 80028d4:	08003f34 	.word	0x08003f34
 80028d8:	08003f38 	.word	0x08003f38

080028dc <memset>:
 80028dc:	4402      	add	r2, r0
 80028de:	4603      	mov	r3, r0
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d100      	bne.n	80028e6 <memset+0xa>
 80028e4:	4770      	bx	lr
 80028e6:	f803 1b01 	strb.w	r1, [r3], #1
 80028ea:	e7f9      	b.n	80028e0 <memset+0x4>

080028ec <siprintf>:
 80028ec:	b40e      	push	{r1, r2, r3}
 80028ee:	b500      	push	{lr}
 80028f0:	b09c      	sub	sp, #112	; 0x70
 80028f2:	f44f 7102 	mov.w	r1, #520	; 0x208
 80028f6:	ab1d      	add	r3, sp, #116	; 0x74
 80028f8:	f8ad 1014 	strh.w	r1, [sp, #20]
 80028fc:	9002      	str	r0, [sp, #8]
 80028fe:	9006      	str	r0, [sp, #24]
 8002900:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002904:	480a      	ldr	r0, [pc, #40]	; (8002930 <siprintf+0x44>)
 8002906:	9104      	str	r1, [sp, #16]
 8002908:	9107      	str	r1, [sp, #28]
 800290a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800290e:	f853 2b04 	ldr.w	r2, [r3], #4
 8002912:	f8ad 1016 	strh.w	r1, [sp, #22]
 8002916:	6800      	ldr	r0, [r0, #0]
 8002918:	9301      	str	r3, [sp, #4]
 800291a:	a902      	add	r1, sp, #8
 800291c:	f000 f866 	bl	80029ec <_svfiprintf_r>
 8002920:	9b02      	ldr	r3, [sp, #8]
 8002922:	2200      	movs	r2, #0
 8002924:	701a      	strb	r2, [r3, #0]
 8002926:	b01c      	add	sp, #112	; 0x70
 8002928:	f85d eb04 	ldr.w	lr, [sp], #4
 800292c:	b003      	add	sp, #12
 800292e:	4770      	bx	lr
 8002930:	2001c2b4 	.word	0x2001c2b4

08002934 <__ssputs_r>:
 8002934:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002938:	688e      	ldr	r6, [r1, #8]
 800293a:	429e      	cmp	r6, r3
 800293c:	4682      	mov	sl, r0
 800293e:	460c      	mov	r4, r1
 8002940:	4691      	mov	r9, r2
 8002942:	4698      	mov	r8, r3
 8002944:	d835      	bhi.n	80029b2 <__ssputs_r+0x7e>
 8002946:	898a      	ldrh	r2, [r1, #12]
 8002948:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800294c:	d031      	beq.n	80029b2 <__ssputs_r+0x7e>
 800294e:	6825      	ldr	r5, [r4, #0]
 8002950:	6909      	ldr	r1, [r1, #16]
 8002952:	1a6f      	subs	r7, r5, r1
 8002954:	6965      	ldr	r5, [r4, #20]
 8002956:	2302      	movs	r3, #2
 8002958:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800295c:	fb95 f5f3 	sdiv	r5, r5, r3
 8002960:	f108 0301 	add.w	r3, r8, #1
 8002964:	443b      	add	r3, r7
 8002966:	429d      	cmp	r5, r3
 8002968:	bf38      	it	cc
 800296a:	461d      	movcc	r5, r3
 800296c:	0553      	lsls	r3, r2, #21
 800296e:	d531      	bpl.n	80029d4 <__ssputs_r+0xa0>
 8002970:	4629      	mov	r1, r5
 8002972:	f000 fb39 	bl	8002fe8 <_malloc_r>
 8002976:	4606      	mov	r6, r0
 8002978:	b950      	cbnz	r0, 8002990 <__ssputs_r+0x5c>
 800297a:	230c      	movs	r3, #12
 800297c:	f8ca 3000 	str.w	r3, [sl]
 8002980:	89a3      	ldrh	r3, [r4, #12]
 8002982:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002986:	81a3      	strh	r3, [r4, #12]
 8002988:	f04f 30ff 	mov.w	r0, #4294967295
 800298c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002990:	463a      	mov	r2, r7
 8002992:	6921      	ldr	r1, [r4, #16]
 8002994:	f000 fab4 	bl	8002f00 <memcpy>
 8002998:	89a3      	ldrh	r3, [r4, #12]
 800299a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800299e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029a2:	81a3      	strh	r3, [r4, #12]
 80029a4:	6126      	str	r6, [r4, #16]
 80029a6:	6165      	str	r5, [r4, #20]
 80029a8:	443e      	add	r6, r7
 80029aa:	1bed      	subs	r5, r5, r7
 80029ac:	6026      	str	r6, [r4, #0]
 80029ae:	60a5      	str	r5, [r4, #8]
 80029b0:	4646      	mov	r6, r8
 80029b2:	4546      	cmp	r6, r8
 80029b4:	bf28      	it	cs
 80029b6:	4646      	movcs	r6, r8
 80029b8:	4632      	mov	r2, r6
 80029ba:	4649      	mov	r1, r9
 80029bc:	6820      	ldr	r0, [r4, #0]
 80029be:	f000 faaa 	bl	8002f16 <memmove>
 80029c2:	68a3      	ldr	r3, [r4, #8]
 80029c4:	1b9b      	subs	r3, r3, r6
 80029c6:	60a3      	str	r3, [r4, #8]
 80029c8:	6823      	ldr	r3, [r4, #0]
 80029ca:	441e      	add	r6, r3
 80029cc:	6026      	str	r6, [r4, #0]
 80029ce:	2000      	movs	r0, #0
 80029d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80029d4:	462a      	mov	r2, r5
 80029d6:	f000 fb65 	bl	80030a4 <_realloc_r>
 80029da:	4606      	mov	r6, r0
 80029dc:	2800      	cmp	r0, #0
 80029de:	d1e1      	bne.n	80029a4 <__ssputs_r+0x70>
 80029e0:	6921      	ldr	r1, [r4, #16]
 80029e2:	4650      	mov	r0, sl
 80029e4:	f000 fab2 	bl	8002f4c <_free_r>
 80029e8:	e7c7      	b.n	800297a <__ssputs_r+0x46>
	...

080029ec <_svfiprintf_r>:
 80029ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029f0:	b09d      	sub	sp, #116	; 0x74
 80029f2:	4680      	mov	r8, r0
 80029f4:	9303      	str	r3, [sp, #12]
 80029f6:	898b      	ldrh	r3, [r1, #12]
 80029f8:	061c      	lsls	r4, r3, #24
 80029fa:	460d      	mov	r5, r1
 80029fc:	4616      	mov	r6, r2
 80029fe:	d50f      	bpl.n	8002a20 <_svfiprintf_r+0x34>
 8002a00:	690b      	ldr	r3, [r1, #16]
 8002a02:	b96b      	cbnz	r3, 8002a20 <_svfiprintf_r+0x34>
 8002a04:	2140      	movs	r1, #64	; 0x40
 8002a06:	f000 faef 	bl	8002fe8 <_malloc_r>
 8002a0a:	6028      	str	r0, [r5, #0]
 8002a0c:	6128      	str	r0, [r5, #16]
 8002a0e:	b928      	cbnz	r0, 8002a1c <_svfiprintf_r+0x30>
 8002a10:	230c      	movs	r3, #12
 8002a12:	f8c8 3000 	str.w	r3, [r8]
 8002a16:	f04f 30ff 	mov.w	r0, #4294967295
 8002a1a:	e0c5      	b.n	8002ba8 <_svfiprintf_r+0x1bc>
 8002a1c:	2340      	movs	r3, #64	; 0x40
 8002a1e:	616b      	str	r3, [r5, #20]
 8002a20:	2300      	movs	r3, #0
 8002a22:	9309      	str	r3, [sp, #36]	; 0x24
 8002a24:	2320      	movs	r3, #32
 8002a26:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002a2a:	2330      	movs	r3, #48	; 0x30
 8002a2c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002a30:	f04f 0b01 	mov.w	fp, #1
 8002a34:	4637      	mov	r7, r6
 8002a36:	463c      	mov	r4, r7
 8002a38:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d13c      	bne.n	8002aba <_svfiprintf_r+0xce>
 8002a40:	ebb7 0a06 	subs.w	sl, r7, r6
 8002a44:	d00b      	beq.n	8002a5e <_svfiprintf_r+0x72>
 8002a46:	4653      	mov	r3, sl
 8002a48:	4632      	mov	r2, r6
 8002a4a:	4629      	mov	r1, r5
 8002a4c:	4640      	mov	r0, r8
 8002a4e:	f7ff ff71 	bl	8002934 <__ssputs_r>
 8002a52:	3001      	adds	r0, #1
 8002a54:	f000 80a3 	beq.w	8002b9e <_svfiprintf_r+0x1b2>
 8002a58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002a5a:	4453      	add	r3, sl
 8002a5c:	9309      	str	r3, [sp, #36]	; 0x24
 8002a5e:	783b      	ldrb	r3, [r7, #0]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	f000 809c 	beq.w	8002b9e <_svfiprintf_r+0x1b2>
 8002a66:	2300      	movs	r3, #0
 8002a68:	f04f 32ff 	mov.w	r2, #4294967295
 8002a6c:	9304      	str	r3, [sp, #16]
 8002a6e:	9307      	str	r3, [sp, #28]
 8002a70:	9205      	str	r2, [sp, #20]
 8002a72:	9306      	str	r3, [sp, #24]
 8002a74:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002a78:	931a      	str	r3, [sp, #104]	; 0x68
 8002a7a:	2205      	movs	r2, #5
 8002a7c:	7821      	ldrb	r1, [r4, #0]
 8002a7e:	4850      	ldr	r0, [pc, #320]	; (8002bc0 <_svfiprintf_r+0x1d4>)
 8002a80:	f7fd fbae 	bl	80001e0 <memchr>
 8002a84:	1c67      	adds	r7, r4, #1
 8002a86:	9b04      	ldr	r3, [sp, #16]
 8002a88:	b9d8      	cbnz	r0, 8002ac2 <_svfiprintf_r+0xd6>
 8002a8a:	06d9      	lsls	r1, r3, #27
 8002a8c:	bf44      	itt	mi
 8002a8e:	2220      	movmi	r2, #32
 8002a90:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002a94:	071a      	lsls	r2, r3, #28
 8002a96:	bf44      	itt	mi
 8002a98:	222b      	movmi	r2, #43	; 0x2b
 8002a9a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002a9e:	7822      	ldrb	r2, [r4, #0]
 8002aa0:	2a2a      	cmp	r2, #42	; 0x2a
 8002aa2:	d016      	beq.n	8002ad2 <_svfiprintf_r+0xe6>
 8002aa4:	9a07      	ldr	r2, [sp, #28]
 8002aa6:	2100      	movs	r1, #0
 8002aa8:	200a      	movs	r0, #10
 8002aaa:	4627      	mov	r7, r4
 8002aac:	3401      	adds	r4, #1
 8002aae:	783b      	ldrb	r3, [r7, #0]
 8002ab0:	3b30      	subs	r3, #48	; 0x30
 8002ab2:	2b09      	cmp	r3, #9
 8002ab4:	d951      	bls.n	8002b5a <_svfiprintf_r+0x16e>
 8002ab6:	b1c9      	cbz	r1, 8002aec <_svfiprintf_r+0x100>
 8002ab8:	e011      	b.n	8002ade <_svfiprintf_r+0xf2>
 8002aba:	2b25      	cmp	r3, #37	; 0x25
 8002abc:	d0c0      	beq.n	8002a40 <_svfiprintf_r+0x54>
 8002abe:	4627      	mov	r7, r4
 8002ac0:	e7b9      	b.n	8002a36 <_svfiprintf_r+0x4a>
 8002ac2:	4a3f      	ldr	r2, [pc, #252]	; (8002bc0 <_svfiprintf_r+0x1d4>)
 8002ac4:	1a80      	subs	r0, r0, r2
 8002ac6:	fa0b f000 	lsl.w	r0, fp, r0
 8002aca:	4318      	orrs	r0, r3
 8002acc:	9004      	str	r0, [sp, #16]
 8002ace:	463c      	mov	r4, r7
 8002ad0:	e7d3      	b.n	8002a7a <_svfiprintf_r+0x8e>
 8002ad2:	9a03      	ldr	r2, [sp, #12]
 8002ad4:	1d11      	adds	r1, r2, #4
 8002ad6:	6812      	ldr	r2, [r2, #0]
 8002ad8:	9103      	str	r1, [sp, #12]
 8002ada:	2a00      	cmp	r2, #0
 8002adc:	db01      	blt.n	8002ae2 <_svfiprintf_r+0xf6>
 8002ade:	9207      	str	r2, [sp, #28]
 8002ae0:	e004      	b.n	8002aec <_svfiprintf_r+0x100>
 8002ae2:	4252      	negs	r2, r2
 8002ae4:	f043 0302 	orr.w	r3, r3, #2
 8002ae8:	9207      	str	r2, [sp, #28]
 8002aea:	9304      	str	r3, [sp, #16]
 8002aec:	783b      	ldrb	r3, [r7, #0]
 8002aee:	2b2e      	cmp	r3, #46	; 0x2e
 8002af0:	d10e      	bne.n	8002b10 <_svfiprintf_r+0x124>
 8002af2:	787b      	ldrb	r3, [r7, #1]
 8002af4:	2b2a      	cmp	r3, #42	; 0x2a
 8002af6:	f107 0101 	add.w	r1, r7, #1
 8002afa:	d132      	bne.n	8002b62 <_svfiprintf_r+0x176>
 8002afc:	9b03      	ldr	r3, [sp, #12]
 8002afe:	1d1a      	adds	r2, r3, #4
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	9203      	str	r2, [sp, #12]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	bfb8      	it	lt
 8002b08:	f04f 33ff 	movlt.w	r3, #4294967295
 8002b0c:	3702      	adds	r7, #2
 8002b0e:	9305      	str	r3, [sp, #20]
 8002b10:	4c2c      	ldr	r4, [pc, #176]	; (8002bc4 <_svfiprintf_r+0x1d8>)
 8002b12:	7839      	ldrb	r1, [r7, #0]
 8002b14:	2203      	movs	r2, #3
 8002b16:	4620      	mov	r0, r4
 8002b18:	f7fd fb62 	bl	80001e0 <memchr>
 8002b1c:	b138      	cbz	r0, 8002b2e <_svfiprintf_r+0x142>
 8002b1e:	2340      	movs	r3, #64	; 0x40
 8002b20:	1b00      	subs	r0, r0, r4
 8002b22:	fa03 f000 	lsl.w	r0, r3, r0
 8002b26:	9b04      	ldr	r3, [sp, #16]
 8002b28:	4303      	orrs	r3, r0
 8002b2a:	9304      	str	r3, [sp, #16]
 8002b2c:	3701      	adds	r7, #1
 8002b2e:	7839      	ldrb	r1, [r7, #0]
 8002b30:	4825      	ldr	r0, [pc, #148]	; (8002bc8 <_svfiprintf_r+0x1dc>)
 8002b32:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002b36:	2206      	movs	r2, #6
 8002b38:	1c7e      	adds	r6, r7, #1
 8002b3a:	f7fd fb51 	bl	80001e0 <memchr>
 8002b3e:	2800      	cmp	r0, #0
 8002b40:	d035      	beq.n	8002bae <_svfiprintf_r+0x1c2>
 8002b42:	4b22      	ldr	r3, [pc, #136]	; (8002bcc <_svfiprintf_r+0x1e0>)
 8002b44:	b9fb      	cbnz	r3, 8002b86 <_svfiprintf_r+0x19a>
 8002b46:	9b03      	ldr	r3, [sp, #12]
 8002b48:	3307      	adds	r3, #7
 8002b4a:	f023 0307 	bic.w	r3, r3, #7
 8002b4e:	3308      	adds	r3, #8
 8002b50:	9303      	str	r3, [sp, #12]
 8002b52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002b54:	444b      	add	r3, r9
 8002b56:	9309      	str	r3, [sp, #36]	; 0x24
 8002b58:	e76c      	b.n	8002a34 <_svfiprintf_r+0x48>
 8002b5a:	fb00 3202 	mla	r2, r0, r2, r3
 8002b5e:	2101      	movs	r1, #1
 8002b60:	e7a3      	b.n	8002aaa <_svfiprintf_r+0xbe>
 8002b62:	2300      	movs	r3, #0
 8002b64:	9305      	str	r3, [sp, #20]
 8002b66:	4618      	mov	r0, r3
 8002b68:	240a      	movs	r4, #10
 8002b6a:	460f      	mov	r7, r1
 8002b6c:	3101      	adds	r1, #1
 8002b6e:	783a      	ldrb	r2, [r7, #0]
 8002b70:	3a30      	subs	r2, #48	; 0x30
 8002b72:	2a09      	cmp	r2, #9
 8002b74:	d903      	bls.n	8002b7e <_svfiprintf_r+0x192>
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d0ca      	beq.n	8002b10 <_svfiprintf_r+0x124>
 8002b7a:	9005      	str	r0, [sp, #20]
 8002b7c:	e7c8      	b.n	8002b10 <_svfiprintf_r+0x124>
 8002b7e:	fb04 2000 	mla	r0, r4, r0, r2
 8002b82:	2301      	movs	r3, #1
 8002b84:	e7f1      	b.n	8002b6a <_svfiprintf_r+0x17e>
 8002b86:	ab03      	add	r3, sp, #12
 8002b88:	9300      	str	r3, [sp, #0]
 8002b8a:	462a      	mov	r2, r5
 8002b8c:	4b10      	ldr	r3, [pc, #64]	; (8002bd0 <_svfiprintf_r+0x1e4>)
 8002b8e:	a904      	add	r1, sp, #16
 8002b90:	4640      	mov	r0, r8
 8002b92:	f3af 8000 	nop.w
 8002b96:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002b9a:	4681      	mov	r9, r0
 8002b9c:	d1d9      	bne.n	8002b52 <_svfiprintf_r+0x166>
 8002b9e:	89ab      	ldrh	r3, [r5, #12]
 8002ba0:	065b      	lsls	r3, r3, #25
 8002ba2:	f53f af38 	bmi.w	8002a16 <_svfiprintf_r+0x2a>
 8002ba6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002ba8:	b01d      	add	sp, #116	; 0x74
 8002baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002bae:	ab03      	add	r3, sp, #12
 8002bb0:	9300      	str	r3, [sp, #0]
 8002bb2:	462a      	mov	r2, r5
 8002bb4:	4b06      	ldr	r3, [pc, #24]	; (8002bd0 <_svfiprintf_r+0x1e4>)
 8002bb6:	a904      	add	r1, sp, #16
 8002bb8:	4640      	mov	r0, r8
 8002bba:	f000 f881 	bl	8002cc0 <_printf_i>
 8002bbe:	e7ea      	b.n	8002b96 <_svfiprintf_r+0x1aa>
 8002bc0:	08003ef8 	.word	0x08003ef8
 8002bc4:	08003efe 	.word	0x08003efe
 8002bc8:	08003f02 	.word	0x08003f02
 8002bcc:	00000000 	.word	0x00000000
 8002bd0:	08002935 	.word	0x08002935

08002bd4 <_printf_common>:
 8002bd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002bd8:	4691      	mov	r9, r2
 8002bda:	461f      	mov	r7, r3
 8002bdc:	688a      	ldr	r2, [r1, #8]
 8002bde:	690b      	ldr	r3, [r1, #16]
 8002be0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002be4:	4293      	cmp	r3, r2
 8002be6:	bfb8      	it	lt
 8002be8:	4613      	movlt	r3, r2
 8002bea:	f8c9 3000 	str.w	r3, [r9]
 8002bee:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002bf2:	4606      	mov	r6, r0
 8002bf4:	460c      	mov	r4, r1
 8002bf6:	b112      	cbz	r2, 8002bfe <_printf_common+0x2a>
 8002bf8:	3301      	adds	r3, #1
 8002bfa:	f8c9 3000 	str.w	r3, [r9]
 8002bfe:	6823      	ldr	r3, [r4, #0]
 8002c00:	0699      	lsls	r1, r3, #26
 8002c02:	bf42      	ittt	mi
 8002c04:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002c08:	3302      	addmi	r3, #2
 8002c0a:	f8c9 3000 	strmi.w	r3, [r9]
 8002c0e:	6825      	ldr	r5, [r4, #0]
 8002c10:	f015 0506 	ands.w	r5, r5, #6
 8002c14:	d107      	bne.n	8002c26 <_printf_common+0x52>
 8002c16:	f104 0a19 	add.w	sl, r4, #25
 8002c1a:	68e3      	ldr	r3, [r4, #12]
 8002c1c:	f8d9 2000 	ldr.w	r2, [r9]
 8002c20:	1a9b      	subs	r3, r3, r2
 8002c22:	429d      	cmp	r5, r3
 8002c24:	db29      	blt.n	8002c7a <_printf_common+0xa6>
 8002c26:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002c2a:	6822      	ldr	r2, [r4, #0]
 8002c2c:	3300      	adds	r3, #0
 8002c2e:	bf18      	it	ne
 8002c30:	2301      	movne	r3, #1
 8002c32:	0692      	lsls	r2, r2, #26
 8002c34:	d42e      	bmi.n	8002c94 <_printf_common+0xc0>
 8002c36:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002c3a:	4639      	mov	r1, r7
 8002c3c:	4630      	mov	r0, r6
 8002c3e:	47c0      	blx	r8
 8002c40:	3001      	adds	r0, #1
 8002c42:	d021      	beq.n	8002c88 <_printf_common+0xb4>
 8002c44:	6823      	ldr	r3, [r4, #0]
 8002c46:	68e5      	ldr	r5, [r4, #12]
 8002c48:	f8d9 2000 	ldr.w	r2, [r9]
 8002c4c:	f003 0306 	and.w	r3, r3, #6
 8002c50:	2b04      	cmp	r3, #4
 8002c52:	bf08      	it	eq
 8002c54:	1aad      	subeq	r5, r5, r2
 8002c56:	68a3      	ldr	r3, [r4, #8]
 8002c58:	6922      	ldr	r2, [r4, #16]
 8002c5a:	bf0c      	ite	eq
 8002c5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002c60:	2500      	movne	r5, #0
 8002c62:	4293      	cmp	r3, r2
 8002c64:	bfc4      	itt	gt
 8002c66:	1a9b      	subgt	r3, r3, r2
 8002c68:	18ed      	addgt	r5, r5, r3
 8002c6a:	f04f 0900 	mov.w	r9, #0
 8002c6e:	341a      	adds	r4, #26
 8002c70:	454d      	cmp	r5, r9
 8002c72:	d11b      	bne.n	8002cac <_printf_common+0xd8>
 8002c74:	2000      	movs	r0, #0
 8002c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	4652      	mov	r2, sl
 8002c7e:	4639      	mov	r1, r7
 8002c80:	4630      	mov	r0, r6
 8002c82:	47c0      	blx	r8
 8002c84:	3001      	adds	r0, #1
 8002c86:	d103      	bne.n	8002c90 <_printf_common+0xbc>
 8002c88:	f04f 30ff 	mov.w	r0, #4294967295
 8002c8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c90:	3501      	adds	r5, #1
 8002c92:	e7c2      	b.n	8002c1a <_printf_common+0x46>
 8002c94:	18e1      	adds	r1, r4, r3
 8002c96:	1c5a      	adds	r2, r3, #1
 8002c98:	2030      	movs	r0, #48	; 0x30
 8002c9a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002c9e:	4422      	add	r2, r4
 8002ca0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002ca4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002ca8:	3302      	adds	r3, #2
 8002caa:	e7c4      	b.n	8002c36 <_printf_common+0x62>
 8002cac:	2301      	movs	r3, #1
 8002cae:	4622      	mov	r2, r4
 8002cb0:	4639      	mov	r1, r7
 8002cb2:	4630      	mov	r0, r6
 8002cb4:	47c0      	blx	r8
 8002cb6:	3001      	adds	r0, #1
 8002cb8:	d0e6      	beq.n	8002c88 <_printf_common+0xb4>
 8002cba:	f109 0901 	add.w	r9, r9, #1
 8002cbe:	e7d7      	b.n	8002c70 <_printf_common+0x9c>

08002cc0 <_printf_i>:
 8002cc0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002cc4:	4617      	mov	r7, r2
 8002cc6:	7e0a      	ldrb	r2, [r1, #24]
 8002cc8:	b085      	sub	sp, #20
 8002cca:	2a6e      	cmp	r2, #110	; 0x6e
 8002ccc:	4698      	mov	r8, r3
 8002cce:	4606      	mov	r6, r0
 8002cd0:	460c      	mov	r4, r1
 8002cd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002cd4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002cd8:	f000 80bc 	beq.w	8002e54 <_printf_i+0x194>
 8002cdc:	d81a      	bhi.n	8002d14 <_printf_i+0x54>
 8002cde:	2a63      	cmp	r2, #99	; 0x63
 8002ce0:	d02e      	beq.n	8002d40 <_printf_i+0x80>
 8002ce2:	d80a      	bhi.n	8002cfa <_printf_i+0x3a>
 8002ce4:	2a00      	cmp	r2, #0
 8002ce6:	f000 80c8 	beq.w	8002e7a <_printf_i+0x1ba>
 8002cea:	2a58      	cmp	r2, #88	; 0x58
 8002cec:	f000 808a 	beq.w	8002e04 <_printf_i+0x144>
 8002cf0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002cf4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002cf8:	e02a      	b.n	8002d50 <_printf_i+0x90>
 8002cfa:	2a64      	cmp	r2, #100	; 0x64
 8002cfc:	d001      	beq.n	8002d02 <_printf_i+0x42>
 8002cfe:	2a69      	cmp	r2, #105	; 0x69
 8002d00:	d1f6      	bne.n	8002cf0 <_printf_i+0x30>
 8002d02:	6821      	ldr	r1, [r4, #0]
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002d0a:	d023      	beq.n	8002d54 <_printf_i+0x94>
 8002d0c:	1d11      	adds	r1, r2, #4
 8002d0e:	6019      	str	r1, [r3, #0]
 8002d10:	6813      	ldr	r3, [r2, #0]
 8002d12:	e027      	b.n	8002d64 <_printf_i+0xa4>
 8002d14:	2a73      	cmp	r2, #115	; 0x73
 8002d16:	f000 80b4 	beq.w	8002e82 <_printf_i+0x1c2>
 8002d1a:	d808      	bhi.n	8002d2e <_printf_i+0x6e>
 8002d1c:	2a6f      	cmp	r2, #111	; 0x6f
 8002d1e:	d02a      	beq.n	8002d76 <_printf_i+0xb6>
 8002d20:	2a70      	cmp	r2, #112	; 0x70
 8002d22:	d1e5      	bne.n	8002cf0 <_printf_i+0x30>
 8002d24:	680a      	ldr	r2, [r1, #0]
 8002d26:	f042 0220 	orr.w	r2, r2, #32
 8002d2a:	600a      	str	r2, [r1, #0]
 8002d2c:	e003      	b.n	8002d36 <_printf_i+0x76>
 8002d2e:	2a75      	cmp	r2, #117	; 0x75
 8002d30:	d021      	beq.n	8002d76 <_printf_i+0xb6>
 8002d32:	2a78      	cmp	r2, #120	; 0x78
 8002d34:	d1dc      	bne.n	8002cf0 <_printf_i+0x30>
 8002d36:	2278      	movs	r2, #120	; 0x78
 8002d38:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8002d3c:	496e      	ldr	r1, [pc, #440]	; (8002ef8 <_printf_i+0x238>)
 8002d3e:	e064      	b.n	8002e0a <_printf_i+0x14a>
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8002d46:	1d11      	adds	r1, r2, #4
 8002d48:	6019      	str	r1, [r3, #0]
 8002d4a:	6813      	ldr	r3, [r2, #0]
 8002d4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002d50:	2301      	movs	r3, #1
 8002d52:	e0a3      	b.n	8002e9c <_printf_i+0x1dc>
 8002d54:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002d58:	f102 0104 	add.w	r1, r2, #4
 8002d5c:	6019      	str	r1, [r3, #0]
 8002d5e:	d0d7      	beq.n	8002d10 <_printf_i+0x50>
 8002d60:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	da03      	bge.n	8002d70 <_printf_i+0xb0>
 8002d68:	222d      	movs	r2, #45	; 0x2d
 8002d6a:	425b      	negs	r3, r3
 8002d6c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002d70:	4962      	ldr	r1, [pc, #392]	; (8002efc <_printf_i+0x23c>)
 8002d72:	220a      	movs	r2, #10
 8002d74:	e017      	b.n	8002da6 <_printf_i+0xe6>
 8002d76:	6820      	ldr	r0, [r4, #0]
 8002d78:	6819      	ldr	r1, [r3, #0]
 8002d7a:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002d7e:	d003      	beq.n	8002d88 <_printf_i+0xc8>
 8002d80:	1d08      	adds	r0, r1, #4
 8002d82:	6018      	str	r0, [r3, #0]
 8002d84:	680b      	ldr	r3, [r1, #0]
 8002d86:	e006      	b.n	8002d96 <_printf_i+0xd6>
 8002d88:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002d8c:	f101 0004 	add.w	r0, r1, #4
 8002d90:	6018      	str	r0, [r3, #0]
 8002d92:	d0f7      	beq.n	8002d84 <_printf_i+0xc4>
 8002d94:	880b      	ldrh	r3, [r1, #0]
 8002d96:	4959      	ldr	r1, [pc, #356]	; (8002efc <_printf_i+0x23c>)
 8002d98:	2a6f      	cmp	r2, #111	; 0x6f
 8002d9a:	bf14      	ite	ne
 8002d9c:	220a      	movne	r2, #10
 8002d9e:	2208      	moveq	r2, #8
 8002da0:	2000      	movs	r0, #0
 8002da2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8002da6:	6865      	ldr	r5, [r4, #4]
 8002da8:	60a5      	str	r5, [r4, #8]
 8002daa:	2d00      	cmp	r5, #0
 8002dac:	f2c0 809c 	blt.w	8002ee8 <_printf_i+0x228>
 8002db0:	6820      	ldr	r0, [r4, #0]
 8002db2:	f020 0004 	bic.w	r0, r0, #4
 8002db6:	6020      	str	r0, [r4, #0]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d13f      	bne.n	8002e3c <_printf_i+0x17c>
 8002dbc:	2d00      	cmp	r5, #0
 8002dbe:	f040 8095 	bne.w	8002eec <_printf_i+0x22c>
 8002dc2:	4675      	mov	r5, lr
 8002dc4:	2a08      	cmp	r2, #8
 8002dc6:	d10b      	bne.n	8002de0 <_printf_i+0x120>
 8002dc8:	6823      	ldr	r3, [r4, #0]
 8002dca:	07da      	lsls	r2, r3, #31
 8002dcc:	d508      	bpl.n	8002de0 <_printf_i+0x120>
 8002dce:	6923      	ldr	r3, [r4, #16]
 8002dd0:	6862      	ldr	r2, [r4, #4]
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	bfde      	ittt	le
 8002dd6:	2330      	movle	r3, #48	; 0x30
 8002dd8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002ddc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002de0:	ebae 0305 	sub.w	r3, lr, r5
 8002de4:	6123      	str	r3, [r4, #16]
 8002de6:	f8cd 8000 	str.w	r8, [sp]
 8002dea:	463b      	mov	r3, r7
 8002dec:	aa03      	add	r2, sp, #12
 8002dee:	4621      	mov	r1, r4
 8002df0:	4630      	mov	r0, r6
 8002df2:	f7ff feef 	bl	8002bd4 <_printf_common>
 8002df6:	3001      	adds	r0, #1
 8002df8:	d155      	bne.n	8002ea6 <_printf_i+0x1e6>
 8002dfa:	f04f 30ff 	mov.w	r0, #4294967295
 8002dfe:	b005      	add	sp, #20
 8002e00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002e04:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002e08:	493c      	ldr	r1, [pc, #240]	; (8002efc <_printf_i+0x23c>)
 8002e0a:	6822      	ldr	r2, [r4, #0]
 8002e0c:	6818      	ldr	r0, [r3, #0]
 8002e0e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002e12:	f100 0504 	add.w	r5, r0, #4
 8002e16:	601d      	str	r5, [r3, #0]
 8002e18:	d001      	beq.n	8002e1e <_printf_i+0x15e>
 8002e1a:	6803      	ldr	r3, [r0, #0]
 8002e1c:	e002      	b.n	8002e24 <_printf_i+0x164>
 8002e1e:	0655      	lsls	r5, r2, #25
 8002e20:	d5fb      	bpl.n	8002e1a <_printf_i+0x15a>
 8002e22:	8803      	ldrh	r3, [r0, #0]
 8002e24:	07d0      	lsls	r0, r2, #31
 8002e26:	bf44      	itt	mi
 8002e28:	f042 0220 	orrmi.w	r2, r2, #32
 8002e2c:	6022      	strmi	r2, [r4, #0]
 8002e2e:	b91b      	cbnz	r3, 8002e38 <_printf_i+0x178>
 8002e30:	6822      	ldr	r2, [r4, #0]
 8002e32:	f022 0220 	bic.w	r2, r2, #32
 8002e36:	6022      	str	r2, [r4, #0]
 8002e38:	2210      	movs	r2, #16
 8002e3a:	e7b1      	b.n	8002da0 <_printf_i+0xe0>
 8002e3c:	4675      	mov	r5, lr
 8002e3e:	fbb3 f0f2 	udiv	r0, r3, r2
 8002e42:	fb02 3310 	mls	r3, r2, r0, r3
 8002e46:	5ccb      	ldrb	r3, [r1, r3]
 8002e48:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	2800      	cmp	r0, #0
 8002e50:	d1f5      	bne.n	8002e3e <_printf_i+0x17e>
 8002e52:	e7b7      	b.n	8002dc4 <_printf_i+0x104>
 8002e54:	6808      	ldr	r0, [r1, #0]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	6949      	ldr	r1, [r1, #20]
 8002e5a:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002e5e:	d004      	beq.n	8002e6a <_printf_i+0x1aa>
 8002e60:	1d10      	adds	r0, r2, #4
 8002e62:	6018      	str	r0, [r3, #0]
 8002e64:	6813      	ldr	r3, [r2, #0]
 8002e66:	6019      	str	r1, [r3, #0]
 8002e68:	e007      	b.n	8002e7a <_printf_i+0x1ba>
 8002e6a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002e6e:	f102 0004 	add.w	r0, r2, #4
 8002e72:	6018      	str	r0, [r3, #0]
 8002e74:	6813      	ldr	r3, [r2, #0]
 8002e76:	d0f6      	beq.n	8002e66 <_printf_i+0x1a6>
 8002e78:	8019      	strh	r1, [r3, #0]
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	6123      	str	r3, [r4, #16]
 8002e7e:	4675      	mov	r5, lr
 8002e80:	e7b1      	b.n	8002de6 <_printf_i+0x126>
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	1d11      	adds	r1, r2, #4
 8002e86:	6019      	str	r1, [r3, #0]
 8002e88:	6815      	ldr	r5, [r2, #0]
 8002e8a:	6862      	ldr	r2, [r4, #4]
 8002e8c:	2100      	movs	r1, #0
 8002e8e:	4628      	mov	r0, r5
 8002e90:	f7fd f9a6 	bl	80001e0 <memchr>
 8002e94:	b108      	cbz	r0, 8002e9a <_printf_i+0x1da>
 8002e96:	1b40      	subs	r0, r0, r5
 8002e98:	6060      	str	r0, [r4, #4]
 8002e9a:	6863      	ldr	r3, [r4, #4]
 8002e9c:	6123      	str	r3, [r4, #16]
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ea4:	e79f      	b.n	8002de6 <_printf_i+0x126>
 8002ea6:	6923      	ldr	r3, [r4, #16]
 8002ea8:	462a      	mov	r2, r5
 8002eaa:	4639      	mov	r1, r7
 8002eac:	4630      	mov	r0, r6
 8002eae:	47c0      	blx	r8
 8002eb0:	3001      	adds	r0, #1
 8002eb2:	d0a2      	beq.n	8002dfa <_printf_i+0x13a>
 8002eb4:	6823      	ldr	r3, [r4, #0]
 8002eb6:	079b      	lsls	r3, r3, #30
 8002eb8:	d507      	bpl.n	8002eca <_printf_i+0x20a>
 8002eba:	2500      	movs	r5, #0
 8002ebc:	f104 0919 	add.w	r9, r4, #25
 8002ec0:	68e3      	ldr	r3, [r4, #12]
 8002ec2:	9a03      	ldr	r2, [sp, #12]
 8002ec4:	1a9b      	subs	r3, r3, r2
 8002ec6:	429d      	cmp	r5, r3
 8002ec8:	db05      	blt.n	8002ed6 <_printf_i+0x216>
 8002eca:	68e0      	ldr	r0, [r4, #12]
 8002ecc:	9b03      	ldr	r3, [sp, #12]
 8002ece:	4298      	cmp	r0, r3
 8002ed0:	bfb8      	it	lt
 8002ed2:	4618      	movlt	r0, r3
 8002ed4:	e793      	b.n	8002dfe <_printf_i+0x13e>
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	464a      	mov	r2, r9
 8002eda:	4639      	mov	r1, r7
 8002edc:	4630      	mov	r0, r6
 8002ede:	47c0      	blx	r8
 8002ee0:	3001      	adds	r0, #1
 8002ee2:	d08a      	beq.n	8002dfa <_printf_i+0x13a>
 8002ee4:	3501      	adds	r5, #1
 8002ee6:	e7eb      	b.n	8002ec0 <_printf_i+0x200>
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d1a7      	bne.n	8002e3c <_printf_i+0x17c>
 8002eec:	780b      	ldrb	r3, [r1, #0]
 8002eee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002ef2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002ef6:	e765      	b.n	8002dc4 <_printf_i+0x104>
 8002ef8:	08003f1a 	.word	0x08003f1a
 8002efc:	08003f09 	.word	0x08003f09

08002f00 <memcpy>:
 8002f00:	b510      	push	{r4, lr}
 8002f02:	1e43      	subs	r3, r0, #1
 8002f04:	440a      	add	r2, r1
 8002f06:	4291      	cmp	r1, r2
 8002f08:	d100      	bne.n	8002f0c <memcpy+0xc>
 8002f0a:	bd10      	pop	{r4, pc}
 8002f0c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002f10:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002f14:	e7f7      	b.n	8002f06 <memcpy+0x6>

08002f16 <memmove>:
 8002f16:	4288      	cmp	r0, r1
 8002f18:	b510      	push	{r4, lr}
 8002f1a:	eb01 0302 	add.w	r3, r1, r2
 8002f1e:	d803      	bhi.n	8002f28 <memmove+0x12>
 8002f20:	1e42      	subs	r2, r0, #1
 8002f22:	4299      	cmp	r1, r3
 8002f24:	d10c      	bne.n	8002f40 <memmove+0x2a>
 8002f26:	bd10      	pop	{r4, pc}
 8002f28:	4298      	cmp	r0, r3
 8002f2a:	d2f9      	bcs.n	8002f20 <memmove+0xa>
 8002f2c:	1881      	adds	r1, r0, r2
 8002f2e:	1ad2      	subs	r2, r2, r3
 8002f30:	42d3      	cmn	r3, r2
 8002f32:	d100      	bne.n	8002f36 <memmove+0x20>
 8002f34:	bd10      	pop	{r4, pc}
 8002f36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002f3a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8002f3e:	e7f7      	b.n	8002f30 <memmove+0x1a>
 8002f40:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002f44:	f802 4f01 	strb.w	r4, [r2, #1]!
 8002f48:	e7eb      	b.n	8002f22 <memmove+0xc>
	...

08002f4c <_free_r>:
 8002f4c:	b538      	push	{r3, r4, r5, lr}
 8002f4e:	4605      	mov	r5, r0
 8002f50:	2900      	cmp	r1, #0
 8002f52:	d045      	beq.n	8002fe0 <_free_r+0x94>
 8002f54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f58:	1f0c      	subs	r4, r1, #4
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	bfb8      	it	lt
 8002f5e:	18e4      	addlt	r4, r4, r3
 8002f60:	f000 f8d6 	bl	8003110 <__malloc_lock>
 8002f64:	4a1f      	ldr	r2, [pc, #124]	; (8002fe4 <_free_r+0x98>)
 8002f66:	6813      	ldr	r3, [r2, #0]
 8002f68:	4610      	mov	r0, r2
 8002f6a:	b933      	cbnz	r3, 8002f7a <_free_r+0x2e>
 8002f6c:	6063      	str	r3, [r4, #4]
 8002f6e:	6014      	str	r4, [r2, #0]
 8002f70:	4628      	mov	r0, r5
 8002f72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002f76:	f000 b8cc 	b.w	8003112 <__malloc_unlock>
 8002f7a:	42a3      	cmp	r3, r4
 8002f7c:	d90c      	bls.n	8002f98 <_free_r+0x4c>
 8002f7e:	6821      	ldr	r1, [r4, #0]
 8002f80:	1862      	adds	r2, r4, r1
 8002f82:	4293      	cmp	r3, r2
 8002f84:	bf04      	itt	eq
 8002f86:	681a      	ldreq	r2, [r3, #0]
 8002f88:	685b      	ldreq	r3, [r3, #4]
 8002f8a:	6063      	str	r3, [r4, #4]
 8002f8c:	bf04      	itt	eq
 8002f8e:	1852      	addeq	r2, r2, r1
 8002f90:	6022      	streq	r2, [r4, #0]
 8002f92:	6004      	str	r4, [r0, #0]
 8002f94:	e7ec      	b.n	8002f70 <_free_r+0x24>
 8002f96:	4613      	mov	r3, r2
 8002f98:	685a      	ldr	r2, [r3, #4]
 8002f9a:	b10a      	cbz	r2, 8002fa0 <_free_r+0x54>
 8002f9c:	42a2      	cmp	r2, r4
 8002f9e:	d9fa      	bls.n	8002f96 <_free_r+0x4a>
 8002fa0:	6819      	ldr	r1, [r3, #0]
 8002fa2:	1858      	adds	r0, r3, r1
 8002fa4:	42a0      	cmp	r0, r4
 8002fa6:	d10b      	bne.n	8002fc0 <_free_r+0x74>
 8002fa8:	6820      	ldr	r0, [r4, #0]
 8002faa:	4401      	add	r1, r0
 8002fac:	1858      	adds	r0, r3, r1
 8002fae:	4282      	cmp	r2, r0
 8002fb0:	6019      	str	r1, [r3, #0]
 8002fb2:	d1dd      	bne.n	8002f70 <_free_r+0x24>
 8002fb4:	6810      	ldr	r0, [r2, #0]
 8002fb6:	6852      	ldr	r2, [r2, #4]
 8002fb8:	605a      	str	r2, [r3, #4]
 8002fba:	4401      	add	r1, r0
 8002fbc:	6019      	str	r1, [r3, #0]
 8002fbe:	e7d7      	b.n	8002f70 <_free_r+0x24>
 8002fc0:	d902      	bls.n	8002fc8 <_free_r+0x7c>
 8002fc2:	230c      	movs	r3, #12
 8002fc4:	602b      	str	r3, [r5, #0]
 8002fc6:	e7d3      	b.n	8002f70 <_free_r+0x24>
 8002fc8:	6820      	ldr	r0, [r4, #0]
 8002fca:	1821      	adds	r1, r4, r0
 8002fcc:	428a      	cmp	r2, r1
 8002fce:	bf04      	itt	eq
 8002fd0:	6811      	ldreq	r1, [r2, #0]
 8002fd2:	6852      	ldreq	r2, [r2, #4]
 8002fd4:	6062      	str	r2, [r4, #4]
 8002fd6:	bf04      	itt	eq
 8002fd8:	1809      	addeq	r1, r1, r0
 8002fda:	6021      	streq	r1, [r4, #0]
 8002fdc:	605c      	str	r4, [r3, #4]
 8002fde:	e7c7      	b.n	8002f70 <_free_r+0x24>
 8002fe0:	bd38      	pop	{r3, r4, r5, pc}
 8002fe2:	bf00      	nop
 8002fe4:	2001c358 	.word	0x2001c358

08002fe8 <_malloc_r>:
 8002fe8:	b570      	push	{r4, r5, r6, lr}
 8002fea:	1ccd      	adds	r5, r1, #3
 8002fec:	f025 0503 	bic.w	r5, r5, #3
 8002ff0:	3508      	adds	r5, #8
 8002ff2:	2d0c      	cmp	r5, #12
 8002ff4:	bf38      	it	cc
 8002ff6:	250c      	movcc	r5, #12
 8002ff8:	2d00      	cmp	r5, #0
 8002ffa:	4606      	mov	r6, r0
 8002ffc:	db01      	blt.n	8003002 <_malloc_r+0x1a>
 8002ffe:	42a9      	cmp	r1, r5
 8003000:	d903      	bls.n	800300a <_malloc_r+0x22>
 8003002:	230c      	movs	r3, #12
 8003004:	6033      	str	r3, [r6, #0]
 8003006:	2000      	movs	r0, #0
 8003008:	bd70      	pop	{r4, r5, r6, pc}
 800300a:	f000 f881 	bl	8003110 <__malloc_lock>
 800300e:	4a23      	ldr	r2, [pc, #140]	; (800309c <_malloc_r+0xb4>)
 8003010:	6814      	ldr	r4, [r2, #0]
 8003012:	4621      	mov	r1, r4
 8003014:	b991      	cbnz	r1, 800303c <_malloc_r+0x54>
 8003016:	4c22      	ldr	r4, [pc, #136]	; (80030a0 <_malloc_r+0xb8>)
 8003018:	6823      	ldr	r3, [r4, #0]
 800301a:	b91b      	cbnz	r3, 8003024 <_malloc_r+0x3c>
 800301c:	4630      	mov	r0, r6
 800301e:	f000 f867 	bl	80030f0 <_sbrk_r>
 8003022:	6020      	str	r0, [r4, #0]
 8003024:	4629      	mov	r1, r5
 8003026:	4630      	mov	r0, r6
 8003028:	f000 f862 	bl	80030f0 <_sbrk_r>
 800302c:	1c43      	adds	r3, r0, #1
 800302e:	d126      	bne.n	800307e <_malloc_r+0x96>
 8003030:	230c      	movs	r3, #12
 8003032:	6033      	str	r3, [r6, #0]
 8003034:	4630      	mov	r0, r6
 8003036:	f000 f86c 	bl	8003112 <__malloc_unlock>
 800303a:	e7e4      	b.n	8003006 <_malloc_r+0x1e>
 800303c:	680b      	ldr	r3, [r1, #0]
 800303e:	1b5b      	subs	r3, r3, r5
 8003040:	d41a      	bmi.n	8003078 <_malloc_r+0x90>
 8003042:	2b0b      	cmp	r3, #11
 8003044:	d90f      	bls.n	8003066 <_malloc_r+0x7e>
 8003046:	600b      	str	r3, [r1, #0]
 8003048:	50cd      	str	r5, [r1, r3]
 800304a:	18cc      	adds	r4, r1, r3
 800304c:	4630      	mov	r0, r6
 800304e:	f000 f860 	bl	8003112 <__malloc_unlock>
 8003052:	f104 000b 	add.w	r0, r4, #11
 8003056:	1d23      	adds	r3, r4, #4
 8003058:	f020 0007 	bic.w	r0, r0, #7
 800305c:	1ac3      	subs	r3, r0, r3
 800305e:	d01b      	beq.n	8003098 <_malloc_r+0xb0>
 8003060:	425a      	negs	r2, r3
 8003062:	50e2      	str	r2, [r4, r3]
 8003064:	bd70      	pop	{r4, r5, r6, pc}
 8003066:	428c      	cmp	r4, r1
 8003068:	bf0d      	iteet	eq
 800306a:	6863      	ldreq	r3, [r4, #4]
 800306c:	684b      	ldrne	r3, [r1, #4]
 800306e:	6063      	strne	r3, [r4, #4]
 8003070:	6013      	streq	r3, [r2, #0]
 8003072:	bf18      	it	ne
 8003074:	460c      	movne	r4, r1
 8003076:	e7e9      	b.n	800304c <_malloc_r+0x64>
 8003078:	460c      	mov	r4, r1
 800307a:	6849      	ldr	r1, [r1, #4]
 800307c:	e7ca      	b.n	8003014 <_malloc_r+0x2c>
 800307e:	1cc4      	adds	r4, r0, #3
 8003080:	f024 0403 	bic.w	r4, r4, #3
 8003084:	42a0      	cmp	r0, r4
 8003086:	d005      	beq.n	8003094 <_malloc_r+0xac>
 8003088:	1a21      	subs	r1, r4, r0
 800308a:	4630      	mov	r0, r6
 800308c:	f000 f830 	bl	80030f0 <_sbrk_r>
 8003090:	3001      	adds	r0, #1
 8003092:	d0cd      	beq.n	8003030 <_malloc_r+0x48>
 8003094:	6025      	str	r5, [r4, #0]
 8003096:	e7d9      	b.n	800304c <_malloc_r+0x64>
 8003098:	bd70      	pop	{r4, r5, r6, pc}
 800309a:	bf00      	nop
 800309c:	2001c358 	.word	0x2001c358
 80030a0:	2001c35c 	.word	0x2001c35c

080030a4 <_realloc_r>:
 80030a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030a6:	4607      	mov	r7, r0
 80030a8:	4614      	mov	r4, r2
 80030aa:	460e      	mov	r6, r1
 80030ac:	b921      	cbnz	r1, 80030b8 <_realloc_r+0x14>
 80030ae:	4611      	mov	r1, r2
 80030b0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80030b4:	f7ff bf98 	b.w	8002fe8 <_malloc_r>
 80030b8:	b922      	cbnz	r2, 80030c4 <_realloc_r+0x20>
 80030ba:	f7ff ff47 	bl	8002f4c <_free_r>
 80030be:	4625      	mov	r5, r4
 80030c0:	4628      	mov	r0, r5
 80030c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030c4:	f000 f826 	bl	8003114 <_malloc_usable_size_r>
 80030c8:	4284      	cmp	r4, r0
 80030ca:	d90f      	bls.n	80030ec <_realloc_r+0x48>
 80030cc:	4621      	mov	r1, r4
 80030ce:	4638      	mov	r0, r7
 80030d0:	f7ff ff8a 	bl	8002fe8 <_malloc_r>
 80030d4:	4605      	mov	r5, r0
 80030d6:	2800      	cmp	r0, #0
 80030d8:	d0f2      	beq.n	80030c0 <_realloc_r+0x1c>
 80030da:	4631      	mov	r1, r6
 80030dc:	4622      	mov	r2, r4
 80030de:	f7ff ff0f 	bl	8002f00 <memcpy>
 80030e2:	4631      	mov	r1, r6
 80030e4:	4638      	mov	r0, r7
 80030e6:	f7ff ff31 	bl	8002f4c <_free_r>
 80030ea:	e7e9      	b.n	80030c0 <_realloc_r+0x1c>
 80030ec:	4635      	mov	r5, r6
 80030ee:	e7e7      	b.n	80030c0 <_realloc_r+0x1c>

080030f0 <_sbrk_r>:
 80030f0:	b538      	push	{r3, r4, r5, lr}
 80030f2:	4c06      	ldr	r4, [pc, #24]	; (800310c <_sbrk_r+0x1c>)
 80030f4:	2300      	movs	r3, #0
 80030f6:	4605      	mov	r5, r0
 80030f8:	4608      	mov	r0, r1
 80030fa:	6023      	str	r3, [r4, #0]
 80030fc:	f7fe fef6 	bl	8001eec <_sbrk>
 8003100:	1c43      	adds	r3, r0, #1
 8003102:	d102      	bne.n	800310a <_sbrk_r+0x1a>
 8003104:	6823      	ldr	r3, [r4, #0]
 8003106:	b103      	cbz	r3, 800310a <_sbrk_r+0x1a>
 8003108:	602b      	str	r3, [r5, #0]
 800310a:	bd38      	pop	{r3, r4, r5, pc}
 800310c:	2001c648 	.word	0x2001c648

08003110 <__malloc_lock>:
 8003110:	4770      	bx	lr

08003112 <__malloc_unlock>:
 8003112:	4770      	bx	lr

08003114 <_malloc_usable_size_r>:
 8003114:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8003118:	2800      	cmp	r0, #0
 800311a:	f1a0 0004 	sub.w	r0, r0, #4
 800311e:	bfbc      	itt	lt
 8003120:	580b      	ldrlt	r3, [r1, r0]
 8003122:	18c0      	addlt	r0, r0, r3
 8003124:	4770      	bx	lr
	...

08003128 <_init>:
 8003128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800312a:	bf00      	nop
 800312c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800312e:	bc08      	pop	{r3}
 8003130:	469e      	mov	lr, r3
 8003132:	4770      	bx	lr

08003134 <_fini>:
 8003134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003136:	bf00      	nop
 8003138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800313a:	bc08      	pop	{r3}
 800313c:	469e      	mov	lr, r3
 800313e:	4770      	bx	lr
