###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Mon Aug 26 15:43:52 2024
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: MET Setup Check with Pin U2/\ALU_OUT_reg[0] /CK 
Endpoint:   U2/\ALU_OUT_reg[0] /D     (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U1/\Reg_File_reg[1][5] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.432
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.368
- Arrival Time                 16.207
= Slack Time                    3.161
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |           |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |           | 0.050 |       |   0.000 |    3.161 | 
     | M3/U1                               | A ^ -> Y ^   | MX2X6M    | 0.050 | 0.000 |   0.000 |    3.161 | 
     | U1/\Reg_File_reg[1][5]              | CK ^ -> Q v  | SDFFRQX2M | 0.068 | 0.423 |   0.423 |    3.584 | 
     | U1/U78                              | A v -> Y ^   | INVXLM    | 0.101 | 0.083 |   0.506 |    3.667 | 
     | U1/U79                              | A ^ -> Y v   | CLKINVX1M | 0.575 | 0.365 |   0.870 |    4.031 | 
     | U2/U209                             | A v -> Y ^   | INVX2M    | 0.704 | 0.563 |   1.433 |    4.594 | 
     | U2/div_30/U61                       | C ^ -> Y ^   | AND3X1M   | 0.132 | 0.280 |   1.712 |    4.874 | 
     | U2/div_30/U31                       | A ^ -> Y ^   | AND2X2M   | 0.128 | 0.179 |   1.891 |    5.052 | 
     | U2/div_30/U60                       | B ^ -> Y ^   | AND4X1M   | 0.173 | 0.275 |   2.167 |    5.328 | 
     | U2/div_30/U52                       | S0 ^ -> Y v  | CLKMX2X2M | 0.136 | 0.266 |   2.433 |    5.594 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M   | 0.119 | 0.454 |   2.887 |    6.048 | 
     | U2/div_30/U30                       | C v -> Y v   | AND3X2M   | 0.111 | 0.269 |   3.155 |    6.317 | 
     | U2/div_30/U53                       | S0 v -> Y ^  | CLKMX2X2M | 0.125 | 0.239 |   3.395 |    6.556 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M   | 0.131 | 0.501 |   3.895 |    7.057 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M   | 0.119 | 0.252 |   4.147 |    7.309 | 
     | U2/div_30/U11                       | A ^ -> Y ^   | AND2X2M   | 0.203 | 0.220 |   4.368 |    7.529 | 
     | U2/div_30/U54                       | S0 ^ -> Y v  | CLKMX2X2M | 0.133 | 0.273 |   4.641 |    7.802 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M   | 0.128 | 0.466 |   5.106 |    8.268 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M   | 0.133 | 0.341 |   5.447 |    8.608 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M   | 0.118 | 0.321 |   5.768 |    8.929 | 
     | U2/div_30/U8                        | A v -> Y v   | AND2X2M   | 0.147 | 0.231 |   5.999 |    9.160 | 
     | U2/div_30/U56                       | S0 v -> Y v  | CLKMX2X2M | 0.135 | 0.240 |   6.239 |    9.400 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M   | 0.132 | 0.471 |   6.710 |    9.871 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M   | 0.131 | 0.339 |   7.049 |   10.211 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M   | 0.130 | 0.338 |   7.387 |   10.548 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M   | 0.128 | 0.334 |   7.721 |   10.882 | 
     | U2/div_30/U7                        | C v -> Y v   | AND3X2M   | 0.188 | 0.332 |   8.053 |   11.214 | 
     | U2/div_30/U57                       | S0 v -> Y v  | CLKMX2X2M | 0.125 | 0.243 |   8.296 |   11.457 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.467 |   8.763 |   11.924 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M   | 0.132 | 0.341 |   9.105 |   12.266 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M   | 0.128 | 0.335 |   9.440 |   12.601 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M   | 0.132 | 0.339 |   9.779 |   12.940 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M   | 0.116 | 0.317 |  10.096 |   13.257 | 
     | U2/div_30/U9                        | A v -> Y v   | AND2X2M   | 0.191 | 0.259 |  10.355 |   13.516 | 
     | U2/div_30/U58                       | S0 v -> Y v  | CLKMX2X2M | 0.121 | 0.240 |  10.595 |   13.756 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.466 |  11.061 |   14.222 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M   | 0.134 | 0.343 |  11.404 |   14.565 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M   | 0.129 | 0.337 |  11.742 |   14.903 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M   | 0.127 | 0.333 |  12.075 |   15.236 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M   | 0.129 | 0.336 |  12.411 |   15.572 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M   | 0.117 | 0.319 |  12.730 |   15.891 | 
     | U2/div_30/U10                       | A v -> Y v   | AND2X2M   | 0.203 | 0.267 |  12.996 |   16.158 | 
     | U2/div_30/U59                       | S0 v -> Y v  | CLKMX2X2M | 0.109 | 0.229 |  13.226 |   16.387 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.463 |  13.689 |   16.850 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFX2M   | 0.132 | 0.341 |  14.030 |   17.191 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M   | 0.130 | 0.338 |  14.368 |   17.529 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M   | 0.132 | 0.340 |  14.708 |   17.869 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M   | 0.129 | 0.336 |  15.044 |   18.205 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M   | 0.127 | 0.334 |  15.378 |   18.539 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M   | 0.160 | 0.379 |  15.756 |   18.918 | 
     | U2/U165                             | A0 v -> Y ^  | AOI211X2M | 0.320 | 0.258 |  16.014 |   19.175 | 
     | U2/U164                             | D ^ -> Y v   | NAND4X2M  | 0.229 | 0.193 |  16.207 |   19.368 | 
     | U2/\ALU_OUT_reg[0]                  | D v          | SDFFRQX1M | 0.229 | 0.000 |  16.207 |   19.368 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |       |                                    |       |       |  Time   |   Time   | 
     |--------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^ |                                    | 0.050 |       |   0.000 |   -3.161 | 
     | U2                 | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |   -3.161 | 
     | U2/\ALU_OUT_reg[0] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |   -3.161 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U2/\ALU_OUT_reg[1] /CK 
Endpoint:   U2/\ALU_OUT_reg[1] /D     (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U1/\Reg_File_reg[1][5] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.434
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.366
- Arrival Time                 13.667
= Slack Time                    5.699
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |           |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |           | 0.050 |       |   0.000 |    5.699 | 
     | M3/U1                               | A ^ -> Y ^   | MX2X6M    | 0.050 | 0.000 |   0.000 |    5.699 | 
     | U1/\Reg_File_reg[1][5]              | CK ^ -> Q v  | SDFFRQX2M | 0.068 | 0.423 |   0.423 |    6.122 | 
     | U1/U78                              | A v -> Y ^   | INVXLM    | 0.101 | 0.083 |   0.506 |    6.205 | 
     | U1/U79                              | A ^ -> Y v   | CLKINVX1M | 0.575 | 0.365 |   0.870 |    6.569 | 
     | U2/U209                             | A v -> Y ^   | INVX2M    | 0.704 | 0.563 |   1.433 |    7.132 | 
     | U2/div_30/U61                       | C ^ -> Y ^   | AND3X1M   | 0.132 | 0.280 |   1.712 |    7.412 | 
     | U2/div_30/U31                       | A ^ -> Y ^   | AND2X2M   | 0.128 | 0.179 |   1.891 |    7.590 | 
     | U2/div_30/U60                       | B ^ -> Y ^   | AND4X1M   | 0.173 | 0.275 |   2.167 |    7.866 | 
     | U2/div_30/U52                       | S0 ^ -> Y v  | CLKMX2X2M | 0.136 | 0.266 |   2.433 |    8.132 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M   | 0.119 | 0.454 |   2.887 |    8.586 | 
     | U2/div_30/U30                       | C v -> Y v   | AND3X2M   | 0.111 | 0.269 |   3.155 |    8.854 | 
     | U2/div_30/U53                       | S0 v -> Y ^  | CLKMX2X2M | 0.125 | 0.239 |   3.395 |    9.094 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M   | 0.131 | 0.501 |   3.895 |    9.594 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M   | 0.119 | 0.252 |   4.147 |    9.847 | 
     | U2/div_30/U11                       | A ^ -> Y ^   | AND2X2M   | 0.203 | 0.220 |   4.368 |   10.067 | 
     | U2/div_30/U54                       | S0 ^ -> Y v  | CLKMX2X2M | 0.133 | 0.273 |   4.641 |   10.340 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M   | 0.128 | 0.466 |   5.106 |   10.805 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M   | 0.133 | 0.341 |   5.447 |   11.146 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M   | 0.118 | 0.321 |   5.768 |   11.467 | 
     | U2/div_30/U8                        | A v -> Y v   | AND2X2M   | 0.147 | 0.231 |   5.999 |   11.698 | 
     | U2/div_30/U56                       | S0 v -> Y v  | CLKMX2X2M | 0.135 | 0.240 |   6.239 |   11.938 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M   | 0.132 | 0.471 |   6.710 |   12.409 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M   | 0.131 | 0.339 |   7.049 |   12.748 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M   | 0.130 | 0.338 |   7.387 |   13.086 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M   | 0.128 | 0.334 |   7.721 |   13.420 | 
     | U2/div_30/U7                        | C v -> Y v   | AND3X2M   | 0.188 | 0.332 |   8.053 |   13.752 | 
     | U2/div_30/U57                       | S0 v -> Y v  | CLKMX2X2M | 0.125 | 0.243 |   8.296 |   13.995 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.467 |   8.763 |   14.462 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M   | 0.132 | 0.341 |   9.105 |   14.804 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M   | 0.128 | 0.335 |   9.440 |   15.139 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M   | 0.132 | 0.339 |   9.779 |   15.478 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M   | 0.116 | 0.317 |  10.096 |   15.795 | 
     | U2/div_30/U9                        | A v -> Y v   | AND2X2M   | 0.191 | 0.259 |  10.355 |   16.054 | 
     | U2/div_30/U58                       | S0 v -> Y v  | CLKMX2X2M | 0.121 | 0.240 |  10.595 |   16.294 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.466 |  11.061 |   16.760 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M   | 0.134 | 0.343 |  11.404 |   17.103 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M   | 0.129 | 0.337 |  11.742 |   17.441 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M   | 0.127 | 0.333 |  12.075 |   17.774 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M   | 0.129 | 0.336 |  12.411 |   18.110 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M   | 0.117 | 0.319 |  12.730 |   18.429 | 
     | U2/div_30/U10                       | A v -> Y v   | AND2X2M   | 0.203 | 0.267 |  12.996 |   18.695 | 
     | U2/U103                             | B0 v -> Y ^  | AOI222X1M | 0.588 | 0.449 |  13.445 |   19.144 | 
     | U2/U100                             | C ^ -> Y v   | NAND4X2M  | 0.241 | 0.222 |  13.667 |   19.366 | 
     | U2/\ALU_OUT_reg[1]                  | D v          | SDFFRQX1M | 0.241 | 0.000 |  13.667 |   19.366 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |       |                                    |       |       |  Time   |   Time   | 
     |--------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^ |                                    | 0.050 |       |   0.000 |   -5.699 | 
     | U2                 | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |   -5.699 | 
     | U2/\ALU_OUT_reg[1] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |   -5.699 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U2/\ALU_OUT_reg[2] /CK 
Endpoint:   U2/\ALU_OUT_reg[2] /D     (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U1/\Reg_File_reg[1][5] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.433
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.367
- Arrival Time                 11.143
= Slack Time                    8.224
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |           |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |           | 0.050 |       |   0.000 |    8.224 | 
     | M3/U1                               | A ^ -> Y ^   | MX2X6M    | 0.050 | 0.000 |   0.000 |    8.224 | 
     | U1/\Reg_File_reg[1][5]              | CK ^ -> Q v  | SDFFRQX2M | 0.068 | 0.423 |   0.423 |    8.647 | 
     | U1/U78                              | A v -> Y ^   | INVXLM    | 0.101 | 0.083 |   0.506 |    8.730 | 
     | U1/U79                              | A ^ -> Y v   | CLKINVX1M | 0.575 | 0.365 |   0.870 |    9.094 | 
     | U2/U209                             | A v -> Y ^   | INVX2M    | 0.704 | 0.563 |   1.433 |    9.657 | 
     | U2/div_30/U61                       | C ^ -> Y ^   | AND3X1M   | 0.132 | 0.280 |   1.712 |    9.937 | 
     | U2/div_30/U31                       | A ^ -> Y ^   | AND2X2M   | 0.128 | 0.179 |   1.891 |   10.116 | 
     | U2/div_30/U60                       | B ^ -> Y ^   | AND4X1M   | 0.173 | 0.275 |   2.167 |   10.391 | 
     | U2/div_30/U52                       | S0 ^ -> Y v  | CLKMX2X2M | 0.136 | 0.266 |   2.433 |   10.657 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M   | 0.119 | 0.454 |   2.887 |   11.111 | 
     | U2/div_30/U30                       | C v -> Y v   | AND3X2M   | 0.111 | 0.269 |   3.155 |   11.380 | 
     | U2/div_30/U53                       | S0 v -> Y ^  | CLKMX2X2M | 0.125 | 0.239 |   3.395 |   11.619 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M   | 0.131 | 0.501 |   3.895 |   12.120 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M   | 0.119 | 0.252 |   4.147 |   12.372 | 
     | U2/div_30/U11                       | A ^ -> Y ^   | AND2X2M   | 0.203 | 0.220 |   4.368 |   12.592 | 
     | U2/div_30/U54                       | S0 ^ -> Y v  | CLKMX2X2M | 0.133 | 0.273 |   4.641 |   12.865 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M   | 0.128 | 0.466 |   5.106 |   13.331 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M   | 0.133 | 0.341 |   5.447 |   13.672 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M   | 0.118 | 0.321 |   5.768 |   13.992 | 
     | U2/div_30/U8                        | A v -> Y v   | AND2X2M   | 0.147 | 0.231 |   5.999 |   14.223 | 
     | U2/div_30/U56                       | S0 v -> Y v  | CLKMX2X2M | 0.135 | 0.240 |   6.239 |   14.463 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M   | 0.132 | 0.471 |   6.710 |   14.934 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M   | 0.131 | 0.339 |   7.049 |   15.274 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M   | 0.130 | 0.338 |   7.387 |   15.611 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M   | 0.128 | 0.334 |   7.721 |   15.945 | 
     | U2/div_30/U7                        | C v -> Y v   | AND3X2M   | 0.188 | 0.332 |   8.053 |   16.277 | 
     | U2/div_30/U57                       | S0 v -> Y v  | CLKMX2X2M | 0.125 | 0.243 |   8.296 |   16.520 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.467 |   8.763 |   16.987 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M   | 0.132 | 0.341 |   9.105 |   17.329 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M   | 0.128 | 0.335 |   9.440 |   17.664 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M   | 0.132 | 0.339 |   9.779 |   18.003 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M   | 0.116 | 0.317 |  10.096 |   18.320 | 
     | U2/div_30/U9                        | A v -> Y v   | AND2X2M   | 0.191 | 0.259 |  10.355 |   18.579 | 
     | U2/U170                             | C0 v -> Y ^  | AOI222X1M | 0.697 | 0.554 |  10.909 |   19.133 | 
     | U2/U168                             | D ^ -> Y v   | NAND4X2M  | 0.235 | 0.234 |  11.143 |   19.367 | 
     | U2/\ALU_OUT_reg[2]                  | D v          | SDFFRQX1M | 0.235 | 0.000 |  11.143 |   19.367 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |       |                                    |       |       |  Time   |   Time   | 
     |--------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^ |                                    | 0.050 |       |   0.000 |   -8.224 | 
     | U2                 | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |   -8.224 | 
     | U2/\ALU_OUT_reg[2] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |   -8.224 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U2/\ALU_OUT_reg[3] /CK 
Endpoint:   U2/\ALU_OUT_reg[3] /D     (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U1/\Reg_File_reg[1][5] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.432
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.368
- Arrival Time                  8.807
= Slack Time                   10.561
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |           |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |           | 0.050 |       |   0.000 |   10.561 | 
     | M3/U1                               | A ^ -> Y ^   | MX2X6M    | 0.050 | 0.000 |   0.000 |   10.561 | 
     | U1/\Reg_File_reg[1][5]              | CK ^ -> Q v  | SDFFRQX2M | 0.068 | 0.423 |   0.423 |   10.984 | 
     | U1/U78                              | A v -> Y ^   | INVXLM    | 0.101 | 0.083 |   0.506 |   11.067 | 
     | U1/U79                              | A ^ -> Y v   | CLKINVX1M | 0.575 | 0.365 |   0.870 |   11.432 | 
     | U2/U209                             | A v -> Y ^   | INVX2M    | 0.704 | 0.563 |   1.433 |   11.994 | 
     | U2/div_30/U61                       | C ^ -> Y ^   | AND3X1M   | 0.132 | 0.280 |   1.712 |   12.274 | 
     | U2/div_30/U31                       | A ^ -> Y ^   | AND2X2M   | 0.128 | 0.179 |   1.891 |   12.453 | 
     | U2/div_30/U60                       | B ^ -> Y ^   | AND4X1M   | 0.173 | 0.275 |   2.167 |   12.728 | 
     | U2/div_30/U52                       | S0 ^ -> Y v  | CLKMX2X2M | 0.136 | 0.266 |   2.433 |   12.994 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M   | 0.119 | 0.454 |   2.887 |   13.448 | 
     | U2/div_30/U30                       | C v -> Y v   | AND3X2M   | 0.111 | 0.269 |   3.155 |   13.717 | 
     | U2/div_30/U53                       | S0 v -> Y ^  | CLKMX2X2M | 0.125 | 0.239 |   3.395 |   13.956 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M   | 0.131 | 0.501 |   3.895 |   14.457 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M   | 0.119 | 0.252 |   4.147 |   14.709 | 
     | U2/div_30/U11                       | A ^ -> Y ^   | AND2X2M   | 0.203 | 0.220 |   4.368 |   14.929 | 
     | U2/div_30/U54                       | S0 ^ -> Y v  | CLKMX2X2M | 0.133 | 0.273 |   4.641 |   15.202 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M   | 0.128 | 0.466 |   5.106 |   15.668 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M   | 0.133 | 0.341 |   5.447 |   16.009 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M   | 0.118 | 0.321 |   5.768 |   16.329 | 
     | U2/div_30/U8                        | A v -> Y v   | AND2X2M   | 0.147 | 0.231 |   5.999 |   16.560 | 
     | U2/div_30/U56                       | S0 v -> Y v  | CLKMX2X2M | 0.135 | 0.240 |   6.239 |   16.800 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M   | 0.132 | 0.471 |   6.710 |   17.272 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M   | 0.131 | 0.339 |   7.049 |   17.611 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M   | 0.130 | 0.338 |   7.387 |   17.948 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M   | 0.128 | 0.334 |   7.721 |   18.282 | 
     | U2/div_30/U7                        | C v -> Y v   | AND3X2M   | 0.188 | 0.332 |   8.053 |   18.614 | 
     | U2/U174                             | C0 v -> Y ^  | AOI222X1M | 0.646 | 0.526 |   8.579 |   19.140 | 
     | U2/U172                             | D ^ -> Y v   | NAND4X2M  | 0.229 | 0.228 |   8.806 |   19.368 | 
     | U2/\ALU_OUT_reg[3]                  | D v          | SDFFRQX1M | 0.229 | 0.000 |   8.807 |   19.368 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |       |                                    |       |       |  Time   |   Time   | 
     |--------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^ |                                    | 0.050 |       |   0.000 |  -10.561 | 
     | U2                 | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -10.561 | 
     | U2/\ALU_OUT_reg[3] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -10.561 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U2/\ALU_OUT_reg[15] /CK 
Endpoint:   U2/\ALU_OUT_reg[15] /D    (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U1/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.398
- Arrival Time                  7.786
= Slack Time                   11.612
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |              |            |       |       |  Time   |   Time   | 
     |------------------------+--------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^    |            | 0.050 |       |   0.000 |   11.612 | 
     | M3/U1                  | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   11.612 | 
     | U1/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFSRX1M  | 0.093 | 0.545 |   0.545 |   12.157 | 
     | U1/U5                  | A ^ -> Y v   | INVXLM     | 0.088 | 0.080 |   0.625 |   12.237 | 
     | U1/U6                  | A v -> Y ^   | INVX2M     | 0.219 | 0.153 |   0.778 |   12.390 | 
     | U2/U212                | A ^ -> Y v   | INVX2M     | 0.076 | 0.081 |   0.859 |   12.471 | 
     | U2/U120                | A v -> Y ^   | CLKINVX2M  | 0.570 | 0.340 |   1.199 |   12.811 | 
     | U2/U98                 | A ^ -> Y v   | INVX2M     | 0.309 | 0.311 |   1.511 |   13.122 | 
     | U2/mult_27/U29         | B v -> Y ^   | NOR2X2M    | 0.198 | 0.188 |   1.699 |   13.310 | 
     | U2/mult_27/U4          | B ^ -> Y ^   | AND2X2M    | 0.078 | 0.162 |   1.860 |   13.472 | 
     | U2/mult_27/S2_2_2      | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.548 |   2.408 |   14.020 | 
     | U2/mult_27/S2_3_2      | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.557 |   2.965 |   14.576 | 
     | U2/mult_27/S2_4_2      | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   3.529 |   15.141 | 
     | U2/mult_27/S2_5_2      | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   4.091 |   15.703 | 
     | U2/mult_27/S2_6_2      | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.650 |   16.262 | 
     | U2/mult_27/S4_2        | B ^ -> S v   | ADDFX2M    | 0.159 | 0.595 |   5.245 |   16.856 | 
     | U2/mult_27/U32         | B v -> Y ^   | CLKXOR2X2M | 0.130 | 0.327 |   5.571 |   17.183 | 
     | U2/mult_27/FS_1/U9     | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.081 |   5.653 |   17.264 | 
     | U2/mult_27/FS_1/U24    | A0 v -> Y v  | OA21X1M    | 0.147 | 0.397 |   6.049 |   17.661 | 
     | U2/mult_27/FS_1/U3     | A0N v -> Y v | AOI2BB1X2M | 0.083 | 0.227 |   6.276 |   17.888 | 
     | U2/mult_27/FS_1/U21    | A1 v -> Y v  | OA21X1M    | 0.143 | 0.407 |   6.683 |   18.294 | 
     | U2/mult_27/FS_1/U2     | A1 v -> Y ^  | OAI21BX1M  | 0.389 | 0.285 |   6.968 |   18.579 | 
     | U2/mult_27/FS_1/U16    | A1 ^ -> Y v  | OAI21X1M   | 0.116 | 0.139 |   7.107 |   18.718 | 
     | U2/mult_27/FS_1/U8     | B0 v -> Y ^  | OAI2BB1XLM | 0.138 | 0.116 |   7.223 |   18.834 | 
     | U2/mult_27/FS_1/U11    | B ^ -> Y v   | CLKXOR2X2M | 0.100 | 0.317 |   7.540 |   19.152 | 
     | U2/U195                | A0 v -> Y ^  | AOI22X1M   | 0.285 | 0.164 |   7.703 |   19.315 | 
     | U2/U194                | A ^ -> Y v   | NAND2X2M   | 0.086 | 0.083 |   7.786 |   19.398 | 
     | U2/\ALU_OUT_reg[15]    | D v          | SDFFRQX1M  | 0.086 | 0.000 |   7.786 |   19.398 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |       |                                    |       |       |  Time   |   Time   | 
     |---------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^ |                                    | 0.050 |       |   0.000 |  -11.612 | 
     | U2                  | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -11.612 | 
     | U2/\ALU_OUT_reg[15] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -11.612 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U2/\ALU_OUT_reg[14] /CK 
Endpoint:   U2/\ALU_OUT_reg[14] /D    (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U1/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.398
- Arrival Time                  7.525
= Slack Time                   11.873
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |              |            |       |       |  Time   |   Time   | 
     |------------------------+--------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^    |            | 0.050 |       |   0.000 |   11.873 | 
     | M3/U1                  | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   11.873 | 
     | U1/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFSRX1M  | 0.093 | 0.545 |   0.545 |   12.418 | 
     | U1/U5                  | A ^ -> Y v   | INVXLM     | 0.088 | 0.080 |   0.625 |   12.498 | 
     | U1/U6                  | A v -> Y ^   | INVX2M     | 0.219 | 0.153 |   0.778 |   12.651 | 
     | U2/U212                | A ^ -> Y v   | INVX2M     | 0.076 | 0.081 |   0.859 |   12.732 | 
     | U2/U120                | A v -> Y ^   | CLKINVX2M  | 0.570 | 0.340 |   1.199 |   13.072 | 
     | U2/U98                 | A ^ -> Y v   | INVX2M     | 0.309 | 0.311 |   1.511 |   13.384 | 
     | U2/mult_27/U29         | B v -> Y ^   | NOR2X2M    | 0.198 | 0.188 |   1.699 |   13.572 | 
     | U2/mult_27/U4          | B ^ -> Y ^   | AND2X2M    | 0.078 | 0.162 |   1.861 |   13.733 | 
     | U2/mult_27/S2_2_2      | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.548 |   2.408 |   14.281 | 
     | U2/mult_27/S2_3_2      | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.557 |   2.965 |   14.838 | 
     | U2/mult_27/S2_4_2      | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   3.529 |   15.402 | 
     | U2/mult_27/S2_5_2      | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   4.091 |   15.964 | 
     | U2/mult_27/S2_6_2      | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.650 |   16.523 | 
     | U2/mult_27/S4_2        | B ^ -> S v   | ADDFX2M    | 0.159 | 0.595 |   5.245 |   17.118 | 
     | U2/mult_27/U32         | B v -> Y ^   | CLKXOR2X2M | 0.130 | 0.327 |   5.571 |   17.444 | 
     | U2/mult_27/FS_1/U9     | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.081 |   5.653 |   17.526 | 
     | U2/mult_27/FS_1/U24    | A0 v -> Y v  | OA21X1M    | 0.147 | 0.397 |   6.049 |   17.922 | 
     | U2/mult_27/FS_1/U3     | A0N v -> Y v | AOI2BB1X2M | 0.083 | 0.227 |   6.276 |   18.149 | 
     | U2/mult_27/FS_1/U21    | A1 v -> Y v  | OA21X1M    | 0.143 | 0.407 |   6.683 |   18.556 | 
     | U2/mult_27/FS_1/U2     | A1 v -> Y ^  | OAI21BX1M  | 0.389 | 0.285 |   6.968 |   18.841 | 
     | U2/mult_27/FS_1/U17    | C ^ -> Y v   | XOR3XLM    | 0.177 | 0.279 |   7.247 |   19.120 | 
     | U2/U201                | A0 v -> Y ^  | AOI22X1M   | 0.304 | 0.196 |   7.443 |   19.316 | 
     | U2/U200                | A ^ -> Y v   | NAND2X2M   | 0.087 | 0.082 |   7.525 |   19.398 | 
     | U2/\ALU_OUT_reg[14]    | D v          | SDFFRQX1M  | 0.087 | 0.000 |   7.525 |   19.398 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |       |                                    |       |       |  Time   |   Time   | 
     |---------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^ |                                    | 0.050 |       |   0.000 |  -11.873 | 
     | U2                  | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -11.873 | 
     | U2/\ALU_OUT_reg[14] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -11.873 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U2/\ALU_OUT_reg[13] /CK 
Endpoint:   U2/\ALU_OUT_reg[13] /D    (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U1/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.397
- Arrival Time                  7.122
= Slack Time                   12.275
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |              |            |       |       |  Time   |   Time   | 
     |------------------------+--------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^    |            | 0.050 |       |   0.000 |   12.275 | 
     | M3/U1                  | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   12.275 | 
     | U1/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFSRX1M  | 0.093 | 0.545 |   0.545 |   12.820 | 
     | U1/U5                  | A ^ -> Y v   | INVXLM     | 0.088 | 0.080 |   0.625 |   12.900 | 
     | U1/U6                  | A v -> Y ^   | INVX2M     | 0.219 | 0.153 |   0.778 |   13.053 | 
     | U2/U212                | A ^ -> Y v   | INVX2M     | 0.076 | 0.081 |   0.859 |   13.134 | 
     | U2/U120                | A v -> Y ^   | CLKINVX2M  | 0.570 | 0.340 |   1.199 |   13.474 | 
     | U2/U98                 | A ^ -> Y v   | INVX2M     | 0.309 | 0.311 |   1.511 |   13.785 | 
     | U2/mult_27/U29         | B v -> Y ^   | NOR2X2M    | 0.198 | 0.188 |   1.699 |   13.974 | 
     | U2/mult_27/U4          | B ^ -> Y ^   | AND2X2M    | 0.078 | 0.162 |   1.861 |   14.135 | 
     | U2/mult_27/S2_2_2      | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.548 |   2.408 |   14.683 | 
     | U2/mult_27/S2_3_2      | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.557 |   2.965 |   15.239 | 
     | U2/mult_27/S2_4_2      | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   3.529 |   15.804 | 
     | U2/mult_27/S2_5_2      | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   4.091 |   16.366 | 
     | U2/mult_27/S2_6_2      | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.650 |   16.925 | 
     | U2/mult_27/S4_2        | B ^ -> S v   | ADDFX2M    | 0.159 | 0.595 |   5.245 |   17.519 | 
     | U2/mult_27/U32         | B v -> Y ^   | CLKXOR2X2M | 0.130 | 0.327 |   5.572 |   17.846 | 
     | U2/mult_27/FS_1/U9     | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.081 |   5.653 |   17.927 | 
     | U2/mult_27/FS_1/U24    | A0 v -> Y v  | OA21X1M    | 0.147 | 0.397 |   6.049 |   18.324 | 
     | U2/mult_27/FS_1/U3     | A0N v -> Y v | AOI2BB1X2M | 0.083 | 0.227 |   6.276 |   18.551 | 
     | U2/mult_27/FS_1/U21    | A1 v -> Y v  | OA21X1M    | 0.143 | 0.407 |   6.683 |   18.958 | 
     | U2/mult_27/FS_1/U18    | A v -> Y v   | XNOR2X1M   | 0.139 | 0.171 |   6.853 |   19.128 | 
     | U2/U193                | A0 v -> Y ^  | AOI22X1M   | 0.295 | 0.180 |   7.034 |   19.308 | 
     | U2/U192                | A ^ -> Y v   | NAND2X2M   | 0.091 | 0.088 |   7.122 |   19.396 | 
     | U2/\ALU_OUT_reg[13]    | D v          | SDFFRQX1M  | 0.091 | 0.000 |   7.122 |   19.397 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |       |                                    |       |       |  Time   |   Time   | 
     |---------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^ |                                    | 0.050 |       |   0.000 |  -12.275 | 
     | U2                  | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -12.275 | 
     | U2/\ALU_OUT_reg[13] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -12.275 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U2/\ALU_OUT_reg[4] /CK 
Endpoint:   U2/\ALU_OUT_reg[4] /D     (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U1/\Reg_File_reg[1][5] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.371
- Arrival Time                  6.760
= Slack Time                   12.611
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |           |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |           | 0.050 |       |   0.000 |   12.611 | 
     | M3/U1                               | A ^ -> Y ^   | MX2X6M    | 0.050 | 0.000 |   0.000 |   12.611 | 
     | U1/\Reg_File_reg[1][5]              | CK ^ -> Q v  | SDFFRQX2M | 0.068 | 0.423 |   0.423 |   13.033 | 
     | U1/U78                              | A v -> Y ^   | INVXLM    | 0.101 | 0.083 |   0.505 |   13.116 | 
     | U1/U79                              | A ^ -> Y v   | CLKINVX1M | 0.575 | 0.365 |   0.870 |   13.481 | 
     | U2/U209                             | A v -> Y ^   | INVX2M    | 0.704 | 0.563 |   1.433 |   14.043 | 
     | U2/div_30/U61                       | C ^ -> Y ^   | AND3X1M   | 0.132 | 0.280 |   1.712 |   14.323 | 
     | U2/div_30/U31                       | A ^ -> Y ^   | AND2X2M   | 0.128 | 0.179 |   1.891 |   14.502 | 
     | U2/div_30/U60                       | B ^ -> Y ^   | AND4X1M   | 0.173 | 0.275 |   2.167 |   14.777 | 
     | U2/div_30/U52                       | S0 ^ -> Y v  | CLKMX2X2M | 0.136 | 0.266 |   2.433 |   15.043 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M   | 0.119 | 0.454 |   2.887 |   15.497 | 
     | U2/div_30/U30                       | C v -> Y v   | AND3X2M   | 0.111 | 0.269 |   3.155 |   15.766 | 
     | U2/div_30/U53                       | S0 v -> Y ^  | CLKMX2X2M | 0.125 | 0.239 |   3.394 |   16.005 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_5_1 | A ^ -> CO ^  | ADDFX2M   | 0.131 | 0.501 |   3.895 |   16.506 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_5_2 | CI ^ -> CO ^ | ADDFX2M   | 0.119 | 0.252 |   4.147 |   16.758 | 
     | U2/div_30/U11                       | A ^ -> Y ^   | AND2X2M   | 0.203 | 0.220 |   4.367 |   16.978 | 
     | U2/div_30/U54                       | S0 ^ -> Y v  | CLKMX2X2M | 0.133 | 0.273 |   4.641 |   17.251 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M   | 0.128 | 0.466 |   5.106 |   17.717 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M   | 0.133 | 0.341 |   5.447 |   18.058 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M   | 0.118 | 0.321 |   5.768 |   18.379 | 
     | U2/div_30/U8                        | A v -> Y v   | AND2X2M   | 0.147 | 0.231 |   5.998 |   18.609 | 
     | U2/U178                             | C0 v -> Y ^  | AOI222X1M | 0.695 | 0.544 |   6.542 |   19.153 | 
     | U2/U176                             | D ^ -> Y v   | NAND4X2M  | 0.217 | 0.218 |   6.760 |   19.371 | 
     | U2/\ALU_OUT_reg[4]                  | D v          | SDFFRQX1M | 0.217 | 0.000 |   6.760 |   19.371 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |       |                                    |       |       |  Time   |   Time   | 
     |--------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^ |                                    | 0.050 |       |   0.000 |  -12.611 | 
     | U2                 | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -12.611 | 
     | U2/\ALU_OUT_reg[4] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -12.611 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U2/\ALU_OUT_reg[12] /CK 
Endpoint:   U2/\ALU_OUT_reg[12] /D    (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U1/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.395
- Arrival Time                  6.781
= Slack Time                   12.614
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |              |            |       |       |  Time   |   Time   | 
     |------------------------+--------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^    |            | 0.050 |       |   0.000 |   12.614 | 
     | M3/U1                  | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   12.614 | 
     | U1/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFSRX1M  | 0.093 | 0.545 |   0.545 |   13.159 | 
     | U1/U5                  | A ^ -> Y v   | INVXLM     | 0.088 | 0.080 |   0.625 |   13.239 | 
     | U1/U6                  | A v -> Y ^   | INVX2M     | 0.219 | 0.153 |   0.778 |   13.392 | 
     | U2/U212                | A ^ -> Y v   | INVX2M     | 0.076 | 0.081 |   0.859 |   13.473 | 
     | U2/U120                | A v -> Y ^   | CLKINVX2M  | 0.570 | 0.340 |   1.199 |   13.813 | 
     | U2/U98                 | A ^ -> Y v   | INVX2M     | 0.309 | 0.311 |   1.511 |   14.124 | 
     | U2/mult_27/U29         | B v -> Y ^   | NOR2X2M    | 0.198 | 0.188 |   1.699 |   14.312 | 
     | U2/mult_27/U4          | B ^ -> Y ^   | AND2X2M    | 0.078 | 0.162 |   1.861 |   14.474 | 
     | U2/mult_27/S2_2_2      | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.548 |   2.408 |   15.022 | 
     | U2/mult_27/S2_3_2      | B ^ -> CO ^  | ADDFX2M    | 0.115 | 0.557 |   2.965 |   15.578 | 
     | U2/mult_27/S2_4_2      | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   3.529 |   16.143 | 
     | U2/mult_27/S2_5_2      | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   4.091 |   16.705 | 
     | U2/mult_27/S2_6_2      | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.559 |   4.650 |   17.264 | 
     | U2/mult_27/S4_2        | B ^ -> S v   | ADDFX2M    | 0.159 | 0.595 |   5.245 |   17.858 | 
     | U2/mult_27/U32         | B v -> Y ^   | CLKXOR2X2M | 0.130 | 0.327 |   5.571 |   18.185 | 
     | U2/mult_27/FS_1/U9     | A ^ -> Y v   | NAND2X2M   | 0.078 | 0.081 |   5.653 |   18.266 | 
     | U2/mult_27/FS_1/U24    | A0 v -> Y v  | OA21X1M    | 0.147 | 0.397 |   6.049 |   18.663 | 
     | U2/mult_27/FS_1/U3     | A0N v -> Y v | AOI2BB1X2M | 0.083 | 0.227 |   6.276 |   18.890 | 
     | U2/mult_27/FS_1/U22    | B v -> Y v   | CLKXOR2X2M | 0.108 | 0.240 |   6.517 |   19.130 | 
     | U2/U199                | A0 v -> Y ^  | AOI22X1M   | 0.285 | 0.165 |   6.682 |   19.296 | 
     | U2/U198                | A ^ -> Y v   | NAND2X2M   | 0.100 | 0.099 |   6.781 |   19.395 | 
     | U2/\ALU_OUT_reg[12]    | D v          | SDFFRQX1M  | 0.100 | 0.000 |   6.781 |   19.395 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |       |                                    |       |       |  Time   |   Time   | 
     |---------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^ |                                    | 0.050 |       |   0.000 |  -12.614 | 
     | U2                  | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -12.614 | 
     | U2/\ALU_OUT_reg[12] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -12.614 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U2/\ALU_OUT_reg[11] /CK 
Endpoint:   U2/\ALU_OUT_reg[11] /D    (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U1/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.404
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.396
- Arrival Time                  6.497
= Slack Time                   12.899
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^   |            | 0.050 |       |   0.000 |   12.899 | 
     | M3/U1                  | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   12.899 | 
     | U1/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFSRX1M  | 0.093 | 0.545 |   0.545 |   13.445 | 
     | U1/U5                  | A ^ -> Y v  | INVXLM     | 0.088 | 0.080 |   0.625 |   13.525 | 
     | U1/U6                  | A v -> Y ^  | INVX2M     | 0.219 | 0.153 |   0.778 |   13.678 | 
     | U2/U212                | A ^ -> Y v  | INVX2M     | 0.076 | 0.081 |   0.859 |   13.759 | 
     | U2/U120                | A v -> Y ^  | CLKINVX2M  | 0.570 | 0.340 |   1.199 |   14.099 | 
     | U2/U98                 | A ^ -> Y v  | INVX2M     | 0.309 | 0.311 |   1.511 |   14.410 | 
     | U2/mult_27/U29         | B v -> Y ^  | NOR2X2M    | 0.198 | 0.188 |   1.699 |   14.598 | 
     | U2/mult_27/U4          | B ^ -> Y ^  | AND2X2M    | 0.078 | 0.162 |   1.860 |   14.760 | 
     | U2/mult_27/S2_2_2      | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.548 |   2.408 |   15.307 | 
     | U2/mult_27/S2_3_2      | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   2.965 |   15.864 | 
     | U2/mult_27/S2_4_2      | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.565 |   3.529 |   16.429 | 
     | U2/mult_27/S2_5_2      | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.562 |   4.091 |   16.991 | 
     | U2/mult_27/S2_6_2      | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.559 |   4.650 |   17.550 | 
     | U2/mult_27/S4_2        | B ^ -> S v  | ADDFX2M    | 0.159 | 0.595 |   5.245 |   18.144 | 
     | U2/mult_27/U32         | B v -> Y ^  | CLKXOR2X2M | 0.130 | 0.327 |   5.571 |   18.471 | 
     | U2/mult_27/FS_1/U9     | A ^ -> Y v  | NAND2X2M   | 0.078 | 0.081 |   5.653 |   18.552 | 
     | U2/mult_27/FS_1/U24    | A0 v -> Y v | OA21X1M    | 0.147 | 0.397 |   6.049 |   18.949 | 
     | U2/mult_27/FS_1/U12    | A v -> Y v  | XNOR2X1M   | 0.135 | 0.169 |   6.219 |   19.118 | 
     | U2/U191                | A0 v -> Y ^ | AOI22X1M   | 0.307 | 0.187 |   6.406 |   19.305 | 
     | U2/U190                | A ^ -> Y v  | NAND2X2M   | 0.094 | 0.091 |   6.497 |   19.396 | 
     | U2/\ALU_OUT_reg[11]    | D v         | SDFFRQX1M  | 0.094 | 0.000 |   6.497 |   19.396 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |       |                                    |       |       |  Time   |   Time   | 
     |---------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^ |                                    | 0.050 |       |   0.000 |  -12.899 | 
     | U2                  | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -12.899 | 
     | U2/\ALU_OUT_reg[11] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -12.899 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U2/\ALU_OUT_reg[10] /CK 
Endpoint:   U2/\ALU_OUT_reg[10] /D    (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U1/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.397
- Arrival Time                  6.292
= Slack Time                   13.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^   |            | 0.050 |       |   0.000 |   13.105 | 
     | M3/U1                  | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   13.105 | 
     | U1/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFSRX1M  | 0.093 | 0.545 |   0.545 |   13.650 | 
     | U1/U5                  | A ^ -> Y v  | INVXLM     | 0.088 | 0.080 |   0.625 |   13.730 | 
     | U1/U6                  | A v -> Y ^  | INVX2M     | 0.219 | 0.153 |   0.778 |   13.883 | 
     | U2/U212                | A ^ -> Y v  | INVX2M     | 0.076 | 0.081 |   0.859 |   13.964 | 
     | U2/U120                | A v -> Y ^  | CLKINVX2M  | 0.570 | 0.340 |   1.199 |   14.305 | 
     | U2/U98                 | A ^ -> Y v  | INVX2M     | 0.309 | 0.311 |   1.511 |   14.616 | 
     | U2/mult_27/U26         | B v -> Y ^  | NOR2X2M    | 0.189 | 0.182 |   1.693 |   14.798 | 
     | U2/mult_27/U5          | B ^ -> Y ^  | AND2X2M    | 0.077 | 0.159 |   1.852 |   14.957 | 
     | U2/mult_27/S2_2_3      | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.546 |   2.398 |   15.504 | 
     | U2/mult_27/S2_3_3      | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.555 |   2.953 |   16.058 | 
     | U2/mult_27/S2_4_3      | B ^ -> CO ^ | ADDFX2M    | 0.127 | 0.566 |   3.520 |   16.625 | 
     | U2/mult_27/S2_5_3      | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.560 |   4.080 |   17.185 | 
     | U2/mult_27/S2_6_3      | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   4.642 |   17.747 | 
     | U2/mult_27/S4_3        | B ^ -> S v  | ADDFX2M    | 0.158 | 0.594 |   5.236 |   18.341 | 
     | U2/mult_27/U33         | B v -> Y v  | CLKXOR2X2M | 0.131 | 0.281 |   5.517 |   18.622 | 
     | U2/mult_27/FS_1/U7     | B v -> Y ^  | NOR2X2M    | 0.151 | 0.137 |   5.653 |   18.758 | 
     | U2/mult_27/FS_1/U15    | AN ^ -> Y ^ | NAND2BX1M  | 0.114 | 0.155 |   5.808 |   18.913 | 
     | U2/mult_27/FS_1/U14    | A ^ -> Y v  | CLKXOR2X2M | 0.104 | 0.228 |   6.036 |   19.141 | 
     | U2/U197                | A0 v -> Y ^ | AOI22X1M   | 0.298 | 0.174 |   6.209 |   19.315 | 
     | U2/U196                | A ^ -> Y v  | NAND2X2M   | 0.087 | 0.083 |   6.292 |   19.397 | 
     | U2/\ALU_OUT_reg[10]    | D v         | SDFFRQX1M  | 0.087 | 0.000 |   6.292 |   19.397 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |       |                                    |       |       |  Time   |   Time   | 
     |---------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^ |                                    | 0.050 |       |   0.000 |  -13.105 | 
     | U2                  | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -13.105 | 
     | U2/\ALU_OUT_reg[10] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -13.105 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U2/\ALU_OUT_reg[9] /CK 
Endpoint:   U2/\ALU_OUT_reg[9] /D     (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U1/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.397
- Arrival Time                  6.051
= Slack Time                   13.346
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^   |            | 0.050 |       |   0.000 |   13.346 | 
     | M3/U1                  | A ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |   13.346 | 
     | U1/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFSRX1M  | 0.093 | 0.545 |   0.545 |   13.891 | 
     | U1/U5                  | A ^ -> Y v  | INVXLM     | 0.088 | 0.080 |   0.625 |   13.971 | 
     | U1/U6                  | A v -> Y ^  | INVX2M     | 0.219 | 0.153 |   0.778 |   14.124 | 
     | U2/U212                | A ^ -> Y v  | INVX2M     | 0.076 | 0.081 |   0.859 |   14.205 | 
     | U2/U120                | A v -> Y ^  | CLKINVX2M  | 0.570 | 0.340 |   1.199 |   14.545 | 
     | U2/U98                 | A ^ -> Y v  | INVX2M     | 0.309 | 0.311 |   1.511 |   14.857 | 
     | U2/mult_27/U29         | B v -> Y ^  | NOR2X2M    | 0.198 | 0.188 |   1.699 |   15.045 | 
     | U2/mult_27/U4          | B ^ -> Y ^  | AND2X2M    | 0.078 | 0.162 |   1.861 |   15.207 | 
     | U2/mult_27/S2_2_2      | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.548 |   2.408 |   15.754 | 
     | U2/mult_27/S2_3_2      | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   2.965 |   16.311 | 
     | U2/mult_27/S2_4_2      | B ^ -> CO ^ | ADDFX2M    | 0.124 | 0.565 |   3.529 |   16.875 | 
     | U2/mult_27/S2_5_2      | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.562 |   4.091 |   17.437 | 
     | U2/mult_27/S2_6_2      | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.559 |   4.650 |   17.996 | 
     | U2/mult_27/S4_2        | B ^ -> S v  | ADDFX2M    | 0.159 | 0.595 |   5.245 |   18.591 | 
     | U2/mult_27/U32         | B v -> Y ^  | CLKXOR2X2M | 0.130 | 0.327 |   5.571 |   18.917 | 
     | U2/mult_27/FS_1/U10    | A ^ -> Y v  | CLKXOR2X2M | 0.097 | 0.226 |   5.798 |   19.144 | 
     | U2/U189                | A0 v -> Y ^ | AOI22X1M   | 0.289 | 0.166 |   5.964 |   19.310 | 
     | U2/U188                | A ^ -> Y v  | NAND2X2M   | 0.090 | 0.087 |   6.051 |   19.397 | 
     | U2/\ALU_OUT_reg[9]     | D v         | SDFFRQX1M  | 0.090 | 0.000 |   6.051 |   19.397 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |       |                                    |       |       |  Time   |   Time   | 
     |--------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^ |                                    | 0.050 |       |   0.000 |  -13.346 | 
     | U2                 | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -13.346 | 
     | U2/\ALU_OUT_reg[9] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -13.346 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U2/\ALU_OUT_reg[7] /CK 
Endpoint:   U2/\ALU_OUT_reg[7] /D     (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U1/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.375
- Arrival Time                  5.907
= Slack Time                   13.468
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^   |           | 0.050 |       |   0.000 |   13.468 | 
     | M3/U1                  | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   13.468 | 
     | U1/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFSRX1M | 0.093 | 0.545 |   0.545 |   14.014 | 
     | U1/U5                  | A ^ -> Y v  | INVXLM    | 0.088 | 0.080 |   0.625 |   14.094 | 
     | U1/U6                  | A v -> Y ^  | INVX2M    | 0.219 | 0.153 |   0.778 |   14.247 | 
     | U2/U212                | A ^ -> Y v  | INVX2M    | 0.076 | 0.081 |   0.859 |   14.328 | 
     | U2/U120                | A v -> Y ^  | CLKINVX2M | 0.570 | 0.340 |   1.199 |   14.668 | 
     | U2/U98                 | A ^ -> Y v  | INVX2M    | 0.309 | 0.311 |   1.511 |   14.979 | 
     | U2/mult_27/U30         | B v -> Y ^  | NOR2X2M   | 0.246 | 0.202 |   1.713 |   15.181 | 
     | U2/mult_27/U9          | B ^ -> Y ^  | AND2X2M   | 0.079 | 0.168 |   1.881 |   15.349 | 
     | U2/mult_27/S1_2_0      | B ^ -> CO ^ | ADDFX2M   | 0.120 | 0.552 |   2.433 |   15.901 | 
     | U2/mult_27/S1_3_0      | B ^ -> CO ^ | ADDFX2M   | 0.117 | 0.559 |   2.992 |   16.460 | 
     | U2/mult_27/S1_4_0      | B ^ -> CO ^ | ADDFX2M   | 0.117 | 0.559 |   3.551 |   17.019 | 
     | U2/mult_27/S1_5_0      | B ^ -> CO ^ | ADDFX2M   | 0.116 | 0.558 |   4.108 |   17.577 | 
     | U2/mult_27/S1_6_0      | B ^ -> CO ^ | ADDFX2M   | 0.116 | 0.557 |   4.666 |   18.134 | 
     | U2/mult_27/S4_0        | B ^ -> S v  | ADDFX2M   | 0.157 | 0.592 |   5.258 |   18.726 | 
     | U2/U187                | C0 v -> Y ^ | AOI222X1M | 0.551 | 0.463 |   5.721 |   19.190 | 
     | U2/U184                | B ^ -> Y v  | NAND4X2M  | 0.195 | 0.186 |   5.907 |   19.375 | 
     | U2/\ALU_OUT_reg[7]     | D v         | SDFFRQX1M | 0.195 | 0.000 |   5.907 |   19.375 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |       |                                    |       |       |  Time   |   Time   | 
     |--------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^ |                                    | 0.050 |       |   0.000 |  -13.468 | 
     | U2                 | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -13.468 | 
     | U2/\ALU_OUT_reg[7] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -13.468 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U2/\ALU_OUT_reg[8] /CK 
Endpoint:   U2/\ALU_OUT_reg[8] /D     (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U1/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.388
- Arrival Time                  5.719
= Slack Time                   13.668
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |              |            |       |       |  Time   |   Time   | 
     |------------------------+--------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^    |            | 0.050 |       |   0.000 |   13.668 | 
     | M3/U1                  | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |   13.668 | 
     | U1/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFSRX1M  | 0.093 | 0.545 |   0.545 |   14.214 | 
     | U1/U5                  | A ^ -> Y v   | INVXLM     | 0.088 | 0.080 |   0.625 |   14.294 | 
     | U1/U6                  | A v -> Y ^   | INVX2M     | 0.219 | 0.153 |   0.778 |   14.447 | 
     | U2/U212                | A ^ -> Y v   | INVX2M     | 0.076 | 0.081 |   0.859 |   14.528 | 
     | U2/U120                | A v -> Y ^   | CLKINVX2M  | 0.570 | 0.340 |   1.199 |   14.868 | 
     | U2/U98                 | A ^ -> Y v   | INVX2M     | 0.309 | 0.311 |   1.511 |   15.179 | 
     | U2/mult_27/U18         | B v -> Y ^   | NOR2X2M    | 0.209 | 0.189 |   1.700 |   15.368 | 
     | U2/mult_27/U3          | B ^ -> Y ^   | AND2X2M    | 0.084 | 0.167 |   1.867 |   15.536 | 
     | U2/mult_27/S2_2_1      | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.551 |   2.418 |   16.086 | 
     | U2/mult_27/S2_3_1      | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   2.979 |   16.648 | 
     | U2/mult_27/S2_4_1      | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   3.542 |   17.210 | 
     | U2/mult_27/S2_5_1      | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   4.100 |   17.768 | 
     | U2/mult_27/S2_6_1      | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.557 |   4.657 |   18.325 | 
     | U2/mult_27/S4_1        | B ^ -> S v   | ADDFX2M    | 0.163 | 0.600 |   5.257 |   18.925 | 
     | U2/mult_27/U59         | B v -> Y v   | CLKXOR2X2M | 0.094 | 0.251 |   5.508 |   19.177 | 
     | U2/U161                | A1N v -> Y v | OAI2B11X2M | 0.134 | 0.211 |   5.719 |   19.388 | 
     | U2/\ALU_OUT_reg[8]     | D v          | SDFFRQX1M  | 0.134 | 0.000 |   5.719 |   19.388 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |       |                                    |       |       |  Time   |   Time   | 
     |--------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^ |                                    | 0.050 |       |   0.000 |  -13.668 | 
     | U2                 | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -13.668 | 
     | U2/\ALU_OUT_reg[8] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -13.668 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U2/\ALU_OUT_reg[6] /CK 
Endpoint:   U2/\ALU_OUT_reg[6] /D     (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U1/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.372
- Arrival Time                  5.290
= Slack Time                   14.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^   |           | 0.050 |       |   0.000 |   14.083 | 
     | M3/U1                  | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   14.083 | 
     | U1/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFSRX1M | 0.093 | 0.545 |   0.545 |   14.628 | 
     | U1/U5                  | A ^ -> Y v  | INVXLM    | 0.088 | 0.080 |   0.625 |   14.708 | 
     | U1/U6                  | A v -> Y ^  | INVX2M    | 0.219 | 0.153 |   0.778 |   14.861 | 
     | U2/U212                | A ^ -> Y v  | INVX2M    | 0.076 | 0.081 |   0.859 |   14.942 | 
     | U2/U120                | A v -> Y ^  | CLKINVX2M | 0.570 | 0.340 |   1.199 |   15.282 | 
     | U2/U98                 | A ^ -> Y v  | INVX2M    | 0.309 | 0.311 |   1.511 |   15.594 | 
     | U2/mult_27/U30         | B v -> Y ^  | NOR2X2M   | 0.246 | 0.202 |   1.713 |   15.796 | 
     | U2/mult_27/U9          | B ^ -> Y ^  | AND2X2M   | 0.079 | 0.168 |   1.881 |   15.964 | 
     | U2/mult_27/S1_2_0      | B ^ -> CO ^ | ADDFX2M   | 0.120 | 0.552 |   2.433 |   16.516 | 
     | U2/mult_27/S1_3_0      | B ^ -> CO ^ | ADDFX2M   | 0.117 | 0.559 |   2.992 |   17.075 | 
     | U2/mult_27/S1_4_0      | B ^ -> CO ^ | ADDFX2M   | 0.117 | 0.559 |   3.551 |   17.634 | 
     | U2/mult_27/S1_5_0      | B ^ -> CO ^ | ADDFX2M   | 0.116 | 0.558 |   4.108 |   18.191 | 
     | U2/mult_27/S1_6_0      | B ^ -> S v  | ADDFX2M   | 0.158 | 0.593 |   4.701 |   18.784 | 
     | U2/U107                | B0 v -> Y ^ | AOI222X1M | 0.507 | 0.389 |   5.090 |   19.173 | 
     | U2/U104                | B ^ -> Y v  | NAND4X2M  | 0.209 | 0.199 |   5.289 |   19.372 | 
     | U2/\ALU_OUT_reg[6]     | D v         | SDFFRQX1M | 0.209 | 0.000 |   5.290 |   19.372 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |       |                                    |       |       |  Time   |   Time   | 
     |--------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^ |                                    | 0.050 |       |   0.000 |  -14.083 | 
     | U2                 | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -14.083 | 
     | U2/\ALU_OUT_reg[6] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -14.083 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U2/\ALU_OUT_reg[5] /CK 
Endpoint:   U2/\ALU_OUT_reg[5] /D     (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U1/\Reg_File_reg[1][5] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.374
- Arrival Time                  5.142
= Slack Time                   14.232
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |           |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |           | 0.050 |       |   0.000 |   14.232 | 
     | M3/U1                               | A ^ -> Y ^   | MX2X6M    | 0.050 | 0.000 |   0.000 |   14.232 | 
     | U1/\Reg_File_reg[1][5]              | CK ^ -> Q v  | SDFFRQX2M | 0.068 | 0.423 |   0.423 |   14.655 | 
     | U1/U78                              | A v -> Y ^   | INVXLM    | 0.101 | 0.083 |   0.506 |   14.737 | 
     | U1/U79                              | A ^ -> Y v   | CLKINVX1M | 0.575 | 0.365 |   0.870 |   15.102 | 
     | U2/U209                             | A v -> Y ^   | INVX2M    | 0.704 | 0.563 |   1.433 |   15.664 | 
     | U2/div_30/U61                       | C ^ -> Y ^   | AND3X1M   | 0.132 | 0.280 |   1.712 |   15.944 | 
     | U2/div_30/U31                       | A ^ -> Y ^   | AND2X2M   | 0.128 | 0.179 |   1.891 |   16.123 | 
     | U2/div_30/U60                       | B ^ -> Y ^   | AND4X1M   | 0.173 | 0.275 |   2.167 |   16.398 | 
     | U2/div_30/U52                       | S0 ^ -> Y v  | CLKMX2X2M | 0.136 | 0.266 |   2.433 |   16.665 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_6_1 | A v -> CO v  | ADDFX2M   | 0.119 | 0.454 |   2.887 |   17.119 | 
     | U2/div_30/U30                       | C v -> Y v   | AND3X2M   | 0.111 | 0.269 |   3.155 |   17.387 | 
     | U2/div_30/U53                       | S0 v -> Y v  | CLKMX2X2M | 0.137 | 0.228 |   3.383 |   17.615 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.470 |   3.854 |   18.085 | 
     | U2/div_30/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M   | 0.121 | 0.324 |   4.177 |   18.409 | 
     | U2/div_30/U11                       | A v -> Y v   | AND2X2M   | 0.120 | 0.212 |   4.390 |   18.621 | 
     | U2/U182                             | C0 v -> Y ^  | AOI222X1M | 0.714 | 0.548 |   4.938 |   19.170 | 
     | U2/U180                             | D ^ -> Y v   | NAND4X2M  | 0.202 | 0.204 |   5.142 |   19.374 | 
     | U2/\ALU_OUT_reg[5]                  | D v          | SDFFRQX1M | 0.202 | 0.000 |   5.142 |   19.374 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |       |                                    |       |       |  Time   |   Time   | 
     |--------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^ |                                    | 0.050 |       |   0.000 |  -14.232 | 
     | U2                 | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -14.232 | 
     | U2/\ALU_OUT_reg[5] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -14.232 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U1/\RdData_reg[0] /CK 
Endpoint:   U1/\RdData_reg[0] /D        (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[0] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  4.074
= Slack Time                   15.319
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | REF_CLK ^   |           | 0.050 |       |   0.000 |   15.319 | 
     | M3/U1                    | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   15.319 | 
     | U0/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX4M | 0.152 | 0.537 |   0.537 |   15.857 | 
     | U0/U118                  | A v -> Y ^  | CLKINVX2M | 0.257 | 0.191 |   0.728 |   16.047 | 
     | U0/U216                  | A ^ -> Y v  | INVXLM    | 0.113 | 0.107 |   0.835 |   16.154 | 
     | U0/U68                   | C v -> Y ^  | NAND3X2M  | 0.202 | 0.155 |   0.989 |   16.309 | 
     | U0/U97                   | B ^ -> Y v  | NOR2X2M   | 0.062 | 0.069 |   1.058 |   16.378 | 
     | U0/U27                   | B0 v -> Y ^ | AOI221XLM | 0.789 | 0.559 |   1.617 |   16.937 | 
     | U0/U70                   | A ^ -> Y v  | CLKINVX2M | 0.350 | 0.354 |   1.971 |   17.290 | 
     | U1/U212                  | A v -> Y ^  | INVX2M    | 0.126 | 0.133 |   2.104 |   17.423 | 
     | U1/U193                  | A ^ -> Y v  | CLKINVX4M | 0.896 | 0.557 |   2.661 |   17.981 | 
     | U1/U92                   | S0 v -> Y v | MX4XLM    | 0.192 | 0.672 |   3.333 |   18.653 | 
     | U1/U282                  | A v -> Y v  | MX2XLM    | 0.200 | 0.394 |   3.727 |   19.046 | 
     | U1/U281                  | A0 v -> Y v | AO22X1M   | 0.107 | 0.347 |   4.074 |   19.393 | 
     | U1/\RdData_reg[0]        | D v         | SDFFRQX1M | 0.107 | 0.000 |   4.074 |   19.393 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |           |       |       |  Time   |   Time   | 
     |-------------------+------------+-----------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.319 | 
     | M3/U1             | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.319 | 
     | U1/\RdData_reg[0] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -15.319 | 
     +---------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U1/\RdData_reg[3] /CK 
Endpoint:   U1/\RdData_reg[3] /D        (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[0] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.392
- Arrival Time                  4.064
= Slack Time                   15.328
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | REF_CLK ^   |           | 0.050 |       |   0.000 |   15.328 | 
     | M3/U1                    | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   15.328 | 
     | U0/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX4M | 0.152 | 0.537 |   0.537 |   15.865 | 
     | U0/U118                  | A v -> Y ^  | CLKINVX2M | 0.257 | 0.191 |   0.728 |   16.056 | 
     | U0/U216                  | A ^ -> Y v  | INVXLM    | 0.113 | 0.107 |   0.835 |   16.163 | 
     | U0/U68                   | C v -> Y ^  | NAND3X2M  | 0.202 | 0.155 |   0.989 |   16.317 | 
     | U0/U97                   | B ^ -> Y v  | NOR2X2M   | 0.062 | 0.069 |   1.058 |   16.386 | 
     | U0/U27                   | B0 v -> Y ^ | AOI221XLM | 0.789 | 0.559 |   1.617 |   16.945 | 
     | U0/U70                   | A ^ -> Y v  | CLKINVX2M | 0.350 | 0.354 |   1.971 |   17.299 | 
     | U1/U212                  | A v -> Y ^  | INVX2M    | 0.126 | 0.133 |   2.104 |   17.432 | 
     | U1/U193                  | A ^ -> Y v  | CLKINVX4M | 0.896 | 0.557 |   2.661 |   17.989 | 
     | U1/U89                   | S0 v -> Y v | MX4XLM    | 0.166 | 0.640 |   3.301 |   18.629 | 
     | U1/U291                  | A v -> Y v  | MX2XLM    | 0.222 | 0.405 |   3.706 |   19.034 | 
     | U1/U290                  | A0 v -> Y v | AO22X1M   | 0.111 | 0.359 |   4.064 |   19.392 | 
     | U1/\RdData_reg[3]        | D v         | SDFFRQX1M | 0.111 | 0.000 |   4.064 |   19.392 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |           |       |       |  Time   |   Time   | 
     |-------------------+------------+-----------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.328 | 
     | M3/U1             | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.328 | 
     | U1/\RdData_reg[3] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -15.328 | 
     +---------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U1/\RdData_reg[2] /CK 
Endpoint:   U1/\RdData_reg[2] /D        (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[0] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  4.061
= Slack Time                   15.333
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | REF_CLK ^   |           | 0.050 |       |   0.000 |   15.333 | 
     | M3/U1                    | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   15.333 | 
     | U0/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX4M | 0.152 | 0.537 |   0.537 |   15.870 | 
     | U0/U118                  | A v -> Y ^  | CLKINVX2M | 0.257 | 0.191 |   0.728 |   16.061 | 
     | U0/U216                  | A ^ -> Y v  | INVXLM    | 0.113 | 0.107 |   0.835 |   16.167 | 
     | U0/U68                   | C v -> Y ^  | NAND3X2M  | 0.202 | 0.155 |   0.989 |   16.322 | 
     | U0/U97                   | B ^ -> Y v  | NOR2X2M   | 0.062 | 0.069 |   1.058 |   16.391 | 
     | U0/U27                   | B0 v -> Y ^ | AOI221XLM | 0.789 | 0.559 |   1.617 |   16.950 | 
     | U0/U70                   | A ^ -> Y v  | CLKINVX2M | 0.350 | 0.354 |   1.971 |   17.304 | 
     | U1/U212                  | A v -> Y ^  | INVX2M    | 0.126 | 0.133 |   2.104 |   17.437 | 
     | U1/U193                  | A ^ -> Y v  | CLKINVX4M | 0.896 | 0.557 |   2.661 |   17.994 | 
     | U1/U289                  | S0 v -> Y v | MX4X1M    | 0.174 | 0.632 |   3.294 |   18.626 | 
     | U1/U288                  | B v -> Y v  | MX2XLM    | 0.216 | 0.414 |   3.708 |   19.041 | 
     | U1/U287                  | A0 v -> Y v | AO22X1M   | 0.107 | 0.353 |   4.061 |   19.393 | 
     | U1/\RdData_reg[2]        | D v         | SDFFRQX1M | 0.107 | 0.000 |   4.061 |   19.393 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |           |       |       |  Time   |   Time   | 
     |-------------------+------------+-----------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.333 | 
     | M3/U1             | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.333 | 
     | U1/\RdData_reg[2] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -15.333 | 
     +---------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U1/\RdData_reg[4] /CK 
Endpoint:   U1/\RdData_reg[4] /D        (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[0] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.391
- Arrival Time                  4.021
= Slack Time                   15.370
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | REF_CLK ^   |           | 0.050 |       |   0.000 |   15.370 | 
     | M3/U1                    | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   15.370 | 
     | U0/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX4M | 0.152 | 0.537 |   0.537 |   15.908 | 
     | U0/U118                  | A v -> Y ^  | CLKINVX2M | 0.257 | 0.191 |   0.728 |   16.098 | 
     | U0/U216                  | A ^ -> Y v  | INVXLM    | 0.113 | 0.107 |   0.835 |   16.205 | 
     | U0/U68                   | C v -> Y ^  | NAND3X2M  | 0.202 | 0.155 |   0.989 |   16.359 | 
     | U0/U97                   | B ^ -> Y v  | NOR2X2M   | 0.062 | 0.069 |   1.058 |   16.428 | 
     | U0/U27                   | B0 v -> Y ^ | AOI221XLM | 0.789 | 0.559 |   1.617 |   16.987 | 
     | U0/U70                   | A ^ -> Y v  | CLKINVX2M | 0.350 | 0.354 |   1.971 |   17.341 | 
     | U1/U212                  | A v -> Y ^  | INVX2M    | 0.126 | 0.133 |   2.104 |   17.474 | 
     | U1/U193                  | A ^ -> Y v  | CLKINVX4M | 0.896 | 0.557 |   2.661 |   18.031 | 
     | U1/U295                  | S0 v -> Y v | MX4X1M    | 0.177 | 0.634 |   3.296 |   18.666 | 
     | U1/U294                  | B v -> Y v  | MX2XLM    | 0.168 | 0.371 |   3.667 |   19.037 | 
     | U1/U293                  | A0 v -> Y v | AO22X1M   | 0.120 | 0.354 |   4.021 |   19.391 | 
     | U1/\RdData_reg[4]        | D v         | SDFFRQX1M | 0.120 | 0.000 |   4.021 |   19.391 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |           |       |       |  Time   |   Time   | 
     |-------------------+------------+-----------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.370 | 
     | M3/U1             | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.370 | 
     | U1/\RdData_reg[4] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -15.370 | 
     +---------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U1/\RdData_reg[1] /CK 
Endpoint:   U1/\RdData_reg[1] /D        (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[0] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.392
- Arrival Time                  4.013
= Slack Time                   15.379
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | REF_CLK ^   |           | 0.050 |       |   0.000 |   15.379 | 
     | M3/U1                    | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   15.379 | 
     | U0/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX4M | 0.152 | 0.537 |   0.537 |   15.917 | 
     | U0/U118                  | A v -> Y ^  | CLKINVX2M | 0.257 | 0.191 |   0.728 |   16.107 | 
     | U0/U216                  | A ^ -> Y v  | INVXLM    | 0.113 | 0.107 |   0.835 |   16.214 | 
     | U0/U68                   | C v -> Y ^  | NAND3X2M  | 0.202 | 0.155 |   0.989 |   16.369 | 
     | U0/U97                   | B ^ -> Y v  | NOR2X2M   | 0.062 | 0.069 |   1.058 |   16.438 | 
     | U0/U27                   | B0 v -> Y ^ | AOI221XLM | 0.789 | 0.559 |   1.617 |   16.997 | 
     | U0/U70                   | A ^ -> Y v  | CLKINVX2M | 0.350 | 0.354 |   1.971 |   17.350 | 
     | U1/U212                  | A v -> Y ^  | INVX2M    | 0.126 | 0.133 |   2.104 |   17.483 | 
     | U1/U193                  | A ^ -> Y v  | CLKINVX4M | 0.896 | 0.557 |   2.661 |   18.041 | 
     | U1/U286                  | S0 v -> Y v | MX4X1M    | 0.168 | 0.626 |   3.287 |   18.666 | 
     | U1/U285                  | B v -> Y v  | MX2XLM    | 0.178 | 0.378 |   3.665 |   19.045 | 
     | U1/U284                  | A0 v -> Y v | AO22X1M   | 0.112 | 0.348 |   4.013 |   19.392 | 
     | U1/\RdData_reg[1]        | D v         | SDFFRQX1M | 0.112 | 0.000 |   4.013 |   19.392 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |           |       |       |  Time   |   Time   | 
     |-------------------+------------+-----------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.379 | 
     | M3/U1             | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.379 | 
     | U1/\RdData_reg[1] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -15.379 | 
     +---------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U1/\RdData_reg[6] /CK 
Endpoint:   U1/\RdData_reg[6] /D        (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[0] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.391
- Arrival Time                  4.005
= Slack Time                   15.387
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | REF_CLK ^   |           | 0.050 |       |   0.000 |   15.387 | 
     | M3/U1                    | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   15.387 | 
     | U0/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX4M | 0.152 | 0.537 |   0.537 |   15.924 | 
     | U0/U118                  | A v -> Y ^  | CLKINVX2M | 0.257 | 0.191 |   0.728 |   16.115 | 
     | U0/U216                  | A ^ -> Y v  | INVXLM    | 0.113 | 0.107 |   0.835 |   16.221 | 
     | U0/U68                   | C v -> Y ^  | NAND3X2M  | 0.202 | 0.155 |   0.989 |   16.376 | 
     | U0/U97                   | B ^ -> Y v  | NOR2X2M   | 0.062 | 0.069 |   1.058 |   16.445 | 
     | U0/U27                   | B0 v -> Y ^ | AOI221XLM | 0.789 | 0.559 |   1.617 |   17.004 | 
     | U0/U70                   | A ^ -> Y v  | CLKINVX2M | 0.350 | 0.354 |   1.971 |   17.358 | 
     | U1/U212                  | A v -> Y ^  | INVX2M    | 0.126 | 0.133 |   2.104 |   17.491 | 
     | U1/U193                  | A ^ -> Y v  | CLKINVX4M | 0.896 | 0.557 |   2.661 |   18.048 | 
     | U1/U87                   | S0 v -> Y v | MX4XLM    | 0.161 | 0.636 |   3.297 |   18.683 | 
     | U1/U300                  | A v -> Y v  | MX2XLM    | 0.170 | 0.356 |   3.653 |   19.040 | 
     | U1/U299                  | A0 v -> Y v | AO22X1M   | 0.117 | 0.352 |   4.005 |   19.391 | 
     | U1/\RdData_reg[6]        | D v         | SDFFRQX1M | 0.117 | 0.000 |   4.005 |   19.391 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |           |       |       |  Time   |   Time   | 
     |-------------------+------------+-----------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.387 | 
     | M3/U1             | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.387 | 
     | U1/\RdData_reg[6] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -15.387 | 
     +---------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U1/\RdData_reg[5] /CK 
Endpoint:   U1/\RdData_reg[5] /D        (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[0] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  3.989
= Slack Time                   15.405
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | REF_CLK ^   |           | 0.050 |       |   0.000 |   15.405 | 
     | M3/U1                    | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   15.405 | 
     | U0/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX4M | 0.152 | 0.537 |   0.537 |   15.942 | 
     | U0/U118                  | A v -> Y ^  | CLKINVX2M | 0.257 | 0.191 |   0.728 |   16.133 | 
     | U0/U216                  | A ^ -> Y v  | INVXLM    | 0.113 | 0.107 |   0.835 |   16.240 | 
     | U0/U68                   | C v -> Y ^  | NAND3X2M  | 0.202 | 0.155 |   0.989 |   16.394 | 
     | U0/U97                   | B ^ -> Y v  | NOR2X2M   | 0.062 | 0.069 |   1.058 |   16.463 | 
     | U0/U27                   | B0 v -> Y ^ | AOI221XLM | 0.789 | 0.559 |   1.617 |   17.022 | 
     | U0/U70                   | A ^ -> Y v  | CLKINVX2M | 0.350 | 0.354 |   1.971 |   17.376 | 
     | U1/U212                  | A v -> Y ^  | INVX2M    | 0.126 | 0.133 |   2.104 |   17.509 | 
     | U1/U193                  | A ^ -> Y v  | CLKINVX4M | 0.896 | 0.557 |   2.661 |   18.066 | 
     | U1/U298                  | S0 v -> Y v | MX4X1M    | 0.183 | 0.640 |   3.301 |   18.706 | 
     | U1/U297                  | B v -> Y v  | MX2XLM    | 0.148 | 0.353 |   3.654 |   19.059 | 
     | U1/U296                  | A0 v -> Y v | AO22X1M   | 0.107 | 0.334 |   3.989 |   19.393 | 
     | U1/\RdData_reg[5]        | D v         | SDFFRQX1M | 0.107 | 0.000 |   3.989 |   19.393 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |           |       |       |  Time   |   Time   | 
     |-------------------+------------+-----------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.405 | 
     | M3/U1             | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.405 | 
     | U1/\RdData_reg[5] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -15.405 | 
     +---------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U1/\RdData_reg[7] /CK 
Endpoint:   U1/\RdData_reg[7] /D        (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[0] /Q (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  3.970
= Slack Time                   15.423
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | REF_CLK ^   |           | 0.050 |       |   0.000 |   15.423 | 
     | M3/U1                    | A ^ -> Y ^  | MX2X6M    | 0.050 | 0.000 |   0.000 |   15.423 | 
     | U0/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX4M | 0.152 | 0.537 |   0.537 |   15.960 | 
     | U0/U118                  | A v -> Y ^  | CLKINVX2M | 0.257 | 0.191 |   0.728 |   16.151 | 
     | U0/U216                  | A ^ -> Y v  | INVXLM    | 0.113 | 0.107 |   0.835 |   16.258 | 
     | U0/U68                   | C v -> Y ^  | NAND3X2M  | 0.202 | 0.155 |   0.989 |   16.412 | 
     | U0/U97                   | B ^ -> Y v  | NOR2X2M   | 0.062 | 0.069 |   1.058 |   16.481 | 
     | U0/U27                   | B0 v -> Y ^ | AOI221XLM | 0.789 | 0.559 |   1.617 |   17.040 | 
     | U0/U70                   | A ^ -> Y v  | CLKINVX2M | 0.350 | 0.354 |   1.971 |   17.394 | 
     | U1/U212                  | A v -> Y ^  | INVX2M    | 0.126 | 0.133 |   2.104 |   17.527 | 
     | U1/U193                  | A ^ -> Y v  | CLKINVX4M | 0.896 | 0.557 |   2.661 |   18.084 | 
     | U1/U305                  | S0 v -> Y v | MX4X1M    | 0.158 | 0.611 |   3.272 |   18.695 | 
     | U1/U303                  | B v -> Y v  | MX2XLM    | 0.161 | 0.358 |   3.630 |   19.053 | 
     | U1/U302                  | A0 v -> Y v | AO22X1M   | 0.109 | 0.340 |   3.970 |   19.393 | 
     | U1/\RdData_reg[7]        | D v         | SDFFRQX1M | 0.109 | 0.000 |   3.970 |   19.393 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |           |       |       |  Time   |   Time   | 
     |-------------------+------------+-----------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |           | 0.050 |       |   0.000 |  -15.423 | 
     | M3/U1             | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -15.423 | 
     | U1/\RdData_reg[7] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -15.423 | 
     +---------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U1/\Reg_File_reg[0][4] /CK 
Endpoint:   U1/\Reg_File_reg[0][4] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.525
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.275
- Arrival Time                  3.168
= Slack Time                   16.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.107 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.107 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.618 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   16.946 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.170 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.241 |   17.347 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.487 |   17.593 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.728 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   17.906 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.117 | 
     | U1/U195                  | AN ^ -> Y ^  | NOR2BX2M    | 0.330 | 0.280 |   2.290 |   18.397 | 
     | U1/U187                  | C ^ -> Y ^   | AND3X2M     | 0.083 | 0.211 |   2.501 |   18.608 | 
     | U1/U178                  | A ^ -> Y v   | CLKINVX2M   | 0.483 | 0.310 |   2.811 |   18.917 | 
     | U1/U277                  | A1N v -> Y v | OAI2BB2X1M  | 0.139 | 0.358 |   3.168 |   19.275 | 
     | U1/\Reg_File_reg[0][4]   | D v          | SDFFSRX2M   | 0.139 | 0.000 |   3.168 |   19.275 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.107 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.107 | 
     | U1/\Reg_File_reg[0][4] | CK ^       | SDFFSRX2M | 0.050 | 0.000 |   0.000 |  -16.107 | 
     +--------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U1/\Reg_File_reg[0][5] /CK 
Endpoint:   U1/\Reg_File_reg[0][5] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.524
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.276
- Arrival Time                  3.167
= Slack Time                   16.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.110 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.110 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.621 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   16.948 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.173 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.241 |   17.350 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.487 |   17.596 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.731 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   17.909 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.120 | 
     | U1/U195                  | AN ^ -> Y ^  | NOR2BX2M    | 0.330 | 0.280 |   2.290 |   18.399 | 
     | U1/U187                  | C ^ -> Y ^   | AND3X2M     | 0.083 | 0.211 |   2.501 |   18.611 | 
     | U1/U178                  | A ^ -> Y v   | CLKINVX2M   | 0.483 | 0.310 |   2.811 |   18.920 | 
     | U1/U278                  | A1N v -> Y v | OAI2BB2X1M  | 0.134 | 0.356 |   3.167 |   19.276 | 
     | U1/\Reg_File_reg[0][5]   | D v          | SDFFSRX2M   | 0.134 | 0.000 |   3.167 |   19.276 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.110 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.110 | 
     | U1/\Reg_File_reg[0][5] | CK ^       | SDFFSRX2M | 0.050 | 0.000 |   0.000 |  -16.110 | 
     +--------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U1/\Reg_File_reg[0][3] /CK 
Endpoint:   U1/\Reg_File_reg[0][3] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.522
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.278
- Arrival Time                  3.165
= Slack Time                   16.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.113 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.113 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.624 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   16.952 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.176 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.241 |   17.354 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.487 |   17.600 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.735 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   17.912 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.123 | 
     | U1/U195                  | AN ^ -> Y ^  | NOR2BX2M    | 0.330 | 0.280 |   2.290 |   18.403 | 
     | U1/U187                  | C ^ -> Y ^   | AND3X2M     | 0.083 | 0.211 |   2.501 |   18.614 | 
     | U1/U178                  | A ^ -> Y v   | CLKINVX2M   | 0.483 | 0.310 |   2.811 |   18.924 | 
     | U1/U276                  | A1N v -> Y v | OAI2BB2X1M  | 0.127 | 0.354 |   3.165 |   19.278 | 
     | U1/\Reg_File_reg[0][3]   | D v          | SDFFSRX2M   | 0.127 | 0.000 |   3.165 |   19.278 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.113 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.113 | 
     | U1/\Reg_File_reg[0][3] | CK ^       | SDFFSRX2M | 0.050 | 0.000 |   0.000 |  -16.113 | 
     +--------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U1/\Reg_File_reg[0][2] /CK 
Endpoint:   U1/\Reg_File_reg[0][2] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.523
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.277
- Arrival Time                  3.164
= Slack Time                   16.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.114 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.114 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.625 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   16.952 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.177 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.241 |   17.354 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.487 |   17.600 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.735 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   17.913 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.123 | 
     | U1/U195                  | AN ^ -> Y ^  | NOR2BX2M    | 0.330 | 0.280 |   2.290 |   18.403 | 
     | U1/U187                  | C ^ -> Y ^   | AND3X2M     | 0.083 | 0.211 |   2.501 |   18.615 | 
     | U1/U178                  | A ^ -> Y v   | CLKINVX2M   | 0.483 | 0.310 |   2.811 |   18.924 | 
     | U1/U275                  | A1N v -> Y v | OAI2BB2X1M  | 0.130 | 0.353 |   3.164 |   19.277 | 
     | U1/\Reg_File_reg[0][2]   | D v          | SDFFSRX2M   | 0.130 | 0.000 |   3.164 |   19.277 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.113 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.113 | 
     | U1/\Reg_File_reg[0][2] | CK ^       | SDFFSRX2M | 0.050 | 0.000 |   0.000 |  -16.113 | 
     +--------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U1/\Reg_File_reg[0][1] /CK 
Endpoint:   U1/\Reg_File_reg[0][1] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.505
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.295
- Arrival Time                  3.179
= Slack Time                   16.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.116 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.116 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.627 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   16.955 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.179 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.241 |   17.357 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.487 |   17.603 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.737 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   17.915 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.126 | 
     | U1/U195                  | AN ^ -> Y ^  | NOR2BX2M    | 0.330 | 0.280 |   2.290 |   18.406 | 
     | U1/U187                  | C ^ -> Y ^   | AND3X2M     | 0.083 | 0.211 |   2.501 |   18.617 | 
     | U1/U178                  | A ^ -> Y v   | CLKINVX2M   | 0.483 | 0.310 |   2.811 |   18.927 | 
     | U1/U274                  | A1N v -> Y v | OAI2BB2X1M  | 0.151 | 0.368 |   3.179 |   19.295 | 
     | U1/\Reg_File_reg[0][1]   | D v          | SDFFSRX1M   | 0.151 | 0.000 |   3.179 |   19.295 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.116 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.116 | 
     | U1/\Reg_File_reg[0][1] | CK ^       | SDFFSRX1M | 0.050 | 0.000 |   0.000 |  -16.116 | 
     +--------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U1/\Reg_File_reg[0][6] /CK 
Endpoint:   U1/\Reg_File_reg[0][6] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.504
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.296
- Arrival Time                  3.175
= Slack Time                   16.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.121 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.121 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.632 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   16.960 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.184 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.241 |   17.362 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.487 |   17.608 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.743 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   17.920 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.131 | 
     | U1/U195                  | AN ^ -> Y ^  | NOR2BX2M    | 0.330 | 0.280 |   2.290 |   18.411 | 
     | U1/U187                  | C ^ -> Y ^   | AND3X2M     | 0.083 | 0.211 |   2.501 |   18.622 | 
     | U1/U178                  | A ^ -> Y v   | CLKINVX2M   | 0.483 | 0.310 |   2.811 |   18.932 | 
     | U1/U279                  | A1N v -> Y v | OAI2BB2X1M  | 0.145 | 0.364 |   3.175 |   19.296 | 
     | U1/\Reg_File_reg[0][6]   | D v          | SDFFSRX1M   | 0.145 | 0.000 |   3.175 |   19.296 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.121 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.121 | 
     | U1/\Reg_File_reg[0][6] | CK ^       | SDFFSRX1M | 0.050 | 0.000 |   0.000 |  -16.121 | 
     +--------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U1/\Reg_File_reg[0][7] /CK 
Endpoint:   U1/\Reg_File_reg[0][7] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.500
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.300
- Arrival Time                  3.164
= Slack Time                   16.136
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.136 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.136 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.647 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   16.975 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.199 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.241 |   17.377 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.487 |   17.623 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.757 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   17.935 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.146 | 
     | U1/U195                  | AN ^ -> Y ^  | NOR2BX2M    | 0.330 | 0.280 |   2.290 |   18.426 | 
     | U1/U187                  | C ^ -> Y ^   | AND3X2M     | 0.083 | 0.211 |   2.501 |   18.637 | 
     | U1/U178                  | A ^ -> Y v   | CLKINVX2M   | 0.483 | 0.310 |   2.811 |   18.947 | 
     | U1/U280                  | A1N v -> Y v | OAI2BB2X1M  | 0.127 | 0.354 |   3.164 |   19.300 | 
     | U1/\Reg_File_reg[0][7]   | D v          | SDFFSRX1M   | 0.127 | 0.000 |   3.164 |   19.300 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.136 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.136 | 
     | U1/\Reg_File_reg[0][7] | CK ^       | SDFFSRX1M | 0.050 | 0.000 |   0.000 |  -16.136 | 
     +--------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U1/\Reg_File_reg[1][7] /CK 
Endpoint:   U1/\Reg_File_reg[1][7] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.503
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.297
- Arrival Time                  3.125
= Slack Time                   16.172
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.172 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.172 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.683 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   17.011 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.235 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.241 |   17.412 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.487 |   17.658 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.793 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   17.971 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.182 | 
     | U1/U195                  | AN ^ -> Y ^  | NOR2BX2M    | 0.330 | 0.280 |   2.290 |   18.461 | 
     | U1/U205                  | A ^ -> Y ^   | AND3X2M     | 0.099 | 0.223 |   2.513 |   18.685 | 
     | U1/U188                  | A ^ -> Y v   | CLKINVX2M   | 0.408 | 0.271 |   2.784 |   18.956 | 
     | U1/U224                  | A1N v -> Y v | OAI2BB2X1M  | 0.141 | 0.341 |   3.125 |   19.297 | 
     | U1/\Reg_File_reg[1][7]   | D v          | SDFFSRX1M   | 0.141 | 0.000 |   3.125 |   19.297 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.172 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.172 | 
     | U1/\Reg_File_reg[1][7] | CK ^       | SDFFSRX1M | 0.050 | 0.000 |   0.000 |  -16.172 | 
     +--------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U1/\Reg_File_reg[1][0] /CK 
Endpoint:   U1/\Reg_File_reg[1][0] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.502
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.298
- Arrival Time                  3.124
= Slack Time                   16.174
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.174 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.174 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.685 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   17.013 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.237 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.241 |   17.415 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.487 |   17.661 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.796 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   17.973 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.184 | 
     | U1/U195                  | AN ^ -> Y ^  | NOR2BX2M    | 0.330 | 0.280 |   2.290 |   18.464 | 
     | U1/U205                  | A ^ -> Y ^   | AND3X2M     | 0.099 | 0.223 |   2.513 |   18.687 | 
     | U1/U188                  | A ^ -> Y v   | CLKINVX2M   | 0.408 | 0.271 |   2.784 |   18.958 | 
     | U1/U217                  | A1N v -> Y v | OAI2BB2X1M  | 0.139 | 0.339 |   3.123 |   19.298 | 
     | U1/\Reg_File_reg[1][0]   | D v          | SDFFSRX1M   | 0.139 | 0.000 |   3.124 |   19.298 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.174 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.174 | 
     | U1/\Reg_File_reg[1][0] | CK ^       | SDFFSRX1M | 0.050 | 0.000 |   0.000 |  -16.174 | 
     +--------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U1/\Reg_File_reg[1][4] /CK 
Endpoint:   U1/\Reg_File_reg[1][4] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.501
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.299
- Arrival Time                  3.119
= Slack Time                   16.179
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.179 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.179 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.690 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   17.018 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.242 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.240 |   17.420 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.486 |   17.666 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.800 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   17.978 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.189 | 
     | U1/U195                  | AN ^ -> Y ^  | NOR2BX2M    | 0.330 | 0.280 |   2.290 |   18.469 | 
     | U1/U205                  | A ^ -> Y ^   | AND3X2M     | 0.099 | 0.223 |   2.513 |   18.692 | 
     | U1/U188                  | A ^ -> Y v   | CLKINVX2M   | 0.408 | 0.271 |   2.784 |   18.963 | 
     | U1/U221                  | A1N v -> Y v | OAI2BB2X1M  | 0.134 | 0.335 |   3.119 |   19.299 | 
     | U1/\Reg_File_reg[1][4]   | D v          | SDFFSRX1M   | 0.134 | 0.000 |   3.119 |   19.299 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.179 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.179 | 
     | U1/\Reg_File_reg[1][4] | CK ^       | SDFFSRX1M | 0.050 | 0.000 |   0.000 |  -16.179 | 
     +--------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U1/\Reg_File_reg[1][1] /CK 
Endpoint:   U1/\Reg_File_reg[1][1] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.500
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.300
- Arrival Time                  3.113
= Slack Time                   16.187
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.187 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.187 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.698 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   17.026 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.250 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.240 |   17.428 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.486 |   17.674 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.808 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   17.986 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.197 | 
     | U1/U195                  | AN ^ -> Y ^  | NOR2BX2M    | 0.330 | 0.280 |   2.290 |   18.477 | 
     | U1/U205                  | A ^ -> Y ^   | AND3X2M     | 0.099 | 0.223 |   2.513 |   18.700 | 
     | U1/U188                  | A ^ -> Y v   | CLKINVX2M   | 0.408 | 0.271 |   2.784 |   18.971 | 
     | U1/U218                  | A1N v -> Y v | OAI2BB2X1M  | 0.125 | 0.329 |   3.113 |   19.300 | 
     | U1/\Reg_File_reg[1][1]   | D v          | SDFFSRX1M   | 0.125 | 0.000 |   3.113 |   19.300 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.187 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.187 | 
     | U1/\Reg_File_reg[1][1] | CK ^       | SDFFSRX1M | 0.050 | 0.000 |   0.000 |  -16.187 | 
     +--------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U1/\Reg_File_reg[2][1] /CK 
Endpoint:   U1/\Reg_File_reg[2][1] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.508
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.292
- Arrival Time                  3.067
= Slack Time                   16.225
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.225 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.225 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.736 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   17.063 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.288 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.241 |   17.465 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.487 |   17.711 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.846 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   18.024 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.234 | 
     | U1/U195                  | AN ^ -> Y ^  | NOR2BX2M    | 0.330 | 0.280 |   2.290 |   18.514 | 
     | U1/U197                  | A ^ -> Y v   | NAND3X2M    | 0.555 | 0.390 |   2.680 |   18.904 | 
     | U1/U225                  | A1N v -> Y v | OAI2BB2X1M  | 0.167 | 0.388 |   3.067 |   19.292 | 
     | U1/\Reg_File_reg[2][1]   | D v          | SDFFSRX1M   | 0.167 | 0.000 |   3.067 |   19.292 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.225 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.225 | 
     | U1/\Reg_File_reg[2][1] | CK ^       | SDFFSRX1M | 0.050 | 0.000 |   0.000 |  -16.225 | 
     +--------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U1/\Reg_File_reg[0][0] /CK 
Endpoint:   U1/\Reg_File_reg[0][0] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.390
- Arrival Time                  3.159
= Slack Time                   16.232
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.232 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.232 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.743 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   17.070 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.295 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.241 |   17.472 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.487 |   17.718 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.853 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   18.031 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.242 | 
     | U1/U195                  | AN ^ -> Y ^  | NOR2BX2M    | 0.330 | 0.280 |   2.290 |   18.521 | 
     | U1/U187                  | C ^ -> Y ^   | AND3X2M     | 0.083 | 0.211 |   2.501 |   18.733 | 
     | U1/U178                  | A ^ -> Y v   | CLKINVX2M   | 0.483 | 0.310 |   2.811 |   19.042 | 
     | U1/U273                  | A1N v -> Y v | OAI2BB2X1M  | 0.121 | 0.348 |   3.159 |   19.390 | 
     | U1/\Reg_File_reg[0][0]   | D v          | SDFFRQX2M   | 0.121 | 0.000 |   3.159 |   19.390 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.232 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.232 | 
     | U1/\Reg_File_reg[0][0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.232 | 
     +--------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U1/\Reg_File_reg[2][6] /CK 
Endpoint:   U1/\Reg_File_reg[2][6] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.504
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.296
- Arrival Time                  3.051
= Slack Time                   16.245
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.245 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.245 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.756 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   17.084 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.308 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.241 |   17.486 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.487 |   17.732 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.866 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   18.044 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.255 | 
     | U1/U195                  | AN ^ -> Y ^  | NOR2BX2M    | 0.330 | 0.280 |   2.290 |   18.535 | 
     | U1/U197                  | A ^ -> Y v   | NAND3X2M    | 0.555 | 0.390 |   2.680 |   18.925 | 
     | U1/U230                  | A1N v -> Y v | OAI2BB2X1M  | 0.146 | 0.371 |   3.051 |   19.296 | 
     | U1/\Reg_File_reg[2][6]   | D v          | SDFFSRX1M   | 0.146 | 0.000 |   3.051 |   19.296 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.245 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.245 | 
     | U1/\Reg_File_reg[2][6] | CK ^       | SDFFSRX1M | 0.050 | 0.000 |   0.000 |  -16.245 | 
     +--------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U1/\Reg_File_reg[2][5] /CK 
Endpoint:   U1/\Reg_File_reg[2][5] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.503
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.297
- Arrival Time                  3.049
= Slack Time                   16.247
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.247 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.247 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.758 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   17.086 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.310 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.240 |   17.488 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.486 |   17.734 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.868 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   18.046 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.257 | 
     | U1/U195                  | AN ^ -> Y ^  | NOR2BX2M    | 0.330 | 0.280 |   2.290 |   18.537 | 
     | U1/U197                  | A ^ -> Y v   | NAND3X2M    | 0.555 | 0.390 |   2.680 |   18.927 | 
     | U1/U229                  | A1N v -> Y v | OAI2BB2X1M  | 0.144 | 0.370 |   3.049 |   19.297 | 
     | U1/\Reg_File_reg[2][5]   | D v          | SDFFSRX1M   | 0.144 | 0.000 |   3.049 |   19.297 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.247 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.247 | 
     | U1/\Reg_File_reg[2][5] | CK ^       | SDFFSRX1M | 0.050 | 0.000 |   0.000 |  -16.247 | 
     +--------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U1/\Reg_File_reg[1][6] /CK 
Endpoint:   U1/\Reg_File_reg[1][6] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.387
- Arrival Time                  3.122
= Slack Time                   16.265
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.265 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.265 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.776 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   17.103 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.328 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.241 |   17.505 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.487 |   17.751 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.886 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   18.064 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.274 | 
     | U1/U195                  | AN ^ -> Y ^  | NOR2BX2M    | 0.330 | 0.280 |   2.290 |   18.554 | 
     | U1/U205                  | A ^ -> Y ^   | AND3X2M     | 0.099 | 0.223 |   2.513 |   18.778 | 
     | U1/U188                  | A ^ -> Y v   | CLKINVX2M   | 0.408 | 0.271 |   2.784 |   19.049 | 
     | U1/U223                  | A1N v -> Y v | OAI2BB2X1M  | 0.138 | 0.338 |   3.122 |   19.387 | 
     | U1/\Reg_File_reg[1][6]   | D v          | SDFFRQX2M   | 0.138 | 0.000 |   3.122 |   19.387 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.265 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.265 | 
     | U1/\Reg_File_reg[1][6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.265 | 
     +--------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U1/\Reg_File_reg[1][5] /CK 
Endpoint:   U1/\Reg_File_reg[1][5] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.389
- Arrival Time                  3.116
= Slack Time                   16.273
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.273 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.273 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.784 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   17.112 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.336 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.240 |   17.513 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.486 |   17.759 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.894 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   18.072 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.283 | 
     | U1/U195                  | AN ^ -> Y ^  | NOR2BX2M    | 0.330 | 0.280 |   2.290 |   18.562 | 
     | U1/U205                  | A ^ -> Y ^   | AND3X2M     | 0.099 | 0.223 |   2.513 |   18.786 | 
     | U1/U188                  | A ^ -> Y v   | CLKINVX2M   | 0.408 | 0.271 |   2.784 |   19.057 | 
     | U1/U222                  | A1N v -> Y v | OAI2BB2X1M  | 0.129 | 0.332 |   3.116 |   19.389 | 
     | U1/\Reg_File_reg[1][5]   | D v          | SDFFRQX2M   | 0.129 | 0.000 |   3.116 |   19.389 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.273 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.273 | 
     | U1/\Reg_File_reg[1][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.273 | 
     +--------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U1/\Reg_File_reg[1][3] /CK 
Endpoint:   U1/\Reg_File_reg[1][3] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.387
- Arrival Time                  3.113
= Slack Time                   16.273
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.274 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.274 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.785 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   17.112 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.337 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.240 |   17.514 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.486 |   17.760 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.895 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   18.073 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.283 | 
     | U1/U195                  | AN ^ -> Y ^  | NOR2BX2M    | 0.330 | 0.280 |   2.290 |   18.563 | 
     | U1/U205                  | A ^ -> Y ^   | AND3X2M     | 0.099 | 0.223 |   2.513 |   18.786 | 
     | U1/U188                  | A ^ -> Y v   | CLKINVX2M   | 0.408 | 0.271 |   2.784 |   19.058 | 
     | U1/U220                  | A1N v -> Y v | OAI2BB2X1M  | 0.127 | 0.329 |   3.113 |   19.386 | 
     | U1/\Reg_File_reg[1][3]   | D v          | SDFFRQX4M   | 0.127 | 0.000 |   3.113 |   19.387 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.273 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.273 | 
     | U1/\Reg_File_reg[1][3] | CK ^       | SDFFRQX4M | 0.050 | 0.000 |   0.000 |  -16.273 | 
     +--------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U1/\Reg_File_reg[4][7] /CK 
Endpoint:   U1/\Reg_File_reg[4][7] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.383
- Arrival Time                  3.106
= Slack Time                   16.277
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.277 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.277 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.788 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   17.116 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.340 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.241 |   17.517 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.487 |   17.763 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.898 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   18.076 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.287 | 
     | U1/U170                  | B ^ -> Y ^   | CLKAND2X2M  | 0.171 | 0.242 |   2.252 |   18.528 | 
     | U1/U192                  | C ^ -> Y ^   | AND3X2M     | 0.085 | 0.196 |   2.448 |   18.725 | 
     | U1/U176                  | A ^ -> Y v   | CLKINVX2M   | 0.460 | 0.297 |   2.745 |   19.022 | 
     | U1/U245                  | A1N v -> Y v | OAI2BB2X1M  | 0.157 | 0.361 |   3.106 |   19.383 | 
     | U1/\Reg_File_reg[4][7]   | D v          | SDFFRQX1M   | 0.157 | 0.000 |   3.106 |   19.383 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.277 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.277 | 
     | U1/\Reg_File_reg[4][7] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -16.277 | 
     +--------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U1/\Reg_File_reg[1][2] /CK 
Endpoint:   U1/\Reg_File_reg[1][2] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.388
- Arrival Time                  3.108
= Slack Time                   16.280
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.280 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.280 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.791 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   17.119 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.343 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.240 |   17.520 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.486 |   17.766 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.901 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   18.079 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.290 | 
     | U1/U195                  | AN ^ -> Y ^  | NOR2BX2M    | 0.330 | 0.280 |   2.290 |   18.569 | 
     | U1/U205                  | A ^ -> Y ^   | AND3X2M     | 0.099 | 0.223 |   2.513 |   18.793 | 
     | U1/U188                  | A ^ -> Y v   | CLKINVX2M   | 0.408 | 0.271 |   2.784 |   19.064 | 
     | U1/U219                  | A1N v -> Y v | OAI2BB2X1M  | 0.119 | 0.324 |   3.108 |   19.388 | 
     | U1/\Reg_File_reg[1][2]   | D v          | SDFFRQX4M   | 0.119 | 0.000 |   3.108 |   19.388 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.280 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.280 | 
     | U1/\Reg_File_reg[1][2] | CK ^       | SDFFRQX4M | 0.050 | 0.000 |   0.000 |  -16.280 | 
     +--------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U1/\Reg_File_reg[3][5] /CK 
Endpoint:   U1/\Reg_File_reg[3][5] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.440
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.360
- Arrival Time                  3.076
= Slack Time                   16.284
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.284 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.284 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.795 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   17.123 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.347 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.241 |   17.525 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.487 |   17.771 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.905 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   18.083 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.294 | 
     | U1/U195                  | AN ^ -> Y ^  | NOR2BX2M    | 0.330 | 0.280 |   2.290 |   18.574 | 
     | U1/U199                  | B ^ -> Y v   | NAND3X2M    | 0.573 | 0.403 |   2.693 |   18.977 | 
     | U1/U272                  | A1N v -> Y v | OAI2BB2X1M  | 0.156 | 0.383 |   3.076 |   19.360 | 
     | U1/\Reg_File_reg[3][5]   | D v          | SDFFSQX4M   | 0.156 | 0.000 |   3.076 |   19.360 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.284 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.284 | 
     | U1/\Reg_File_reg[3][5] | CK ^       | SDFFSQX4M | 0.050 | 0.000 |   0.000 |  -16.284 | 
     +--------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U1/\Reg_File_reg[4][0] /CK 
Endpoint:   U1/\Reg_File_reg[4][0] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.387
- Arrival Time                  3.093
= Slack Time                   16.294
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.294 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.294 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.805 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   17.133 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.357 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.241 |   17.535 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.487 |   17.781 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.916 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   18.093 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.304 | 
     | U1/U170                  | B ^ -> Y ^   | CLKAND2X2M  | 0.171 | 0.242 |   2.252 |   18.546 | 
     | U1/U192                  | C ^ -> Y ^   | AND3X2M     | 0.085 | 0.196 |   2.448 |   18.742 | 
     | U1/U176                  | A ^ -> Y v   | CLKINVX2M   | 0.460 | 0.297 |   2.745 |   19.039 | 
     | U1/U238                  | A1N v -> Y v | OAI2BB2X1M  | 0.139 | 0.348 |   3.092 |   19.387 | 
     | U1/\Reg_File_reg[4][0]   | D v          | SDFFRQX1M   | 0.139 | 0.000 |   3.093 |   19.387 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.294 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.294 | 
     | U1/\Reg_File_reg[4][0] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -16.294 | 
     +--------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U1/\Reg_File_reg[4][6] /CK 
Endpoint:   U1/\Reg_File_reg[4][6] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.413
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.387
- Arrival Time                  3.091
= Slack Time                   16.296
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.296 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.296 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.807 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   17.135 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.359 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.241 |   17.537 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.487 |   17.783 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.917 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   18.095 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.306 | 
     | U1/U170                  | B ^ -> Y ^   | CLKAND2X2M  | 0.171 | 0.242 |   2.252 |   18.548 | 
     | U1/U192                  | C ^ -> Y ^   | AND3X2M     | 0.085 | 0.196 |   2.448 |   18.744 | 
     | U1/U176                  | A ^ -> Y v   | CLKINVX2M   | 0.460 | 0.297 |   2.745 |   19.041 | 
     | U1/U244                  | A1N v -> Y v | OAI2BB2X1M  | 0.137 | 0.346 |   3.091 |   19.387 | 
     | U1/\Reg_File_reg[4][6]   | D v          | SDFFRQX1M   | 0.137 | 0.000 |   3.091 |   19.387 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.296 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.296 | 
     | U1/\Reg_File_reg[4][6] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -16.296 | 
     +--------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U1/\Reg_File_reg[2][7] /CK 
Endpoint:   U1/\Reg_File_reg[2][7] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.442
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.358
- Arrival Time                  3.060
= Slack Time                   16.298
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.298 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.298 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.809 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   17.137 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.361 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.241 |   17.538 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.487 |   17.784 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.919 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   18.097 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.308 | 
     | U1/U195                  | AN ^ -> Y ^  | NOR2BX2M    | 0.330 | 0.280 |   2.290 |   18.587 | 
     | U1/U197                  | A ^ -> Y v   | NAND3X2M    | 0.555 | 0.390 |   2.680 |   18.977 | 
     | U1/U271                  | A1N v -> Y v | OAI2BB2X1M  | 0.157 | 0.380 |   3.060 |   19.358 | 
     | U1/\Reg_File_reg[2][7]   | D v          | SDFFSQX2M   | 0.157 | 0.000 |   3.060 |   19.358 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.298 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.298 | 
     | U1/\Reg_File_reg[2][7] | CK ^       | SDFFSQX2M | 0.050 | 0.000 |   0.000 |  -16.298 | 
     +--------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U1/\Reg_File_reg[4][5] /CK 
Endpoint:   U1/\Reg_File_reg[4][5] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.388
- Arrival Time                  3.089
= Slack Time                   16.298
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.299 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.299 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.810 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   17.137 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.362 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.241 |   17.539 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.487 |   17.785 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.920 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   18.098 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.308 | 
     | U1/U170                  | B ^ -> Y ^   | CLKAND2X2M  | 0.171 | 0.242 |   2.252 |   18.550 | 
     | U1/U192                  | C ^ -> Y ^   | AND3X2M     | 0.085 | 0.196 |   2.448 |   18.746 | 
     | U1/U176                  | A ^ -> Y v   | CLKINVX2M   | 0.460 | 0.297 |   2.745 |   19.043 | 
     | U1/U243                  | A1N v -> Y v | OAI2BB2X1M  | 0.134 | 0.344 |   3.089 |   19.388 | 
     | U1/\Reg_File_reg[4][5]   | D v          | SDFFRQX1M   | 0.134 | 0.000 |   3.089 |   19.388 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.298 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.298 | 
     | U1/\Reg_File_reg[4][5] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -16.298 | 
     +--------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U1/\Reg_File_reg[4][1] /CK 
Endpoint:   U1/\Reg_File_reg[4][1] /D    (v) checked with  leading edge of 'REF_
CLK'
Beginpoint: U0/\current_state_reg[2] /QN (v) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.388
- Arrival Time                  3.089
= Slack Time                   16.299
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |              |             |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^    |             | 0.050 |       |   0.000 |   16.299 | 
     | M3/U1                    | A ^ -> Y ^   | MX2X6M      | 0.050 | 0.000 |   0.000 |   16.299 | 
     | U0/\current_state_reg[2] | CK ^ -> QN v | SDFFSRX2M   | 0.245 | 0.511 |   0.511 |   16.810 | 
     | U0/U117                  | B v -> Y ^   | NOR2X2M     | 0.449 | 0.328 |   0.839 |   17.138 | 
     | U0/U68                   | A ^ -> Y v   | NAND3X2M    | 0.240 | 0.224 |   1.063 |   17.362 | 
     | U0/U87                   | C v -> Y ^   | NAND3X2M    | 0.177 | 0.177 |   1.241 |   17.539 | 
     | U0/U74                   | B ^ -> Y v   | CLKNAND2X2M | 0.392 | 0.246 |   1.487 |   17.785 | 
     | U0/U73                   | A v -> Y ^   | INVX2M      | 0.129 | 0.135 |   1.621 |   17.920 | 
     | U1/U175                  | AN ^ -> Y ^  | NOR2BX2M    | 0.167 | 0.178 |   1.799 |   18.098 | 
     | U1/U173                  | AN ^ -> Y ^  | NOR2BX2M    | 0.212 | 0.211 |   2.010 |   18.309 | 
     | U1/U170                  | B ^ -> Y ^   | CLKAND2X2M  | 0.171 | 0.242 |   2.252 |   18.550 | 
     | U1/U192                  | C ^ -> Y ^   | AND3X2M     | 0.085 | 0.196 |   2.448 |   18.746 | 
     | U1/U176                  | A ^ -> Y v   | CLKINVX2M   | 0.460 | 0.297 |   2.745 |   19.044 | 
     | U1/U239                  | A1N v -> Y v | OAI2BB2X1M  | 0.135 | 0.344 |   3.089 |   19.388 | 
     | U1/\Reg_File_reg[4][1]   | D v          | SDFFRQX1M   | 0.135 | 0.000 |   3.089 |   19.388 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | REF_CLK ^  |           | 0.050 |       |   0.000 |  -16.299 | 
     | M3/U1                  | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -16.299 | 
     | U1/\Reg_File_reg[4][1] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -16.299 | 
     +--------------------------------------------------------------------------------------+ 

