<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">

<head>
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=9" />
    <meta name="generator" content="AmbiqMicro" />
    <title>Apollo4l PWRCTRL</title>
    <link href="../resources/tabs.css" rel="stylesheet" type="text/css" />
    <link href="../resources/bootstrap.css" rel="stylesheet" type="text/css" />
    <script type="text/javascript" src="../resources/jquery.js"></script>
    <script type="text/javascript" src="../resources/dynsections.js"></script>
    <link href="search/search.css" rel="stylesheet" type="text/css" />
    <link href="../resources/customdoxygen.css" rel="stylesheet" type="text/css" />
</head>

<body>
    <div id="top">
        <!-- do not remove this div, it is closed by doxygen! -->
        <div id="titlearea">
            <table cellspacing="0" cellpadding="0">
                <tbody>
                    <tr style="height: 56px;">
                        <td id="projectlogo">
                            <img alt="Logo" src="../resources/am_logo.png" />
                        </td>
                        <td style="padding-left: 0.5em;">
                            <div id="projectname">Apollo4l  Register Documentation &#160;<span id="projectnumber">R4.4.1</span></div>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
        <!-- end header part -->
        <div id="navrow1" class="tabs">
            <ul class="tablist">
                <li class="current"><a href="../index.html"><span>Main&#160;Page</span></a>
                </li>
        </div>
        </li>
        </ul>
    </div>
    </div>
    <!-- top -->
    <!-- window showing the filter options -->
    <div class="header">
        <div class="headertitle">
            <div class="title">PWRCTRL - PWR Controller Register Bank</div>
        </div>
    </div>
    <!--header-->
    <body>
        <br>
        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 class="panel-title"> PWRCTRL Register Index</h3>
            </div>
            <div class="panel-body">
                <table>
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000000:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#MCUPERFREQ" target="_self">MCUPERFREQ - Performance control for MCU</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000004:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DEVPWREN" target="_self">DEVPWREN - Device Power Enables</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000008:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DEVPWRSTATUS" target="_self">DEVPWRSTATUS - Device Power ON Status</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000000C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#AUDSSPWREN" target="_self">AUDSSPWREN - Audio Subystem Power Enables</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000010:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#AUDSSPWRSTATUS" target="_self">AUDSSPWRSTATUS - Audio Subsystem Power ON Status</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000014:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#MEMPWREN" target="_self">MEMPWREN - Enables individual banks of the MEMORY array</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000018:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#MEMPWRSTATUS" target="_self">MEMPWRSTATUS - Mem Power ON Status</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000001C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#MEMRETCFG" target="_self">MEMRETCFG - SRAM banks configuration in system sleep modes</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000020:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SYSPWRSTATUS" target="_self">SYSPWRSTATUS - Power ON Status for domains that are not part of devpwrstatus or mempwrstatus</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000024:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SSRAMPWREN" target="_self">SSRAMPWREN - Enables individual banks of the Shared SRAM arrays</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000028:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SSRAMPWRST" target="_self">SSRAMPWRST - Shared SRAM Power ON Status</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000002C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SSRAMRETCFG" target="_self">SSRAMRETCFG - SRAM banks configuration in system sleep states</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000030:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DEVPWREVENTEN" target="_self">DEVPWREVENTEN - Event enable register to control which DEVPWRSTATUS bits are routed to event input of CPU.</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000034:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#MEMPWREVENTEN" target="_self">MEMPWREVENTEN - Event enable register to control which MEMPWRSTATUS bits are routed to event input of CPU.</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000040:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#MMSOVERRIDE" target="_self">MMSOVERRIDE - Multimedia System Override.</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000050:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DSP0PWRCTRL" target="_self">DSP0PWRCTRL - Power and RST controls for DSP0</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000054:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DSP0PERFREQ" target="_self">DSP0PERFREQ - Performance control register for DSP0</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000058:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DSP0MEMPWREN" target="_self">DSP0MEMPWREN - Memory power enables for DSP0 subsystem</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000005C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DSP0MEMPWRST" target="_self">DSP0MEMPWRST - DSP0 Memories Power ON Status</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000060:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DSP0MEMRETCFG" target="_self">DSP0MEMRETCFG - Memories configuration when DSP0 is powered off</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000070:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DSP1PWRCTRL" target="_self">DSP1PWRCTRL - Power and RST controls for DSP1</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000074:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DSP1PERFREQ" target="_self">DSP1PERFREQ - Performance control register for DSP1</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000078:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DSP1MEMPWREN" target="_self">DSP1MEMPWREN - Memory power enables for DSP1 subsystem</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000007C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DSP1MEMPWRST" target="_self">DSP1MEMPWRST - DSP1 Memories Power ON Status</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000080:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DSP1MEMRETCFG" target="_self">DSP1MEMRETCFG - Memories configuration when DSP1 is powered off</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000084:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PWRACKOVR" target="_self">PWRACKOVR - Overrides for power switch ack</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000088:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PWRCNTDEFVAL" target="_self">PWRCNTDEFVAL - Programmable delay values for state machines</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000100:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#VRCTRL" target="_self">VRCTRL - Power Optimization Control Bits for Voltage Regulators</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000104:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#LEGACYVRLPOVR" target="_self">LEGACYVRLPOVR - Power Domain overrides to let VR go into LP mode even when the domain is powered ON.</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000108:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#VRSTATUS" target="_self">VRSTATUS - Voltage Regulators status</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000190:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SRAMCTRL" target="_self">SRAMCTRL - SRAM Control register</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000194:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ADCSTATUS" target="_self">ADCSTATUS - Power Status Register for ADC Block</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000198:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#AUDADCSTATUS" target="_self">AUDADCSTATUS - Power Status Register for audio ADC Block</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000200:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#EMONCTRL" target="_self">EMONCTRL - Energy Monitor control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000204:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#EMONCFG0" target="_self">EMONCFG0 - Energy Monitor mode select register 0</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000208:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#EMONCFG1" target="_self">EMONCFG1 - Energy Monitor mode select register 1</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000020C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#EMONCFG2" target="_self">EMONCFG2 - Energy Monitor mode select register 2</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000210:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#EMONCFG3" target="_self">EMONCFG3 - Energy Monitor mode select register 3</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000214:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#EMONCFG4" target="_self">EMONCFG4 - Energy Monitor mode select register 4</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000218:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#EMONCFG5" target="_self">EMONCFG5 - Energy Monitor mode select register 5</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000021C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#EMONCFG6" target="_self">EMONCFG6 - Energy Monitor mode select register 6</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000220:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#EMONCFG7" target="_self">EMONCFG7 - Energy Monitor mode select register 7</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000228:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#EMONCOUNT0" target="_self">EMONCOUNT0 - Energy Monitor count</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000022C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#EMONCOUNT1" target="_self">EMONCOUNT1 - Energy Monitor count</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000230:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#EMONCOUNT2" target="_self">EMONCOUNT2 - Energy Monitor count</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000234:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#EMONCOUNT3" target="_self">EMONCOUNT3 - Energy Monitor count</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000238:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#EMONCOUNT4" target="_self">EMONCOUNT4 - Energy Monitor count</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000023C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#EMONCOUNT5" target="_self">EMONCOUNT5 - Energy Monitor count</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000240:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#EMONCOUNT6" target="_self">EMONCOUNT6 - Energy Monitor count</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000244:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#EMONCOUNT7" target="_self">EMONCOUNT7 - Energy Monitor count</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000024C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#EMONSTATUS" target="_self">EMONSTATUS - Energy Monitor status</a>
                        </td>
                    </tr>

                </table>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="MCUPERFREQ" class="panel-title">MCUPERFREQ - Performance control for MCU</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021000</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register provides the performance mode knobs for MCU. S/w should write the *PERFREQ field to desired mode and wait for the *PERFACK and check for the *PERFSTATUS. Some times system may not allow certain modes but *PERFACK should always follow *PERFREQ change.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="27">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">MCUPERFSTATUS
                                <br>0x1</td>

                            <td align="center" colspan="1">MCUPERFACK
                                <br>0x0</td>

                            <td align="center" colspan="2">MCUPERFREQ
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4:3</td>
                            <td>MCUPERFSTATUS</td>
                            <td>RO</td>
                            <td>MCU Performance mode request<br><br>
                                 ULP                  = 0x0 - MCU is in ULP mode (freq=24MHz)<br>
                             LP                   = 0x1 - MCU is in LP mode (freq=96MHz)<br>
                             HP                   = 0x2 - MCU is in HP mode (freq=192MHz)</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>MCUPERFACK</td>
                            <td>RO</td>
                            <td>Indicates the MCU performance status indicated in STATUS register is valid.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>MCUPERFREQ</td>
                            <td>RW</td>
                            <td>MCU Performance mode request<br><br>
                                 ULP                  = 0x0 - MCU to be run in ULP mode (freq=24MHz)<br>
                             LP                   = 0x1 - MCU to be run in LP mode (freq=96MHz)<br>
                             HP                   = 0x2 - MCU to be run in HP mode (freq=192MHz)</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DEVPWREN" class="panel-title">DEVPWREN - Device Power Enables</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021004</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This enables various peripherals power domains.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="5">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENI3C1
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENI3C0
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENDBG
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENSDIO
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENCRYPTO
                                <br>0x1</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENGFX
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENMSPI2
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENMSPI1
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENMSPI0
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENADC
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENUART3
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENUART2
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENUART1
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENUART0
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENIOM7
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENIOM6
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENIOM5
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENIOM4
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENIOM3
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENIOM2
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENIOM1
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENIOM0
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENIOS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:27</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>PWRENI3C1</td>
                            <td>RW</td>
                            <td>Powerup I3C1 power domain<br><br>
                                 EN                   = 0x1 - Enable<br>
                             DIS                  = 0x0 - Disable</td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PWRENI3C0</td>
                            <td>RW</td>
                            <td>Powerup I3C0 power domain<br><br>
                                 EN                   = 0x1 - Enable<br>
                             DIS                  = 0x0 - Disable</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PWRENDBG</td>
                            <td>RW</td>
                            <td>Powerup DBG power domain<br><br>
                                 EN                   = 0x1 - Enable<br>
                             DIS                  = 0x0 - Disable</td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21</td>
                            <td>PWRENSDIO</td>
                            <td>RW</td>
                            <td>Power up SDIO controller<br><br>
                                 EN                   = 0x1 - Power up SDIO<br>
                             DIS                  = 0x0 - Power down SDIO</td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>PWRENCRYPTO</td>
                            <td>RW</td>
                            <td>Power up CRYPTO module<br><br>
                                 EN                   = 0x1 - Power up CRYPTO<br>
                             DIS                  = 0x0 - Power down CRYPTO</td>
                        </tr>

                        <tr>
                            <td>19:18</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PWRENGFX</td>
                            <td>RW</td>
                            <td>Power up GFX controller<br><br>
                                 EN                   = 0x1 - Power up GFX<br>
                             DIS                  = 0x0 - Power down GFX</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PWRENMSPI2</td>
                            <td>RW</td>
                            <td>Power up MSPI Controller2<br><br>
                                 EN                   = 0x1 - Power up MSPI2<br>
                             DIS                  = 0x0 - Power down MSPI2</td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>PWRENMSPI1</td>
                            <td>RW</td>
                            <td>Power up MSPI Controller1<br><br>
                                 EN                   = 0x1 - Power up MSPI1<br>
                             DIS                  = 0x0 - Power down MSPI1</td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>PWRENMSPI0</td>
                            <td>RW</td>
                            <td>Power up MSPI Controller0<br><br>
                                 EN                   = 0x1 - Power up MSPI0<br>
                             DIS                  = 0x0 - Power down MSPI0</td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>PWRENADC</td>
                            <td>RW</td>
                            <td>Power up ADC Digital Controller<br><br>
                                 EN                   = 0x1 - Power up ADC<br>
                             DIS                  = 0x0 - Power Down ADC</td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PWRENUART3</td>
                            <td>RW</td>
                            <td>Power up UART Controller 3<br><br>
                                 EN                   = 0x1 - Power up UART 3<br>
                             DIS                  = 0x0 - Power down UART 3</td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>PWRENUART2</td>
                            <td>RW</td>
                            <td>Power up UART Controller 2<br><br>
                                 EN                   = 0x1 - Power up UART 2<br>
                             DIS                  = 0x0 - Power down UART 2</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PWRENUART1</td>
                            <td>RW</td>
                            <td>Power up UART Controller 1<br><br>
                                 EN                   = 0x1 - Power up UART 1<br>
                             DIS                  = 0x0 - Power down UART 1</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PWRENUART0</td>
                            <td>RW</td>
                            <td>Power up UART Controller 0<br><br>
                                 EN                   = 0x1 - Power up UART 0<br>
                             DIS                  = 0x0 - Power down UART 0</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PWRENIOM7</td>
                            <td>RW</td>
                            <td>Power up IO Master 7<br><br>
                                 EN                   = 0x1 - Power up IO Master 7<br>
                             DIS                  = 0x0 - Power down IO Master 7</td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>PWRENIOM6</td>
                            <td>RW</td>
                            <td>Power up IO Master 6<br><br>
                                 EN                   = 0x1 - Power up IO Master 6<br>
                             DIS                  = 0x0 - Power down IO Master 6</td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>PWRENIOM5</td>
                            <td>RW</td>
                            <td>Power up IO Master 5<br><br>
                                 EN                   = 0x1 - Power up IO Master 5<br>
                             DIS                  = 0x0 - Power down IO Master 5</td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>PWRENIOM4</td>
                            <td>RW</td>
                            <td>Power up IO Master 4<br><br>
                                 EN                   = 0x1 - Power up IO Master 4<br>
                             DIS                  = 0x0 - Power down IO Master 4</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PWRENIOM3</td>
                            <td>RW</td>
                            <td>Power up IO Master 3<br><br>
                                 EN                   = 0x1 - Power up IO Master 3<br>
                             DIS                  = 0x0 - Power down IO Master 3</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>PWRENIOM2</td>
                            <td>RW</td>
                            <td>Power up IO Master 2<br><br>
                                 EN                   = 0x1 - Power up IO Master 2<br>
                             DIS                  = 0x0 - Power down IO Master 2</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PWRENIOM1</td>
                            <td>RW</td>
                            <td>Power up IO Master 1<br><br>
                                 EN                   = 0x1 - Power up IO Master 1<br>
                             DIS                  = 0x0 - Power down IO Master 1</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PWRENIOM0</td>
                            <td>RW</td>
                            <td>Power up IO Master 0<br><br>
                                 EN                   = 0x1 - Power up IO Master 0<br>
                             DIS                  = 0x0 - Power down IO Master 0</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PWRENIOS</td>
                            <td>RW</td>
                            <td>Power up IO Slave<br><br>
                                 EN                   = 0x1 - Power up IO slave<br>
                             DIS                  = 0x0 - Power down IO slave</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DEVPWRSTATUS" class="panel-title">DEVPWRSTATUS - Device Power ON Status</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021008</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This provides the power status for the peripheral device domains controlled through DEVPWREN register. Value of 1 means the device is powred up and ready to be used and 0 means its not powered up.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="5">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTI3C1
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTI3C0
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTDBG
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTSDIO
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTCRYPTO
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTGFX
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTMSPI2
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTMSPI1
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTMSPI0
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTADC
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTUART3
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTUART2
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTUART1
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTUART0
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTIOM7
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTIOM6
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTIOM5
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTIOM4
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTIOM3
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTIOM2
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTIOM1
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTIOM0
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTIOS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:27</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>PWRSTI3C1</td>
                            <td>RO</td>
                            <td>Power Status I3C1<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PWRSTI3C0</td>
                            <td>RO</td>
                            <td>Power Status I3C0<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PWRSTDBG</td>
                            <td>RO</td>
                            <td>Power Status DBG subsystem<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21</td>
                            <td>PWRSTSDIO</td>
                            <td>RO</td>
                            <td>Power Status SDIO controller<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>PWRSTCRYPTO</td>
                            <td>RO</td>
                            <td>Power Status CRYPTO module<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>19:18</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PWRSTGFX</td>
                            <td>RO</td>
                            <td>Power Status GFX controller<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PWRSTMSPI2</td>
                            <td>RO</td>
                            <td>Power Status MSPI Controller2<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>PWRSTMSPI1</td>
                            <td>RO</td>
                            <td>Power Status MSPI Controller1<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>PWRSTMSPI0</td>
                            <td>RO</td>
                            <td>Power Status MSPI Controller0<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>PWRSTADC</td>
                            <td>RO</td>
                            <td>Power Status ADC Digital Controller<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PWRSTUART3</td>
                            <td>RO</td>
                            <td>Power Status UART Controller 3<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>PWRSTUART2</td>
                            <td>RO</td>
                            <td>Power Status UART Controller 2<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PWRSTUART1</td>
                            <td>RO</td>
                            <td>Power Status UART Controller 1<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PWRSTUART0</td>
                            <td>RO</td>
                            <td>Power Status UART Controller 0<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PWRSTIOM7</td>
                            <td>RO</td>
                            <td>Power Status IO Master 7<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>PWRSTIOM6</td>
                            <td>RO</td>
                            <td>Power Status IO Master 6<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>PWRSTIOM5</td>
                            <td>RO</td>
                            <td>Power Status IO Master 5<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>PWRSTIOM4</td>
                            <td>RO</td>
                            <td>Power status IO Master 4<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PWRSTIOM3</td>
                            <td>RO</td>
                            <td>Power status IO Master 3<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>PWRSTIOM2</td>
                            <td>RO</td>
                            <td>Power status IO Master 2<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PWRSTIOM1</td>
                            <td>RO</td>
                            <td>Power status IO Master 1<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PWRSTIOM0</td>
                            <td>RO</td>
                            <td>Power status IO Master 0<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PWRSTIOS</td>
                            <td>RO</td>
                            <td>Power status IO Slave<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="AUDSSPWREN" class="panel-title">AUDSSPWREN - Audio Subystem Power Enables</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4002100C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This enables various power domains in audio subsystem.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="21">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENI2S1
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENI2S0
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENPDM0
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENAUDPB
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENAUDREC
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:11</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10:8</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>PWRENI2S1</td>
                            <td>RW</td>
                            <td>Power up audio subsystem legacy I2S1 domain. I2S1 domain must be disabled. I2S1 is not available in Apoll4L.<br><br>
                                 EN                   = 0x1 - Power up I2S1<br>
                             DIS                  = 0x0 - Power down I2S1</td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>PWRENI2S0</td>
                            <td>RW</td>
                            <td>Power up audio subsystem I2S0 domain<br><br>
                                 EN                   = 0x1 - Power up I2S0<br>
                             DIS                  = 0x0 - Power down I2S0</td>
                        </tr>

                        <tr>
                            <td>5:3</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PWRENPDM0</td>
                            <td>RW</td>
                            <td>Power up audio subsystem PDM0 domain<br><br>
                                 EN                   = 0x1 - Power up PDM0<br>
                             DIS                  = 0x0 - Power down PDM0</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PWRENAUDPB</td>
                            <td>RW</td>
                            <td>Power up Audio Playback<br><br>
                                 EN                   = 0x1 - Power up AUDPB<br>
                             DIS                  = 0x0 - Power down AUDPB</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PWRENAUDREC</td>
                            <td>RW</td>
                            <td>Power up Audio Record<br><br>
                                 EN                   = 0x1 - Power up AUDREC<br>
                             DIS                  = 0x0 - Power down AUDREC</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="AUDSSPWRSTATUS" class="panel-title">AUDSSPWRSTATUS - Audio Subsystem Power ON Status</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021010</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This provides the power status for the peripheral domains controlled through AUDSSPWREN register. Value of 1 means the device is powred up and ready to be used and 0 means its not powered up.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="21">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTI2S1
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTI2S0
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTPDM0
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTAUDPB
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTAUDREC
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:11</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10:8</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>PWRSTI2S1</td>
                            <td>RO</td>
                            <td>Power Status audio subsystem legacy I2S1 domain. I2S1 is not available in Apoll4L.<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>PWRSTI2S0</td>
                            <td>RO</td>
                            <td>Power Status audio subsystem I2S0 domain<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>5:3</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PWRSTPDM0</td>
                            <td>RO</td>
                            <td>Power Status audio subsystem PDM0 domain<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PWRSTAUDPB</td>
                            <td>RO</td>
                            <td>Power Status Audio Playback block<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PWRSTAUDREC</td>
                            <td>RO</td>
                            <td>Power Status Audio Record block<br><br>
                                 ON                   = 0x1 - Domain powered on<br>
                             OFF                  = 0x0 - Domain powered off</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="MEMPWREN" class="panel-title">MEMPWREN - Enables individual banks of the MEMORY array</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021014</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register enables the individual banks for the memories. When set, power will be enabled to the banks. This register works in conjunction with the MEMRETCFG register. If this register is not set, then power will always be disabled to the memory bank.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="26">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENCACHEB2
                                <br>0x1</td>

                            <td align="center" colspan="1">PWRENCACHEB0
                                <br>0x1</td>

                            <td align="center" colspan="1">PWRENNVM0
                                <br>0x1</td>

                            <td align="center" colspan="3">PWRENDTCM
                                <br>0x7</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>PWRENCACHEB2</td>
                            <td>RW</td>
                            <td>Power up Cache Bank 2. This works in conjunction with Cache enable from flash_cache module. To power up cache bank2, cache has to be enabled and this bit has to be set.<br><br>
                                 EN                   = 0x1 - Power up Cache Bank 2<br>
                             DIS                  = 0x0 - Power down Cache Bank 2</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PWRENCACHEB0</td>
                            <td>RW</td>
                            <td>Power up Cache Bank 0. This works in conjunction with Cache enable from flash_cache module. To power up cache bank0, cache has to be enabled and this bit has to be set.<br><br>
                                 EN                   = 0x1 - Power up Cache Bank 0<br>
                             DIS                  = 0x0 - Power down Cache Bank 0</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>PWRENNVM0</td>
                            <td>RW</td>
                            <td>Power up NVM0<br><br>
                                 EN                   = 0x1 - Power up NVM0<br>
                             DIS                  = 0x0 - Power down NVM0</td>
                        </tr>

                        <tr>
                            <td>2:0</td>
                            <td>PWRENDTCM</td>
                            <td>RW</td>
                            <td>Power up DTCM<br><br>
                                 NONE                 = 0x0 - Do not enable power to any DTCMs<br>
                             TCM32K               = 0x1 - Power ON only lower 32k<br>
                             TCM128K              = 0x3 - Power ON only lower 128k<br>
                             TCM384K              = 0x7 - Power ON 384k</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="MEMPWRSTATUS" class="panel-title">MEMPWRSTATUS - Mem Power ON Status</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021018</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>It provides the power status for all the memory banks including- caches, nvm (0 and 1) and all the SRAM groups. The status here should reflect the enable provided by the MEMPWREN register. There may be a lag time between setting the bits in MEMPWREN register and MEMPWRSTATUS register, due to the need to cycle the power gate and isolation seqeunces to the memory banks.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="26">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTCACHEB2
                                <br>0x1</td>

                            <td align="center" colspan="1">PWRSTCACHEB0
                                <br>0x1</td>

                            <td align="center" colspan="1">PWRSTNVM0
                                <br>0x1</td>

                            <td align="center" colspan="3">PWRSTDTCM
                                <br>0x7</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>This bitfield is reserved for future use.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>PWRSTCACHEB2</td>
                            <td>RO</td>
                            <td>This bit is 1 if power is supplied to Cache Bank 2<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PWRSTCACHEB0</td>
                            <td>RO</td>
                            <td>This bit is 1 if power is supplied to Cache Bank 0<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>PWRSTNVM0</td>
                            <td>RO</td>
                            <td>This bit is 1 if power is supplied to NVM 0<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2:0</td>
                            <td>PWRSTDTCM</td>
                            <td>RO</td>
                            <td>Power status for DTCM. Each bit corresponds to one of the TCMs. bit0=DTCM0_0, bit1=DTCM0_1, bit2=DTCM1.<br><br>
                                 NONE                 = 0x0 - Do not enable power to any DTCMs<br>
                             TCM32K               = 0x1 - Only lower 32k is powered up<br>
                             TCM128K              = 0x3 - Only lower 128k is powered up<br>
                             TCM384K              = 0x7 - All 384k is powered up</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="MEMRETCFG" class="panel-title">MEMRETCFG - SRAM banks configuration in system sleep modes</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4002101C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This controls the power down of the SRAM banks in deep sleep mode. If this is set, then the power for that SRAM bank will be gated when the core goes into deep sleep. Upon wake, the data within the SRAMs will be erased. If this is not set, retention voltage will be applied to the SRAM bank when the core goes into deep sleep. Upon wake, the data within the SRAMs are retained. Do not set this if the SRAM bank is used as the target for DMA transfer while CPU in deepsleep.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="27">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">CACHEPWDSLP
                                <br>0x0</td>

                            <td align="center" colspan="1">NVM0PWDSLP
                                <br>0x1</td>

                            <td align="center" colspan="3">DTCMPWDSLP
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>CACHEPWDSLP</td>
                            <td>RW</td>
                            <td>power down cache in deep sleep<br><br>
                                 EN                   = 0x1 - Power down cache in deep sleep<br>
                             DIS                  = 0x0 - Retain cache in deep sleep</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>NVM0PWDSLP</td>
                            <td>RW</td>
                            <td>Powerdown NVM0 in deep sleep<br><br>
                                 EN                   = 0x1 - NVM0 is powered down during deepsleep<br>
                             DIS                  = 0x0 - NVM0 is kept powered on during deepsleep</td>
                        </tr>

                        <tr>
                            <td>2:0</td>
                            <td>DTCMPWDSLP</td>
                            <td>RW</td>
                            <td>power down DTCM in deep sleep<br><br>
                                 NONE                 = 0x0 - All DTCM retained<br>
                             GROUP0DTCM0          = 0x1 - Group0_DTCM0 powered down in deep sleep (0KB-32KB)<br>
                             GROUP0DTCM1          = 0x2 - Group0_DTCM1 powered down in deep sleep (32KB-128KB)<br>
                             GROUP0               = 0x3 - Both DTCMs in group0 are powered down in deep sleep (0KB-128KB)<br>
                             ALLBUTGROUP0DTCM0    = 0x6 - Group1 and Group0_DTCM1 are powered down in deep sleep (32KB-384KB)<br>
                             GROUP1               = 0x4 - Group1 DTCM powered down in deep sleep (128KB-384KB)<br>
                             ALL                  = 0x7 - All DTCMs powered down in deep sleep (0KB-384KB)</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SYSPWRSTATUS" class="panel-title">SYSPWRSTATUS - Power ON Status for domains that are not part of devpwrstatus or mempwrstatus</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021020</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Power ON Status for domains that are not part of devpwrstatus or mempwrstatus</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">SYSDEEPSLEEP
                                <br>0x0</td>

                            <td align="center" colspan="1">COREDEEPSLEEP
                                <br>0x0</td>

                            <td align="center" colspan="1">CORESLEEP
                                <br>0x0</td>

                            <td align="center" colspan="25">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTDSP1H
                                <br>0x1</td>

                            <td align="center" colspan="1">PWRSTDSP0H
                                <br>0x1</td>

                            <td align="center" colspan="1">PWRSTMCUH
                                <br>0x1</td>

                            <td align="center" colspan="1">PWRSTMCUL
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>SYSDEEPSLEEP</td>
                            <td>RO</td>
                            <td>Indicates all device domains powered down and MCU entered DEEPSLEEP state since it was last cleared. Write 1 to to clear it.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>COREDEEPSLEEP</td>
                            <td>RO</td>
                            <td>Indicates MCU entered DEEPSLEEP state since it was last cleared. Write 1 to to clear it.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>CORESLEEP</td>
                            <td>RO</td>
                            <td>Indicates MCU entered SLEEP state since it was last cleared. Write 1 to to clear it.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28:4</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>PWRSTDSP1H</td>
                            <td>RO</td>
                            <td>Power Domain status for DSP1H<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PWRSTDSP0H</td>
                            <td>RO</td>
                            <td>Power Domain status for DSP0H<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PWRSTMCUH</td>
                            <td>RO</td>
                            <td>Power Domain status for MCUH<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PWRSTMCUL</td>
                            <td>RO</td>
                            <td>Power Domain status for MCUL<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SSRAMPWREN" class="panel-title">SSRAMPWREN - Enables individual banks of the Shared SRAM arrays</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021024</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register enables the individual banks for the memories. When set, power will be enabled to the banks. This register works in conjunction with the SSRAMRETCFG register. If this register is not set, then power will always be disabled to the memory bank.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="30">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">PWRENSSRAM
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:2</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>PWRENSSRAM</td>
                            <td>RW</td>
                            <td>Power up SRAM groups<br><br>
                                 NONE                 = 0x0 - Do not power ON any of the SRAM banks<br>
                             GROUP0               = 0x1 - Power ON only SRAM0 group (lower 1M)<br>
                             GROUP1               = 0x2 - Power ON only SRAM1 group (upper 1M)<br>
                             ALL                  = 0x3 - All shared SRAM banks (SSRAM0 1M + SSRAM1 1M) powered ON</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SSRAMPWRST" class="panel-title">SSRAMPWRST - Shared SRAM Power ON Status</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021028</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>It provides the power status for shared sram banks. The status here should reflect the enable provided by the SSRAMPWREN register.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="30">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">SSRAMPWRST
                                <br>0x3</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:2</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>SSRAMPWRST</td>
                            <td>RO</td>
                            <td>Each bit corresponds to one 1M SSRAM group.  Power Status- 1:ON, 0:OFF  See SSRAMPWREN PWRENSSRAM for bit mapping. For example, a value of 2 in this field would mean that SSRAM1 is powered up and SSRAM0 is powered down.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SSRAMRETCFG" class="panel-title">SSRAMRETCFG - SRAM banks configuration in system sleep states</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4002102C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This controls the power down of the Shared SRAM banks in deep sleep mode. If this is set, then the power for that SRAM bank will be gated when the core goes into deep sleep. Upon wake, the data within the SRAMs will be erased. If this is not set, retention voltage will be applied to the SRAM bank when none of the CPU agents are in powered up and active mode. Do not set this if the SRAM bank is used as the target for DMA transfer while CPU in deepsleep.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="22">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">SSRAMACTDISP
                                <br>0x3</td>

                            <td align="center" colspan="2">SSRAMACTGFX
                                <br>0x3</td>

                            <td align="center" colspan="2">SSRAMACTDSP
                                <br>0x3</td>

                            <td align="center" colspan="2">SSRAMACTMCU
                                <br>0x3</td>

                            <td align="center" colspan="2">SSRAMPWDSLP
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:10</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:8</td>
                            <td>SSRAMACTDISP</td>
                            <td>RW</td>
                            <td>Keep the memory domain active based on DISP state. Each bit corresponds to a domain. 1: Keep SRAM active 0: Powerup on demand (i.e. when DISP is powered up)<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>SSRAMACTGFX</td>
                            <td>RW</td>
                            <td>Keep the memory domain active based on GFX state. Each bit corresponds to a domain. 1: Keep SRAM active 0: Powerup on demand (i.e. when GFX is powered up)<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:4</td>
                            <td>SSRAMACTDSP</td>
                            <td>RW</td>
                            <td>Keep the memory domain active based on DSP state. Each bit corresponds to a domain. 1: Keep SRAM active 0: Powerup on demand (i.e. when DSP is powered up)<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3:2</td>
                            <td>SSRAMACTMCU</td>
                            <td>RW</td>
                            <td>Keep the memory domain active based on MCU state. Each bit corresponds to a domain. 1: Keep SRAM active 0: Wakeup on demand (i.e. when MCU is powered up)<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>SSRAMPWDSLP</td>
                            <td>RW</td>
                            <td>Selects which shared SRAM banks are powered down in deep sleep mode, causing the contents of the bank to be lost.<br><br>
                                 NONE                 = 0x0 - All banks retained<br>
                             GROUP0               = 0x1 - Power down only SRAM group0<br>
                             GROUP1               = 0x2 - Power down only SRAM group1<br>
                             ALL                  = 0x3 - All shared SRAM banks powered down</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DEVPWREVENTEN" class="panel-title">DEVPWREVENTEN - Event enable register to control which DEVPWRSTATUS bits are routed to event input of CPU.</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021030</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls which feature trigger will result in an event to the CPU. It includes all the power on status for the core domains. If any bits are set, then if the domain is turned on, it will result in an event to the ARM core.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="24">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">AUDEVEN
                                <br>0x0</td>

                            <td align="center" colspan="1">MSPIEVEN
                                <br>0x0</td>

                            <td align="center" colspan="1">ADCEVEN
                                <br>0x0</td>

                            <td align="center" colspan="1">HCPCEVEN
                                <br>0x0</td>

                            <td align="center" colspan="1">HCPBEVEN
                                <br>0x0</td>

                            <td align="center" colspan="1">HCPAEVEN
                                <br>0x0</td>

                            <td align="center" colspan="1">MCUHEVEN
                                <br>0x0</td>

                            <td align="center" colspan="1">MCULEVEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:8</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>AUDEVEN</td>
                            <td>RW</td>
                            <td>Control AUD power-on status event<br><br>
                                 EN                   = 0x1 - Enable AUD power-on status event<br>
                             DIS                  = 0x0 - Disable AUD power-on status event</td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>MSPIEVEN</td>
                            <td>RW</td>
                            <td>Control MSPI power-on status event<br><br>
                                 EN                   = 0x1 - Enable MSPI power-on status event<br>
                             DIS                  = 0x0 - Disable MSPI power-on status event</td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>ADCEVEN</td>
                            <td>RW</td>
                            <td>Control ADC power-on status event<br><br>
                                 EN                   = 0x1 - Enable ADC power-on status event<br>
                             DIS                  = 0x0 - Disable ADC power-on status event</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>HCPCEVEN</td>
                            <td>RW</td>
                            <td>Control HCPC power-on status event<br><br>
                                 EN                   = 0x1 - Enable HCPC power-on status event<br>
                             DIS                  = 0x0 - Disable HCPC power-on status event</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>HCPBEVEN</td>
                            <td>RW</td>
                            <td>Control HCPB power-on status event<br><br>
                                 EN                   = 0x1 - Enable HCPB power-on status event<br>
                             DIS                  = 0x0 - Disable HCPB power-on status event</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>HCPAEVEN</td>
                            <td>RW</td>
                            <td>Control HCPA power-on status event<br><br>
                                 EN                   = 0x1 - Enable HCPA power-on status event<br>
                             DIS                  = 0x0 - Disable HCPA power-on status event</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>MCUHEVEN</td>
                            <td>RW</td>
                            <td>Control MCUH power-on status event<br><br>
                                 EN                   = 0x1 - Enable MCHU power-on status event<br>
                             DIS                  = 0x0 - Disable MCUH power-on status event</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>MCULEVEN</td>
                            <td>RW</td>
                            <td>Control MCUL power-on status event<br><br>
                                 EN                   = 0x1 - Enable MCUL power-on status event<br>
                             DIS                  = 0x0 - Disable MCUL power-on status event</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="MEMPWREVENTEN" class="panel-title">MEMPWREVENTEN - Event enable register to control which MEMPWRSTATUS bits are routed to event input of CPU.</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021034</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls which power enable for the memories will result in an event to the CPU. It includes all the power on status for the memory domains. If any bits are set, then if the domain is turned on, it will result in an event to the ARM core.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="26">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">CACHEB2EN
                                <br>0x0</td>

                            <td align="center" colspan="1">CACHEB0EN
                                <br>0x0</td>

                            <td align="center" colspan="1">NVM0EN
                                <br>0x0</td>

                            <td align="center" colspan="3">DTCMEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>CACHEB2EN</td>
                            <td>RW</td>
                            <td>Control CACHEB2 power-on status event<br><br>
                                 EN                   = 0x1 - Enable CACHE BANK 2 status event<br>
                             DIS                  = 0x0 - Disable CACHE BANK 2 status event</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>CACHEB0EN</td>
                            <td>RW</td>
                            <td>Control CACHE BANK 0 power-on status event<br><br>
                                 EN                   = 0x1 - Enable CACHE BANK 0 status event<br>
                             DIS                  = 0x0 - Disable CACHE BANK 0 status event</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>NVM0EN</td>
                            <td>RW</td>
                            <td>Control NVM power-on status event<br><br>
                                 EN                   = 0x1 - Enable NVM status event<br>
                             DIS                  = 0x0 - Disables NVM status event</td>
                        </tr>

                        <tr>
                            <td>2:0</td>
                            <td>DTCMEN</td>
                            <td>RW</td>
                            <td>Enable DTCM power-on status event<br><br>
                                 NONE                 = 0x0 - Do not enable DTCM power-on status event<br>
                             GROUP0DTCM0EN        = 0x1 - Enable GROUP0_DTCM0 power on status event<br>
                             GROUP0DTCM1EN        = 0x2 - Enable GROUP0_DTCM1 power on status event<br>
                             GROUP0EN             = 0x3 - Enable DTCMs in group0 power on status event<br>
                             GROUP1EN             = 0x4 - Enable DTCMs in group1 power on status event<br>
                             ALL                  = 0x7 - Enable all DTCM power on status event</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="MMSOVERRIDE" class="panel-title">MMSOVERRIDE - Multimedia System Override.</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021040</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Power domain behavior overrides related to MMS ( Multimedia System ).</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="20">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">MMSOVRSSRAMRETGFX
                                <br>0x3</td>

                            <td align="center" colspan="2">MMSOVRSSRAMRETDISP
                                <br>0x3</td>

                            <td align="center" colspan="2">MMSOVRDSPRAMRETGFX
                                <br>0x3</td>

                            <td align="center" colspan="2">MMSOVRDSPRAMRETDISP
                                <br>0x3</td>

                            <td align="center" colspan="1">MMSOVRSSRAMGFX
                                <br>0x1</td>

                            <td align="center" colspan="1">MMSOVRSSRAMDISP
                                <br>0x1</td>

                            <td align="center" colspan="1">MMSOVRMCULGFX
                                <br>0x0</td>

                            <td align="center" colspan="1">MMSOVRMCULDISP
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:12</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:10</td>
                            <td>MMSOVRSSRAMRETGFX</td>
                            <td>RW</td>
                            <td>If set, retention equation doesn't consider GFX. Each bit corresponds to a domain.<br><br>
                                 ALWAYSON             = 0x1 - When PD_GFX is off, retention is always okay for PD_GFX domain.<br>
                             PGSTATE              = 0x0 - When PD_GFX is off, retention is okay based on the state of PD_GFX domain and SSRAMRETCFG.</td>
                        </tr>

                        <tr>
                            <td>9:8</td>
                            <td>MMSOVRSSRAMRETDISP</td>
                            <td>RW</td>
                            <td>If set, retention equation doesn't consider DISP. Each bit corresponds to a domain.<br><br>
                                 ALWAYSON             = 0x1 - When PD_DISP is off, retention is always okay for PD_DISP domain.<br>
                             PGSTATE              = 0x0 - When PD_DISP is off, retention is okay based on the state of PD_DISP domain and SSRAMRETCFG.</td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>MMSOVRDSPRAMRETGFX</td>
                            <td>RW</td>
                            <td>If set, retention equation doesn't consider GFX. Each bit corresponds to a domain.<br><br>
                                 ALWAYSON             = 0x1 - When PD_GFX is off, retention is always okay for PD_GFX domain.<br>
                             PGSTATE              = 0x0 - When PD_GFX is off, retention is okay based on the state of PD_GFX domain and DSP[1|0]MEMRETCFG.</td>
                        </tr>

                        <tr>
                            <td>5:4</td>
                            <td>MMSOVRDSPRAMRETDISP</td>
                            <td>RW</td>
                            <td>If set, retention equation doesn't consider DISP. Each bit corresponds to a domain.<br><br>
                                 ALWAYSON             = 0x1 - When PD_DISP is off, retention is always okay for PD_DISP domain.<br>
                             PGSTATE              = 0x0 - When PD_DISP is off, retention is okay based on the state of PD_DISP domain and DSP[1|0]MEMRETCFG.</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>MMSOVRSSRAMGFX</td>
                            <td>RW</td>
                            <td>MMS override for SSRAM power state by PD_GFX power setting.<br><br>
                                 NOGFX                = 0x1 - SSRAM power state is not affected by PD_GFX setting.<br>
                             PD_GFX               = 0x0 - SSRAM power state set by SSRAMPWREN_PWRENSSRAM is overridden by PD_GFX setting.</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>MMSOVRSSRAMDISP</td>
                            <td>RW</td>
                            <td>MMS override for SSRAM power state by PD_DISP power setting.<br><br>
                                 NODISP               = 0x1 - SSRAM power state is not affected by PD_DISP setting.<br>
                             PD_DISP              = 0x0 - SSRAM power state set by SSRAMPWREN_PWRENSSRAM is overridden by PD_DISP setting.</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>MMSOVRMCULGFX</td>
                            <td>RW</td>
                            <td>MMS override for MCUL on by PD_GFX setting.<br><br>
                                 MCULON               = 0x0 - When PD_GFX is on, MCUL is on.<br>
                             MCULOFF              = 0x1 - When PD_GFX is on, MCUL is still off.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>MMSOVRMCULDISP</td>
                            <td>RW</td>
                            <td>MMS override for MCUL on by PD_DISP setting.<br><br>
                                 MCULON               = 0x0 - When PD_DISP is on, MCUL is on.<br>
                             MCULOFF              = 0x1 - When PD_DISP is on, MCUL is still off.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DSP0PWRCTRL" class="panel-title">DSP0PWRCTRL - Power and RST controls for DSP0</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021050</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Power and RST controls for DSP0</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="27">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">DSP0PCMRSTOR
                                <br>0x0</td>

                            <td align="center" colspan="4">DSP0PCMRSTDLY
                                <br>0x8</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>DSP0PCMRSTOR</td>
                            <td>RW</td>
                            <td>PCM Reset override. If this is disabled, then h/w will handle the de-assertion of pcm reset.<br><br>
                                 EN                   = 0x1 - Keep DSP0 PCM in Reset<br>
                             DIS                  = 0x0 - Remove DSP0 PCM Reset override</td>
                        </tr>

                        <tr>
                            <td>3:0</td>
                            <td>DSP0PCMRSTDLY</td>
                            <td>RW</td>
                            <td>PCM Reset delay in number of 24MHz clocks.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DSP0PERFREQ" class="panel-title">DSP0PERFREQ - Performance control register for DSP0</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021054</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register provides the performance mode knobs for DSP0. S/w should write the *PERFREQ field to desired mode and wait for the *PERFACK and check for the *PERFSTATUS. Some times system may not allow certain modes but *PERFACK should always follow *PERFREQ change.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="27">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">DSP0PERFSTATUS
                                <br>0x1</td>

                            <td align="center" colspan="1">DSP0PERFACK
                                <br>0x0</td>

                            <td align="center" colspan="2">DSP0PERFREQ
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4:3</td>
                            <td>DSP0PERFSTATUS</td>
                            <td>RO</td>
                            <td>DSP0 Performance mode request<br><br>
                                 ULP                  = 0x0 - DSP0 is in ULP mode (freq=48MHz)<br>
                             LP                   = 0x1 - DSP0 is in LP mode (freq=192MHz)<br>
                             HP                   = 0x2 - DSP0 is in HP mode (freq=384MHz)</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>DSP0PERFACK</td>
                            <td>RO</td>
                            <td>Indicates the DSP0 performance status indicated in STATUS register is valid.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>DSP0PERFREQ</td>
                            <td>RW</td>
                            <td>DSP0 Performance mode request<br><br>
                                 ULP                  = 0x0 - DSP0 to be run in ULP mode (freq=48MHz)<br>
                             LP                   = 0x1 - DSP0 to be run in LP mode (freq=192MHz)<br>
                             HP                   = 0x2 - DSP0 to be run in HP mode (freq=384MHz)</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DSP0MEMPWREN" class="panel-title">DSP0MEMPWREN - Memory power enables for DSP0 subsystem</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021058</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register enables the individual banks for the memories. When set, power will be enabled to the banks. This register works in conjunction with the DSP0MEMRETCFG register when DSP0 is OFF.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="30">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENDSP0ICACHE
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENDSP0RAM
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:2</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PWRENDSP0ICACHE</td>
                            <td>RW</td>
                            <td>Power up DSP0 ICACHE banks<br><br>
                                 OFF                  = 0x0 - Do not power up ICACHE<br>
                             ON                   = 0x1 - Power up ICACHE</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PWRENDSP0RAM</td>
                            <td>RW</td>
                            <td>Power up DSP0 IRAM and DRAM<br><br>
                                 OFF                  = 0x0 - Do not power ON any of the IRAM/DRAM<br>
                             ON                   = 0x1 - Power up all IRAM (128K) and DRAM (256K)</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DSP0MEMPWRST" class="panel-title">DSP0MEMPWRST - DSP0 Memories Power ON Status</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4002105C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>It provides the power status for all the memories of DSP0 subsystem</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="30">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTDSP0ICACHE
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTDSP0RAM
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:2</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PWRSTDSP0ICACHE</td>
                            <td>RO</td>
                            <td>Power Status- 1:ON, 0:OFF<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PWRSTDSP0RAM</td>
                            <td>RO</td>
                            <td>Status- 1:ON, 0:OFF<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DSP0MEMRETCFG" class="panel-title">DSP0MEMRETCFG - Memories configuration when DSP0 is powered off</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021060</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This controls the power down of the DRAM/IRAM/CACHE banks when DSP0 is powered off. If this is set, then the power for that corresponding SRAM bank will be gated when the DSP0 is powered off and data is erased. If this is not set, retention voltage will be applied when DSP0 is powered off. Do not set this if the SRAM bank is used as the target for DMA transfer while DSP0 is powered off.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="27">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">DSP0RAMACTGFX
                                <br>0x0</td>

                            <td align="center" colspan="1">DSP0RAMACTDISP
                                <br>0x0</td>

                            <td align="center" colspan="1">ICACHEPWDDSP0OFF
                                <br>0x0</td>

                            <td align="center" colspan="1">DSP0RAMACTMCU
                                <br>0x0</td>

                            <td align="center" colspan="1">RAMPWDDSP0OFF
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>DSP0RAMACTGFX</td>
                            <td>RW</td>
                            <td>Keep the memory domain active based on GFX state.<br><br>
                                 WAKEONDEMAND         = 0x0 - Wakeup on demand<br>
                             ACT                  = 0x1 - Keep RAMs active irrespective of GFX state</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>DSP0RAMACTDISP</td>
                            <td>RW</td>
                            <td>Keep the memory domain active based on DISP state.<br><br>
                                 WAKEONDEMAND         = 0x0 - Wakeup on demand<br>
                             ACT                  = 0x1 - Keep RAMs active irrespective of DISP state</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>ICACHEPWDDSP0OFF</td>
                            <td>RW</td>
                            <td>ICACHE is powered down when DSP0 is switched off, causing the contents of the bank to be lost.<br><br>
                                 RET                  = 0x0 - ICACHE retained<br>
                             PWD                  = 0x1 - Power down ICACHE</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>DSP0RAMACTMCU</td>
                            <td>RW</td>
                            <td>Keep the memory domain active based on MCU state.<br><br>
                                 WAKEONDEMAND         = 0x0 - Wakeup on demand<br>
                             ACT                  = 0x1 - Keep RAMs active irrespective of MCU state</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>RAMPWDDSP0OFF</td>
                            <td>RW</td>
                            <td>IRAM/DRAM banks are powered down when DSP0 is switched off, causing the contents of the bank to be lost.<br><br>
                                 RET                  = 0x0 - IRAM and DRAM retained<br>
                             PWD                  = 0x1 - Power down all IRAM and DRAM</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DSP1PWRCTRL" class="panel-title">DSP1PWRCTRL - Power and RST controls for DSP1</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021070</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Power and RST controls for DSP1</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="27">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">DSP1PCMRSTOR
                                <br>0x0</td>

                            <td align="center" colspan="4">DSP1PCMRSTDLY
                                <br>0x8</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>DSP1PCMRSTOR</td>
                            <td>RW</td>
                            <td>PCM Reset override. If this is disabled, then h/w will handle the de-assertion of pcm reset.<br><br>
                                 EN                   = 0x1 - Keep DSP1 PCM in Reset<br>
                             DIS                  = 0x0 - Remove DSP1 PCM Reset override</td>
                        </tr>

                        <tr>
                            <td>3:0</td>
                            <td>DSP1PCMRSTDLY</td>
                            <td>RW</td>
                            <td>PCM Reset delay in number of 24MHz clocks.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DSP1PERFREQ" class="panel-title">DSP1PERFREQ - Performance control register for DSP1</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021074</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register provides the performance mode knobs for DSP1. S/w should write the *PERFREQ field to desired mode and wait for the *PERFACK and check for the *PERFSTATUS. Some times system may not allow certain modes but *PERFACK should always follow *PERFREQ change.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="27">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">DSP1PERFSTATUS
                                <br>0x1</td>

                            <td align="center" colspan="1">DSP1PERFACK
                                <br>0x0</td>

                            <td align="center" colspan="2">DSP1PERFREQ
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4:3</td>
                            <td>DSP1PERFSTATUS</td>
                            <td>RO</td>
                            <td>DSP1 Performance mode request<br><br>
                                 ULP                  = 0x0 - DSP1 is in ULP mode (freq=48MHz)<br>
                             LP                   = 0x1 - DSP1 is in LP mode (freq=192MHz)<br>
                             HP                   = 0x2 - DSP1 is in HP mode (freq=384MHz)</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>DSP1PERFACK</td>
                            <td>RO</td>
                            <td>Indicates the DSP1 performance status indicated in STATUS register is valid.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>DSP1PERFREQ</td>
                            <td>RW</td>
                            <td>DSP1 Performance mode request<br><br>
                                 ULP                  = 0x0 - DSP1 to be run in ULP mode (freq=48MHz)<br>
                             LP                   = 0x1 - DSP1 to be run in LP mode (freq=192MHz)<br>
                             HP                   = 0x2 - DSP1 to be run in HP mode (freq=384MHz)</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DSP1MEMPWREN" class="panel-title">DSP1MEMPWREN - Memory power enables for DSP1 subsystem</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021078</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register enables the individual banks for the memories. When set, power will be enabled to the banks. This register works in conjunction with the DSP1MEMRETCFG register when DSP1 is OFF.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="30">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENDSP1ICACHE
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRENDSP1RAM
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:2</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PWRENDSP1ICACHE</td>
                            <td>RW</td>
                            <td>Power up DSP1 ICACHE banks<br><br>
                                 OFF                  = 0x0 - Do not power up ICACHE<br>
                             ON                   = 0x1 - Power up ICACHE</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PWRENDSP1RAM</td>
                            <td>RW</td>
                            <td>Power up DSP1 IRAM and DRAM<br><br>
                                 OFF                  = 0x0 - Do not power ON any of the IRAM/DRAM<br>
                             ON                   = 0x1 - Power up all IRAM (32K) and DRAM (64K)</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DSP1MEMPWRST" class="panel-title">DSP1MEMPWRST - DSP1 Memories Power ON Status</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4002107C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>It provides the power status for all the memories of DSP1 subsystem</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="30">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTDSP1ICACHE
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSTDSP1RAM
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:2</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PWRSTDSP1ICACHE</td>
                            <td>RO</td>
                            <td>Power Status- 1:ON, 0:OFF<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PWRSTDSP1RAM</td>
                            <td>RO</td>
                            <td>Status- 1:ON, 0:OFF<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DSP1MEMRETCFG" class="panel-title">DSP1MEMRETCFG - Memories configuration when DSP1 is powered off</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021080</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This controls the power down of the DRAM/IRAM/CACHE banks when DSP1 is powered off. If this is set, then the power for that corresponding SRAM bank will be gated when the DSP1 is powered off and data is erased. If this is not set, retention voltage will be applied when DSP1 is powered off. Do not set this if the SRAM bank is used as the target for DMA transfer while DSP1 is powered off.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="27">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">DSP1RAMACTGFX
                                <br>0x0</td>

                            <td align="center" colspan="1">DSP1RAMACTDISP
                                <br>0x0</td>

                            <td align="center" colspan="1">ICACHEPWDDSP1OFF
                                <br>0x0</td>

                            <td align="center" colspan="1">DSP1RAMACTMCU
                                <br>0x0</td>

                            <td align="center" colspan="1">RAMPWDDSP1OFF
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>DSP1RAMACTGFX</td>
                            <td>RW</td>
                            <td>Keep the memory domain active based on GFX state.<br><br>
                                 WAKEONDEMAND         = 0x0 - Wakeup on demand<br>
                             ACT                  = 0x1 - Keep RAMs active irrespective of GFX state</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>DSP1RAMACTDISP</td>
                            <td>RW</td>
                            <td>Keep the memory domain active based on DISP state.<br><br>
                                 WAKEONDEMAND         = 0x0 - Wakeup on demand<br>
                             ACT                  = 0x1 - Keep RAMs active irrespective of DISP state</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>ICACHEPWDDSP1OFF</td>
                            <td>RW</td>
                            <td>ICACHE is powered down when DSP1 is switched off, causing the contents of the bank to be lost.<br><br>
                                 RET                  = 0x0 - ICACHE retained<br>
                             PWD                  = 0x1 - Power down ICACHE</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>DSP1RAMACTMCU</td>
                            <td>RW</td>
                            <td>Keep the memory domain active based on MCU state.<br><br>
                                 WAKEONDEMAND         = 0x0 - Wakeup on demand<br>
                             ACT                  = 0x1 - Keep RAMs active irrespective of MCU state</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>RAMPWDDSP1OFF</td>
                            <td>RW</td>
                            <td>IRAM/DRAM banks are powered down when DSP1 is switched off, causing the contents of the bank to be lost.<br><br>
                                 RET                  = 0x0 - IRAM and DRAM retained<br>
                             PWD                  = 0x1 - Power down all IRAM and DRAM</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PWRACKOVR" class="panel-title">PWRACKOVR - Overrides for power switch ack</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021084</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register contains override bit fields for various power domain power switch acknowledge notification. As a part of power up sequnce, Power controller will look for power switch ack to advance power up sequence. It is possible for power controller to be a forever wait state in case of a unforeseen HW bug. This register defines a bit fileds to work around if needed in such a situation.  The default behavior is to use HW power switch ack. Software can set it to override this feature for each power switch.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="14">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRACKOVERRIDEDSPA
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRACKOVERRIDEUSBPHY
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRACKOVERRIDEUSB
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRACKOVERRIDESDIO
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRACKOVERRIDEMSPI
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRACKOVERRIDEMCUL
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRACKOVERRIDEIOS
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRACKOVERRIDEHCPC
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRACKOVERRIDEHCPB
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRACKOVERRIDEHCPA
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRACKOVERRIDEGFX
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRACKOVERRIDEDISPPHY
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRACKOVERRIDEDISP
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRACKOVERRIDEDBG
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRACKOVERRIDECRYPTO
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRACKOVERRIDEAUDADC
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRACKOVERRIDEAUD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRACKOVERRIDEADC
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:18</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PWRACKOVERRIDEDSPA</td>
                            <td>RW</td>
                            <td>Power switch acknowledgement override from Power switch to power control ST MC<br><br>
                                 DEFAULT              = 0x0 - Hardware generates Power switch ack<br>
                             SWOVRRIDE            = 0x1 - Software override or defeaure mode. Will bypass HW generated power ack</td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PWRACKOVERRIDEUSBPHY</td>
                            <td>RW</td>
                            <td>Power switch acknowledgement override from Power switch to power control ST MC<br><br>
                                 DEFAULT              = 0x0 - Hardware generates Power switch ack<br>
                             SWOVRRIDE            = 0x1 - Software override or defeaure mode. Will bypass HW generated power ack</td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>PWRACKOVERRIDEUSB</td>
                            <td>RW</td>
                            <td>Power switch acknowledgement override from Power switch to power control ST MC<br><br>
                                 DEFAULT              = 0x0 - Hardware generates Power switch ack<br>
                             SWOVRRIDE            = 0x1 - Software override or defeaure mode. Will bypass HW generated power ack</td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>PWRACKOVERRIDESDIO</td>
                            <td>RW</td>
                            <td>Power switch acknowledgement override from Power switch to power control ST MC<br><br>
                                 DEFAULT              = 0x0 - Hardware generates Power switch ack<br>
                             SWOVRRIDE            = 0x1 - Software override or defeaure mode. Will bypass HW generated power ack</td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>PWRACKOVERRIDEMSPI</td>
                            <td>RW</td>
                            <td>Power switch acknowledgement override from Power switch to power control ST MC<br><br>
                                 DEFAULT              = 0x0 - Hardware generates Power switch ack<br>
                             SWOVRRIDE            = 0x1 - Software override or defeaure mode. Will bypass HW generated power ack</td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PWRACKOVERRIDEMCUL</td>
                            <td>RW</td>
                            <td>Power switch acknowledgement override from Power switch to power control ST MC<br><br>
                                 DEFAULT              = 0x0 - Hardware generates Power switch ack<br>
                             SWOVRRIDE            = 0x1 - Software override or defeaure mode. Will bypass HW generated power ack</td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>PWRACKOVERRIDEIOS</td>
                            <td>RW</td>
                            <td>Power switch acknowledgement override from Power switch to power control ST MC<br><br>
                                 DEFAULT              = 0x0 - Hardware generates Power switch ack<br>
                             SWOVRRIDE            = 0x1 - Software override or defeaure mode. Will bypass HW generated power ack</td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PWRACKOVERRIDEHCPC</td>
                            <td>RW</td>
                            <td>Power switch acknowledgement override from Power switch to power control ST MC<br><br>
                                 DEFAULT              = 0x0 - Hardware generates Power switch ack<br>
                             SWOVRRIDE            = 0x1 - Software override or defeaure mode. Will bypass HW generated power ack</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>PWRACKOVERRIDEHCPB</td>
                            <td>RW</td>
                            <td>Power switch acknowledgement override from Power switch to power control ST MC<br><br>
                                 DEFAULT              = 0x0 - Hardware generates Power switch ack<br>
                             SWOVRRIDE            = 0x1 - Software override or defeaure mode. Will bypass HW generated power ack</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PWRACKOVERRIDEHCPA</td>
                            <td>RW</td>
                            <td>Power switch acknowledgement override from Power switch to power control ST MC<br><br>
                                 DEFAULT              = 0x0 - Hardware generates Power switch ack<br>
                             SWOVRRIDE            = 0x1 - Software override or defeaure mode. Will bypass HW generated power ack</td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>PWRACKOVERRIDEGFX</td>
                            <td>RW</td>
                            <td>Power switch acknowledgement override from Power switch to power control ST MC<br><br>
                                 DEFAULT              = 0x0 - Hardware generates Power switch ack<br>
                             SWOVRRIDE            = 0x1 - Software override or defeaure mode. Will bypass HW generated power ack</td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>PWRACKOVERRIDEDISPPHY</td>
                            <td>RW</td>
                            <td>Power switch acknowledgement override from Power switch to power control ST MC<br><br>
                                 DEFAULT              = 0x0 - Hardware generates Power switch ack<br>
                             SWOVRRIDE            = 0x1 - Software override or defeaure mode. Will bypass HW generated power ack</td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>PWRACKOVERRIDEDISP</td>
                            <td>RW</td>
                            <td>Power switch acknowledgement override from Power switch to power control ST MC<br><br>
                                 DEFAULT              = 0x0 - Hardware generates Power switch ack<br>
                             SWOVRRIDE            = 0x1 - Software override or defeaure mode. Will bypass HW generated power ack</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>PWRACKOVERRIDEDBG</td>
                            <td>RW</td>
                            <td>Power switch acknowledgement override from Power switch to power control ST MC<br><br>
                                 DEFAULT              = 0x0 - Hardware generates Power switch ack<br>
                             SWOVRRIDE            = 0x1 - Software override or defeaure mode. Will bypass HW generated power ack</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>PWRACKOVERRIDECRYPTO</td>
                            <td>RW</td>
                            <td>Power switch acknowledgement override from Power switch to power control ST MC<br><br>
                                 DEFAULT              = 0x0 - Hardware generates Power switch ack<br>
                             SWOVRRIDE            = 0x1 - Software override or defeaure mode. Will bypass HW generated power ack</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PWRACKOVERRIDEAUDADC</td>
                            <td>RW</td>
                            <td>Power switch acknowledgement override from Power switch to power control ST MC<br><br>
                                 DEFAULT              = 0x0 - Hardware generates Power switch ack<br>
                             SWOVRRIDE            = 0x1 - Software override or defeaure mode. Will bypass HW generated power ack</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PWRACKOVERRIDEAUD</td>
                            <td>RW</td>
                            <td>Power switch acknowledgement override from Power switch to power control ST MC<br><br>
                                 DEFAULT              = 0x0 - Hardware generates Power switch ack<br>
                             SWOVRRIDE            = 0x1 - Software override or defeaure mode. Will bypass HW generated power ack</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PWRACKOVERRIDEADC</td>
                            <td>RW</td>
                            <td>Power switch acknowledgement override from Power switch to power control ST MC<br><br>
                                 DEFAULT              = 0x0 - Hardware generates Power switch ack<br>
                             SWOVRRIDE            = 0x1 - Software override or defeaure mode. Will bypass HW generated power ack</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PWRCNTDEFVAL" class="panel-title">PWRCNTDEFVAL - Programmable delay values for state machines</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021088</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register contains programmble delay values for various state michines.  Fields contain dev st machine default value, SIMOBUCK state machine wait delay counter etc.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="16">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="10">PWRACKWAITDELSIMOSTMC
                                <br>0x8</td>

                            <td align="center" colspan="6">PWRDEFVALDEVSTMC
                                <br>0x8</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:16</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:6</td>
                            <td>PWRACKWAITDELSIMOSTMC</td>
                            <td>RW</td>
                            <td>Default counter max for buck ST MC<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:0</td>
                            <td>PWRDEFVALDEVSTMC</td>
                            <td>RW</td>
                            <td>Default count max value for dev ST MC<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="VRCTRL" class="panel-title">VRCTRL - Power Optimization Control Bits for Voltage Regulators</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021100</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register includes additional debug control bits. This is an internal Ambiq-only register. Customers should not attempt to change this or else functionality cannot be guaranteed.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="20">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD11
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD10
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD09
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD08
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD07
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD05
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD03
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD02
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD01
                                <br>0x0</td>

                            <td align="center" colspan="1">SIMOBUCKEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:12</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>RSVD11</td>
                            <td>RW</td>
                            <td>RESERVED - this field should not be modified<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>RSVD10</td>
                            <td>RW</td>
                            <td>RESERVED - this field should not be modified<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>RSVD09</td>
                            <td>RW</td>
                            <td>RESERVED - this field should not be modified<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>RSVD08</td>
                            <td>RW</td>
                            <td>RESERVED - this field should not be modified<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>RSVD07</td>
                            <td>RW</td>
                            <td>RESERVED - this field should not be modified<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6:5</td>
                            <td>RSVD05</td>
                            <td>RW</td>
                            <td>RESERVED - this field should not be modified<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4:3</td>
                            <td>RSVD03</td>
                            <td>RW</td>
                            <td>RESERVED - this field should not be modified<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>RSVD02</td>
                            <td>RW</td>
                            <td>RESERVED - this field should not be modified<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>RSVD01</td>
                            <td>RW</td>
                            <td>RESERVED - this field should not be modified<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>SIMOBUCKEN</td>
                            <td>RW</td>
                            <td>Enables and Selects the SIMO Buck as the supply for the low-voltage power domains. It takes the initial value from the bit set in Customer INFO space.<br><br>
                                 EN                   = 0x1 - Enable the SIMO Buck<br>
                             DIS                  = 0x0 - Disable the SIMO Buck</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="LEGACYVRLPOVR" class="panel-title">LEGACYVRLPOVR - Power Domain overrides to let VR go into LP mode even when the domain is powered ON.</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021104</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>When an override is set for a power domain, VR logic will ignore that power domain state in making a decision to go into lp state.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="13">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">IGNOREDBG
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">IGNOREAUD
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">IGNORESDIO
                                <br>0x0</td>

                            <td align="center" colspan="1">IGNORECRYPTO
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">IGNOREGFX
                                <br>0x0</td>

                            <td align="center" colspan="1">IGNOREMSPI
                                <br>0x0</td>

                            <td align="center" colspan="1">IGNOREHCPE
                                <br>0x0</td>

                            <td align="center" colspan="1">IGNOREHCPD
                                <br>0x0</td>

                            <td align="center" colspan="1">IGNOREHCPC
                                <br>0x0</td>

                            <td align="center" colspan="1">IGNOREHCPB
                                <br>0x0</td>

                            <td align="center" colspan="1">IGNOREHCPA
                                <br>0x0</td>

                            <td align="center" colspan="1">IGNOREIOS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:19</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>IGNOREDBG</td>
                            <td>RW</td>
                            <td>Ignore DBG<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:15</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>IGNOREAUD</td>
                            <td>RW</td>
                            <td>Ignore AUD<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:12</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>IGNORESDIO</td>
                            <td>RW</td>
                            <td>Ignore SDIO<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>IGNORECRYPTO</td>
                            <td>RW</td>
                            <td>Ignore CRYPTO<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:8</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>IGNOREGFX</td>
                            <td>RW</td>
                            <td>Ignore GFX<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>IGNOREMSPI</td>
                            <td>RW</td>
                            <td>Ignore MSPI<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>IGNOREHCPE</td>
                            <td>RW</td>
                            <td>Ignore HCPE<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>IGNOREHCPD</td>
                            <td>RW</td>
                            <td>Ignore HCPD<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>IGNOREHCPC</td>
                            <td>RW</td>
                            <td>Ignore HCPC<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>IGNOREHCPB</td>
                            <td>RW</td>
                            <td>Ignore HCPB<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>IGNOREHCPA</td>
                            <td>RW</td>
                            <td>Ignore HCPA<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>IGNOREIOS</td>
                            <td>RW</td>
                            <td>Ignore IOS<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="VRSTATUS" class="panel-title">VRSTATUS - Voltage Regulators status</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021108</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Provides BUCK and LDOs status.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="26">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">SIMOBUCKST
                                <br>0x0</td>

                            <td align="center" colspan="2">MEMLDOST
                                <br>0x0</td>

                            <td align="center" colspan="2">CORELDOST
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:4</td>
                            <td>SIMOBUCKST</td>
                            <td>RO</td>
                            <td>Indicates SIMO BUCK status. bit[1] indicates ON/OFF and bit[0] indicates ACT/LP<br><br>
                                 OFF                  = 0x0 - Indicates the the SIMO BUCK is OFF.<br>
                             LP                   = 0x2 - Indicates the the SIMO BUCK is ON and in LP mode.<br>
                             ACT                  = 0x3 - Indicates the the SIMO BUCK is ON and in ACT mode.</td>
                        </tr>

                        <tr>
                            <td>3:2</td>
                            <td>MEMLDOST</td>
                            <td>RO</td>
                            <td>Indicates MEMLDO status. bit[1] indicates ON/OFF and bit[0] indicates ACT/LP.<br><br>
                                 OFF                  = 0x0 - Indicates the the MEMLDO is OFF.<br>
                             LP                   = 0x2 - Indicates the the MEMLDO is ON and in LP mode.<br>
                             ACT                  = 0x3 - Indicates the the MEMLDO is ON and in ACT mode.</td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>CORELDOST</td>
                            <td>RO</td>
                            <td>Indicates CORELDO status. bit[1] indicates ON/OFF and bit[0] indicates ACT/LP.<br><br>
                                 OFF                  = 0x0 - Indicates the the CORELDO is OFF.<br>
                             LP                   = 0x2 - Indicates the the CORELDO is ON and in LP mode.<br>
                             ACT                  = 0x3 - Indicates the the CORELDO is ON and in ACT mode.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SRAMCTRL" class="panel-title">SRAMCTRL - SRAM Control register</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021190</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register provides additional fine-tune power management controls for the SRAMs and the SRAM controller. This includes enabling light sleep for the SRAM and TCM banks, and clock gating for reduced dynamic power.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="12">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="12">SRAMLIGHTSLEEP
                                <br>0x0</td>

                            <td align="center" colspan="5">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SRAMMASTERCLKGATE
                                <br>0x0</td>

                            <td align="center" colspan="1">SRAMCLKGATE
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:20</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>This bitfield is reserved for future use.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:8</td>
                            <td>SRAMLIGHTSLEEP</td>
                            <td>RW</td>
                            <td>Light Sleep enable for each TCM/SRAM bank. When 1, corresponding bank will be put into light sleep. For optimal power, banks should be put into light sleep while the system is active but the bank has minimal or no accesses.<br><br>
                                 ALL                  = 0xFFF - Enable LIGHT SLEEP for ALL SRAMs<br>
                             DIS                  = 0x0 - Disables LIGHT SLEEP for ALL SRAMs</td>
                        </tr>

                        <tr>
                            <td>7:3</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>This bitfield is reserved for future use.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>SRAMMASTERCLKGATE</td>
                            <td>RW</td>
                            <td>This bit is 1 when the master clock gate is enabled (top-level clock gate for entire SRAM block)<br><br>
                                 EN                   = 0x1 - Enable Master SRAM Clock Gate<br>
                             DIS                  = 0x0 - Disables Master SRAM Clock Gating</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>SRAMCLKGATE</td>
                            <td>RW</td>
                            <td>This bit is 1 if clock gating is allowed for individual system SRAMs<br><br>
                                 EN                   = 0x1 - Enable Individual SRAM Clock Gating<br>
                             DIS                  = 0x0 - Disables Individual SRAM Clock Gating</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>This bitfield is reserved for future use.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ADCSTATUS" class="panel-title">ADCSTATUS - Power Status Register for ADC Block</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021194</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This provides the power status for various blocks within the ADC. These status comes directly from the ADC module and is captured through this interface.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="26">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">REFBUFPWD
                                <br>0x1</td>

                            <td align="center" colspan="1">REFKEEPPWD
                                <br>0x1</td>

                            <td align="center" colspan="1">VBATPWD
                                <br>0x1</td>

                            <td align="center" colspan="1">VPTATPWD
                                <br>0x1</td>

                            <td align="center" colspan="1">BGTPWD
                                <br>0x1</td>

                            <td align="center" colspan="1">ADCPWD
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>REFBUFPWD</td>
                            <td>RO</td>
                            <td>This bit indicates that the ADC REFBUF is powered down<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>REFKEEPPWD</td>
                            <td>RO</td>
                            <td>This bit indicates that the ADC REFKEEP is powered down<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>VBATPWD</td>
                            <td>RO</td>
                            <td>This bit indicates that the ADC VBAT resistor divider is powered down<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>VPTATPWD</td>
                            <td>RO</td>
                            <td>This bit indicates that the ADC temperature sensor input buffer is powered down<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>BGTPWD</td>
                            <td>RO</td>
                            <td>This bit indicates that the ADC Band Gap is powered down<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>ADCPWD</td>
                            <td>RO</td>
                            <td>This bit indicates that the ADC is powered down<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="AUDADCSTATUS" class="panel-title">AUDADCSTATUS - Power Status Register for audio ADC Block</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021198</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This provides the power status for various blocks within the audio ADC. These status comes directly from the audio ADC module and is captured through this interface.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="26">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">AUDREFBUFPWD
                                <br>0x1</td>

                            <td align="center" colspan="1">AUDREFKEEPPWD
                                <br>0x1</td>

                            <td align="center" colspan="1">AUDVBATPWD
                                <br>0x1</td>

                            <td align="center" colspan="1">AUDVPTATPWD
                                <br>0x1</td>

                            <td align="center" colspan="1">AUDBGTPWD
                                <br>0x1</td>

                            <td align="center" colspan="1">AUDADCPWD
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>AUDREFBUFPWD</td>
                            <td>RO</td>
                            <td>This bit indicates that the ADC REFBUF is powered down<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>AUDREFKEEPPWD</td>
                            <td>RO</td>
                            <td>This bit indicates that the ADC REFKEEP is powered down<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>AUDVBATPWD</td>
                            <td>RO</td>
                            <td>This bit indicates that the ADC VBAT resistor divider is powered down<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>AUDVPTATPWD</td>
                            <td>RO</td>
                            <td>This bit indicates that the ADC temperature sensor input buffer is powered down<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>AUDBGTPWD</td>
                            <td>RO</td>
                            <td>This bit indicates that the ADC Band Gap is powered down<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>AUDADCPWD</td>
                            <td>RO</td>
                            <td>This bit indicates that the ADC is powered down<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="EMONCTRL" class="panel-title">EMONCTRL - Energy Monitor control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021200</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Controls each of the energy monitor conuters</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="16">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="8">CLEAR
                                <br>0x0</td>

                            <td align="center" colspan="8">FREEZE
                                <br>0xff</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:16</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:8</td>
                            <td>CLEAR</td>
                            <td>RW</td>
                            <td>Clear the counter. Each bit corresponds to a counter. 0: Let the counter run run on its input clk. 1: Clear the counter<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:0</td>
                            <td>FREEZE</td>
                            <td>RW</td>
                            <td>Freeze the counter. Each bit corresponds to a counter. 0: Let the counter run. 1: Stop the counter.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="EMONCFG0" class="panel-title">EMONCFG0 - Energy Monitor mode select register 0</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021204</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>The counter increments when the counter is enabled and the mode selected here matches the power mode.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="24">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="8">EMONSEL0
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:8</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:0</td>
                            <td>EMONSEL0</td>
                            <td>RW</td>
                            <td>Power modes for incrementing the counter<br><br>
                                 NEVER                = 0x0 - Never increment the counter<br>
                             ALWAYS               = 0x1 - Always increment the counter<br>
                             MCUSLEEP             = 0x2 - Increment the counter for MCU sleep mode<br>
                             MCUDEEPSLEEP         = 0x3 - Increment the counter for MCU deepsleep mode<br>
                             DSP0ON               = 0x4 - Increment the counter for DSP0 active mode<br>
                             DSP1ON               = 0x5 - Increment the counter for DSP1 active mode<br>
                             ADCON                = 0x6 - Increment the counter when ADC is powered on<br>
                             AUDPBON              = 0x7 - Increment the counter when AUDPB is powered on<br>
                             AUDRECON             = 0x8 - Increment the counter when AUDREC is powered on<br>
                             I2S0ON               = 0x9 - Increment the counter when I2S0 is powered on<br>
                             PDM0ON               = 0xA - Increment the counter when PDM0 is powered on<br>
                             CRYPTOON             = 0xB - Increment the counter when CRYPTO is powered on<br>
                             DBGON                = 0xC - Increment the counter when DBG is powered on<br>
                             DSPAON               = 0xD - Increment the counter when DSPA is powered on<br>
                             GFXON                = 0xE - Increment the counter when GFX is powered on<br>
                             UART0ON              = 0xF - Increment the counter when UART0 is powered on<br>
                             UART1ON              = 0x10 - Increment the counter when UART1 is powered on<br>
                             UART2ON              = 0x11 - Increment the counter when UART2 is powered on<br>
                             UART3ON              = 0x12 - Increment the counter when UART3 is powered on<br>
                             IOM0ON               = 0x13 - Increment the counter when IOM0 is powered on<br>
                             IOM1ON               = 0x14 - Increment the counter when IOM1 is powered on<br>
                             IOM2ON               = 0x15 - Increment the counter when IOM2 is powered on<br>
                             IOM3ON               = 0x16 - Increment the counter when IOM3 is powered on<br>
                             I3C0ON               = 0x17 - Increment the counter when I3C0 is powered on<br>
                             I3C1ON               = 0x18 - Increment the counter when I3C1 is powered on<br>
                             IOM4ON               = 0x19 - Increment the counter when IOM4 is powered on<br>
                             IOM5ON               = 0x1A - Increment the counter when IOM5 is powered on<br>
                             IOM6ON               = 0x1B - Increment the counter when IOM6 is powered on<br>
                             IOM7ON               = 0x1C - Increment the counter when IOM7 is powered on<br>
                             IOSON                = 0x1D - Increment the counter when IOS is powered on<br>
                             MSPI0ON              = 0x1E - Increment the counter when MSPI0 is powered on<br>
                             MSPI1ON              = 0x1F - Increment the counter when MSPI1 is powered on<br>
                             MSPI2ON              = 0x20 - Increment the counter when MSPI2 is powered on<br>
                             SDIOON               = 0x21 - Increment the counter when SDIO is powered on</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="EMONCFG1" class="panel-title">EMONCFG1 - Energy Monitor mode select register 1</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021208</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>The counter increments when the counter is enabled and the mode selected here matches the power mode.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="24">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="8">EMONSEL1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:8</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:0</td>
                            <td>EMONSEL1</td>
                            <td>RW</td>
                            <td>Power modes for incrementing the counter<br><br>
                                 NEVER                = 0x0 - Never increment the counter<br>
                             ALWAYS               = 0x1 - Always increment the counter<br>
                             MCUSLEEP             = 0x2 - Increment the counter for MCU sleep mode<br>
                             MCUDEEPSLEEP         = 0x3 - Increment the counter for MCU deepsleep mode<br>
                             DSP0ON               = 0x4 - Increment the counter for DSP0 active mode<br>
                             DSP1ON               = 0x5 - Increment the counter for DSP1 active mode<br>
                             ADCON                = 0x6 - Increment the counter when ADC is powered on<br>
                             AUDPBON              = 0x7 - Increment the counter when AUDPB is powered on<br>
                             AUDRECON             = 0x8 - Increment the counter when AUDREC is powered on<br>
                             I2S0ON               = 0x9 - Increment the counter when I2S0 is powered on<br>
                             PDM0ON               = 0xA - Increment the counter when PDM0 is powered on<br>
                             CRYPTOON             = 0xB - Increment the counter when CRYPTO is powered on<br>
                             DBGON                = 0xC - Increment the counter when DBG is powered on<br>
                             DSPAON               = 0xD - Increment the counter when DSPA is powered on<br>
                             GFXON                = 0xE - Increment the counter when GFX is powered on<br>
                             UART0ON              = 0xF - Increment the counter when UART0 is powered on<br>
                             UART1ON              = 0x10 - Increment the counter when UART1 is powered on<br>
                             UART2ON              = 0x11 - Increment the counter when UART2 is powered on<br>
                             UART3ON              = 0x12 - Increment the counter when UART3 is powered on<br>
                             IOM0ON               = 0x13 - Increment the counter when IOM0 is powered on<br>
                             IOM1ON               = 0x14 - Increment the counter when IOM1 is powered on<br>
                             IOM2ON               = 0x15 - Increment the counter when IOM2 is powered on<br>
                             IOM3ON               = 0x16 - Increment the counter when IOM3 is powered on<br>
                             I3C0ON               = 0x17 - Increment the counter when I3C0 is powered on<br>
                             I3C1ON               = 0x18 - Increment the counter when I3C1 is powered on<br>
                             IOM4ON               = 0x19 - Increment the counter when IOM4 is powered on<br>
                             IOM5ON               = 0x1A - Increment the counter when IOM5 is powered on<br>
                             IOM6ON               = 0x1B - Increment the counter when IOM6 is powered on<br>
                             IOM7ON               = 0x1C - Increment the counter when IOM7 is powered on<br>
                             IOSON                = 0x1D - Increment the counter when IOS is powered on<br>
                             MSPI0ON              = 0x1E - Increment the counter when MSPI0 is powered on<br>
                             MSPI1ON              = 0x1F - Increment the counter when MSPI1 is powered on<br>
                             MSPI2ON              = 0x20 - Increment the counter when MSPI2 is powered on<br>
                             SDIOON               = 0x21 - Increment the counter when SDIO is powered on</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="EMONCFG2" class="panel-title">EMONCFG2 - Energy Monitor mode select register 2</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4002120C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>The counter increments when the counter is enabled and the mode selected here matches the power mode.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="24">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="8">EMONSEL2
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:8</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:0</td>
                            <td>EMONSEL2</td>
                            <td>RW</td>
                            <td>Power modes for incrementing the counter<br><br>
                                 NEVER                = 0x0 - Never increment the counter<br>
                             ALWAYS               = 0x1 - Always increment the counter<br>
                             MCUSLEEP             = 0x2 - Increment the counter for MCU sleep mode<br>
                             MCUDEEPSLEEP         = 0x3 - Increment the counter for MCU deepsleep mode<br>
                             DSP0ON               = 0x4 - Increment the counter for DSP0 active mode<br>
                             DSP1ON               = 0x5 - Increment the counter for DSP1 active mode<br>
                             ADCON                = 0x6 - Increment the counter when ADC is powered on<br>
                             AUDPBON              = 0x7 - Increment the counter when AUDPB is powered on<br>
                             AUDRECON             = 0x8 - Increment the counter when AUDREC is powered on<br>
                             I2S0ON               = 0x9 - Increment the counter when I2S0 is powered on<br>
                             PDM0ON               = 0xA - Increment the counter when PDM0 is powered on<br>
                             CRYPTOON             = 0xB - Increment the counter when CRYPTO is powered on<br>
                             DBGON                = 0xC - Increment the counter when DBG is powered on<br>
                             DSPAON               = 0xD - Increment the counter when DSPA is powered on<br>
                             GFXON                = 0xE - Increment the counter when GFX is powered on<br>
                             UART0ON              = 0xF - Increment the counter when UART0 is powered on<br>
                             UART1ON              = 0x10 - Increment the counter when UART1 is powered on<br>
                             UART2ON              = 0x11 - Increment the counter when UART2 is powered on<br>
                             UART3ON              = 0x12 - Increment the counter when UART3 is powered on<br>
                             IOM0ON               = 0x13 - Increment the counter when IOM0 is powered on<br>
                             IOM1ON               = 0x14 - Increment the counter when IOM1 is powered on<br>
                             IOM2ON               = 0x15 - Increment the counter when IOM2 is powered on<br>
                             IOM3ON               = 0x16 - Increment the counter when IOM3 is powered on<br>
                             I3C0ON               = 0x17 - Increment the counter when I3C0 is powered on<br>
                             I3C1ON               = 0x18 - Increment the counter when I3C1 is powered on<br>
                             IOM4ON               = 0x19 - Increment the counter when IOM4 is powered on<br>
                             IOM5ON               = 0x1A - Increment the counter when IOM5 is powered on<br>
                             IOM6ON               = 0x1B - Increment the counter when IOM6 is powered on<br>
                             IOM7ON               = 0x1C - Increment the counter when IOM7 is powered on<br>
                             IOSON                = 0x1D - Increment the counter when IOS is powered on<br>
                             MSPI0ON              = 0x1E - Increment the counter when MSPI0 is powered on<br>
                             MSPI1ON              = 0x1F - Increment the counter when MSPI1 is powered on<br>
                             MSPI2ON              = 0x20 - Increment the counter when MSPI2 is powered on<br>
                             SDIOON               = 0x21 - Increment the counter when SDIO is powered on</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="EMONCFG3" class="panel-title">EMONCFG3 - Energy Monitor mode select register 3</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021210</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>The counter increments when the counter is enabled and the mode selected here matches the power mode.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="24">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="8">EMONSEL3
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:8</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:0</td>
                            <td>EMONSEL3</td>
                            <td>RW</td>
                            <td>Power modes for incrementing the counter<br><br>
                                 NEVER                = 0x0 - Never increment the counter<br>
                             ALWAYS               = 0x1 - Always increment the counter<br>
                             MCUSLEEP             = 0x2 - Increment the counter for MCU sleep mode<br>
                             MCUDEEPSLEEP         = 0x3 - Increment the counter for MCU deepsleep mode<br>
                             DSP0ON               = 0x4 - Increment the counter for DSP0 active mode<br>
                             DSP1ON               = 0x5 - Increment the counter for DSP1 active mode<br>
                             ADCON                = 0x6 - Increment the counter when ADC is powered on<br>
                             AUDPBON              = 0x7 - Increment the counter when AUDPB is powered on<br>
                             AUDRECON             = 0x8 - Increment the counter when AUDREC is powered on<br>
                             I2S0ON               = 0x9 - Increment the counter when I2S0 is powered on<br>
                             PDM0ON               = 0xA - Increment the counter when PDM0 is powered on<br>
                             CRYPTOON             = 0xB - Increment the counter when CRYPTO is powered on<br>
                             DBGON                = 0xC - Increment the counter when DBG is powered on<br>
                             DSPAON               = 0xD - Increment the counter when DSPA is powered on<br>
                             GFXON                = 0xE - Increment the counter when GFX is powered on<br>
                             UART0ON              = 0xF - Increment the counter when UART0 is powered on<br>
                             UART1ON              = 0x10 - Increment the counter when UART1 is powered on<br>
                             UART2ON              = 0x11 - Increment the counter when UART2 is powered on<br>
                             UART3ON              = 0x12 - Increment the counter when UART3 is powered on<br>
                             IOM0ON               = 0x13 - Increment the counter when IOM0 is powered on<br>
                             IOM1ON               = 0x14 - Increment the counter when IOM1 is powered on<br>
                             IOM2ON               = 0x15 - Increment the counter when IOM2 is powered on<br>
                             IOM3ON               = 0x16 - Increment the counter when IOM3 is powered on<br>
                             I3C0ON               = 0x17 - Increment the counter when I3C0 is powered on<br>
                             I3C1ON               = 0x18 - Increment the counter when I3C1 is powered on<br>
                             IOM4ON               = 0x19 - Increment the counter when IOM4 is powered on<br>
                             IOM5ON               = 0x1A - Increment the counter when IOM5 is powered on<br>
                             IOM6ON               = 0x1B - Increment the counter when IOM6 is powered on<br>
                             IOM7ON               = 0x1C - Increment the counter when IOM7 is powered on<br>
                             IOSON                = 0x1D - Increment the counter when IOS is powered on<br>
                             MSPI0ON              = 0x1E - Increment the counter when MSPI0 is powered on<br>
                             MSPI1ON              = 0x1F - Increment the counter when MSPI1 is powered on<br>
                             MSPI2ON              = 0x20 - Increment the counter when MSPI2 is powered on<br>
                             SDIOON               = 0x21 - Increment the counter when SDIO is powered on</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="EMONCFG4" class="panel-title">EMONCFG4 - Energy Monitor mode select register 4</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021214</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>The counter increments when the counter is enabled and the mode selected here matches the power mode.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="24">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="8">EMONSEL4
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:8</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:0</td>
                            <td>EMONSEL4</td>
                            <td>RW</td>
                            <td>Power modes for incrementing the counter<br><br>
                                 NEVER                = 0x0 - Never increment the counter<br>
                             ALWAYS               = 0x1 - Always increment the counter<br>
                             MCUSLEEP             = 0x2 - Increment the counter for MCU sleep mode<br>
                             MCUDEEPSLEEP         = 0x3 - Increment the counter for MCU deepsleep mode<br>
                             DSP0ON               = 0x4 - Increment the counter for DSP0 active mode<br>
                             DSP1ON               = 0x5 - Increment the counter for DSP1 active mode<br>
                             ADCON                = 0x6 - Increment the counter when ADC is powered on<br>
                             AUDPBON              = 0x7 - Increment the counter when AUDPB is powered on<br>
                             AUDRECON             = 0x8 - Increment the counter when AUDREC is powered on<br>
                             I2S0ON               = 0x9 - Increment the counter when I2S0 is powered on<br>
                             PDM0ON               = 0xA - Increment the counter when PDM0 is powered on<br>
                             CRYPTOON             = 0xB - Increment the counter when CRYPTO is powered on<br>
                             DBGON                = 0xC - Increment the counter when DBG is powered on<br>
                             DSPAON               = 0xD - Increment the counter when DSPA is powered on<br>
                             GFXON                = 0xE - Increment the counter when GFX is powered on<br>
                             UART0ON              = 0xF - Increment the counter when UART0 is powered on<br>
                             UART1ON              = 0x10 - Increment the counter when UART1 is powered on<br>
                             UART2ON              = 0x11 - Increment the counter when UART2 is powered on<br>
                             UART3ON              = 0x12 - Increment the counter when UART3 is powered on<br>
                             IOM0ON               = 0x13 - Increment the counter when IOM0 is powered on<br>
                             IOM1ON               = 0x14 - Increment the counter when IOM1 is powered on<br>
                             IOM2ON               = 0x15 - Increment the counter when IOM2 is powered on<br>
                             IOM3ON               = 0x16 - Increment the counter when IOM3 is powered on<br>
                             I3C0ON               = 0x17 - Increment the counter when I3C0 is powered on<br>
                             I3C1ON               = 0x18 - Increment the counter when I3C1 is powered on<br>
                             IOM4ON               = 0x19 - Increment the counter when IOM4 is powered on<br>
                             IOM5ON               = 0x1A - Increment the counter when IOM5 is powered on<br>
                             IOM6ON               = 0x1B - Increment the counter when IOM6 is powered on<br>
                             IOM7ON               = 0x1C - Increment the counter when IOM7 is powered on<br>
                             IOSON                = 0x1D - Increment the counter when IOS is powered on<br>
                             MSPI0ON              = 0x1E - Increment the counter when MSPI0 is powered on<br>
                             MSPI1ON              = 0x1F - Increment the counter when MSPI1 is powered on<br>
                             MSPI2ON              = 0x20 - Increment the counter when MSPI2 is powered on<br>
                             SDIOON               = 0x21 - Increment the counter when SDIO is powered on</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="EMONCFG5" class="panel-title">EMONCFG5 - Energy Monitor mode select register 5</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021218</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>The counter increments when the counter is enabled and the mode selected here matches the power mode.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="24">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="8">EMONSEL5
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:8</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:0</td>
                            <td>EMONSEL5</td>
                            <td>RW</td>
                            <td>Power modes for incrementing the counter<br><br>
                                 NEVER                = 0x0 - Never increment the counter<br>
                             ALWAYS               = 0x1 - Always increment the counter<br>
                             MCUSLEEP             = 0x2 - Increment the counter for MCU sleep mode<br>
                             MCUDEEPSLEEP         = 0x3 - Increment the counter for MCU deepsleep mode<br>
                             DSP0ON               = 0x4 - Increment the counter for DSP0 active mode<br>
                             DSP1ON               = 0x5 - Increment the counter for DSP1 active mode<br>
                             ADCON                = 0x6 - Increment the counter when ADC is powered on<br>
                             AUDPBON              = 0x7 - Increment the counter when AUDPB is powered on<br>
                             AUDRECON             = 0x8 - Increment the counter when AUDREC is powered on<br>
                             I2S0ON               = 0x9 - Increment the counter when I2S0 is powered on<br>
                             PDM0ON               = 0xA - Increment the counter when PDM0 is powered on<br>
                             CRYPTOON             = 0xB - Increment the counter when CRYPTO is powered on<br>
                             DBGON                = 0xC - Increment the counter when DBG is powered on<br>
                             DSPAON               = 0xD - Increment the counter when DSPA is powered on<br>
                             GFXON                = 0xE - Increment the counter when GFX is powered on<br>
                             UART0ON              = 0xF - Increment the counter when UART0 is powered on<br>
                             UART1ON              = 0x10 - Increment the counter when UART1 is powered on<br>
                             UART2ON              = 0x11 - Increment the counter when UART2 is powered on<br>
                             UART3ON              = 0x12 - Increment the counter when UART3 is powered on<br>
                             IOM0ON               = 0x13 - Increment the counter when IOM0 is powered on<br>
                             IOM1ON               = 0x14 - Increment the counter when IOM1 is powered on<br>
                             IOM2ON               = 0x15 - Increment the counter when IOM2 is powered on<br>
                             IOM3ON               = 0x16 - Increment the counter when IOM3 is powered on<br>
                             I3C0ON               = 0x17 - Increment the counter when I3C0 is powered on<br>
                             I3C1ON               = 0x18 - Increment the counter when I3C1 is powered on<br>
                             IOM4ON               = 0x19 - Increment the counter when IOM4 is powered on<br>
                             IOM5ON               = 0x1A - Increment the counter when IOM5 is powered on<br>
                             IOM6ON               = 0x1B - Increment the counter when IOM6 is powered on<br>
                             IOM7ON               = 0x1C - Increment the counter when IOM7 is powered on<br>
                             IOSON                = 0x1D - Increment the counter when IOS is powered on<br>
                             MSPI0ON              = 0x1E - Increment the counter when MSPI0 is powered on<br>
                             MSPI1ON              = 0x1F - Increment the counter when MSPI1 is powered on<br>
                             MSPI2ON              = 0x20 - Increment the counter when MSPI2 is powered on<br>
                             SDIOON               = 0x21 - Increment the counter when SDIO is powered on</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="EMONCFG6" class="panel-title">EMONCFG6 - Energy Monitor mode select register 6</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4002121C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>The counter increments when the counter is enabled and the mode selected here matches the power mode.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="24">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="8">EMONSEL6
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:8</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:0</td>
                            <td>EMONSEL6</td>
                            <td>RW</td>
                            <td>Power modes for incrementing the counter<br><br>
                                 NEVER                = 0x0 - Never increment the counter<br>
                             ALWAYS               = 0x1 - Always increment the counter<br>
                             MCUSLEEP             = 0x2 - Increment the counter for MCU sleep mode<br>
                             MCUDEEPSLEEP         = 0x3 - Increment the counter for MCU deepsleep mode<br>
                             DSP0ON               = 0x4 - Increment the counter for DSP0 active mode<br>
                             DSP1ON               = 0x5 - Increment the counter for DSP1 active mode<br>
                             ADCON                = 0x6 - Increment the counter when ADC is powered on<br>
                             AUDPBON              = 0x7 - Increment the counter when AUDPB is powered on<br>
                             AUDRECON             = 0x8 - Increment the counter when AUDREC is powered on<br>
                             I2S0ON               = 0x9 - Increment the counter when I2S0 is powered on<br>
                             PDM0ON               = 0xA - Increment the counter when PDM0 is powered on<br>
                             CRYPTOON             = 0xB - Increment the counter when CRYPTO is powered on<br>
                             DBGON                = 0xC - Increment the counter when DBG is powered on<br>
                             DSPAON               = 0xD - Increment the counter when DSPA is powered on<br>
                             GFXON                = 0xE - Increment the counter when GFX is powered on<br>
                             UART0ON              = 0xF - Increment the counter when UART0 is powered on<br>
                             UART1ON              = 0x10 - Increment the counter when UART1 is powered on<br>
                             UART2ON              = 0x11 - Increment the counter when UART2 is powered on<br>
                             UART3ON              = 0x12 - Increment the counter when UART3 is powered on<br>
                             IOM0ON               = 0x13 - Increment the counter when IOM0 is powered on<br>
                             IOM1ON               = 0x14 - Increment the counter when IOM1 is powered on<br>
                             IOM2ON               = 0x15 - Increment the counter when IOM2 is powered on<br>
                             IOM3ON               = 0x16 - Increment the counter when IOM3 is powered on<br>
                             I3C0ON               = 0x17 - Increment the counter when I3C0 is powered on<br>
                             I3C1ON               = 0x18 - Increment the counter when I3C1 is powered on<br>
                             IOM4ON               = 0x19 - Increment the counter when IOM4 is powered on<br>
                             IOM5ON               = 0x1A - Increment the counter when IOM5 is powered on<br>
                             IOM6ON               = 0x1B - Increment the counter when IOM6 is powered on<br>
                             IOM7ON               = 0x1C - Increment the counter when IOM7 is powered on<br>
                             IOSON                = 0x1D - Increment the counter when IOS is powered on<br>
                             MSPI0ON              = 0x1E - Increment the counter when MSPI0 is powered on<br>
                             MSPI1ON              = 0x1F - Increment the counter when MSPI1 is powered on<br>
                             MSPI2ON              = 0x20 - Increment the counter when MSPI2 is powered on<br>
                             SDIOON               = 0x21 - Increment the counter when SDIO is powered on</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="EMONCFG7" class="panel-title">EMONCFG7 - Energy Monitor mode select register 7</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021220</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>The counter increments when the counter is enabled and the mode selected here matches the power mode.</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="24">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="8">EMONSEL7
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:8</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:0</td>
                            <td>EMONSEL7</td>
                            <td>RW</td>
                            <td>Power modes for incrementing the counter<br><br>
                                 NEVER                = 0x0 - Never increment the counter<br>
                             ALWAYS               = 0x1 - Always increment the counter<br>
                             MCUSLEEP             = 0x2 - Increment the counter for MCU sleep mode<br>
                             MCUDEEPSLEEP         = 0x3 - Increment the counter for MCU deepsleep mode<br>
                             DSP0ON               = 0x4 - Increment the counter for DSP0 active mode<br>
                             DSP1ON               = 0x5 - Increment the counter for DSP1 active mode<br>
                             ADCON                = 0x6 - Increment the counter when ADC is powered on<br>
                             AUDPBON              = 0x7 - Increment the counter when AUDPB is powered on<br>
                             AUDRECON             = 0x8 - Increment the counter when AUDREC is powered on<br>
                             I2S0ON               = 0x9 - Increment the counter when I2S0 is powered on<br>
                             PDM0ON               = 0xA - Increment the counter when PDM0 is powered on<br>
                             CRYPTOON             = 0xB - Increment the counter when CRYPTO is powered on<br>
                             DBGON                = 0xC - Increment the counter when DBG is powered on<br>
                             DSPAON               = 0xD - Increment the counter when DSPA is powered on<br>
                             GFXON                = 0xE - Increment the counter when GFX is powered on<br>
                             UART0ON              = 0xF - Increment the counter when UART0 is powered on<br>
                             UART1ON              = 0x10 - Increment the counter when UART1 is powered on<br>
                             UART2ON              = 0x11 - Increment the counter when UART2 is powered on<br>
                             UART3ON              = 0x12 - Increment the counter when UART3 is powered on<br>
                             IOM0ON               = 0x13 - Increment the counter when IOM0 is powered on<br>
                             IOM1ON               = 0x14 - Increment the counter when IOM1 is powered on<br>
                             IOM2ON               = 0x15 - Increment the counter when IOM2 is powered on<br>
                             IOM3ON               = 0x16 - Increment the counter when IOM3 is powered on<br>
                             I3C0ON               = 0x17 - Increment the counter when I3C0 is powered on<br>
                             I3C1ON               = 0x18 - Increment the counter when I3C1 is powered on<br>
                             IOM4ON               = 0x19 - Increment the counter when IOM4 is powered on<br>
                             IOM5ON               = 0x1A - Increment the counter when IOM5 is powered on<br>
                             IOM6ON               = 0x1B - Increment the counter when IOM6 is powered on<br>
                             IOM7ON               = 0x1C - Increment the counter when IOM7 is powered on<br>
                             IOSON                = 0x1D - Increment the counter when IOS is powered on<br>
                             MSPI0ON              = 0x1E - Increment the counter when MSPI0 is powered on<br>
                             MSPI1ON              = 0x1F - Increment the counter when MSPI1 is powered on<br>
                             MSPI2ON              = 0x20 - Increment the counter when MSPI2 is powered on<br>
                             SDIOON               = 0x21 - Increment the counter when SDIO is powered on</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="EMONCOUNT0" class="panel-title">EMONCOUNT0 - Energy Monitor count</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021228</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Energy Monitor count value for counter 0</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">EMONCOUNT0
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>EMONCOUNT0</td>
                            <td>RO</td>
                            <td>Energy Monitor count value counter 0<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="EMONCOUNT1" class="panel-title">EMONCOUNT1 - Energy Monitor count</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4002122C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Energy Monitor count value for counter 1</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">EMONCOUNT1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>EMONCOUNT1</td>
                            <td>RO</td>
                            <td>Energy Monitor count value counter 1<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="EMONCOUNT2" class="panel-title">EMONCOUNT2 - Energy Monitor count</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021230</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Energy Monitor count value for counter 2</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">EMONCOUNT2
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>EMONCOUNT2</td>
                            <td>RO</td>
                            <td>Energy Monitor count value counter 2<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="EMONCOUNT3" class="panel-title">EMONCOUNT3 - Energy Monitor count</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021234</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Energy Monitor count value for counter 3</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">EMONCOUNT3
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>EMONCOUNT3</td>
                            <td>RO</td>
                            <td>Energy Monitor count value counter 3<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="EMONCOUNT4" class="panel-title">EMONCOUNT4 - Energy Monitor count</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021238</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Energy Monitor count value for counter 4</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">EMONCOUNT4
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>EMONCOUNT4</td>
                            <td>RO</td>
                            <td>Energy Monitor count value counter 4<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="EMONCOUNT5" class="panel-title">EMONCOUNT5 - Energy Monitor count</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4002123C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Energy Monitor count value for counter 5</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">EMONCOUNT5
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>EMONCOUNT5</td>
                            <td>RO</td>
                            <td>Energy Monitor count value counter 5<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="EMONCOUNT6" class="panel-title">EMONCOUNT6 - Energy Monitor count</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021240</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Energy Monitor count value for counter 6</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">EMONCOUNT6
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>EMONCOUNT6</td>
                            <td>RO</td>
                            <td>Energy Monitor count value counter 6<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="EMONCOUNT7" class="panel-title">EMONCOUNT7 - Energy Monitor count</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40021244</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Energy Monitor count value for counter 7</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">EMONCOUNT7
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>EMONCOUNT7</td>
                            <td>RO</td>
                            <td>Energy Monitor count value counter 7<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="EMONSTATUS" class="panel-title">EMONSTATUS - Energy Monitor status</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4002124C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Energy Monitor status</p>
                <h3>Example Macro Usage:</h3>
                <pre style="margin:10px" class="language-pascal"><span style='color:#3f7f59; '>//
// Register access is all performed through the standard CMSIS structure-based
// interface. This includes module-level structure definitions with members and
// bitfields corresponding to the physical registers and bitfields within each
// module. In addition, Ambiq has provided instance-level macros for modules
// that have more than one physical instance and a generic AM_REGVAL() macro
// for directly accessing memory by address.
//
// The following examples show how to use these structures and macros:

// Setting the ADC configuration register...</span>
AM_REGVAL(0x50010000) = 0x1234;              <span style='color:#3f7f59; '>// by address.</span>
ADC-&gt;CFG = 0x1234;                           <span style='color:#3f7f59; '>// by structure pointer.</span>
ADCn(0)-&gt;CFG = 0x1234;                       <span style='color:#3f7f59; '>// by structure pointer (with instance number).</span>

<span style='color:#3f7f59; '>// Changing the ADC clock...</span>
ADCn(0)-&gt;CFG_b.CLKSEL = 0x2;                 <span style='color:#3f7f59; '>// by raw value.</span>
ADCn(0)-&gt;CFG_b.CLKSEL = ADC_CFG_CLKSEL_HFRC; <span style='color:#3f7f59; '>// using an enumerated value.</span></pre>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="24">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">EMONOVERFLOW7
                                <br>0x0</td>

                            <td align="center" colspan="1">EMONOVERFLOW6
                                <br>0x0</td>

                            <td align="center" colspan="1">EMONOVERFLOW5
                                <br>0x0</td>

                            <td align="center" colspan="1">EMONOVERFLOW4
                                <br>0x0</td>

                            <td align="center" colspan="1">EMONOVERFLOW3
                                <br>0x0</td>

                            <td align="center" colspan="1">EMONOVERFLOW2
                                <br>0x0</td>

                            <td align="center" colspan="1">EMONOVERFLOW1
                                <br>0x0</td>

                            <td align="center" colspan="1">EMONOVERFLOW0
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:8</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>EMONOVERFLOW7</td>
                            <td>RO</td>
                            <td>Energy Monitor counter7 overflow<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>EMONOVERFLOW6</td>
                            <td>RO</td>
                            <td>Energy Monitor counter6 overflow<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>EMONOVERFLOW5</td>
                            <td>RO</td>
                            <td>Energy Monitor counter5 overflow<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>EMONOVERFLOW4</td>
                            <td>RO</td>
                            <td>Energy Monitor counter4 overflow<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>EMONOVERFLOW3</td>
                            <td>RO</td>
                            <td>Energy Monitor counter3 overflow<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>EMONOVERFLOW2</td>
                            <td>RO</td>
                            <td>Energy Monitor counter2 overflow<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>EMONOVERFLOW1</td>
                            <td>RO</td>
                            <td>Energy Monitor counter1 overflow<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>EMONOVERFLOW0</td>
                            <td>RO</td>
                            <td>Energy Monitor counter0 overflow<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

    </body>

    <hr size="1">
    <body>
        <div id="footer" align="right">
            <small>
                AmbiqSuite Register Documentation&nbsp;
                <a href="http://www.ambiqmicro.com">
                <img class="footer" src="../resources/ambiqmicro_logo.png" alt="Ambiq Micro"/></a>&nbsp&nbsp Copyright &copy; 2023&nbsp&nbsp<br />
                This documentation is licensed and distributed under the <a rel="license" href="http://opensource.org/licenses/BSD-3-Clause">BSD 3-Clause License</a>.&nbsp&nbsp<br/>
            </small>
        </div>
    </body>
</html>

