// Seed: 490929064
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  assign module_1.id_2 = 0;
  id_4(
      .id_0(-1),
      .id_1(-1 == id_1 - id_1),
      .id_2(1),
      .id_3(-1),
      .id_4(1),
      .id_5(1 == !-1'b0),
      .id_6(1'h0),
      .sum()
  );
endmodule
module module_1;
  initial
    if (1) id_1 <= -1;
    else if (1);
  uwire id_2, id_3, id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  always id_3 = 1;
  wire id_5;
endmodule
