INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lab018/shida.chen/superstar/project/project_1/project_1.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lab018/shida.chen/superstar/project/project_1/project_1.srcs/sim_1/new/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lab018/shida.chen/superstar/project/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
