// Seed: 1930053918
module module_0 (
    input tri0 id_0
);
  uwire id_2;
  assign id_3 = -1'b0;
  wire id_4 = -1, id_5;
  initial if (-1) id_2 = id_4;
  wire id_6;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output tri1 id_2,
    output supply0 id_3,
    output supply0 id_4,
    input uwire id_5,
    input tri id_6,
    input wor id_7,
    input supply1 id_8,
    output tri1 id_9,
    input uwire id_10,
    output logic id_11,
    input supply1 id_12,
    input tri0 id_13
);
  wire id_15, id_16;
  initial id_11 <= 1;
  module_0 modCall_1 (id_6);
  assign modCall_1.id_3 = 0;
endmodule
