

================================================================
== Synthesis Summary Report of 'half_add_sub'
================================================================
+ General Information: 
    * Date:           Fri Apr 19 21:35:28 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        alu_half_adder_bool
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtex7
    * Target device:  xc7vx485t-ffg1157-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+
    |     Modules    | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |   |          |     |
    |     & Loops    | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF|    LUT   | URAM|
    +----------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+
    |+ half_add_sub  |     -|  5.63|        0|   0.000|         -|        1|     -|        no|     -|   -|  -|  17 (~0%)|    -|
    +----------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-------+---------+-----------+----------+
| Port  | Mode    | Direction | Bitwidth |
+-------+---------+-----------+----------+
| A     | ap_none | in        | 1        |
| B     | ap_none | in        | 1        |
| carry | ap_vld  | out       | 1        |
| op    | ap_none | in        | 32       |
| sum   | ap_vld  | out       | 1        |
+-------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | bool     |
| B        | in        | bool     |
| sum      | out       | bool&    |
| carry    | out       | bool&    |
| op       | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| A        | A            | port    |
| B        | B            | port    |
| sum      | sum          | port    |
| sum      | sum_ap_vld   | port    |
| carry    | carry        | port    |
| carry    | carry_ap_vld | port    |
| op       | op           | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

